
Infant_Incubator_L152RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008968  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08008aa8  08008aa8  00009aa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f4c  08008f4c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f4c  08008f4c  00009f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f54  08008f54  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f54  08008f54  00009f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f58  08008f58  00009f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008f5c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001d4  08009130  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000448  08009130  0000a448  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a5a6  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a33  00000000  00000000  000147a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  000161d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007cf  00000000  00000000  00016be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016971  00000000  00000000  000173af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c8dc  00000000  00000000  0002dd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089a51  00000000  00000000  0003a5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c404d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f90  00000000  00000000  000c4090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000c8020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d4 	.word	0x200001d4
 800015c:	00000000 	.word	0x00000000
 8000160:	08008a90 	.word	0x08008a90

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001d8 	.word	0x200001d8
 800017c:	08008a90 	.word	0x08008a90

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_frsub>:
 8000b98:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b9c:	e002      	b.n	8000ba4 <__addsf3>
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_fsub>:
 8000ba0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ba4 <__addsf3>:
 8000ba4:	0042      	lsls	r2, r0, #1
 8000ba6:	bf1f      	itttt	ne
 8000ba8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bac:	ea92 0f03 	teqne	r2, r3
 8000bb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb8:	d06a      	beq.n	8000c90 <__addsf3+0xec>
 8000bba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bc2:	bfc1      	itttt	gt
 8000bc4:	18d2      	addgt	r2, r2, r3
 8000bc6:	4041      	eorgt	r1, r0
 8000bc8:	4048      	eorgt	r0, r1
 8000bca:	4041      	eorgt	r1, r0
 8000bcc:	bfb8      	it	lt
 8000bce:	425b      	neglt	r3, r3
 8000bd0:	2b19      	cmp	r3, #25
 8000bd2:	bf88      	it	hi
 8000bd4:	4770      	bxhi	lr
 8000bd6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bda:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bde:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bea:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bee:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4249      	negne	r1, r1
 8000bf6:	ea92 0f03 	teq	r2, r3
 8000bfa:	d03f      	beq.n	8000c7c <__addsf3+0xd8>
 8000bfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000c00:	fa41 fc03 	asr.w	ip, r1, r3
 8000c04:	eb10 000c 	adds.w	r0, r0, ip
 8000c08:	f1c3 0320 	rsb	r3, r3, #32
 8000c0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c10:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	d502      	bpl.n	8000c1c <__addsf3+0x78>
 8000c16:	4249      	negs	r1, r1
 8000c18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c1c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c20:	d313      	bcc.n	8000c4a <__addsf3+0xa6>
 8000c22:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c26:	d306      	bcc.n	8000c36 <__addsf3+0x92>
 8000c28:	0840      	lsrs	r0, r0, #1
 8000c2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c2e:	f102 0201 	add.w	r2, r2, #1
 8000c32:	2afe      	cmp	r2, #254	@ 0xfe
 8000c34:	d251      	bcs.n	8000cda <__addsf3+0x136>
 8000c36:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c3e:	bf08      	it	eq
 8000c40:	f020 0001 	biceq.w	r0, r0, #1
 8000c44:	ea40 0003 	orr.w	r0, r0, r3
 8000c48:	4770      	bx	lr
 8000c4a:	0049      	lsls	r1, r1, #1
 8000c4c:	eb40 0000 	adc.w	r0, r0, r0
 8000c50:	3a01      	subs	r2, #1
 8000c52:	bf28      	it	cs
 8000c54:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c58:	d2ed      	bcs.n	8000c36 <__addsf3+0x92>
 8000c5a:	fab0 fc80 	clz	ip, r0
 8000c5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c62:	ebb2 020c 	subs.w	r2, r2, ip
 8000c66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c6a:	bfaa      	itet	ge
 8000c6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c70:	4252      	neglt	r2, r2
 8000c72:	4318      	orrge	r0, r3
 8000c74:	bfbc      	itt	lt
 8000c76:	40d0      	lsrlt	r0, r2
 8000c78:	4318      	orrlt	r0, r3
 8000c7a:	4770      	bx	lr
 8000c7c:	f092 0f00 	teq	r2, #0
 8000c80:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c84:	bf06      	itte	eq
 8000c86:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	3201      	addeq	r2, #1
 8000c8c:	3b01      	subne	r3, #1
 8000c8e:	e7b5      	b.n	8000bfc <__addsf3+0x58>
 8000c90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c98:	bf18      	it	ne
 8000c9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c9e:	d021      	beq.n	8000ce4 <__addsf3+0x140>
 8000ca0:	ea92 0f03 	teq	r2, r3
 8000ca4:	d004      	beq.n	8000cb0 <__addsf3+0x10c>
 8000ca6:	f092 0f00 	teq	r2, #0
 8000caa:	bf08      	it	eq
 8000cac:	4608      	moveq	r0, r1
 8000cae:	4770      	bx	lr
 8000cb0:	ea90 0f01 	teq	r0, r1
 8000cb4:	bf1c      	itt	ne
 8000cb6:	2000      	movne	r0, #0
 8000cb8:	4770      	bxne	lr
 8000cba:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cbe:	d104      	bne.n	8000cca <__addsf3+0x126>
 8000cc0:	0040      	lsls	r0, r0, #1
 8000cc2:	bf28      	it	cs
 8000cc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cc8:	4770      	bx	lr
 8000cca:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cce:	bf3c      	itt	cc
 8000cd0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bxcc	lr
 8000cd6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cda:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cde:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce2:	4770      	bx	lr
 8000ce4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce8:	bf16      	itet	ne
 8000cea:	4608      	movne	r0, r1
 8000cec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf0:	4601      	movne	r1, r0
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	bf06      	itte	eq
 8000cf6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cfa:	ea90 0f01 	teqeq	r0, r1
 8000cfe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d02:	4770      	bx	lr

08000d04 <__aeabi_ui2f>:
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e004      	b.n	8000d14 <__aeabi_i2f+0x8>
 8000d0a:	bf00      	nop

08000d0c <__aeabi_i2f>:
 8000d0c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d10:	bf48      	it	mi
 8000d12:	4240      	negmi	r0, r0
 8000d14:	ea5f 0c00 	movs.w	ip, r0
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d20:	4601      	mov	r1, r0
 8000d22:	f04f 0000 	mov.w	r0, #0
 8000d26:	e01c      	b.n	8000d62 <__aeabi_l2f+0x2a>

08000d28 <__aeabi_ul2f>:
 8000d28:	ea50 0201 	orrs.w	r2, r0, r1
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	e00a      	b.n	8000d4c <__aeabi_l2f+0x14>
 8000d36:	bf00      	nop

08000d38 <__aeabi_l2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__aeabi_l2f+0x14>
 8000d46:	4240      	negs	r0, r0
 8000d48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4c:	ea5f 0c01 	movs.w	ip, r1
 8000d50:	bf02      	ittt	eq
 8000d52:	4684      	moveq	ip, r0
 8000d54:	4601      	moveq	r1, r0
 8000d56:	2000      	moveq	r0, #0
 8000d58:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d5c:	bf08      	it	eq
 8000d5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d62:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d66:	fabc f28c 	clz	r2, ip
 8000d6a:	3a08      	subs	r2, #8
 8000d6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d70:	db10      	blt.n	8000d94 <__aeabi_l2f+0x5c>
 8000d72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d76:	4463      	add	r3, ip
 8000d78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d7c:	f1c2 0220 	rsb	r2, r2, #32
 8000d80:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	eb43 0002 	adc.w	r0, r3, r2
 8000d8c:	bf08      	it	eq
 8000d8e:	f020 0001 	biceq.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	f102 0220 	add.w	r2, r2, #32
 8000d98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d9c:	f1c2 0220 	rsb	r2, r2, #32
 8000da0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000da4:	fa21 f202 	lsr.w	r2, r1, r2
 8000da8:	eb43 0002 	adc.w	r0, r3, r2
 8000dac:	bf08      	it	eq
 8000dae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_fmul>:
 8000db4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000db8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dbc:	bf1e      	ittt	ne
 8000dbe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dc2:	ea92 0f0c 	teqne	r2, ip
 8000dc6:	ea93 0f0c 	teqne	r3, ip
 8000dca:	d06f      	beq.n	8000eac <__aeabi_fmul+0xf8>
 8000dcc:	441a      	add	r2, r3
 8000dce:	ea80 0c01 	eor.w	ip, r0, r1
 8000dd2:	0240      	lsls	r0, r0, #9
 8000dd4:	bf18      	it	ne
 8000dd6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dda:	d01e      	beq.n	8000e1a <__aeabi_fmul+0x66>
 8000ddc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000de0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000de4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000de8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dec:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000df0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000df4:	bf3e      	ittt	cc
 8000df6:	0049      	lslcc	r1, r1, #1
 8000df8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dfc:	005b      	lslcc	r3, r3, #1
 8000dfe:	ea40 0001 	orr.w	r0, r0, r1
 8000e02:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e06:	2afd      	cmp	r2, #253	@ 0xfd
 8000e08:	d81d      	bhi.n	8000e46 <__aeabi_fmul+0x92>
 8000e0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e12:	bf08      	it	eq
 8000e14:	f020 0001 	biceq.w	r0, r0, #1
 8000e18:	4770      	bx	lr
 8000e1a:	f090 0f00 	teq	r0, #0
 8000e1e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e22:	bf08      	it	eq
 8000e24:	0249      	lsleq	r1, r1, #9
 8000e26:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e2a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e2e:	3a7f      	subs	r2, #127	@ 0x7f
 8000e30:	bfc2      	ittt	gt
 8000e32:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e36:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e3a:	4770      	bxgt	lr
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	3a01      	subs	r2, #1
 8000e46:	dc5d      	bgt.n	8000f04 <__aeabi_fmul+0x150>
 8000e48:	f112 0f19 	cmn.w	r2, #25
 8000e4c:	bfdc      	itt	le
 8000e4e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e52:	4770      	bxle	lr
 8000e54:	f1c2 0200 	rsb	r2, r2, #0
 8000e58:	0041      	lsls	r1, r0, #1
 8000e5a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e5e:	f1c2 0220 	rsb	r2, r2, #32
 8000e62:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e66:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e6a:	f140 0000 	adc.w	r0, r0, #0
 8000e6e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e72:	bf08      	it	eq
 8000e74:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e78:	4770      	bx	lr
 8000e7a:	f092 0f00 	teq	r2, #0
 8000e7e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e82:	bf02      	ittt	eq
 8000e84:	0040      	lsleq	r0, r0, #1
 8000e86:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e8a:	3a01      	subeq	r2, #1
 8000e8c:	d0f9      	beq.n	8000e82 <__aeabi_fmul+0xce>
 8000e8e:	ea40 000c 	orr.w	r0, r0, ip
 8000e92:	f093 0f00 	teq	r3, #0
 8000e96:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e9a:	bf02      	ittt	eq
 8000e9c:	0049      	lsleq	r1, r1, #1
 8000e9e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ea2:	3b01      	subeq	r3, #1
 8000ea4:	d0f9      	beq.n	8000e9a <__aeabi_fmul+0xe6>
 8000ea6:	ea41 010c 	orr.w	r1, r1, ip
 8000eaa:	e78f      	b.n	8000dcc <__aeabi_fmul+0x18>
 8000eac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	bf18      	it	ne
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d00a      	beq.n	8000ed2 <__aeabi_fmul+0x11e>
 8000ebc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ec0:	bf18      	it	ne
 8000ec2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ec6:	d1d8      	bne.n	8000e7a <__aeabi_fmul+0xc6>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	4770      	bx	lr
 8000ed2:	f090 0f00 	teq	r0, #0
 8000ed6:	bf17      	itett	ne
 8000ed8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000edc:	4608      	moveq	r0, r1
 8000ede:	f091 0f00 	teqne	r1, #0
 8000ee2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000ee6:	d014      	beq.n	8000f12 <__aeabi_fmul+0x15e>
 8000ee8:	ea92 0f0c 	teq	r2, ip
 8000eec:	d101      	bne.n	8000ef2 <__aeabi_fmul+0x13e>
 8000eee:	0242      	lsls	r2, r0, #9
 8000ef0:	d10f      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000ef2:	ea93 0f0c 	teq	r3, ip
 8000ef6:	d103      	bne.n	8000f00 <__aeabi_fmul+0x14c>
 8000ef8:	024b      	lsls	r3, r1, #9
 8000efa:	bf18      	it	ne
 8000efc:	4608      	movne	r0, r1
 8000efe:	d108      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000f00:	ea80 0001 	eor.w	r0, r0, r1
 8000f04:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f10:	4770      	bx	lr
 8000f12:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f16:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f1a:	4770      	bx	lr

08000f1c <__aeabi_fdiv>:
 8000f1c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f24:	bf1e      	ittt	ne
 8000f26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f2a:	ea92 0f0c 	teqne	r2, ip
 8000f2e:	ea93 0f0c 	teqne	r3, ip
 8000f32:	d069      	beq.n	8001008 <__aeabi_fdiv+0xec>
 8000f34:	eba2 0203 	sub.w	r2, r2, r3
 8000f38:	ea80 0c01 	eor.w	ip, r0, r1
 8000f3c:	0249      	lsls	r1, r1, #9
 8000f3e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f42:	d037      	beq.n	8000fb4 <__aeabi_fdiv+0x98>
 8000f44:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f48:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f4c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f50:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f54:	428b      	cmp	r3, r1
 8000f56:	bf38      	it	cc
 8000f58:	005b      	lslcc	r3, r3, #1
 8000f5a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f5e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f62:	428b      	cmp	r3, r1
 8000f64:	bf24      	itt	cs
 8000f66:	1a5b      	subcs	r3, r3, r1
 8000f68:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f6c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f76:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f7a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f7e:	bf24      	itt	cs
 8000f80:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f88:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f8c:	bf24      	itt	cs
 8000f8e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f92:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	bf18      	it	ne
 8000f9a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f9e:	d1e0      	bne.n	8000f62 <__aeabi_fdiv+0x46>
 8000fa0:	2afd      	cmp	r2, #253	@ 0xfd
 8000fa2:	f63f af50 	bhi.w	8000e46 <__aeabi_fmul+0x92>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fac:	bf08      	it	eq
 8000fae:	f020 0001 	biceq.w	r0, r0, #1
 8000fb2:	4770      	bx	lr
 8000fb4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fb8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fbc:	327f      	adds	r2, #127	@ 0x7f
 8000fbe:	bfc2      	ittt	gt
 8000fc0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fc4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fc8:	4770      	bxgt	lr
 8000fca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	3a01      	subs	r2, #1
 8000fd4:	e737      	b.n	8000e46 <__aeabi_fmul+0x92>
 8000fd6:	f092 0f00 	teq	r2, #0
 8000fda:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fde:	bf02      	ittt	eq
 8000fe0:	0040      	lsleq	r0, r0, #1
 8000fe2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fe6:	3a01      	subeq	r2, #1
 8000fe8:	d0f9      	beq.n	8000fde <__aeabi_fdiv+0xc2>
 8000fea:	ea40 000c 	orr.w	r0, r0, ip
 8000fee:	f093 0f00 	teq	r3, #0
 8000ff2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ff6:	bf02      	ittt	eq
 8000ff8:	0049      	lsleq	r1, r1, #1
 8000ffa:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ffe:	3b01      	subeq	r3, #1
 8001000:	d0f9      	beq.n	8000ff6 <__aeabi_fdiv+0xda>
 8001002:	ea41 010c 	orr.w	r1, r1, ip
 8001006:	e795      	b.n	8000f34 <__aeabi_fdiv+0x18>
 8001008:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800100c:	ea92 0f0c 	teq	r2, ip
 8001010:	d108      	bne.n	8001024 <__aeabi_fdiv+0x108>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	f47f af7d 	bne.w	8000f12 <__aeabi_fmul+0x15e>
 8001018:	ea93 0f0c 	teq	r3, ip
 800101c:	f47f af70 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001020:	4608      	mov	r0, r1
 8001022:	e776      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001024:	ea93 0f0c 	teq	r3, ip
 8001028:	d104      	bne.n	8001034 <__aeabi_fdiv+0x118>
 800102a:	024b      	lsls	r3, r1, #9
 800102c:	f43f af4c 	beq.w	8000ec8 <__aeabi_fmul+0x114>
 8001030:	4608      	mov	r0, r1
 8001032:	e76e      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001034:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001038:	bf18      	it	ne
 800103a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800103e:	d1ca      	bne.n	8000fd6 <__aeabi_fdiv+0xba>
 8001040:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001044:	f47f af5c 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001048:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800104c:	f47f af3c 	bne.w	8000ec8 <__aeabi_fmul+0x114>
 8001050:	e75f      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001052:	bf00      	nop

08001054 <__aeabi_f2iz>:
 8001054:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001058:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800105c:	d30f      	bcc.n	800107e <__aeabi_f2iz+0x2a>
 800105e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001062:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001066:	d90d      	bls.n	8001084 <__aeabi_f2iz+0x30>
 8001068:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800106c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001070:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001074:	fa23 f002 	lsr.w	r0, r3, r2
 8001078:	bf18      	it	ne
 800107a:	4240      	negne	r0, r0
 800107c:	4770      	bx	lr
 800107e:	f04f 0000 	mov.w	r0, #0
 8001082:	4770      	bx	lr
 8001084:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001088:	d101      	bne.n	800108e <__aeabi_f2iz+0x3a>
 800108a:	0242      	lsls	r2, r0, #9
 800108c:	d105      	bne.n	800109a <__aeabi_f2iz+0x46>
 800108e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001092:	bf08      	it	eq
 8001094:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr

080010a0 <__aeabi_uldivmod>:
 80010a0:	b953      	cbnz	r3, 80010b8 <__aeabi_uldivmod+0x18>
 80010a2:	b94a      	cbnz	r2, 80010b8 <__aeabi_uldivmod+0x18>
 80010a4:	2900      	cmp	r1, #0
 80010a6:	bf08      	it	eq
 80010a8:	2800      	cmpeq	r0, #0
 80010aa:	bf1c      	itt	ne
 80010ac:	f04f 31ff 	movne.w	r1, #4294967295
 80010b0:	f04f 30ff 	movne.w	r0, #4294967295
 80010b4:	f000 b9c2 	b.w	800143c <__aeabi_idiv0>
 80010b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80010bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010c0:	f000 f83c 	bl	800113c <__udivmoddi4>
 80010c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010cc:	b004      	add	sp, #16
 80010ce:	4770      	bx	lr

080010d0 <__aeabi_d2lz>:
 80010d0:	b538      	push	{r3, r4, r5, lr}
 80010d2:	2200      	movs	r2, #0
 80010d4:	2300      	movs	r3, #0
 80010d6:	4604      	mov	r4, r0
 80010d8:	460d      	mov	r5, r1
 80010da:	f7ff fc87 	bl	80009ec <__aeabi_dcmplt>
 80010de:	b928      	cbnz	r0, 80010ec <__aeabi_d2lz+0x1c>
 80010e0:	4620      	mov	r0, r4
 80010e2:	4629      	mov	r1, r5
 80010e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010e8:	f000 b80a 	b.w	8001100 <__aeabi_d2ulz>
 80010ec:	4620      	mov	r0, r4
 80010ee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80010f2:	f000 f805 	bl	8001100 <__aeabi_d2ulz>
 80010f6:	4240      	negs	r0, r0
 80010f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010fc:	bd38      	pop	{r3, r4, r5, pc}
 80010fe:	bf00      	nop

08001100 <__aeabi_d2ulz>:
 8001100:	b5d0      	push	{r4, r6, r7, lr}
 8001102:	2200      	movs	r2, #0
 8001104:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <__aeabi_d2ulz+0x34>)
 8001106:	4606      	mov	r6, r0
 8001108:	460f      	mov	r7, r1
 800110a:	f7ff f9fd 	bl	8000508 <__aeabi_dmul>
 800110e:	f7ff fcd3 	bl	8000ab8 <__aeabi_d2uiz>
 8001112:	4604      	mov	r4, r0
 8001114:	f7ff f97e 	bl	8000414 <__aeabi_ui2d>
 8001118:	2200      	movs	r2, #0
 800111a:	4b07      	ldr	r3, [pc, #28]	@ (8001138 <__aeabi_d2ulz+0x38>)
 800111c:	f7ff f9f4 	bl	8000508 <__aeabi_dmul>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4630      	mov	r0, r6
 8001126:	4639      	mov	r1, r7
 8001128:	f7ff f836 	bl	8000198 <__aeabi_dsub>
 800112c:	f7ff fcc4 	bl	8000ab8 <__aeabi_d2uiz>
 8001130:	4621      	mov	r1, r4
 8001132:	bdd0      	pop	{r4, r6, r7, pc}
 8001134:	3df00000 	.word	0x3df00000
 8001138:	41f00000 	.word	0x41f00000

0800113c <__udivmoddi4>:
 800113c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001140:	9d08      	ldr	r5, [sp, #32]
 8001142:	468e      	mov	lr, r1
 8001144:	4604      	mov	r4, r0
 8001146:	4688      	mov	r8, r1
 8001148:	2b00      	cmp	r3, #0
 800114a:	d14a      	bne.n	80011e2 <__udivmoddi4+0xa6>
 800114c:	428a      	cmp	r2, r1
 800114e:	4617      	mov	r7, r2
 8001150:	d962      	bls.n	8001218 <__udivmoddi4+0xdc>
 8001152:	fab2 f682 	clz	r6, r2
 8001156:	b14e      	cbz	r6, 800116c <__udivmoddi4+0x30>
 8001158:	f1c6 0320 	rsb	r3, r6, #32
 800115c:	fa01 f806 	lsl.w	r8, r1, r6
 8001160:	fa20 f303 	lsr.w	r3, r0, r3
 8001164:	40b7      	lsls	r7, r6
 8001166:	ea43 0808 	orr.w	r8, r3, r8
 800116a:	40b4      	lsls	r4, r6
 800116c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001170:	fbb8 f1fe 	udiv	r1, r8, lr
 8001174:	fa1f fc87 	uxth.w	ip, r7
 8001178:	fb0e 8811 	mls	r8, lr, r1, r8
 800117c:	fb01 f20c 	mul.w	r2, r1, ip
 8001180:	0c23      	lsrs	r3, r4, #16
 8001182:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001186:	429a      	cmp	r2, r3
 8001188:	d909      	bls.n	800119e <__udivmoddi4+0x62>
 800118a:	18fb      	adds	r3, r7, r3
 800118c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001190:	f080 80eb 	bcs.w	800136a <__udivmoddi4+0x22e>
 8001194:	429a      	cmp	r2, r3
 8001196:	f240 80e8 	bls.w	800136a <__udivmoddi4+0x22e>
 800119a:	3902      	subs	r1, #2
 800119c:	443b      	add	r3, r7
 800119e:	1a9a      	subs	r2, r3, r2
 80011a0:	fbb2 f0fe 	udiv	r0, r2, lr
 80011a4:	fb0e 2210 	mls	r2, lr, r0, r2
 80011a8:	fb00 fc0c 	mul.w	ip, r0, ip
 80011ac:	b2a3      	uxth	r3, r4
 80011ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011b2:	459c      	cmp	ip, r3
 80011b4:	d909      	bls.n	80011ca <__udivmoddi4+0x8e>
 80011b6:	18fb      	adds	r3, r7, r3
 80011b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80011bc:	f080 80d7 	bcs.w	800136e <__udivmoddi4+0x232>
 80011c0:	459c      	cmp	ip, r3
 80011c2:	f240 80d4 	bls.w	800136e <__udivmoddi4+0x232>
 80011c6:	443b      	add	r3, r7
 80011c8:	3802      	subs	r0, #2
 80011ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80011ce:	2100      	movs	r1, #0
 80011d0:	eba3 030c 	sub.w	r3, r3, ip
 80011d4:	b11d      	cbz	r5, 80011de <__udivmoddi4+0xa2>
 80011d6:	2200      	movs	r2, #0
 80011d8:	40f3      	lsrs	r3, r6
 80011da:	e9c5 3200 	strd	r3, r2, [r5]
 80011de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011e2:	428b      	cmp	r3, r1
 80011e4:	d905      	bls.n	80011f2 <__udivmoddi4+0xb6>
 80011e6:	b10d      	cbz	r5, 80011ec <__udivmoddi4+0xb0>
 80011e8:	e9c5 0100 	strd	r0, r1, [r5]
 80011ec:	2100      	movs	r1, #0
 80011ee:	4608      	mov	r0, r1
 80011f0:	e7f5      	b.n	80011de <__udivmoddi4+0xa2>
 80011f2:	fab3 f183 	clz	r1, r3
 80011f6:	2900      	cmp	r1, #0
 80011f8:	d146      	bne.n	8001288 <__udivmoddi4+0x14c>
 80011fa:	4573      	cmp	r3, lr
 80011fc:	d302      	bcc.n	8001204 <__udivmoddi4+0xc8>
 80011fe:	4282      	cmp	r2, r0
 8001200:	f200 8108 	bhi.w	8001414 <__udivmoddi4+0x2d8>
 8001204:	1a84      	subs	r4, r0, r2
 8001206:	eb6e 0203 	sbc.w	r2, lr, r3
 800120a:	2001      	movs	r0, #1
 800120c:	4690      	mov	r8, r2
 800120e:	2d00      	cmp	r5, #0
 8001210:	d0e5      	beq.n	80011de <__udivmoddi4+0xa2>
 8001212:	e9c5 4800 	strd	r4, r8, [r5]
 8001216:	e7e2      	b.n	80011de <__udivmoddi4+0xa2>
 8001218:	2a00      	cmp	r2, #0
 800121a:	f000 8091 	beq.w	8001340 <__udivmoddi4+0x204>
 800121e:	fab2 f682 	clz	r6, r2
 8001222:	2e00      	cmp	r6, #0
 8001224:	f040 80a5 	bne.w	8001372 <__udivmoddi4+0x236>
 8001228:	1a8a      	subs	r2, r1, r2
 800122a:	2101      	movs	r1, #1
 800122c:	0c03      	lsrs	r3, r0, #16
 800122e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001232:	b280      	uxth	r0, r0
 8001234:	b2bc      	uxth	r4, r7
 8001236:	fbb2 fcfe 	udiv	ip, r2, lr
 800123a:	fb0e 221c 	mls	r2, lr, ip, r2
 800123e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001242:	fb04 f20c 	mul.w	r2, r4, ip
 8001246:	429a      	cmp	r2, r3
 8001248:	d907      	bls.n	800125a <__udivmoddi4+0x11e>
 800124a:	18fb      	adds	r3, r7, r3
 800124c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001250:	d202      	bcs.n	8001258 <__udivmoddi4+0x11c>
 8001252:	429a      	cmp	r2, r3
 8001254:	f200 80e3 	bhi.w	800141e <__udivmoddi4+0x2e2>
 8001258:	46c4      	mov	ip, r8
 800125a:	1a9b      	subs	r3, r3, r2
 800125c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001260:	fb0e 3312 	mls	r3, lr, r2, r3
 8001264:	fb02 f404 	mul.w	r4, r2, r4
 8001268:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800126c:	429c      	cmp	r4, r3
 800126e:	d907      	bls.n	8001280 <__udivmoddi4+0x144>
 8001270:	18fb      	adds	r3, r7, r3
 8001272:	f102 30ff 	add.w	r0, r2, #4294967295
 8001276:	d202      	bcs.n	800127e <__udivmoddi4+0x142>
 8001278:	429c      	cmp	r4, r3
 800127a:	f200 80cd 	bhi.w	8001418 <__udivmoddi4+0x2dc>
 800127e:	4602      	mov	r2, r0
 8001280:	1b1b      	subs	r3, r3, r4
 8001282:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001286:	e7a5      	b.n	80011d4 <__udivmoddi4+0x98>
 8001288:	f1c1 0620 	rsb	r6, r1, #32
 800128c:	408b      	lsls	r3, r1
 800128e:	fa22 f706 	lsr.w	r7, r2, r6
 8001292:	431f      	orrs	r7, r3
 8001294:	fa2e fa06 	lsr.w	sl, lr, r6
 8001298:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800129c:	fbba f8f9 	udiv	r8, sl, r9
 80012a0:	fa0e fe01 	lsl.w	lr, lr, r1
 80012a4:	fa20 f306 	lsr.w	r3, r0, r6
 80012a8:	fb09 aa18 	mls	sl, r9, r8, sl
 80012ac:	fa1f fc87 	uxth.w	ip, r7
 80012b0:	ea43 030e 	orr.w	r3, r3, lr
 80012b4:	fa00 fe01 	lsl.w	lr, r0, r1
 80012b8:	fb08 f00c 	mul.w	r0, r8, ip
 80012bc:	0c1c      	lsrs	r4, r3, #16
 80012be:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80012c2:	42a0      	cmp	r0, r4
 80012c4:	fa02 f201 	lsl.w	r2, r2, r1
 80012c8:	d90a      	bls.n	80012e0 <__udivmoddi4+0x1a4>
 80012ca:	193c      	adds	r4, r7, r4
 80012cc:	f108 3aff 	add.w	sl, r8, #4294967295
 80012d0:	f080 809e 	bcs.w	8001410 <__udivmoddi4+0x2d4>
 80012d4:	42a0      	cmp	r0, r4
 80012d6:	f240 809b 	bls.w	8001410 <__udivmoddi4+0x2d4>
 80012da:	f1a8 0802 	sub.w	r8, r8, #2
 80012de:	443c      	add	r4, r7
 80012e0:	1a24      	subs	r4, r4, r0
 80012e2:	b298      	uxth	r0, r3
 80012e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80012e8:	fb09 4413 	mls	r4, r9, r3, r4
 80012ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80012f0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80012f4:	45a4      	cmp	ip, r4
 80012f6:	d909      	bls.n	800130c <__udivmoddi4+0x1d0>
 80012f8:	193c      	adds	r4, r7, r4
 80012fa:	f103 30ff 	add.w	r0, r3, #4294967295
 80012fe:	f080 8085 	bcs.w	800140c <__udivmoddi4+0x2d0>
 8001302:	45a4      	cmp	ip, r4
 8001304:	f240 8082 	bls.w	800140c <__udivmoddi4+0x2d0>
 8001308:	3b02      	subs	r3, #2
 800130a:	443c      	add	r4, r7
 800130c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001310:	eba4 040c 	sub.w	r4, r4, ip
 8001314:	fba0 8c02 	umull	r8, ip, r0, r2
 8001318:	4564      	cmp	r4, ip
 800131a:	4643      	mov	r3, r8
 800131c:	46e1      	mov	r9, ip
 800131e:	d364      	bcc.n	80013ea <__udivmoddi4+0x2ae>
 8001320:	d061      	beq.n	80013e6 <__udivmoddi4+0x2aa>
 8001322:	b15d      	cbz	r5, 800133c <__udivmoddi4+0x200>
 8001324:	ebbe 0203 	subs.w	r2, lr, r3
 8001328:	eb64 0409 	sbc.w	r4, r4, r9
 800132c:	fa04 f606 	lsl.w	r6, r4, r6
 8001330:	fa22 f301 	lsr.w	r3, r2, r1
 8001334:	431e      	orrs	r6, r3
 8001336:	40cc      	lsrs	r4, r1
 8001338:	e9c5 6400 	strd	r6, r4, [r5]
 800133c:	2100      	movs	r1, #0
 800133e:	e74e      	b.n	80011de <__udivmoddi4+0xa2>
 8001340:	fbb1 fcf2 	udiv	ip, r1, r2
 8001344:	0c01      	lsrs	r1, r0, #16
 8001346:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800134a:	b280      	uxth	r0, r0
 800134c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001350:	463b      	mov	r3, r7
 8001352:	fbb1 f1f7 	udiv	r1, r1, r7
 8001356:	4638      	mov	r0, r7
 8001358:	463c      	mov	r4, r7
 800135a:	46b8      	mov	r8, r7
 800135c:	46be      	mov	lr, r7
 800135e:	2620      	movs	r6, #32
 8001360:	eba2 0208 	sub.w	r2, r2, r8
 8001364:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001368:	e765      	b.n	8001236 <__udivmoddi4+0xfa>
 800136a:	4601      	mov	r1, r0
 800136c:	e717      	b.n	800119e <__udivmoddi4+0x62>
 800136e:	4610      	mov	r0, r2
 8001370:	e72b      	b.n	80011ca <__udivmoddi4+0x8e>
 8001372:	f1c6 0120 	rsb	r1, r6, #32
 8001376:	fa2e fc01 	lsr.w	ip, lr, r1
 800137a:	40b7      	lsls	r7, r6
 800137c:	fa0e fe06 	lsl.w	lr, lr, r6
 8001380:	fa20 f101 	lsr.w	r1, r0, r1
 8001384:	ea41 010e 	orr.w	r1, r1, lr
 8001388:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800138c:	fbbc f8fe 	udiv	r8, ip, lr
 8001390:	b2bc      	uxth	r4, r7
 8001392:	fb0e cc18 	mls	ip, lr, r8, ip
 8001396:	fb08 f904 	mul.w	r9, r8, r4
 800139a:	0c0a      	lsrs	r2, r1, #16
 800139c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80013a0:	40b0      	lsls	r0, r6
 80013a2:	4591      	cmp	r9, r2
 80013a4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80013a8:	b280      	uxth	r0, r0
 80013aa:	d93e      	bls.n	800142a <__udivmoddi4+0x2ee>
 80013ac:	18ba      	adds	r2, r7, r2
 80013ae:	f108 3cff 	add.w	ip, r8, #4294967295
 80013b2:	d201      	bcs.n	80013b8 <__udivmoddi4+0x27c>
 80013b4:	4591      	cmp	r9, r2
 80013b6:	d81f      	bhi.n	80013f8 <__udivmoddi4+0x2bc>
 80013b8:	eba2 0209 	sub.w	r2, r2, r9
 80013bc:	fbb2 f9fe 	udiv	r9, r2, lr
 80013c0:	fb09 f804 	mul.w	r8, r9, r4
 80013c4:	fb0e 2a19 	mls	sl, lr, r9, r2
 80013c8:	b28a      	uxth	r2, r1
 80013ca:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80013ce:	4542      	cmp	r2, r8
 80013d0:	d229      	bcs.n	8001426 <__udivmoddi4+0x2ea>
 80013d2:	18ba      	adds	r2, r7, r2
 80013d4:	f109 31ff 	add.w	r1, r9, #4294967295
 80013d8:	d2c2      	bcs.n	8001360 <__udivmoddi4+0x224>
 80013da:	4542      	cmp	r2, r8
 80013dc:	d2c0      	bcs.n	8001360 <__udivmoddi4+0x224>
 80013de:	f1a9 0102 	sub.w	r1, r9, #2
 80013e2:	443a      	add	r2, r7
 80013e4:	e7bc      	b.n	8001360 <__udivmoddi4+0x224>
 80013e6:	45c6      	cmp	lr, r8
 80013e8:	d29b      	bcs.n	8001322 <__udivmoddi4+0x1e6>
 80013ea:	ebb8 0302 	subs.w	r3, r8, r2
 80013ee:	eb6c 0c07 	sbc.w	ip, ip, r7
 80013f2:	3801      	subs	r0, #1
 80013f4:	46e1      	mov	r9, ip
 80013f6:	e794      	b.n	8001322 <__udivmoddi4+0x1e6>
 80013f8:	eba7 0909 	sub.w	r9, r7, r9
 80013fc:	444a      	add	r2, r9
 80013fe:	fbb2 f9fe 	udiv	r9, r2, lr
 8001402:	f1a8 0c02 	sub.w	ip, r8, #2
 8001406:	fb09 f804 	mul.w	r8, r9, r4
 800140a:	e7db      	b.n	80013c4 <__udivmoddi4+0x288>
 800140c:	4603      	mov	r3, r0
 800140e:	e77d      	b.n	800130c <__udivmoddi4+0x1d0>
 8001410:	46d0      	mov	r8, sl
 8001412:	e765      	b.n	80012e0 <__udivmoddi4+0x1a4>
 8001414:	4608      	mov	r0, r1
 8001416:	e6fa      	b.n	800120e <__udivmoddi4+0xd2>
 8001418:	443b      	add	r3, r7
 800141a:	3a02      	subs	r2, #2
 800141c:	e730      	b.n	8001280 <__udivmoddi4+0x144>
 800141e:	f1ac 0c02 	sub.w	ip, ip, #2
 8001422:	443b      	add	r3, r7
 8001424:	e719      	b.n	800125a <__udivmoddi4+0x11e>
 8001426:	4649      	mov	r1, r9
 8001428:	e79a      	b.n	8001360 <__udivmoddi4+0x224>
 800142a:	eba2 0209 	sub.w	r2, r2, r9
 800142e:	fbb2 f9fe 	udiv	r9, r2, lr
 8001432:	46c4      	mov	ip, r8
 8001434:	fb09 f804 	mul.w	r8, r9, r4
 8001438:	e7c4      	b.n	80013c4 <__udivmoddi4+0x288>
 800143a:	bf00      	nop

0800143c <__aeabi_idiv0>:
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop

08001440 <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af02      	add	r7, sp, #8
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	f023 030f 	bic.w	r3, r3, #15
 8001452:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	011b      	lsls	r3, r3, #4
 8001458:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	f043 030c 	orr.w	r3, r3, #12
 8001460:	b2db      	uxtb	r3, r3
 8001462:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8001464:	7bfb      	ldrb	r3, [r7, #15]
 8001466:	f043 0308 	orr.w	r3, r3, #8
 800146a:	b2db      	uxtb	r3, r3
 800146c:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800146e:	7bbb      	ldrb	r3, [r7, #14]
 8001470:	f043 030c 	orr.w	r3, r3, #12
 8001474:	b2db      	uxtb	r3, r3
 8001476:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 8001478:	7bbb      	ldrb	r3, [r7, #14]
 800147a:	f043 0308 	orr.w	r3, r3, #8
 800147e:	b2db      	uxtb	r3, r3
 8001480:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	791b      	ldrb	r3, [r3, #4]
 800148a:	4619      	mov	r1, r3
 800148c:	f107 0208 	add.w	r2, r7, #8
 8001490:	2364      	movs	r3, #100	@ 0x64
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	2304      	movs	r3, #4
 8001496:	f001 f9ad 	bl	80027f4 <HAL_I2C_Master_Transmit>
}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b086      	sub	sp, #24
 80014a6:	af02      	add	r7, sp, #8
 80014a8:	6078      	str	r0, [r7, #4]
 80014aa:	460b      	mov	r3, r1
 80014ac:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 80014ae:	78fb      	ldrb	r3, [r7, #3]
 80014b0:	f023 030f 	bic.w	r3, r3, #15
 80014b4:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 80014b6:	78fb      	ldrb	r3, [r7, #3]
 80014b8:	011b      	lsls	r3, r3, #4
 80014ba:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	f043 030d 	orr.w	r3, r3, #13
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	f043 0309 	orr.w	r3, r3, #9
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 80014d0:	7bbb      	ldrb	r3, [r7, #14]
 80014d2:	f043 030d 	orr.w	r3, r3, #13
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 80014da:	7bbb      	ldrb	r3, [r7, #14]
 80014dc:	f043 0309 	orr.w	r3, r3, #9
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6818      	ldr	r0, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	791b      	ldrb	r3, [r3, #4]
 80014ec:	4619      	mov	r1, r3
 80014ee:	f107 0208 	add.w	r2, r7, #8
 80014f2:	2364      	movs	r3, #100	@ 0x64
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2304      	movs	r3, #4
 80014f8:	f001 f97c 	bl	80027f4 <HAL_I2C_Master_Transmit>
}
 80014fc:	bf00      	nop
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 800150c:	2180      	movs	r1, #128	@ 0x80
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ff96 	bl	8001440 <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8001514:	2300      	movs	r3, #0
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	e006      	b.n	8001528 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 800151a:	2120      	movs	r1, #32
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff ffc0 	bl	80014a2 <lcd_send_data>
    for (int i = 0; i < 80; i++)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	3301      	adds	r3, #1
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2b4f      	cmp	r3, #79	@ 0x4f
 800152c:	ddf5      	ble.n	800151a <lcd_clear+0x16>
    }
}
 800152e:	bf00      	nop
 8001530:	bf00      	nop
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d824      	bhi.n	8001594 <lcd_gotoxy+0x5c>
 800154a:	a201      	add	r2, pc, #4	@ (adr r2, 8001550 <lcd_gotoxy+0x18>)
 800154c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001550:	08001561 	.word	0x08001561
 8001554:	0800156b 	.word	0x0800156b
 8001558:	08001575 	.word	0x08001575
 800155c:	0800157f 	.word	0x0800157f
    {
        case 0: address = 0x80 + col; break;  // First row
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	b2db      	uxtb	r3, r3
 8001564:	3b80      	subs	r3, #128	@ 0x80
 8001566:	75fb      	strb	r3, [r7, #23]
 8001568:	e00e      	b.n	8001588 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	3b40      	subs	r3, #64	@ 0x40
 8001570:	75fb      	strb	r3, [r7, #23]
 8001572:	e009      	b.n	8001588 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	b2db      	uxtb	r3, r3
 8001578:	3b6c      	subs	r3, #108	@ 0x6c
 800157a:	75fb      	strb	r3, [r7, #23]
 800157c:	e004      	b.n	8001588 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	3b2c      	subs	r3, #44	@ 0x2c
 8001584:	75fb      	strb	r3, [r7, #23]
 8001586:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8001588:	7dfb      	ldrb	r3, [r7, #23]
 800158a:	4619      	mov	r1, r3
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f7ff ff57 	bl	8001440 <lcd_send_cmd>
 8001592:	e000      	b.n	8001596 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8001594:	bf00      	nop
}
 8001596:	3718      	adds	r7, #24
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 80015a4:	2032      	movs	r0, #50	@ 0x32
 80015a6:	f000 fd1b 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80015aa:	2130      	movs	r1, #48	@ 0x30
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff ff47 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(5);
 80015b2:	2005      	movs	r0, #5
 80015b4:	f000 fd14 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80015b8:	2130      	movs	r1, #48	@ 0x30
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ff40 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(1);
 80015c0:	2001      	movs	r0, #1
 80015c2:	f000 fd0d 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80015c6:	2130      	movs	r1, #48	@ 0x30
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff ff39 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(10);
 80015ce:	200a      	movs	r0, #10
 80015d0:	f000 fd06 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 80015d4:	2120      	movs	r1, #32
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ff32 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(10);
 80015dc:	200a      	movs	r0, #10
 80015de:	f000 fcff 	bl	8001fe0 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 80015e2:	2128      	movs	r1, #40	@ 0x28
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ff2b 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(1);
 80015ea:	2001      	movs	r0, #1
 80015ec:	f000 fcf8 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 80015f0:	2108      	movs	r1, #8
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ff24 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(1);
 80015f8:	2001      	movs	r0, #1
 80015fa:	f000 fcf1 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 80015fe:	2101      	movs	r1, #1
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff ff1d 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(2);
 8001606:	2002      	movs	r0, #2
 8001608:	f000 fcea 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 800160c:	2106      	movs	r1, #6
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ff16 	bl	8001440 <lcd_send_cmd>
    HAL_Delay(1);
 8001614:	2001      	movs	r0, #1
 8001616:	f000 fce3 	bl	8001fe0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 800161a:	210c      	movs	r1, #12
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ff0f 	bl	8001440 <lcd_send_cmd>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8001634:	e007      	b.n	8001646 <lcd_puts+0x1c>
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	1c5a      	adds	r2, r3, #1
 800163a:	603a      	str	r2, [r7, #0]
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	4619      	mov	r1, r3
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff ff2e 	bl	80014a2 <lcd_send_data>
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f3      	bne.n	8001636 <lcd_puts+0xc>
}
 800164e:	bf00      	nop
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <STS35_CalcCRC>:
char buffer[100] = {0};
float temp = 0;
float humid = 0;

uint8_t STS35_CalcCRC(uint8_t *data)
{
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
   uint8_t crc = 0xFF;
 8001660:	23ff      	movs	r3, #255	@ 0xff
 8001662:	75fb      	strb	r3, [r7, #23]
   for (int i = 0; i < 2; i++)
 8001664:	2300      	movs	r3, #0
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	e023      	b.n	80016b2 <STS35_CalcCRC+0x5a>
   {
       crc ^= data[i];
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	4413      	add	r3, r2
 8001670:	781a      	ldrb	r2, [r3, #0]
 8001672:	7dfb      	ldrb	r3, [r7, #23]
 8001674:	4053      	eors	r3, r2
 8001676:	75fb      	strb	r3, [r7, #23]
       for (int j = 0; j < 8; j++)
 8001678:	2300      	movs	r3, #0
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	e013      	b.n	80016a6 <STS35_CalcCRC+0x4e>
           crc = (crc & 0x80) ? ((crc << 1) ^ 0x31) : (crc << 1);
 800167e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001682:	2b00      	cmp	r3, #0
 8001684:	da08      	bge.n	8001698 <STS35_CalcCRC+0x40>
 8001686:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	b25b      	sxtb	r3, r3
 800168e:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001692:	b25b      	sxtb	r3, r3
 8001694:	b2db      	uxtb	r3, r3
 8001696:	e002      	b.n	800169e <STS35_CalcCRC+0x46>
 8001698:	7dfb      	ldrb	r3, [r7, #23]
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	b2db      	uxtb	r3, r3
 800169e:	75fb      	strb	r3, [r7, #23]
       for (int j = 0; j < 8; j++)
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2b07      	cmp	r3, #7
 80016aa:	dde8      	ble.n	800167e <STS35_CalcCRC+0x26>
   for (int i = 0; i < 2; i++)
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	3301      	adds	r3, #1
 80016b0:	613b      	str	r3, [r7, #16]
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	ddd8      	ble.n	800166a <STS35_CalcCRC+0x12>
   }
   return crc;
 80016b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	371c      	adds	r7, #28
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <STS35_ReadTemperature>:
    humidity_raw = data[0] << 8 | data[1];
    *humidity = ((float)humidity_raw * 100.0f / 65535.0f);
}

float STS35_ReadTemperature(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af02      	add	r7, sp, #8
   uint8_t cmd[2] = {0x24, 0x00};     // High repeatability, no clock stretch
 80016ca:	2324      	movs	r3, #36	@ 0x24
 80016cc:	80bb      	strh	r3, [r7, #4]
   uint8_t rx[3];
   uint16_t raw;
   // Send command
   if (HAL_I2C_Master_Transmit(&hi2c1, (0x4B << 1), cmd, 2, HAL_MAX_DELAY) != HAL_OK)
 80016ce:	1d3a      	adds	r2, r7, #4
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2302      	movs	r3, #2
 80016d8:	2196      	movs	r1, #150	@ 0x96
 80016da:	4822      	ldr	r0, [pc, #136]	@ (8001764 <STS35_ReadTemperature+0xa0>)
 80016dc:	f001 f88a 	bl	80027f4 <HAL_I2C_Master_Transmit>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <STS35_ReadTemperature+0x26>
       return -300.0f;
 80016e6:	4b20      	ldr	r3, [pc, #128]	@ (8001768 <STS35_ReadTemperature+0xa4>)
 80016e8:	e038      	b.n	800175c <STS35_ReadTemperature+0x98>
   HAL_Delay(20);
 80016ea:	2014      	movs	r0, #20
 80016ec:	f000 fc78 	bl	8001fe0 <HAL_Delay>
   // Read response: 2 bytes + CRC
   if (HAL_I2C_Master_Receive(&hi2c1, (0x4B << 1), rx, 3, HAL_MAX_DELAY) != HAL_OK)
 80016f0:	463a      	mov	r2, r7
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	2303      	movs	r3, #3
 80016fa:	2196      	movs	r1, #150	@ 0x96
 80016fc:	4819      	ldr	r0, [pc, #100]	@ (8001764 <STS35_ReadTemperature+0xa0>)
 80016fe:	f001 f977 	bl	80029f0 <HAL_I2C_Master_Receive>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <STS35_ReadTemperature+0x48>
       return -300.0f;
 8001708:	4b17      	ldr	r3, [pc, #92]	@ (8001768 <STS35_ReadTemperature+0xa4>)
 800170a:	e027      	b.n	800175c <STS35_ReadTemperature+0x98>
   // CRC check
   if (STS35_CalcCRC(rx) != rx[2])
 800170c:	463b      	mov	r3, r7
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff ffa2 	bl	8001658 <STS35_CalcCRC>
 8001714:	4603      	mov	r3, r0
 8001716:	461a      	mov	r2, r3
 8001718:	78bb      	ldrb	r3, [r7, #2]
 800171a:	429a      	cmp	r2, r3
 800171c:	d001      	beq.n	8001722 <STS35_ReadTemperature+0x5e>
       return -301.0f;
 800171e:	4b13      	ldr	r3, [pc, #76]	@ (800176c <STS35_ReadTemperature+0xa8>)
 8001720:	e01c      	b.n	800175c <STS35_ReadTemperature+0x98>
   // Convert raw temperature reading
   raw = (rx[0] << 8) | rx[1];
 8001722:	783b      	ldrb	r3, [r7, #0]
 8001724:	b21b      	sxth	r3, r3
 8001726:	021b      	lsls	r3, r3, #8
 8001728:	b21a      	sxth	r2, r3
 800172a:	787b      	ldrb	r3, [r7, #1]
 800172c:	b21b      	sxth	r3, r3
 800172e:	4313      	orrs	r3, r2
 8001730:	b21b      	sxth	r3, r3
 8001732:	80fb      	strh	r3, [r7, #6]
   return -45.0f + (175.0f * (float)raw / 65535.0f);
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fae4 	bl	8000d04 <__aeabi_ui2f>
 800173c:	4603      	mov	r3, r0
 800173e:	490c      	ldr	r1, [pc, #48]	@ (8001770 <STS35_ReadTemperature+0xac>)
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fb37 	bl	8000db4 <__aeabi_fmul>
 8001746:	4603      	mov	r3, r0
 8001748:	490a      	ldr	r1, [pc, #40]	@ (8001774 <STS35_ReadTemperature+0xb0>)
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff fbe6 	bl	8000f1c <__aeabi_fdiv>
 8001750:	4603      	mov	r3, r0
 8001752:	4909      	ldr	r1, [pc, #36]	@ (8001778 <STS35_ReadTemperature+0xb4>)
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fa23 	bl	8000ba0 <__aeabi_fsub>
 800175a:	4603      	mov	r3, r0
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	200001f0 	.word	0x200001f0
 8001768:	c3960000 	.word	0xc3960000
 800176c:	c3968000 	.word	0xc3968000
 8001770:	432f0000 	.word	0x432f0000
 8001774:	477fff00 	.word	0x477fff00
 8001778:	42340000 	.word	0x42340000

0800177c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001782:	f000 fbbe 	bl	8001f02 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001786:	f000 f8bf 	bl	8001908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800178a:	f000 f963 	bl	8001a54 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800178e:	f000 f937 	bl	8001a00 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001792:	f000 f907 	bl	80019a4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE BEGIN 2 */
  I2C_LCD_HandleTypeDef lcd1;
  lcd1.hi2c = &hi2c1;   // use global hi2c1 (initialized by MX_I2C1_Init)
 8001796:	4b51      	ldr	r3, [pc, #324]	@ (80018dc <main+0x160>)
 8001798:	603b      	str	r3, [r7, #0]
  lcd1.address = 0x4E;  // usually 0x4E for 0x27 modules
 800179a:	234e      	movs	r3, #78	@ 0x4e
 800179c:	713b      	strb	r3, [r7, #4]
  lcd_init(&lcd1);
 800179e:	463b      	mov	r3, r7
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fefb 	bl	800159c <lcd_init>
  lcd_clear(&lcd1);
 80017a6:	463b      	mov	r3, r7
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff feab 	bl	8001504 <lcd_clear>
  lcd_puts(&lcd1, "STS35 Sensor Init");
 80017ae:	463b      	mov	r3, r7
 80017b0:	494b      	ldr	r1, [pc, #300]	@ (80018e0 <main+0x164>)
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff39 	bl	800162a <lcd_puts>
  HAL_Delay(1000);
 80017b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017bc:	f000 fc10 	bl	8001fe0 <HAL_Delay>
	uint8_t lastButtonState1 = 0; // pulled-up input, so default HIGH
 80017c0:	2300      	movs	r3, #0
 80017c2:	75fb      	strb	r3, [r7, #23]
	uint8_t lastButtonState2 = 0; // pulled-up input, so default HIGH
 80017c4:	2300      	movs	r3, #0
 80017c6:	75bb      	strb	r3, [r7, #22]
	uint8_t lastButtonState3 = 0; // pulled-up input, so default HIGH
 80017c8:	2300      	movs	r3, #0
 80017ca:	757b      	strb	r3, [r7, #21]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uint8_t currentState1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 80017cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017d0:	4844      	ldr	r0, [pc, #272]	@ (80018e4 <main+0x168>)
 80017d2:	f000 fe9b 	bl	800250c <HAL_GPIO_ReadPin>
 80017d6:	4603      	mov	r3, r0
 80017d8:	753b      	strb	r3, [r7, #20]
      uint8_t currentState2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 80017da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017de:	4841      	ldr	r0, [pc, #260]	@ (80018e4 <main+0x168>)
 80017e0:	f000 fe94 	bl	800250c <HAL_GPIO_ReadPin>
 80017e4:	4603      	mov	r3, r0
 80017e6:	74fb      	strb	r3, [r7, #19]
      uint8_t currentState3 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 80017e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017ec:	483d      	ldr	r0, [pc, #244]	@ (80018e4 <main+0x168>)
 80017ee:	f000 fe8d 	bl	800250c <HAL_GPIO_ReadPin>
 80017f2:	4603      	mov	r3, r0
 80017f4:	74bb      	strb	r3, [r7, #18]
      // Detect falling edge: HIGH -> LOW

      lcd_clear(&lcd1);
 80017f6:	463b      	mov	r3, r7
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fe83 	bl	8001504 <lcd_clear>
      lcd_gotoxy(&lcd1, 0, 1);
 80017fe:	463b      	mov	r3, r7
 8001800:	2201      	movs	r2, #1
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fe97 	bl	8001538 <lcd_gotoxy>


      sprintf(buffer, "temp: %4.2f", temp);
 800180a:	4b37      	ldr	r3, [pc, #220]	@ (80018e8 <main+0x16c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fe22 	bl	8000458 <__aeabi_f2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4934      	ldr	r1, [pc, #208]	@ (80018ec <main+0x170>)
 800181a:	4835      	ldr	r0, [pc, #212]	@ (80018f0 <main+0x174>)
 800181c:	f003 fd02 	bl	8005224 <siprintf>



      float tempC = STS35_ReadTemperature();
 8001820:	f7ff ff50 	bl	80016c4 <STS35_ReadTemperature>
 8001824:	60f8      	str	r0, [r7, #12]
        int t = (int)(tempC * 100);
 8001826:	4933      	ldr	r1, [pc, #204]	@ (80018f4 <main+0x178>)
 8001828:	68f8      	ldr	r0, [r7, #12]
 800182a:	f7ff fac3 	bl	8000db4 <__aeabi_fmul>
 800182e:	4603      	mov	r3, r0
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff fc0f 	bl	8001054 <__aeabi_f2iz>
 8001836:	4603      	mov	r3, r0
 8001838:	60bb      	str	r3, [r7, #8]
        // Clear ONLY first row
        lcd_gotoxy(&lcd1, 0, 0);
 800183a:	463b      	mov	r3, r7
 800183c:	2200      	movs	r2, #0
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fe79 	bl	8001538 <lcd_gotoxy>
        lcd_puts(&lcd1, "                ");  // 16 spaces
 8001846:	463b      	mov	r3, r7
 8001848:	492b      	ldr	r1, [pc, #172]	@ (80018f8 <main+0x17c>)
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff feed 	bl	800162a <lcd_puts>
        // Write updated value
        lcd_gotoxy(&lcd1, 0, 0);
 8001850:	463b      	mov	r3, r7
 8001852:	2200      	movs	r2, #0
 8001854:	2100      	movs	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fe6e 	bl	8001538 <lcd_gotoxy>
        sprintf(buffer, "t=%d.%02d C", t / 100, abs(t % 100));
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	4a27      	ldr	r2, [pc, #156]	@ (80018fc <main+0x180>)
 8001860:	fb82 1203 	smull	r1, r2, r2, r3
 8001864:	1152      	asrs	r2, r2, #5
 8001866:	17db      	asrs	r3, r3, #31
 8001868:	1ad0      	subs	r0, r2, r3
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	4b23      	ldr	r3, [pc, #140]	@ (80018fc <main+0x180>)
 800186e:	fb83 1302 	smull	r1, r3, r3, r2
 8001872:	1159      	asrs	r1, r3, #5
 8001874:	17d3      	asrs	r3, r2, #31
 8001876:	1acb      	subs	r3, r1, r3
 8001878:	2164      	movs	r1, #100	@ 0x64
 800187a:	fb01 f303 	mul.w	r3, r1, r3
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	bfb8      	it	lt
 8001884:	425b      	neglt	r3, r3
 8001886:	4602      	mov	r2, r0
 8001888:	491d      	ldr	r1, [pc, #116]	@ (8001900 <main+0x184>)
 800188a:	4819      	ldr	r0, [pc, #100]	@ (80018f0 <main+0x174>)
 800188c:	f003 fcca 	bl	8005224 <siprintf>
        lcd_puts(&lcd1, buffer);
 8001890:	463b      	mov	r3, r7
 8001892:	4917      	ldr	r1, [pc, #92]	@ (80018f0 <main+0x174>)
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff fec8 	bl	800162a <lcd_puts>
        // UART output
        printf("RAW tempC: %d.%02d C\r\n", t / 100, abs(t % 100));
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	4a17      	ldr	r2, [pc, #92]	@ (80018fc <main+0x180>)
 800189e:	fb82 1203 	smull	r1, r2, r2, r3
 80018a2:	1152      	asrs	r2, r2, #5
 80018a4:	17db      	asrs	r3, r3, #31
 80018a6:	1ad0      	subs	r0, r2, r3
 80018a8:	68ba      	ldr	r2, [r7, #8]
 80018aa:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <main+0x180>)
 80018ac:	fb83 1302 	smull	r1, r3, r3, r2
 80018b0:	1159      	asrs	r1, r3, #5
 80018b2:	17d3      	asrs	r3, r2, #31
 80018b4:	1acb      	subs	r3, r1, r3
 80018b6:	2164      	movs	r1, #100	@ 0x64
 80018b8:	fb01 f303 	mul.w	r3, r1, r3
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	bfb8      	it	lt
 80018c2:	425b      	neglt	r3, r3
 80018c4:	461a      	mov	r2, r3
 80018c6:	4601      	mov	r1, r0
 80018c8:	480e      	ldr	r0, [pc, #56]	@ (8001904 <main+0x188>)
 80018ca:	f003 fc99 	bl	8005200 <iprintf>
        HAL_Delay(1000);
 80018ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018d2:	f000 fb85 	bl	8001fe0 <HAL_Delay>
  {
 80018d6:	bf00      	nop
 80018d8:	e778      	b.n	80017cc <main+0x50>
 80018da:	bf00      	nop
 80018dc:	200001f0 	.word	0x200001f0
 80018e0:	08008aa8 	.word	0x08008aa8
 80018e4:	40020000 	.word	0x40020000
 80018e8:	200002f0 	.word	0x200002f0
 80018ec:	08008abc 	.word	0x08008abc
 80018f0:	2000028c 	.word	0x2000028c
 80018f4:	42c80000 	.word	0x42c80000
 80018f8:	08008ac8 	.word	0x08008ac8
 80018fc:	51eb851f 	.word	0x51eb851f
 8001900:	08008adc 	.word	0x08008adc
 8001904:	08008ae8 	.word	0x08008ae8

08001908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b092      	sub	sp, #72	@ 0x48
 800190c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	2234      	movs	r2, #52	@ 0x34
 8001914:	2100      	movs	r1, #0
 8001916:	4618      	mov	r0, r3
 8001918:	f003 fce9 	bl	80052ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800191c:	463b      	mov	r3, r7
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
 8001928:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800192a:	4b1d      	ldr	r3, [pc, #116]	@ (80019a0 <SystemClock_Config+0x98>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8001932:	4a1b      	ldr	r2, [pc, #108]	@ (80019a0 <SystemClock_Config+0x98>)
 8001934:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001938:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800193a:	2302      	movs	r3, #2
 800193c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800193e:	2301      	movs	r3, #1
 8001940:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001942:	2310      	movs	r3, #16
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001946:	2302      	movs	r3, #2
 8001948:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800194a:	2300      	movs	r3, #0
 800194c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800194e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001952:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001954:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001958:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4618      	mov	r0, r3
 8001960:	f001 fdfe 	bl	8003560 <HAL_RCC_OscConfig>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800196a:	f000 f8f3 	bl	8001b54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800196e:	230f      	movs	r3, #15
 8001970:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001972:	2303      	movs	r3, #3
 8001974:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001976:	2300      	movs	r3, #0
 8001978:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001982:	463b      	mov	r3, r7
 8001984:	2101      	movs	r1, #1
 8001986:	4618      	mov	r0, r3
 8001988:	f002 f91a 	bl	8003bc0 <HAL_RCC_ClockConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001992:	f000 f8df 	bl	8001b54 <Error_Handler>
  }
}
 8001996:	bf00      	nop
 8001998:	3748      	adds	r7, #72	@ 0x48
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40007000 	.word	0x40007000

080019a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019a8:	4b12      	ldr	r3, [pc, #72]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019aa:	4a13      	ldr	r2, [pc, #76]	@ (80019f8 <MX_I2C1_Init+0x54>)
 80019ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019ae:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019b0:	4a12      	ldr	r2, [pc, #72]	@ (80019fc <MX_I2C1_Init+0x58>)
 80019b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019bc:	2200      	movs	r2, #0
 80019be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d4:	4b07      	ldr	r3, [pc, #28]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <MX_I2C1_Init+0x50>)
 80019e2:	f000 fdc3 	bl	800256c <HAL_I2C_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019ec:	f000 f8b2 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	200001f0 	.word	0x200001f0
 80019f8:	40005400 	.word	0x40005400
 80019fc:	000186a0 	.word	0x000186a0

08001a00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a06:	4a12      	ldr	r2, [pc, #72]	@ (8001a50 <MX_USART2_UART_Init+0x50>)
 8001a08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a0a:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a12:	4b0e      	ldr	r3, [pc, #56]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a18:	4b0c      	ldr	r3, [pc, #48]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a24:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a26:	220c      	movs	r2, #12
 8001a28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a2a:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a30:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a36:	4805      	ldr	r0, [pc, #20]	@ (8001a4c <MX_USART2_UART_Init+0x4c>)
 8001a38:	f002 fb88 	bl	800414c <HAL_UART_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a42:	f000 f887 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000244 	.word	0x20000244
 8001a50:	40004400 	.word	0x40004400

08001a54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	@ 0x28
 8001a58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	609a      	str	r2, [r3, #8]
 8001a66:	60da      	str	r2, [r3, #12]
 8001a68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6a:	4b37      	ldr	r3, [pc, #220]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	4a36      	ldr	r2, [pc, #216]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001a70:	f043 0304 	orr.w	r3, r3, #4
 8001a74:	61d3      	str	r3, [r2, #28]
 8001a76:	4b34      	ldr	r3, [pc, #208]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	f003 0304 	and.w	r3, r3, #4
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a82:	4b31      	ldr	r3, [pc, #196]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	4a30      	ldr	r2, [pc, #192]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001a88:	f043 0320 	orr.w	r3, r3, #32
 8001a8c:	61d3      	str	r3, [r2, #28]
 8001a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f003 0320 	and.w	r3, r3, #32
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	4a2a      	ldr	r2, [pc, #168]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	61d3      	str	r3, [r2, #28]
 8001aa6:	4b28      	ldr	r3, [pc, #160]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab2:	4b25      	ldr	r3, [pc, #148]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	4a24      	ldr	r2, [pc, #144]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	61d3      	str	r3, [r2, #28]
 8001abe:	4b22      	ldr	r3, [pc, #136]	@ (8001b48 <MX_GPIO_Init+0xf4>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	607b      	str	r3, [r7, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	21a0      	movs	r1, #160	@ 0xa0
 8001ace:	481f      	ldr	r0, [pc, #124]	@ (8001b4c <MX_GPIO_Init+0xf8>)
 8001ad0:	f000 fd33 	bl	800253a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ad4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ad8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ada:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ade:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4819      	ldr	r0, [pc, #100]	@ (8001b50 <MX_GPIO_Init+0xfc>)
 8001aec:	f000 fb7e 	bl	80021ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001af0:	2302      	movs	r3, #2
 8001af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	4619      	mov	r1, r3
 8001b02:	4812      	ldr	r0, [pc, #72]	@ (8001b4c <MX_GPIO_Init+0xf8>)
 8001b04:	f000 fb72 	bl	80021ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7;
 8001b08:	23a0      	movs	r3, #160	@ 0xa0
 8001b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b14:	2300      	movs	r3, #0
 8001b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480b      	ldr	r0, [pc, #44]	@ (8001b4c <MX_GPIO_Init+0xf8>)
 8001b20:	f000 fb64 	bl	80021ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001b24:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001b28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	4619      	mov	r1, r3
 8001b38:	4804      	ldr	r0, [pc, #16]	@ (8001b4c <MX_GPIO_Init+0xf8>)
 8001b3a:	f000 fb57 	bl	80021ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b3e:	bf00      	nop
 8001b40:	3728      	adds	r7, #40	@ 0x28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020000 	.word	0x40020000
 8001b50:	40020800 	.word	0x40020800

08001b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b58:	b672      	cpsid	i
}
 8001b5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1);
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <Error_Handler+0x8>

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6a:	4a14      	ldr	r2, [pc, #80]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001b70:	6253      	str	r3, [r2, #36]	@ 0x24
 8001b72:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	4a0e      	ldr	r2, [pc, #56]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6213      	str	r3, [r2, #32]
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b96:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9a:	4a08      	ldr	r2, [pc, #32]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba0:	6253      	str	r3, [r2, #36]	@ 0x24
 8001ba2:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bae:	2007      	movs	r0, #7
 8001bb0:	f000 fae8 	bl	8002184 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800

08001bc0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	@ 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a17      	ldr	r2, [pc, #92]	@ (8001c3c <HAL_I2C_MspInit+0x7c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d127      	bne.n	8001c32 <HAL_I2C_MspInit+0x72>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be2:	4b17      	ldr	r3, [pc, #92]	@ (8001c40 <HAL_I2C_MspInit+0x80>)
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	4a16      	ldr	r2, [pc, #88]	@ (8001c40 <HAL_I2C_MspInit+0x80>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	61d3      	str	r3, [r2, #28]
 8001bee:	4b14      	ldr	r3, [pc, #80]	@ (8001c40 <HAL_I2C_MspInit+0x80>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bfa:	23c0      	movs	r3, #192	@ 0xc0
 8001bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bfe:	2312      	movs	r3, #18
 8001c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c06:	2303      	movs	r3, #3
 8001c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c0a:	2304      	movs	r3, #4
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0e:	f107 0314 	add.w	r3, r7, #20
 8001c12:	4619      	mov	r1, r3
 8001c14:	480b      	ldr	r0, [pc, #44]	@ (8001c44 <HAL_I2C_MspInit+0x84>)
 8001c16:	f000 fae9 	bl	80021ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c1a:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <HAL_I2C_MspInit+0x80>)
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1e:	4a08      	ldr	r2, [pc, #32]	@ (8001c40 <HAL_I2C_MspInit+0x80>)
 8001c20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c24:	6253      	str	r3, [r2, #36]	@ 0x24
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_I2C_MspInit+0x80>)
 8001c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	@ 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40005400 	.word	0x40005400
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020400 	.word	0x40020400

08001c48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	@ 0x28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <HAL_UART_MspInit+0x7c>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d127      	bne.n	8001cba <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c6a:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <HAL_UART_MspInit+0x80>)
 8001c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6e:	4a16      	ldr	r2, [pc, #88]	@ (8001cc8 <HAL_UART_MspInit+0x80>)
 8001c70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c74:	6253      	str	r3, [r2, #36]	@ 0x24
 8001c76:	4b14      	ldr	r3, [pc, #80]	@ (8001cc8 <HAL_UART_MspInit+0x80>)
 8001c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c7e:	613b      	str	r3, [r7, #16]
 8001c80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c82:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <HAL_UART_MspInit+0x80>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	4a10      	ldr	r2, [pc, #64]	@ (8001cc8 <HAL_UART_MspInit+0x80>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	61d3      	str	r3, [r2, #28]
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <HAL_UART_MspInit+0x80>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c9a:	230c      	movs	r3, #12
 8001c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001caa:	2307      	movs	r3, #7
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <HAL_UART_MspInit+0x84>)
 8001cb6:	f000 fa99 	bl	80021ec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001cba:	bf00      	nop
 8001cbc:	3728      	adds	r7, #40	@ 0x28
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40004400 	.word	0x40004400
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40020000 	.word	0x40020000

08001cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <NMI_Handler+0x4>

08001cd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cdc:	bf00      	nop
 8001cde:	e7fd      	b.n	8001cdc <HardFault_Handler+0x4>

08001ce0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <MemManage_Handler+0x4>

08001ce8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cec:	bf00      	nop
 8001cee:	e7fd      	b.n	8001cec <BusFault_Handler+0x4>

08001cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf4:	bf00      	nop
 8001cf6:	e7fd      	b.n	8001cf4 <UsageFault_Handler+0x4>

08001cf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr

08001d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d20:	f000 f942 	bl	8001fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return 1;
 8001d2c:	2301      	movs	r3, #1
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr

08001d36 <_kill>:

int _kill(int pid, int sig)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d40:	f003 fb28 	bl	8005394 <__errno>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2216      	movs	r2, #22
 8001d48:	601a      	str	r2, [r3, #0]
  return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <_exit>:

void _exit (int status)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d5e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff ffe7 	bl	8001d36 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <_exit+0x12>

08001d6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	e00a      	b.n	8001d94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d7e:	f3af 8000 	nop.w
 8001d82:	4601      	mov	r1, r0
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	60ba      	str	r2, [r7, #8]
 8001d8a:	b2ca      	uxtb	r2, r1
 8001d8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	3301      	adds	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	dbf0      	blt.n	8001d7e <_read+0x12>
  }

  return len;
 8001d9c:	687b      	ldr	r3, [r7, #4]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b086      	sub	sp, #24
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	e009      	b.n	8001dcc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	1c5a      	adds	r2, r3, #1
 8001dbc:	60ba      	str	r2, [r7, #8]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	dbf1      	blt.n	8001db8 <_write+0x12>
  }
  return len;
 8001dd4:	687b      	ldr	r3, [r7, #4]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <_close>:

int _close(int file)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e04:	605a      	str	r2, [r3, #4]
  return 0;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr

08001e12 <_isatty>:

int _isatty(int file)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr

08001e26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b085      	sub	sp, #20
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
	...

08001e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e48:	4a14      	ldr	r2, [pc, #80]	@ (8001e9c <_sbrk+0x5c>)
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <_sbrk+0x60>)
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e54:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <_sbrk+0x64>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <_sbrk+0x64>)
 8001e5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ea8 <_sbrk+0x68>)
 8001e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e62:	4b10      	ldr	r3, [pc, #64]	@ (8001ea4 <_sbrk+0x64>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4413      	add	r3, r2
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d207      	bcs.n	8001e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e70:	f003 fa90 	bl	8005394 <__errno>
 8001e74:	4603      	mov	r3, r0
 8001e76:	220c      	movs	r2, #12
 8001e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7e:	e009      	b.n	8001e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e80:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <_sbrk+0x64>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <_sbrk+0x64>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ea4 <_sbrk+0x64>)
 8001e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e92:	68fb      	ldr	r3, [r7, #12]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20014000 	.word	0x20014000
 8001ea0:	00000400 	.word	0x00000400
 8001ea4:	200002f4 	.word	0x200002f4
 8001ea8:	20000448 	.word	0x20000448

08001eac <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001eb8:	f7ff fff8 	bl	8001eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ebc:	480b      	ldr	r0, [pc, #44]	@ (8001eec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ebe:	490c      	ldr	r1, [pc, #48]	@ (8001ef0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ec4:	e002      	b.n	8001ecc <LoopCopyDataInit>

08001ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eca:	3304      	adds	r3, #4

08001ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed0:	d3f9      	bcc.n	8001ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ed2:	4a09      	ldr	r2, [pc, #36]	@ (8001ef8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ed4:	4c09      	ldr	r4, [pc, #36]	@ (8001efc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ed8:	e001      	b.n	8001ede <LoopFillZerobss>

08001eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001edc:	3204      	adds	r2, #4

08001ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee0:	d3fb      	bcc.n	8001eda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ee2:	f003 fa5d 	bl	80053a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ee6:	f7ff fc49 	bl	800177c <main>
  bx lr
 8001eea:	4770      	bx	lr
  ldr r0, =_sdata
 8001eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ef0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ef4:	08008f5c 	.word	0x08008f5c
  ldr r2, =_sbss
 8001ef8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001efc:	20000448 	.word	0x20000448

08001f00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f00:	e7fe      	b.n	8001f00 <ADC1_IRQHandler>

08001f02 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f0c:	2003      	movs	r0, #3
 8001f0e:	f000 f939 	bl	8002184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f12:	2000      	movs	r0, #0
 8001f14:	f000 f80e 	bl	8001f34 <HAL_InitTick>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d002      	beq.n	8001f24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	71fb      	strb	r3, [r7, #7]
 8001f22:	e001      	b.n	8001f28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f24:	f7ff fe1c 	bl	8001b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f28:	79fb      	ldrb	r3, [r7, #7]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001f40:	4b16      	ldr	r3, [pc, #88]	@ (8001f9c <HAL_InitTick+0x68>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d022      	beq.n	8001f8e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001f48:	4b15      	ldr	r3, [pc, #84]	@ (8001fa0 <HAL_InitTick+0x6c>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b13      	ldr	r3, [pc, #76]	@ (8001f9c <HAL_InitTick+0x68>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f54:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 f938 	bl	80021d2 <HAL_SYSTICK_Config>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d10f      	bne.n	8001f88 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b0f      	cmp	r3, #15
 8001f6c:	d809      	bhi.n	8001f82 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	6879      	ldr	r1, [r7, #4]
 8001f72:	f04f 30ff 	mov.w	r0, #4294967295
 8001f76:	f000 f910 	bl	800219a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa4 <HAL_InitTick+0x70>)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	e007      	b.n	8001f92 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	73fb      	strb	r3, [r7, #15]
 8001f86:	e004      	b.n	8001f92 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	73fb      	strb	r3, [r7, #15]
 8001f8c:	e001      	b.n	8001f92 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20000008 	.word	0x20000008
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	20000004 	.word	0x20000004

08001fa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fac:	4b05      	ldr	r3, [pc, #20]	@ (8001fc4 <HAL_IncTick+0x1c>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <HAL_IncTick+0x20>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	4a03      	ldr	r2, [pc, #12]	@ (8001fc4 <HAL_IncTick+0x1c>)
 8001fb8:	6013      	str	r3, [r2, #0]
}
 8001fba:	bf00      	nop
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	200002f8 	.word	0x200002f8
 8001fc8:	20000008 	.word	0x20000008

08001fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd0:	4b02      	ldr	r3, [pc, #8]	@ (8001fdc <HAL_GetTick+0x10>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr
 8001fdc:	200002f8 	.word	0x200002f8

08001fe0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fe8:	f7ff fff0 	bl	8001fcc <HAL_GetTick>
 8001fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff8:	d004      	beq.n	8002004 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ffa:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <HAL_Delay+0x40>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	4413      	add	r3, r2
 8002002:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002004:	bf00      	nop
 8002006:	f7ff ffe1 	bl	8001fcc <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	429a      	cmp	r2, r3
 8002014:	d8f7      	bhi.n	8002006 <HAL_Delay+0x26>
  {
  }
}
 8002016:	bf00      	nop
 8002018:	bf00      	nop
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20000008 	.word	0x20000008

08002024 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002034:	4b0c      	ldr	r3, [pc, #48]	@ (8002068 <__NVIC_SetPriorityGrouping+0x44>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002040:	4013      	ands	r3, r2
 8002042:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800204c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002050:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002054:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002056:	4a04      	ldr	r2, [pc, #16]	@ (8002068 <__NVIC_SetPriorityGrouping+0x44>)
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	60d3      	str	r3, [r2, #12]
}
 800205c:	bf00      	nop
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	bc80      	pop	{r7}
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	e000ed00 	.word	0xe000ed00

0800206c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002070:	4b04      	ldr	r3, [pc, #16]	@ (8002084 <__NVIC_GetPriorityGrouping+0x18>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	0a1b      	lsrs	r3, r3, #8
 8002076:	f003 0307 	and.w	r3, r3, #7
}
 800207a:	4618      	mov	r0, r3
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	6039      	str	r1, [r7, #0]
 8002092:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002098:	2b00      	cmp	r3, #0
 800209a:	db0a      	blt.n	80020b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	490c      	ldr	r1, [pc, #48]	@ (80020d4 <__NVIC_SetPriority+0x4c>)
 80020a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a6:	0112      	lsls	r2, r2, #4
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	440b      	add	r3, r1
 80020ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b0:	e00a      	b.n	80020c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4908      	ldr	r1, [pc, #32]	@ (80020d8 <__NVIC_SetPriority+0x50>)
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	f003 030f 	and.w	r3, r3, #15
 80020be:	3b04      	subs	r3, #4
 80020c0:	0112      	lsls	r2, r2, #4
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	440b      	add	r3, r1
 80020c6:	761a      	strb	r2, [r3, #24]
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000e100 	.word	0xe000e100
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	@ 0x24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	f1c3 0307 	rsb	r3, r3, #7
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	bf28      	it	cs
 80020fa:	2304      	movcs	r3, #4
 80020fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	3304      	adds	r3, #4
 8002102:	2b06      	cmp	r3, #6
 8002104:	d902      	bls.n	800210c <NVIC_EncodePriority+0x30>
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3b03      	subs	r3, #3
 800210a:	e000      	b.n	800210e <NVIC_EncodePriority+0x32>
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002110:	f04f 32ff 	mov.w	r2, #4294967295
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43da      	mvns	r2, r3
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	401a      	ands	r2, r3
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002124:	f04f 31ff 	mov.w	r1, #4294967295
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	fa01 f303 	lsl.w	r3, r1, r3
 800212e:	43d9      	mvns	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	4313      	orrs	r3, r2
         );
}
 8002136:	4618      	mov	r0, r3
 8002138:	3724      	adds	r7, #36	@ 0x24
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr

08002140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002150:	d301      	bcc.n	8002156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002152:	2301      	movs	r3, #1
 8002154:	e00f      	b.n	8002176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002156:	4a0a      	ldr	r2, [pc, #40]	@ (8002180 <SysTick_Config+0x40>)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3b01      	subs	r3, #1
 800215c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800215e:	210f      	movs	r1, #15
 8002160:	f04f 30ff 	mov.w	r0, #4294967295
 8002164:	f7ff ff90 	bl	8002088 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002168:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <SysTick_Config+0x40>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800216e:	4b04      	ldr	r3, [pc, #16]	@ (8002180 <SysTick_Config+0x40>)
 8002170:	2207      	movs	r2, #7
 8002172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	e000e010 	.word	0xe000e010

08002184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ff49 	bl	8002024 <__NVIC_SetPriorityGrouping>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b086      	sub	sp, #24
 800219e:	af00      	add	r7, sp, #0
 80021a0:	4603      	mov	r3, r0
 80021a2:	60b9      	str	r1, [r7, #8]
 80021a4:	607a      	str	r2, [r7, #4]
 80021a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021a8:	2300      	movs	r3, #0
 80021aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021ac:	f7ff ff5e 	bl	800206c <__NVIC_GetPriorityGrouping>
 80021b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	68b9      	ldr	r1, [r7, #8]
 80021b6:	6978      	ldr	r0, [r7, #20]
 80021b8:	f7ff ff90 	bl	80020dc <NVIC_EncodePriority>
 80021bc:	4602      	mov	r2, r0
 80021be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c2:	4611      	mov	r1, r2
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff5f 	bl	8002088 <__NVIC_SetPriority>
}
 80021ca:	bf00      	nop
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff ffb0 	bl	8002140 <SysTick_Config>
 80021e0:	4603      	mov	r3, r0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b087      	sub	sp, #28
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021fa:	2300      	movs	r3, #0
 80021fc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002202:	e160      	b.n	80024c6 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	2101      	movs	r1, #1
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	fa01 f303 	lsl.w	r3, r1, r3
 8002210:	4013      	ands	r3, r2
 8002212:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	f000 8152 	beq.w	80024c0 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0303 	and.w	r3, r3, #3
 8002224:	2b01      	cmp	r3, #1
 8002226:	d005      	beq.n	8002234 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002230:	2b02      	cmp	r3, #2
 8002232:	d130      	bne.n	8002296 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	2203      	movs	r2, #3
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	68da      	ldr	r2, [r3, #12]
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800226a:	2201      	movs	r2, #1
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4013      	ands	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	091b      	lsrs	r3, r3, #4
 8002280:	f003 0201 	and.w	r2, r3, #1
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	4313      	orrs	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f003 0303 	and.w	r3, r3, #3
 800229e:	2b03      	cmp	r3, #3
 80022a0:	d017      	beq.n	80022d2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	2203      	movs	r2, #3
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	4013      	ands	r3, r2
 80022b8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d123      	bne.n	8002326 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	08da      	lsrs	r2, r3, #3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3208      	adds	r2, #8
 80022e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	220f      	movs	r2, #15
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43db      	mvns	r3, r3
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	4013      	ands	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	691a      	ldr	r2, [r3, #16]
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f003 0307 	and.w	r3, r3, #7
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	4313      	orrs	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	08da      	lsrs	r2, r3, #3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3208      	adds	r2, #8
 8002320:	6939      	ldr	r1, [r7, #16]
 8002322:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	2203      	movs	r2, #3
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 0203 	and.w	r2, r3, #3
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 80ac 	beq.w	80024c0 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002368:	4b5e      	ldr	r3, [pc, #376]	@ (80024e4 <HAL_GPIO_Init+0x2f8>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4a5d      	ldr	r2, [pc, #372]	@ (80024e4 <HAL_GPIO_Init+0x2f8>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6213      	str	r3, [r2, #32]
 8002374:	4b5b      	ldr	r3, [pc, #364]	@ (80024e4 <HAL_GPIO_Init+0x2f8>)
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002380:	4a59      	ldr	r2, [pc, #356]	@ (80024e8 <HAL_GPIO_Init+0x2fc>)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	089b      	lsrs	r3, r3, #2
 8002386:	3302      	adds	r3, #2
 8002388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800238c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	220f      	movs	r2, #15
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4013      	ands	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a51      	ldr	r2, [pc, #324]	@ (80024ec <HAL_GPIO_Init+0x300>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d025      	beq.n	80023f8 <HAL_GPIO_Init+0x20c>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a50      	ldr	r2, [pc, #320]	@ (80024f0 <HAL_GPIO_Init+0x304>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d01f      	beq.n	80023f4 <HAL_GPIO_Init+0x208>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a4f      	ldr	r2, [pc, #316]	@ (80024f4 <HAL_GPIO_Init+0x308>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d019      	beq.n	80023f0 <HAL_GPIO_Init+0x204>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a4e      	ldr	r2, [pc, #312]	@ (80024f8 <HAL_GPIO_Init+0x30c>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d013      	beq.n	80023ec <HAL_GPIO_Init+0x200>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a4d      	ldr	r2, [pc, #308]	@ (80024fc <HAL_GPIO_Init+0x310>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d00d      	beq.n	80023e8 <HAL_GPIO_Init+0x1fc>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a4c      	ldr	r2, [pc, #304]	@ (8002500 <HAL_GPIO_Init+0x314>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d007      	beq.n	80023e4 <HAL_GPIO_Init+0x1f8>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a4b      	ldr	r2, [pc, #300]	@ (8002504 <HAL_GPIO_Init+0x318>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d101      	bne.n	80023e0 <HAL_GPIO_Init+0x1f4>
 80023dc:	2306      	movs	r3, #6
 80023de:	e00c      	b.n	80023fa <HAL_GPIO_Init+0x20e>
 80023e0:	2307      	movs	r3, #7
 80023e2:	e00a      	b.n	80023fa <HAL_GPIO_Init+0x20e>
 80023e4:	2305      	movs	r3, #5
 80023e6:	e008      	b.n	80023fa <HAL_GPIO_Init+0x20e>
 80023e8:	2304      	movs	r3, #4
 80023ea:	e006      	b.n	80023fa <HAL_GPIO_Init+0x20e>
 80023ec:	2303      	movs	r3, #3
 80023ee:	e004      	b.n	80023fa <HAL_GPIO_Init+0x20e>
 80023f0:	2302      	movs	r3, #2
 80023f2:	e002      	b.n	80023fa <HAL_GPIO_Init+0x20e>
 80023f4:	2301      	movs	r3, #1
 80023f6:	e000      	b.n	80023fa <HAL_GPIO_Init+0x20e>
 80023f8:	2300      	movs	r3, #0
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	f002 0203 	and.w	r2, r2, #3
 8002400:	0092      	lsls	r2, r2, #2
 8002402:	4093      	lsls	r3, r2
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	4313      	orrs	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800240a:	4937      	ldr	r1, [pc, #220]	@ (80024e8 <HAL_GPIO_Init+0x2fc>)
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	089b      	lsrs	r3, r3, #2
 8002410:	3302      	adds	r3, #2
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002418:	4b3b      	ldr	r3, [pc, #236]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	43db      	mvns	r3, r3
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4013      	ands	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4313      	orrs	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800243c:	4a32      	ldr	r2, [pc, #200]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002442:	4b31      	ldr	r3, [pc, #196]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4313      	orrs	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002466:	4a28      	ldr	r2, [pc, #160]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800246c:	4b26      	ldr	r3, [pc, #152]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	43db      	mvns	r3, r3
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002490:	4a1d      	ldr	r2, [pc, #116]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002496:	4b1c      	ldr	r3, [pc, #112]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	43db      	mvns	r3, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4013      	ands	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80024ba:	4a13      	ldr	r2, [pc, #76]	@ (8002508 <HAL_GPIO_Init+0x31c>)
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	3301      	adds	r3, #1
 80024c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	fa22 f303 	lsr.w	r3, r2, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f47f ae97 	bne.w	8002204 <HAL_GPIO_Init+0x18>
  }
}
 80024d6:	bf00      	nop
 80024d8:	bf00      	nop
 80024da:	371c      	adds	r7, #28
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40010000 	.word	0x40010000
 80024ec:	40020000 	.word	0x40020000
 80024f0:	40020400 	.word	0x40020400
 80024f4:	40020800 	.word	0x40020800
 80024f8:	40020c00 	.word	0x40020c00
 80024fc:	40021000 	.word	0x40021000
 8002500:	40021400 	.word	0x40021400
 8002504:	40021800 	.word	0x40021800
 8002508:	40010400 	.word	0x40010400

0800250c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	691a      	ldr	r2, [r3, #16]
 800251c:	887b      	ldrh	r3, [r7, #2]
 800251e:	4013      	ands	r3, r2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
 8002528:	e001      	b.n	800252e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr

0800253a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	460b      	mov	r3, r1
 8002544:	807b      	strh	r3, [r7, #2]
 8002546:	4613      	mov	r3, r2
 8002548:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800254a:	787b      	ldrb	r3, [r7, #1]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002550:	887a      	ldrh	r2, [r7, #2]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002556:	e003      	b.n	8002560 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002558:	887b      	ldrh	r3, [r7, #2]
 800255a:	041a      	lsls	r2, r3, #16
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	619a      	str	r2, [r3, #24]
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr
	...

0800256c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e12b      	b.n	80027d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b00      	cmp	r3, #0
 8002588:	d106      	bne.n	8002598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff fb14 	bl	8001bc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2224      	movs	r2, #36	@ 0x24
 800259c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0201 	bic.w	r2, r2, #1
 80025ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025d0:	f001 fd34 	bl	800403c <HAL_RCC_GetPCLK1Freq>
 80025d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	4a81      	ldr	r2, [pc, #516]	@ (80027e0 <HAL_I2C_Init+0x274>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d807      	bhi.n	80025f0 <HAL_I2C_Init+0x84>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	4a80      	ldr	r2, [pc, #512]	@ (80027e4 <HAL_I2C_Init+0x278>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	bf94      	ite	ls
 80025e8:	2301      	movls	r3, #1
 80025ea:	2300      	movhi	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	e006      	b.n	80025fe <HAL_I2C_Init+0x92>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	4a7d      	ldr	r2, [pc, #500]	@ (80027e8 <HAL_I2C_Init+0x27c>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	bf94      	ite	ls
 80025f8:	2301      	movls	r3, #1
 80025fa:	2300      	movhi	r3, #0
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e0e7      	b.n	80027d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4a78      	ldr	r2, [pc, #480]	@ (80027ec <HAL_I2C_Init+0x280>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	0c9b      	lsrs	r3, r3, #18
 8002610:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	430a      	orrs	r2, r1
 8002624:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	4a6a      	ldr	r2, [pc, #424]	@ (80027e0 <HAL_I2C_Init+0x274>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d802      	bhi.n	8002640 <HAL_I2C_Init+0xd4>
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	3301      	adds	r3, #1
 800263e:	e009      	b.n	8002654 <HAL_I2C_Init+0xe8>
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002646:	fb02 f303 	mul.w	r3, r2, r3
 800264a:	4a69      	ldr	r2, [pc, #420]	@ (80027f0 <HAL_I2C_Init+0x284>)
 800264c:	fba2 2303 	umull	r2, r3, r2, r3
 8002650:	099b      	lsrs	r3, r3, #6
 8002652:	3301      	adds	r3, #1
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	6812      	ldr	r2, [r2, #0]
 8002658:	430b      	orrs	r3, r1
 800265a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002666:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	495c      	ldr	r1, [pc, #368]	@ (80027e0 <HAL_I2C_Init+0x274>)
 8002670:	428b      	cmp	r3, r1
 8002672:	d819      	bhi.n	80026a8 <HAL_I2C_Init+0x13c>
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	1e59      	subs	r1, r3, #1
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002682:	1c59      	adds	r1, r3, #1
 8002684:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002688:	400b      	ands	r3, r1
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00a      	beq.n	80026a4 <HAL_I2C_Init+0x138>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	1e59      	subs	r1, r3, #1
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	fbb1 f3f3 	udiv	r3, r1, r3
 800269c:	3301      	adds	r3, #1
 800269e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026a2:	e051      	b.n	8002748 <HAL_I2C_Init+0x1dc>
 80026a4:	2304      	movs	r3, #4
 80026a6:	e04f      	b.n	8002748 <HAL_I2C_Init+0x1dc>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d111      	bne.n	80026d4 <HAL_I2C_Init+0x168>
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	1e58      	subs	r0, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6859      	ldr	r1, [r3, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	440b      	add	r3, r1
 80026be:	fbb0 f3f3 	udiv	r3, r0, r3
 80026c2:	3301      	adds	r3, #1
 80026c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	bf0c      	ite	eq
 80026cc:	2301      	moveq	r3, #1
 80026ce:	2300      	movne	r3, #0
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	e012      	b.n	80026fa <HAL_I2C_Init+0x18e>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1e58      	subs	r0, r3, #1
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6859      	ldr	r1, [r3, #4]
 80026dc:	460b      	mov	r3, r1
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	0099      	lsls	r1, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026ea:	3301      	adds	r3, #1
 80026ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	bf0c      	ite	eq
 80026f4:	2301      	moveq	r3, #1
 80026f6:	2300      	movne	r3, #0
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Init+0x196>
 80026fe:	2301      	movs	r3, #1
 8002700:	e022      	b.n	8002748 <HAL_I2C_Init+0x1dc>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10e      	bne.n	8002728 <HAL_I2C_Init+0x1bc>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	1e58      	subs	r0, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6859      	ldr	r1, [r3, #4]
 8002712:	460b      	mov	r3, r1
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	440b      	add	r3, r1
 8002718:	fbb0 f3f3 	udiv	r3, r0, r3
 800271c:	3301      	adds	r3, #1
 800271e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002726:	e00f      	b.n	8002748 <HAL_I2C_Init+0x1dc>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	1e58      	subs	r0, r3, #1
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6859      	ldr	r1, [r3, #4]
 8002730:	460b      	mov	r3, r1
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	0099      	lsls	r1, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	fbb0 f3f3 	udiv	r3, r0, r3
 800273e:	3301      	adds	r3, #1
 8002740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002744:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	6809      	ldr	r1, [r1, #0]
 800274c:	4313      	orrs	r3, r2
 800274e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69da      	ldr	r2, [r3, #28]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	431a      	orrs	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002776:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6911      	ldr	r1, [r2, #16]
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	68d2      	ldr	r2, [r2, #12]
 8002782:	4311      	orrs	r1, r2
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	430b      	orrs	r3, r1
 800278a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695a      	ldr	r2, [r3, #20]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0201 	orr.w	r2, r2, #1
 80027b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2220      	movs	r2, #32
 80027c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	000186a0 	.word	0x000186a0
 80027e4:	001e847f 	.word	0x001e847f
 80027e8:	003d08ff 	.word	0x003d08ff
 80027ec:	431bde83 	.word	0x431bde83
 80027f0:	10624dd3 	.word	0x10624dd3

080027f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af02      	add	r7, sp, #8
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	607a      	str	r2, [r7, #4]
 80027fe:	461a      	mov	r2, r3
 8002800:	460b      	mov	r3, r1
 8002802:	817b      	strh	r3, [r7, #10]
 8002804:	4613      	mov	r3, r2
 8002806:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002808:	f7ff fbe0 	bl	8001fcc <HAL_GetTick>
 800280c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b20      	cmp	r3, #32
 8002818:	f040 80e0 	bne.w	80029dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	2319      	movs	r3, #25
 8002822:	2201      	movs	r2, #1
 8002824:	4970      	ldr	r1, [pc, #448]	@ (80029e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 fc64 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002832:	2302      	movs	r3, #2
 8002834:	e0d3      	b.n	80029de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800283c:	2b01      	cmp	r3, #1
 800283e:	d101      	bne.n	8002844 <HAL_I2C_Master_Transmit+0x50>
 8002840:	2302      	movs	r3, #2
 8002842:	e0cc      	b.n	80029de <HAL_I2C_Master_Transmit+0x1ea>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b01      	cmp	r3, #1
 8002858:	d007      	beq.n	800286a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f042 0201 	orr.w	r2, r2, #1
 8002868:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002878:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2221      	movs	r2, #33	@ 0x21
 800287e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2210      	movs	r2, #16
 8002886:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2200      	movs	r2, #0
 800288e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	893a      	ldrh	r2, [r7, #8]
 800289a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	4a50      	ldr	r2, [pc, #320]	@ (80029ec <HAL_I2C_Master_Transmit+0x1f8>)
 80028aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028ac:	8979      	ldrh	r1, [r7, #10]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	6a3a      	ldr	r2, [r7, #32]
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 face 	bl	8002e54 <I2C_MasterRequestWrite>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e08d      	b.n	80029de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028d8:	e066      	b.n	80029a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	6a39      	ldr	r1, [r7, #32]
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 fd22 	bl	8003328 <I2C_WaitOnTXEFlagUntilTimeout>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00d      	beq.n	8002906 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d107      	bne.n	8002902 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002900:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e06b      	b.n	80029de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290a:	781a      	ldrb	r2, [r3, #0]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002916:	1c5a      	adds	r2, r3, #1
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002920:	b29b      	uxth	r3, r3
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292e:	3b01      	subs	r3, #1
 8002930:	b29a      	uxth	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	695b      	ldr	r3, [r3, #20]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b04      	cmp	r3, #4
 8002942:	d11b      	bne.n	800297c <HAL_I2C_Master_Transmit+0x188>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	2b00      	cmp	r3, #0
 800294a:	d017      	beq.n	800297c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	781a      	ldrb	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002966:	b29b      	uxth	r3, r3
 8002968:	3b01      	subs	r3, #1
 800296a:	b29a      	uxth	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002974:	3b01      	subs	r3, #1
 8002976:	b29a      	uxth	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800297c:	697a      	ldr	r2, [r7, #20]
 800297e:	6a39      	ldr	r1, [r7, #32]
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 fd19 	bl	80033b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00d      	beq.n	80029a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	2b04      	cmp	r3, #4
 8002992:	d107      	bne.n	80029a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e01a      	b.n	80029de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d194      	bne.n	80028da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2220      	movs	r2, #32
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029d8:	2300      	movs	r3, #0
 80029da:	e000      	b.n	80029de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029dc:	2302      	movs	r3, #2
  }
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	00100002 	.word	0x00100002
 80029ec:	ffff0000 	.word	0xffff0000

080029f0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08c      	sub	sp, #48	@ 0x30
 80029f4:	af02      	add	r7, sp, #8
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	607a      	str	r2, [r7, #4]
 80029fa:	461a      	mov	r2, r3
 80029fc:	460b      	mov	r3, r1
 80029fe:	817b      	strh	r3, [r7, #10]
 8002a00:	4613      	mov	r3, r2
 8002a02:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a04:	f7ff fae2 	bl	8001fcc <HAL_GetTick>
 8002a08:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b20      	cmp	r3, #32
 8002a14:	f040 8217 	bne.w	8002e46 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	2319      	movs	r3, #25
 8002a1e:	2201      	movs	r2, #1
 8002a20:	497c      	ldr	r1, [pc, #496]	@ (8002c14 <HAL_I2C_Master_Receive+0x224>)
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f000 fb66 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	e20a      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <HAL_I2C_Master_Receive+0x50>
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	e203      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d007      	beq.n	8002a66 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f042 0201 	orr.w	r2, r2, #1
 8002a64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2222      	movs	r2, #34	@ 0x22
 8002a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2210      	movs	r2, #16
 8002a82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	893a      	ldrh	r2, [r7, #8]
 8002a96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	4a5c      	ldr	r2, [pc, #368]	@ (8002c18 <HAL_I2C_Master_Receive+0x228>)
 8002aa6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002aa8:	8979      	ldrh	r1, [r7, #10]
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 fa52 	bl	8002f58 <I2C_MasterRequestRead>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e1c4      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d113      	bne.n	8002aee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	623b      	str	r3, [r7, #32]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	623b      	str	r3, [r7, #32]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	623b      	str	r3, [r7, #32]
 8002ada:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	e198      	b.n	8002e20 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d11b      	bne.n	8002b2e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	61fb      	str	r3, [r7, #28]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	61fb      	str	r3, [r7, #28]
 8002b1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	e178      	b.n	8002e20 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d11b      	bne.n	8002b6e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b44:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b56:	2300      	movs	r3, #0
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	61bb      	str	r3, [r7, #24]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	61bb      	str	r3, [r7, #24]
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	e158      	b.n	8002e20 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b7e:	2300      	movs	r3, #0
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b94:	e144      	b.n	8002e20 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	f200 80f1 	bhi.w	8002d82 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d123      	bne.n	8002bf0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002baa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f000 fc4b 	bl	8003448 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e145      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691a      	ldr	r2, [r3, #16]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc6:	b2d2      	uxtb	r2, r2
 8002bc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bce:	1c5a      	adds	r2, r3, #1
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	3b01      	subs	r3, #1
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bee:	e117      	b.n	8002e20 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d14e      	bne.n	8002c96 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bfe:	2200      	movs	r2, #0
 8002c00:	4906      	ldr	r1, [pc, #24]	@ (8002c1c <HAL_I2C_Master_Receive+0x22c>)
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 fa76 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e11a      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
 8002c12:	bf00      	nop
 8002c14:	00100002 	.word	0x00100002
 8002c18:	ffff0000 	.word	0xffff0000
 8002c1c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	691a      	ldr	r2, [r3, #16]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c42:	1c5a      	adds	r2, r3, #1
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	691a      	ldr	r2, [r3, #16]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6c:	b2d2      	uxtb	r2, r2
 8002c6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c94:	e0c4      	b.n	8002e20 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	496c      	ldr	r1, [pc, #432]	@ (8002e50 <HAL_I2C_Master_Receive+0x460>)
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 fa27 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0cb      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	691a      	ldr	r2, [r3, #16]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd2:	1c5a      	adds	r2, r3, #1
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	4955      	ldr	r1, [pc, #340]	@ (8002e50 <HAL_I2C_Master_Receive+0x460>)
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 f9f9 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e09d      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	691a      	ldr	r2, [r3, #16]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d26:	b2d2      	uxtb	r2, r2
 8002d28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	3b01      	subs	r3, #1
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	691a      	ldr	r2, [r3, #16]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	b2d2      	uxtb	r2, r2
 8002d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d80:	e04e      	b.n	8002e20 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d84:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f000 fb5e 	bl	8003448 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e058      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	691a      	ldr	r2, [r3, #16]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	1c5a      	adds	r2, r3, #1
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db2:	3b01      	subs	r3, #1
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d124      	bne.n	8002e20 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d107      	bne.n	8002dee <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dec:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	691a      	ldr	r2, [r3, #16]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	b2d2      	uxtb	r2, r2
 8002dfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e00:	1c5a      	adds	r2, r3, #1
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f47f aeb6 	bne.w	8002b96 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	e000      	b.n	8002e48 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002e46:	2302      	movs	r3, #2
  }
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3728      	adds	r7, #40	@ 0x28
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	00010004 	.word	0x00010004

08002e54 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b088      	sub	sp, #32
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	607a      	str	r2, [r7, #4]
 8002e5e:	603b      	str	r3, [r7, #0]
 8002e60:	460b      	mov	r3, r1
 8002e62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e68:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d006      	beq.n	8002e7e <I2C_MasterRequestWrite+0x2a>
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d003      	beq.n	8002e7e <I2C_MasterRequestWrite+0x2a>
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e7c:	d108      	bne.n	8002e90 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	e00b      	b.n	8002ea8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e94:	2b12      	cmp	r3, #18
 8002e96:	d107      	bne.n	8002ea8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ea6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	9300      	str	r3, [sp, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f000 f91d 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00d      	beq.n	8002edc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ece:	d103      	bne.n	8002ed8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ed6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e035      	b.n	8002f48 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ee4:	d108      	bne.n	8002ef8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ee6:	897b      	ldrh	r3, [r7, #10]
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	461a      	mov	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ef4:	611a      	str	r2, [r3, #16]
 8002ef6:	e01b      	b.n	8002f30 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ef8:	897b      	ldrh	r3, [r7, #10]
 8002efa:	11db      	asrs	r3, r3, #7
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	f003 0306 	and.w	r3, r3, #6
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	f063 030f 	orn	r3, r3, #15
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	490e      	ldr	r1, [pc, #56]	@ (8002f50 <I2C_MasterRequestWrite+0xfc>)
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 f966 	bl	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e010      	b.n	8002f48 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f26:	897b      	ldrh	r3, [r7, #10]
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	4907      	ldr	r1, [pc, #28]	@ (8002f54 <I2C_MasterRequestWrite+0x100>)
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f000 f956 	bl	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e000      	b.n	8002f48 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	00010008 	.word	0x00010008
 8002f54:	00010002 	.word	0x00010002

08002f58 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b088      	sub	sp, #32
 8002f5c:	af02      	add	r7, sp, #8
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	607a      	str	r2, [r7, #4]
 8002f62:	603b      	str	r3, [r7, #0]
 8002f64:	460b      	mov	r3, r1
 8002f66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f7c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d006      	beq.n	8002f92 <I2C_MasterRequestRead+0x3a>
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d003      	beq.n	8002f92 <I2C_MasterRequestRead+0x3a>
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f90:	d108      	bne.n	8002fa4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	e00b      	b.n	8002fbc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa8:	2b11      	cmp	r3, #17
 8002faa:	d107      	bne.n	8002fbc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f000 f893 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d00d      	beq.n	8002ff0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fe2:	d103      	bne.n	8002fec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e079      	b.n	80030e4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ff8:	d108      	bne.n	800300c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ffa:	897b      	ldrh	r3, [r7, #10]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	f043 0301 	orr.w	r3, r3, #1
 8003002:	b2da      	uxtb	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	611a      	str	r2, [r3, #16]
 800300a:	e05f      	b.n	80030cc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800300c:	897b      	ldrh	r3, [r7, #10]
 800300e:	11db      	asrs	r3, r3, #7
 8003010:	b2db      	uxtb	r3, r3
 8003012:	f003 0306 	and.w	r3, r3, #6
 8003016:	b2db      	uxtb	r3, r3
 8003018:	f063 030f 	orn	r3, r3, #15
 800301c:	b2da      	uxtb	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	4930      	ldr	r1, [pc, #192]	@ (80030ec <I2C_MasterRequestRead+0x194>)
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 f8dc 	bl	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e054      	b.n	80030e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800303a:	897b      	ldrh	r3, [r7, #10]
 800303c:	b2da      	uxtb	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	4929      	ldr	r1, [pc, #164]	@ (80030f0 <I2C_MasterRequestRead+0x198>)
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 f8cc 	bl	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e044      	b.n	80030e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305a:	2300      	movs	r3, #0
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800307e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 f831 	bl	80030f4 <I2C_WaitOnFlagUntilTimeout>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00d      	beq.n	80030b4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030a6:	d103      	bne.n	80030b0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030ae:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e017      	b.n	80030e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80030b4:	897b      	ldrh	r3, [r7, #10]
 80030b6:	11db      	asrs	r3, r3, #7
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	f003 0306 	and.w	r3, r3, #6
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	f063 030e 	orn	r3, r3, #14
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	4907      	ldr	r1, [pc, #28]	@ (80030f0 <I2C_MasterRequestRead+0x198>)
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 f888 	bl	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e000      	b.n	80030e4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	00010008 	.word	0x00010008
 80030f0:	00010002 	.word	0x00010002

080030f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	4613      	mov	r3, r2
 8003102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003104:	e048      	b.n	8003198 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310c:	d044      	beq.n	8003198 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800310e:	f7fe ff5d 	bl	8001fcc <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	429a      	cmp	r2, r3
 800311c:	d302      	bcc.n	8003124 <I2C_WaitOnFlagUntilTimeout+0x30>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d139      	bne.n	8003198 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	0c1b      	lsrs	r3, r3, #16
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b01      	cmp	r3, #1
 800312c:	d10d      	bne.n	800314a <I2C_WaitOnFlagUntilTimeout+0x56>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	43da      	mvns	r2, r3
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	4013      	ands	r3, r2
 800313a:	b29b      	uxth	r3, r3
 800313c:	2b00      	cmp	r3, #0
 800313e:	bf0c      	ite	eq
 8003140:	2301      	moveq	r3, #1
 8003142:	2300      	movne	r3, #0
 8003144:	b2db      	uxtb	r3, r3
 8003146:	461a      	mov	r2, r3
 8003148:	e00c      	b.n	8003164 <I2C_WaitOnFlagUntilTimeout+0x70>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	43da      	mvns	r2, r3
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	4013      	ands	r3, r2
 8003156:	b29b      	uxth	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	bf0c      	ite	eq
 800315c:	2301      	moveq	r3, #1
 800315e:	2300      	movne	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	461a      	mov	r2, r3
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	429a      	cmp	r2, r3
 8003168:	d116      	bne.n	8003198 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	f043 0220 	orr.w	r2, r3, #32
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e023      	b.n	80031e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	0c1b      	lsrs	r3, r3, #16
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d10d      	bne.n	80031be <I2C_WaitOnFlagUntilTimeout+0xca>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	43da      	mvns	r2, r3
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	4013      	ands	r3, r2
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	bf0c      	ite	eq
 80031b4:	2301      	moveq	r3, #1
 80031b6:	2300      	movne	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	461a      	mov	r2, r3
 80031bc:	e00c      	b.n	80031d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	43da      	mvns	r2, r3
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	4013      	ands	r3, r2
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	bf0c      	ite	eq
 80031d0:	2301      	moveq	r3, #1
 80031d2:	2300      	movne	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	461a      	mov	r2, r3
 80031d8:	79fb      	ldrb	r3, [r7, #7]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d093      	beq.n	8003106 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
 80031f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031f6:	e071      	b.n	80032dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003206:	d123      	bne.n	8003250 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003216:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003220:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	f043 0204 	orr.w	r2, r3, #4
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e067      	b.n	8003320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003256:	d041      	beq.n	80032dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003258:	f7fe feb8 	bl	8001fcc <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	429a      	cmp	r2, r3
 8003266:	d302      	bcc.n	800326e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d136      	bne.n	80032dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	0c1b      	lsrs	r3, r3, #16
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b01      	cmp	r3, #1
 8003276:	d10c      	bne.n	8003292 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	43da      	mvns	r2, r3
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	4013      	ands	r3, r2
 8003284:	b29b      	uxth	r3, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	bf14      	ite	ne
 800328a:	2301      	movne	r3, #1
 800328c:	2300      	moveq	r3, #0
 800328e:	b2db      	uxtb	r3, r3
 8003290:	e00b      	b.n	80032aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	43da      	mvns	r2, r3
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	4013      	ands	r3, r2
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	bf14      	ite	ne
 80032a4:	2301      	movne	r3, #1
 80032a6:	2300      	moveq	r3, #0
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d016      	beq.n	80032dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2220      	movs	r2, #32
 80032b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c8:	f043 0220 	orr.w	r2, r3, #32
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e021      	b.n	8003320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	0c1b      	lsrs	r3, r3, #16
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d10c      	bne.n	8003300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	43da      	mvns	r2, r3
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	4013      	ands	r3, r2
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	bf14      	ite	ne
 80032f8:	2301      	movne	r3, #1
 80032fa:	2300      	moveq	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	e00b      	b.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	43da      	mvns	r2, r3
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	4013      	ands	r3, r2
 800330c:	b29b      	uxth	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	bf14      	ite	ne
 8003312:	2301      	movne	r3, #1
 8003314:	2300      	moveq	r3, #0
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b00      	cmp	r3, #0
 800331a:	f47f af6d 	bne.w	80031f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003334:	e034      	b.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 f8e3 	bl	8003502 <I2C_IsAcknowledgeFailed>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e034      	b.n	80033b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334c:	d028      	beq.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800334e:	f7fe fe3d 	bl	8001fcc <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	429a      	cmp	r2, r3
 800335c:	d302      	bcc.n	8003364 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d11d      	bne.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800336e:	2b80      	cmp	r3, #128	@ 0x80
 8003370:	d016      	beq.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2220      	movs	r2, #32
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338c:	f043 0220 	orr.w	r2, r3, #32
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e007      	b.n	80033b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033aa:	2b80      	cmp	r3, #128	@ 0x80
 80033ac:	d1c3      	bne.n	8003336 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033c4:	e034      	b.n	8003430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f89b 	bl	8003502 <I2C_IsAcknowledgeFailed>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e034      	b.n	8003440 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033dc:	d028      	beq.n	8003430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033de:	f7fe fdf5 	bl	8001fcc <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d302      	bcc.n	80033f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d11d      	bne.n	8003430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	f003 0304 	and.w	r3, r3, #4
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d016      	beq.n	8003430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2220      	movs	r2, #32
 800340c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341c:	f043 0220 	orr.w	r2, r3, #32
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e007      	b.n	8003440 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	f003 0304 	and.w	r3, r3, #4
 800343a:	2b04      	cmp	r3, #4
 800343c:	d1c3      	bne.n	80033c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003454:	e049      	b.n	80034ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	f003 0310 	and.w	r3, r3, #16
 8003460:	2b10      	cmp	r3, #16
 8003462:	d119      	bne.n	8003498 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f06f 0210 	mvn.w	r2, #16
 800346c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e030      	b.n	80034fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003498:	f7fe fd98 	bl	8001fcc <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	68ba      	ldr	r2, [r7, #8]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d302      	bcc.n	80034ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d11d      	bne.n	80034ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034b8:	2b40      	cmp	r3, #64	@ 0x40
 80034ba:	d016      	beq.n	80034ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2220      	movs	r2, #32
 80034c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	f043 0220 	orr.w	r2, r3, #32
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e007      	b.n	80034fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f4:	2b40      	cmp	r3, #64	@ 0x40
 80034f6:	d1ae      	bne.n	8003456 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003518:	d11b      	bne.n	8003552 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003522:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353e:	f043 0204 	orr.w	r2, r3, #4
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr
	...

08003560 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e31d      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003572:	4b94      	ldr	r3, [pc, #592]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 030c 	and.w	r3, r3, #12
 800357a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800357c:	4b91      	ldr	r3, [pc, #580]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003584:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d07b      	beq.n	800368a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	2b08      	cmp	r3, #8
 8003596:	d006      	beq.n	80035a6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	2b0c      	cmp	r3, #12
 800359c:	d10f      	bne.n	80035be <HAL_RCC_OscConfig+0x5e>
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a4:	d10b      	bne.n	80035be <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a6:	4b87      	ldr	r3, [pc, #540]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d06a      	beq.n	8003688 <HAL_RCC_OscConfig+0x128>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d166      	bne.n	8003688 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e2f7      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d106      	bne.n	80035d4 <HAL_RCC_OscConfig+0x74>
 80035c6:	4b7f      	ldr	r3, [pc, #508]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a7e      	ldr	r2, [pc, #504]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80035cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d0:	6013      	str	r3, [r2, #0]
 80035d2:	e02d      	b.n	8003630 <HAL_RCC_OscConfig+0xd0>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10c      	bne.n	80035f6 <HAL_RCC_OscConfig+0x96>
 80035dc:	4b79      	ldr	r3, [pc, #484]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a78      	ldr	r2, [pc, #480]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80035e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	4b76      	ldr	r3, [pc, #472]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a75      	ldr	r2, [pc, #468]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80035ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	e01c      	b.n	8003630 <HAL_RCC_OscConfig+0xd0>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b05      	cmp	r3, #5
 80035fc:	d10c      	bne.n	8003618 <HAL_RCC_OscConfig+0xb8>
 80035fe:	4b71      	ldr	r3, [pc, #452]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a70      	ldr	r2, [pc, #448]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	4b6e      	ldr	r3, [pc, #440]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a6d      	ldr	r2, [pc, #436]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003614:	6013      	str	r3, [r2, #0]
 8003616:	e00b      	b.n	8003630 <HAL_RCC_OscConfig+0xd0>
 8003618:	4b6a      	ldr	r3, [pc, #424]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a69      	ldr	r2, [pc, #420]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800361e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003622:	6013      	str	r3, [r2, #0]
 8003624:	4b67      	ldr	r3, [pc, #412]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a66      	ldr	r2, [pc, #408]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800362a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800362e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d013      	beq.n	8003660 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003638:	f7fe fcc8 	bl	8001fcc <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003640:	f7fe fcc4 	bl	8001fcc <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b64      	cmp	r3, #100	@ 0x64
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e2ad      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003652:	4b5c      	ldr	r3, [pc, #368]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCC_OscConfig+0xe0>
 800365e:	e014      	b.n	800368a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003660:	f7fe fcb4 	bl	8001fcc <HAL_GetTick>
 8003664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003668:	f7fe fcb0 	bl	8001fcc <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b64      	cmp	r3, #100	@ 0x64
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e299      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800367a:	4b52      	ldr	r3, [pc, #328]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1f0      	bne.n	8003668 <HAL_RCC_OscConfig+0x108>
 8003686:	e000      	b.n	800368a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d05a      	beq.n	800374c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	2b04      	cmp	r3, #4
 800369a:	d005      	beq.n	80036a8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2b0c      	cmp	r3, #12
 80036a0:	d119      	bne.n	80036d6 <HAL_RCC_OscConfig+0x176>
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d116      	bne.n	80036d6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036a8:	4b46      	ldr	r3, [pc, #280]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d005      	beq.n	80036c0 <HAL_RCC_OscConfig+0x160>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d001      	beq.n	80036c0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e276      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c0:	4b40      	ldr	r3, [pc, #256]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	021b      	lsls	r3, r3, #8
 80036ce:	493d      	ldr	r1, [pc, #244]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036d4:	e03a      	b.n	800374c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d020      	beq.n	8003720 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036de:	4b3a      	ldr	r3, [pc, #232]	@ (80037c8 <HAL_RCC_OscConfig+0x268>)
 80036e0:	2201      	movs	r2, #1
 80036e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e4:	f7fe fc72 	bl	8001fcc <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036ec:	f7fe fc6e 	bl	8001fcc <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e257      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036fe:	4b31      	ldr	r3, [pc, #196]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800370a:	4b2e      	ldr	r3, [pc, #184]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	021b      	lsls	r3, r3, #8
 8003718:	492a      	ldr	r1, [pc, #168]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800371a:	4313      	orrs	r3, r2
 800371c:	604b      	str	r3, [r1, #4]
 800371e:	e015      	b.n	800374c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003720:	4b29      	ldr	r3, [pc, #164]	@ (80037c8 <HAL_RCC_OscConfig+0x268>)
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003726:	f7fe fc51 	bl	8001fcc <HAL_GetTick>
 800372a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800372c:	e008      	b.n	8003740 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800372e:	f7fe fc4d 	bl	8001fcc <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d901      	bls.n	8003740 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e236      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003740:	4b20      	ldr	r3, [pc, #128]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1f0      	bne.n	800372e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80b8 	beq.w	80038ca <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d170      	bne.n	8003842 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003760:	4b18      	ldr	r3, [pc, #96]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003768:	2b00      	cmp	r3, #0
 800376a:	d005      	beq.n	8003778 <HAL_RCC_OscConfig+0x218>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e21a      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a1a      	ldr	r2, [r3, #32]
 800377c:	4b11      	ldr	r3, [pc, #68]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8003784:	429a      	cmp	r2, r3
 8003786:	d921      	bls.n	80037cc <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	4618      	mov	r0, r3
 800378e:	f000 fc7d 	bl	800408c <RCC_SetFlashLatencyFromMSIRange>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e208      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800379c:	4b09      	ldr	r3, [pc, #36]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	4906      	ldr	r1, [pc, #24]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037ae:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	061b      	lsls	r3, r3, #24
 80037bc:	4901      	ldr	r1, [pc, #4]	@ (80037c4 <HAL_RCC_OscConfig+0x264>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	604b      	str	r3, [r1, #4]
 80037c2:	e020      	b.n	8003806 <HAL_RCC_OscConfig+0x2a6>
 80037c4:	40023800 	.word	0x40023800
 80037c8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037cc:	4b99      	ldr	r3, [pc, #612]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	4996      	ldr	r1, [pc, #600]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037de:	4b95      	ldr	r3, [pc, #596]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	061b      	lsls	r3, r3, #24
 80037ec:	4991      	ldr	r1, [pc, #580]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 fc48 	bl	800408c <RCC_SetFlashLatencyFromMSIRange>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e1d3      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	0b5b      	lsrs	r3, r3, #13
 800380c:	3301      	adds	r3, #1
 800380e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003816:	4a87      	ldr	r2, [pc, #540]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003818:	6892      	ldr	r2, [r2, #8]
 800381a:	0912      	lsrs	r2, r2, #4
 800381c:	f002 020f 	and.w	r2, r2, #15
 8003820:	4985      	ldr	r1, [pc, #532]	@ (8003a38 <HAL_RCC_OscConfig+0x4d8>)
 8003822:	5c8a      	ldrb	r2, [r1, r2]
 8003824:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003826:	4a85      	ldr	r2, [pc, #532]	@ (8003a3c <HAL_RCC_OscConfig+0x4dc>)
 8003828:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800382a:	4b85      	ldr	r3, [pc, #532]	@ (8003a40 <HAL_RCC_OscConfig+0x4e0>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4618      	mov	r0, r3
 8003830:	f7fe fb80 	bl	8001f34 <HAL_InitTick>
 8003834:	4603      	mov	r3, r0
 8003836:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003838:	7bfb      	ldrb	r3, [r7, #15]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d045      	beq.n	80038ca <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800383e:	7bfb      	ldrb	r3, [r7, #15]
 8003840:	e1b5      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d029      	beq.n	800389e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800384a:	4b7e      	ldr	r3, [pc, #504]	@ (8003a44 <HAL_RCC_OscConfig+0x4e4>)
 800384c:	2201      	movs	r2, #1
 800384e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003850:	f7fe fbbc 	bl	8001fcc <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003858:	f7fe fbb8 	bl	8001fcc <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e1a1      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800386a:	4b72      	ldr	r3, [pc, #456]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003872:	2b00      	cmp	r3, #0
 8003874:	d0f0      	beq.n	8003858 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003876:	4b6f      	ldr	r3, [pc, #444]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	496c      	ldr	r1, [pc, #432]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003884:	4313      	orrs	r3, r2
 8003886:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003888:	4b6a      	ldr	r3, [pc, #424]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	69db      	ldr	r3, [r3, #28]
 8003894:	061b      	lsls	r3, r3, #24
 8003896:	4967      	ldr	r1, [pc, #412]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
 800389c:	e015      	b.n	80038ca <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800389e:	4b69      	ldr	r3, [pc, #420]	@ (8003a44 <HAL_RCC_OscConfig+0x4e4>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a4:	f7fe fb92 	bl	8001fcc <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038ac:	f7fe fb8e 	bl	8001fcc <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e177      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80038be:	4b5d      	ldr	r3, [pc, #372]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f0      	bne.n	80038ac <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0308 	and.w	r3, r3, #8
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d030      	beq.n	8003938 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d016      	beq.n	800390c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038de:	4b5a      	ldr	r3, [pc, #360]	@ (8003a48 <HAL_RCC_OscConfig+0x4e8>)
 80038e0:	2201      	movs	r2, #1
 80038e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e4:	f7fe fb72 	bl	8001fcc <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038ec:	f7fe fb6e 	bl	8001fcc <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e157      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038fe:	4b4d      	ldr	r3, [pc, #308]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0x38c>
 800390a:	e015      	b.n	8003938 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800390c:	4b4e      	ldr	r3, [pc, #312]	@ (8003a48 <HAL_RCC_OscConfig+0x4e8>)
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003912:	f7fe fb5b 	bl	8001fcc <HAL_GetTick>
 8003916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003918:	e008      	b.n	800392c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800391a:	f7fe fb57 	bl	8001fcc <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e140      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800392c:	4b41      	ldr	r3, [pc, #260]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 800392e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1f0      	bne.n	800391a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	f000 80b5 	beq.w	8003ab0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003946:	2300      	movs	r3, #0
 8003948:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800394a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 800394c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10d      	bne.n	8003972 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003956:	4b37      	ldr	r3, [pc, #220]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395a:	4a36      	ldr	r2, [pc, #216]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 800395c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003960:	6253      	str	r3, [r2, #36]	@ 0x24
 8003962:	4b34      	ldr	r3, [pc, #208]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800396a:	60bb      	str	r3, [r7, #8]
 800396c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800396e:	2301      	movs	r3, #1
 8003970:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003972:	4b36      	ldr	r3, [pc, #216]	@ (8003a4c <HAL_RCC_OscConfig+0x4ec>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800397a:	2b00      	cmp	r3, #0
 800397c:	d118      	bne.n	80039b0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800397e:	4b33      	ldr	r3, [pc, #204]	@ (8003a4c <HAL_RCC_OscConfig+0x4ec>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a32      	ldr	r2, [pc, #200]	@ (8003a4c <HAL_RCC_OscConfig+0x4ec>)
 8003984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800398a:	f7fe fb1f 	bl	8001fcc <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003992:	f7fe fb1b 	bl	8001fcc <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b64      	cmp	r3, #100	@ 0x64
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e104      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a4:	4b29      	ldr	r3, [pc, #164]	@ (8003a4c <HAL_RCC_OscConfig+0x4ec>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d106      	bne.n	80039c6 <HAL_RCC_OscConfig+0x466>
 80039b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c2:	6353      	str	r3, [r2, #52]	@ 0x34
 80039c4:	e02d      	b.n	8003a22 <HAL_RCC_OscConfig+0x4c2>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10c      	bne.n	80039e8 <HAL_RCC_OscConfig+0x488>
 80039ce:	4b19      	ldr	r3, [pc, #100]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039d2:	4a18      	ldr	r2, [pc, #96]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039d8:	6353      	str	r3, [r2, #52]	@ 0x34
 80039da:	4b16      	ldr	r3, [pc, #88]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039de:	4a15      	ldr	r2, [pc, #84]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80039e4:	6353      	str	r3, [r2, #52]	@ 0x34
 80039e6:	e01c      	b.n	8003a22 <HAL_RCC_OscConfig+0x4c2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	d10c      	bne.n	8003a0a <HAL_RCC_OscConfig+0x4aa>
 80039f0:	4b10      	ldr	r3, [pc, #64]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039fa:	6353      	str	r3, [r2, #52]	@ 0x34
 80039fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 80039fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a00:	4a0c      	ldr	r2, [pc, #48]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003a02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a06:	6353      	str	r3, [r2, #52]	@ 0x34
 8003a08:	e00b      	b.n	8003a22 <HAL_RCC_OscConfig+0x4c2>
 8003a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0e:	4a09      	ldr	r2, [pc, #36]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a14:	6353      	str	r3, [r2, #52]	@ 0x34
 8003a16:	4b07      	ldr	r3, [pc, #28]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a1a:	4a06      	ldr	r2, [pc, #24]	@ (8003a34 <HAL_RCC_OscConfig+0x4d4>)
 8003a1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a20:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d024      	beq.n	8003a74 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a2a:	f7fe facf 	bl	8001fcc <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a30:	e019      	b.n	8003a66 <HAL_RCC_OscConfig+0x506>
 8003a32:	bf00      	nop
 8003a34:	40023800 	.word	0x40023800
 8003a38:	08008b0c 	.word	0x08008b0c
 8003a3c:	20000000 	.word	0x20000000
 8003a40:	20000004 	.word	0x20000004
 8003a44:	42470020 	.word	0x42470020
 8003a48:	42470680 	.word	0x42470680
 8003a4c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a50:	f7fe fabc 	bl	8001fcc <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e0a3      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a66:	4b54      	ldr	r3, [pc, #336]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d0ee      	beq.n	8003a50 <HAL_RCC_OscConfig+0x4f0>
 8003a72:	e014      	b.n	8003a9e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a74:	f7fe faaa 	bl	8001fcc <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a7a:	e00a      	b.n	8003a92 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a7c:	f7fe faa6 	bl	8001fcc <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e08d      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a92:	4b49      	ldr	r3, [pc, #292]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1ee      	bne.n	8003a7c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a9e:	7ffb      	ldrb	r3, [r7, #31]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d105      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa4:	4b44      	ldr	r3, [pc, #272]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	4a43      	ldr	r2, [pc, #268]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aae:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d079      	beq.n	8003bac <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	2b0c      	cmp	r3, #12
 8003abc:	d056      	beq.n	8003b6c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d13b      	bne.n	8003b3e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac6:	4b3d      	ldr	r3, [pc, #244]	@ (8003bbc <HAL_RCC_OscConfig+0x65c>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003acc:	f7fe fa7e 	bl	8001fcc <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad4:	f7fe fa7a 	bl	8001fcc <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e063      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ae6:	4b34      	ldr	r3, [pc, #208]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003af2:	4b31      	ldr	r3, [pc, #196]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	4319      	orrs	r1, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	492b      	ldr	r1, [pc, #172]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b10:	4b2a      	ldr	r3, [pc, #168]	@ (8003bbc <HAL_RCC_OscConfig+0x65c>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b16:	f7fe fa59 	bl	8001fcc <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b1e:	f7fe fa55 	bl	8001fcc <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e03e      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b30:	4b21      	ldr	r3, [pc, #132]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x5be>
 8003b3c:	e036      	b.n	8003bac <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b1f      	ldr	r3, [pc, #124]	@ (8003bbc <HAL_RCC_OscConfig+0x65c>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fe fa42 	bl	8001fcc <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe fa3e 	bl	8001fcc <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e027      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b5e:	4b16      	ldr	r3, [pc, #88]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x5ec>
 8003b6a:	e01f      	b.n	8003bac <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d101      	bne.n	8003b78 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e01a      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b78:	4b0f      	ldr	r3, [pc, #60]	@ (8003bb8 <HAL_RCC_OscConfig+0x658>)
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d10d      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d106      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e000      	b.n	8003bae <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3720      	adds	r7, #32
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	42470060 	.word	0x42470060

08003bc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e11a      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bd4:	4b8f      	ldr	r3, [pc, #572]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d919      	bls.n	8003c16 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d105      	bne.n	8003bf4 <HAL_RCC_ClockConfig+0x34>
 8003be8:	4b8a      	ldr	r3, [pc, #552]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a89      	ldr	r2, [pc, #548]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003bee:	f043 0304 	orr.w	r3, r3, #4
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	4b87      	ldr	r3, [pc, #540]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f023 0201 	bic.w	r2, r3, #1
 8003bfc:	4985      	ldr	r1, [pc, #532]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c04:	4b83      	ldr	r3, [pc, #524]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d001      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e0f9      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d008      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c22:	4b7d      	ldr	r3, [pc, #500]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	497a      	ldr	r1, [pc, #488]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 808e 	beq.w	8003d5e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d107      	bne.n	8003c5a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c4a:	4b73      	ldr	r3, [pc, #460]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d121      	bne.n	8003c9a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e0d7      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d107      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c62:	4b6d      	ldr	r3, [pc, #436]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d115      	bne.n	8003c9a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e0cb      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d107      	bne.n	8003c8a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c7a:	4b67      	ldr	r3, [pc, #412]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d109      	bne.n	8003c9a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e0bf      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003c8a:	4b63      	ldr	r3, [pc, #396]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e0b7      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c9a:	4b5f      	ldr	r3, [pc, #380]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f023 0203 	bic.w	r2, r3, #3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	495c      	ldr	r1, [pc, #368]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cac:	f7fe f98e 	bl	8001fcc <HAL_GetTick>
 8003cb0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d112      	bne.n	8003ce0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cba:	e00a      	b.n	8003cd2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cbc:	f7fe f986 	bl	8001fcc <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e09b      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cd2:	4b51      	ldr	r3, [pc, #324]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 030c 	and.w	r3, r3, #12
 8003cda:	2b08      	cmp	r3, #8
 8003cdc:	d1ee      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xfc>
 8003cde:	e03e      	b.n	8003d5e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	2b03      	cmp	r3, #3
 8003ce6:	d112      	bne.n	8003d0e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ce8:	e00a      	b.n	8003d00 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cea:	f7fe f96f 	bl	8001fcc <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e084      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d00:	4b45      	ldr	r3, [pc, #276]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f003 030c 	and.w	r3, r3, #12
 8003d08:	2b0c      	cmp	r3, #12
 8003d0a:	d1ee      	bne.n	8003cea <HAL_RCC_ClockConfig+0x12a>
 8003d0c:	e027      	b.n	8003d5e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d11d      	bne.n	8003d52 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d16:	e00a      	b.n	8003d2e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d18:	f7fe f958 	bl	8001fcc <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e06d      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 030c 	and.w	r3, r3, #12
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d1ee      	bne.n	8003d18 <HAL_RCC_ClockConfig+0x158>
 8003d3a:	e010      	b.n	8003d5e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d3c:	f7fe f946 	bl	8001fcc <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e05b      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003d52:	4b31      	ldr	r3, [pc, #196]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 030c 	and.w	r3, r3, #12
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1ee      	bne.n	8003d3c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d5e:	4b2d      	ldr	r3, [pc, #180]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d219      	bcs.n	8003da0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d105      	bne.n	8003d7e <HAL_RCC_ClockConfig+0x1be>
 8003d72:	4b28      	ldr	r3, [pc, #160]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a27      	ldr	r2, [pc, #156]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003d78:	f043 0304 	orr.w	r3, r3, #4
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	4b25      	ldr	r3, [pc, #148]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f023 0201 	bic.w	r2, r3, #1
 8003d86:	4923      	ldr	r1, [pc, #140]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8e:	4b21      	ldr	r3, [pc, #132]	@ (8003e14 <HAL_RCC_ClockConfig+0x254>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	683a      	ldr	r2, [r7, #0]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e034      	b.n	8003e0a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d008      	beq.n	8003dbe <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dac:	4b1a      	ldr	r3, [pc, #104]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	4917      	ldr	r1, [pc, #92]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d009      	beq.n	8003dde <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dca:	4b13      	ldr	r3, [pc, #76]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	00db      	lsls	r3, r3, #3
 8003dd8:	490f      	ldr	r1, [pc, #60]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003dde:	f000 f823 	bl	8003e28 <HAL_RCC_GetSysClockFreq>
 8003de2:	4602      	mov	r2, r0
 8003de4:	4b0c      	ldr	r3, [pc, #48]	@ (8003e18 <HAL_RCC_ClockConfig+0x258>)
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	091b      	lsrs	r3, r3, #4
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	490b      	ldr	r1, [pc, #44]	@ (8003e1c <HAL_RCC_ClockConfig+0x25c>)
 8003df0:	5ccb      	ldrb	r3, [r1, r3]
 8003df2:	fa22 f303 	lsr.w	r3, r2, r3
 8003df6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e20 <HAL_RCC_ClockConfig+0x260>)
 8003df8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8003e24 <HAL_RCC_ClockConfig+0x264>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7fe f898 	bl	8001f34 <HAL_InitTick>
 8003e04:	4603      	mov	r3, r0
 8003e06:	72fb      	strb	r3, [r7, #11]

  return status;
 8003e08:	7afb      	ldrb	r3, [r7, #11]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	40023c00 	.word	0x40023c00
 8003e18:	40023800 	.word	0x40023800
 8003e1c:	08008b0c 	.word	0x08008b0c
 8003e20:	20000000 	.word	0x20000000
 8003e24:	20000004 	.word	0x20000004

08003e28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e2c:	b092      	sub	sp, #72	@ 0x48
 8003e2e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003e30:	4b79      	ldr	r3, [pc, #484]	@ (8004018 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e38:	f003 030c 	and.w	r3, r3, #12
 8003e3c:	2b0c      	cmp	r3, #12
 8003e3e:	d00d      	beq.n	8003e5c <HAL_RCC_GetSysClockFreq+0x34>
 8003e40:	2b0c      	cmp	r3, #12
 8003e42:	f200 80d5 	bhi.w	8003ff0 <HAL_RCC_GetSysClockFreq+0x1c8>
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d002      	beq.n	8003e50 <HAL_RCC_GetSysClockFreq+0x28>
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d003      	beq.n	8003e56 <HAL_RCC_GetSysClockFreq+0x2e>
 8003e4e:	e0cf      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e50:	4b72      	ldr	r3, [pc, #456]	@ (800401c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003e52:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8003e54:	e0da      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e56:	4b72      	ldr	r3, [pc, #456]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003e58:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8003e5a:	e0d7      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e5e:	0c9b      	lsrs	r3, r3, #18
 8003e60:	f003 020f 	and.w	r2, r3, #15
 8003e64:	4b6f      	ldr	r3, [pc, #444]	@ (8004024 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8003e66:	5c9b      	ldrb	r3, [r3, r2]
 8003e68:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e6c:	0d9b      	lsrs	r3, r3, #22
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	3301      	adds	r3, #1
 8003e74:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e76:	4b68      	ldr	r3, [pc, #416]	@ (8004018 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d05d      	beq.n	8003f3e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e84:	2200      	movs	r2, #0
 8003e86:	4618      	mov	r0, r3
 8003e88:	4611      	mov	r1, r2
 8003e8a:	4604      	mov	r4, r0
 8003e8c:	460d      	mov	r5, r1
 8003e8e:	4622      	mov	r2, r4
 8003e90:	462b      	mov	r3, r5
 8003e92:	f04f 0000 	mov.w	r0, #0
 8003e96:	f04f 0100 	mov.w	r1, #0
 8003e9a:	0159      	lsls	r1, r3, #5
 8003e9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ea0:	0150      	lsls	r0, r2, #5
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	4621      	mov	r1, r4
 8003ea8:	1a51      	subs	r1, r2, r1
 8003eaa:	6139      	str	r1, [r7, #16]
 8003eac:	4629      	mov	r1, r5
 8003eae:	eb63 0301 	sbc.w	r3, r3, r1
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	f04f 0200 	mov.w	r2, #0
 8003eb8:	f04f 0300 	mov.w	r3, #0
 8003ebc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ec0:	4659      	mov	r1, fp
 8003ec2:	018b      	lsls	r3, r1, #6
 8003ec4:	4651      	mov	r1, sl
 8003ec6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003eca:	4651      	mov	r1, sl
 8003ecc:	018a      	lsls	r2, r1, #6
 8003ece:	46d4      	mov	ip, sl
 8003ed0:	ebb2 080c 	subs.w	r8, r2, ip
 8003ed4:	4659      	mov	r1, fp
 8003ed6:	eb63 0901 	sbc.w	r9, r3, r1
 8003eda:	f04f 0200 	mov.w	r2, #0
 8003ede:	f04f 0300 	mov.w	r3, #0
 8003ee2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ee6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003eee:	4690      	mov	r8, r2
 8003ef0:	4699      	mov	r9, r3
 8003ef2:	4623      	mov	r3, r4
 8003ef4:	eb18 0303 	adds.w	r3, r8, r3
 8003ef8:	60bb      	str	r3, [r7, #8]
 8003efa:	462b      	mov	r3, r5
 8003efc:	eb49 0303 	adc.w	r3, r9, r3
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	f04f 0200 	mov.w	r2, #0
 8003f06:	f04f 0300 	mov.w	r3, #0
 8003f0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f0e:	4629      	mov	r1, r5
 8003f10:	024b      	lsls	r3, r1, #9
 8003f12:	4620      	mov	r0, r4
 8003f14:	4629      	mov	r1, r5
 8003f16:	4604      	mov	r4, r0
 8003f18:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003f1c:	4601      	mov	r1, r0
 8003f1e:	024a      	lsls	r2, r1, #9
 8003f20:	4610      	mov	r0, r2
 8003f22:	4619      	mov	r1, r3
 8003f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f26:	2200      	movs	r2, #0
 8003f28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f30:	f7fd f8b6 	bl	80010a0 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4613      	mov	r3, r2
 8003f3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f3c:	e055      	b.n	8003fea <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f40:	2200      	movs	r2, #0
 8003f42:	623b      	str	r3, [r7, #32]
 8003f44:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f46:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f4a:	4642      	mov	r2, r8
 8003f4c:	464b      	mov	r3, r9
 8003f4e:	f04f 0000 	mov.w	r0, #0
 8003f52:	f04f 0100 	mov.w	r1, #0
 8003f56:	0159      	lsls	r1, r3, #5
 8003f58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f5c:	0150      	lsls	r0, r2, #5
 8003f5e:	4602      	mov	r2, r0
 8003f60:	460b      	mov	r3, r1
 8003f62:	46c4      	mov	ip, r8
 8003f64:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003f68:	4640      	mov	r0, r8
 8003f6a:	4649      	mov	r1, r9
 8003f6c:	468c      	mov	ip, r1
 8003f6e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003f72:	f04f 0200 	mov.w	r2, #0
 8003f76:	f04f 0300 	mov.w	r3, #0
 8003f7a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f7e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f82:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f86:	ebb2 040a 	subs.w	r4, r2, sl
 8003f8a:	eb63 050b 	sbc.w	r5, r3, fp
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	f04f 0300 	mov.w	r3, #0
 8003f96:	00eb      	lsls	r3, r5, #3
 8003f98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f9c:	00e2      	lsls	r2, r4, #3
 8003f9e:	4614      	mov	r4, r2
 8003fa0:	461d      	mov	r5, r3
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	18e3      	adds	r3, r4, r3
 8003fa6:	603b      	str	r3, [r7, #0]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	eb45 0303 	adc.w	r3, r5, r3
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	f04f 0200 	mov.w	r2, #0
 8003fb4:	f04f 0300 	mov.w	r3, #0
 8003fb8:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fbc:	4629      	mov	r1, r5
 8003fbe:	028b      	lsls	r3, r1, #10
 8003fc0:	4620      	mov	r0, r4
 8003fc2:	4629      	mov	r1, r5
 8003fc4:	4604      	mov	r4, r0
 8003fc6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003fca:	4601      	mov	r1, r0
 8003fcc:	028a      	lsls	r2, r1, #10
 8003fce:	4610      	mov	r0, r2
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	61bb      	str	r3, [r7, #24]
 8003fd8:	61fa      	str	r2, [r7, #28]
 8003fda:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fde:	f7fd f85f 	bl	80010a0 <__aeabi_uldivmod>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8003fea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fec:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8003fee:	e00d      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003ff0:	4b09      	ldr	r3, [pc, #36]	@ (8004018 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	0b5b      	lsrs	r3, r3, #13
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ffe:	3301      	adds	r3, #1
 8004000:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800400a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800400c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800400e:	4618      	mov	r0, r3
 8004010:	3748      	adds	r7, #72	@ 0x48
 8004012:	46bd      	mov	sp, r7
 8004014:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004018:	40023800 	.word	0x40023800
 800401c:	00f42400 	.word	0x00f42400
 8004020:	007a1200 	.word	0x007a1200
 8004024:	08008b00 	.word	0x08008b00

08004028 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800402c:	4b02      	ldr	r3, [pc, #8]	@ (8004038 <HAL_RCC_GetHCLKFreq+0x10>)
 800402e:	681b      	ldr	r3, [r3, #0]
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr
 8004038:	20000000 	.word	0x20000000

0800403c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004040:	f7ff fff2 	bl	8004028 <HAL_RCC_GetHCLKFreq>
 8004044:	4602      	mov	r2, r0
 8004046:	4b05      	ldr	r3, [pc, #20]	@ (800405c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	0a1b      	lsrs	r3, r3, #8
 800404c:	f003 0307 	and.w	r3, r3, #7
 8004050:	4903      	ldr	r1, [pc, #12]	@ (8004060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004052:	5ccb      	ldrb	r3, [r1, r3]
 8004054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004058:	4618      	mov	r0, r3
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40023800 	.word	0x40023800
 8004060:	08008b1c 	.word	0x08008b1c

08004064 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004068:	f7ff ffde 	bl	8004028 <HAL_RCC_GetHCLKFreq>
 800406c:	4602      	mov	r2, r0
 800406e:	4b05      	ldr	r3, [pc, #20]	@ (8004084 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	0adb      	lsrs	r3, r3, #11
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	4903      	ldr	r1, [pc, #12]	@ (8004088 <HAL_RCC_GetPCLK2Freq+0x24>)
 800407a:	5ccb      	ldrb	r3, [r1, r3]
 800407c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004080:	4618      	mov	r0, r3
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40023800 	.word	0x40023800
 8004088:	08008b1c 	.word	0x08008b1c

0800408c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004094:	2300      	movs	r3, #0
 8004096:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004098:	4b29      	ldr	r3, [pc, #164]	@ (8004140 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d12c      	bne.n	80040fe <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80040a4:	4b26      	ldr	r3, [pc, #152]	@ (8004140 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80040a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d005      	beq.n	80040bc <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80040b0:	4b24      	ldr	r3, [pc, #144]	@ (8004144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80040b8:	617b      	str	r3, [r7, #20]
 80040ba:	e016      	b.n	80040ea <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040bc:	4b20      	ldr	r3, [pc, #128]	@ (8004140 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80040be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c0:	4a1f      	ldr	r2, [pc, #124]	@ (8004140 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80040c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040c6:	6253      	str	r3, [r2, #36]	@ 0x24
 80040c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80040ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80040d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004144 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80040dc:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80040de:	4b18      	ldr	r3, [pc, #96]	@ (8004140 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80040e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e2:	4a17      	ldr	r2, [pc, #92]	@ (8004140 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80040e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040e8:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80040f0:	d105      	bne.n	80040fe <RCC_SetFlashLatencyFromMSIRange+0x72>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80040f8:	d101      	bne.n	80040fe <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80040fa:	2301      	movs	r3, #1
 80040fc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d105      	bne.n	8004110 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8004104:	4b10      	ldr	r3, [pc, #64]	@ (8004148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a0f      	ldr	r2, [pc, #60]	@ (8004148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800410a:	f043 0304 	orr.w	r3, r3, #4
 800410e:	6013      	str	r3, [r2, #0]
 8004110:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f023 0201 	bic.w	r2, r3, #1
 8004118:	490b      	ldr	r1, [pc, #44]	@ (8004148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	4313      	orrs	r3, r2
 800411e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004120:	4b09      	ldr	r3, [pc, #36]	@ (8004148 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	429a      	cmp	r2, r3
 800412c:	d001      	beq.n	8004132 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e000      	b.n	8004134 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	371c      	adds	r7, #28
 8004138:	46bd      	mov	sp, r7
 800413a:	bc80      	pop	{r7}
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	40023800 	.word	0x40023800
 8004144:	40007000 	.word	0x40007000
 8004148:	40023c00 	.word	0x40023c00

0800414c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e042      	b.n	80041e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d106      	bne.n	8004178 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fd fd68 	bl	8001c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2224      	movs	r2, #36	@ 0x24
 800417c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800418e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 f82b 	bl	80041ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	691a      	ldr	r2, [r3, #16]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	695a      	ldr	r2, [r3, #20]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68da      	ldr	r2, [r3, #12]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	431a      	orrs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	4313      	orrs	r3, r2
 8004220:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800422c:	f023 030c 	bic.w	r3, r3, #12
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	68b9      	ldr	r1, [r7, #8]
 8004236:	430b      	orrs	r3, r1
 8004238:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	699a      	ldr	r2, [r3, #24]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	430a      	orrs	r2, r1
 800424e:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a55      	ldr	r2, [pc, #340]	@ (80043ac <UART_SetConfig+0x1c0>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d103      	bne.n	8004262 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800425a:	f7ff ff03 	bl	8004064 <HAL_RCC_GetPCLK2Freq>
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	e002      	b.n	8004268 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004262:	f7ff feeb 	bl	800403c <HAL_RCC_GetPCLK1Freq>
 8004266:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004270:	d14c      	bne.n	800430c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	009a      	lsls	r2, r3, #2
 800427c:	441a      	add	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	fbb2 f3f3 	udiv	r3, r2, r3
 8004288:	4a49      	ldr	r2, [pc, #292]	@ (80043b0 <UART_SetConfig+0x1c4>)
 800428a:	fba2 2303 	umull	r2, r3, r2, r3
 800428e:	095b      	lsrs	r3, r3, #5
 8004290:	0119      	lsls	r1, r3, #4
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	4613      	mov	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4413      	add	r3, r2
 800429a:	009a      	lsls	r2, r3, #2
 800429c:	441a      	add	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	005b      	lsls	r3, r3, #1
 80042a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80042a8:	4b41      	ldr	r3, [pc, #260]	@ (80043b0 <UART_SetConfig+0x1c4>)
 80042aa:	fba3 0302 	umull	r0, r3, r3, r2
 80042ae:	095b      	lsrs	r3, r3, #5
 80042b0:	2064      	movs	r0, #100	@ 0x64
 80042b2:	fb00 f303 	mul.w	r3, r0, r3
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	3332      	adds	r3, #50	@ 0x32
 80042bc:	4a3c      	ldr	r2, [pc, #240]	@ (80043b0 <UART_SetConfig+0x1c4>)
 80042be:	fba2 2303 	umull	r2, r3, r2, r3
 80042c2:	095b      	lsrs	r3, r3, #5
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80042ca:	4419      	add	r1, r3
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	4613      	mov	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	009a      	lsls	r2, r3, #2
 80042d6:	441a      	add	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	fbb2 f2f3 	udiv	r2, r2, r3
 80042e2:	4b33      	ldr	r3, [pc, #204]	@ (80043b0 <UART_SetConfig+0x1c4>)
 80042e4:	fba3 0302 	umull	r0, r3, r3, r2
 80042e8:	095b      	lsrs	r3, r3, #5
 80042ea:	2064      	movs	r0, #100	@ 0x64
 80042ec:	fb00 f303 	mul.w	r3, r0, r3
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	3332      	adds	r3, #50	@ 0x32
 80042f6:	4a2e      	ldr	r2, [pc, #184]	@ (80043b0 <UART_SetConfig+0x1c4>)
 80042f8:	fba2 2303 	umull	r2, r3, r2, r3
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	f003 0207 	and.w	r2, r3, #7
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	440a      	add	r2, r1
 8004308:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800430a:	e04a      	b.n	80043a2 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	009a      	lsls	r2, r3, #2
 8004316:	441a      	add	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004322:	4a23      	ldr	r2, [pc, #140]	@ (80043b0 <UART_SetConfig+0x1c4>)
 8004324:	fba2 2303 	umull	r2, r3, r2, r3
 8004328:	095b      	lsrs	r3, r3, #5
 800432a:	0119      	lsls	r1, r3, #4
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	4613      	mov	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4413      	add	r3, r2
 8004334:	009a      	lsls	r2, r3, #2
 8004336:	441a      	add	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004342:	4b1b      	ldr	r3, [pc, #108]	@ (80043b0 <UART_SetConfig+0x1c4>)
 8004344:	fba3 0302 	umull	r0, r3, r3, r2
 8004348:	095b      	lsrs	r3, r3, #5
 800434a:	2064      	movs	r0, #100	@ 0x64
 800434c:	fb00 f303 	mul.w	r3, r0, r3
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	3332      	adds	r3, #50	@ 0x32
 8004356:	4a16      	ldr	r2, [pc, #88]	@ (80043b0 <UART_SetConfig+0x1c4>)
 8004358:	fba2 2303 	umull	r2, r3, r2, r3
 800435c:	095b      	lsrs	r3, r3, #5
 800435e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004362:	4419      	add	r1, r3
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	4613      	mov	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	009a      	lsls	r2, r3, #2
 800436e:	441a      	add	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	fbb2 f2f3 	udiv	r2, r2, r3
 800437a:	4b0d      	ldr	r3, [pc, #52]	@ (80043b0 <UART_SetConfig+0x1c4>)
 800437c:	fba3 0302 	umull	r0, r3, r3, r2
 8004380:	095b      	lsrs	r3, r3, #5
 8004382:	2064      	movs	r0, #100	@ 0x64
 8004384:	fb00 f303 	mul.w	r3, r0, r3
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	3332      	adds	r3, #50	@ 0x32
 800438e:	4a08      	ldr	r2, [pc, #32]	@ (80043b0 <UART_SetConfig+0x1c4>)
 8004390:	fba2 2303 	umull	r2, r3, r2, r3
 8004394:	095b      	lsrs	r3, r3, #5
 8004396:	f003 020f 	and.w	r2, r3, #15
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	440a      	add	r2, r1
 80043a0:	609a      	str	r2, [r3, #8]
}
 80043a2:	bf00      	nop
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40013800 	.word	0x40013800
 80043b0:	51eb851f 	.word	0x51eb851f

080043b4 <__cvt>:
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043ba:	461d      	mov	r5, r3
 80043bc:	bfbb      	ittet	lt
 80043be:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80043c2:	461d      	movlt	r5, r3
 80043c4:	2300      	movge	r3, #0
 80043c6:	232d      	movlt	r3, #45	@ 0x2d
 80043c8:	b088      	sub	sp, #32
 80043ca:	4614      	mov	r4, r2
 80043cc:	bfb8      	it	lt
 80043ce:	4614      	movlt	r4, r2
 80043d0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80043d2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80043d4:	7013      	strb	r3, [r2, #0]
 80043d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80043d8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80043dc:	f023 0820 	bic.w	r8, r3, #32
 80043e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80043e4:	d005      	beq.n	80043f2 <__cvt+0x3e>
 80043e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80043ea:	d100      	bne.n	80043ee <__cvt+0x3a>
 80043ec:	3601      	adds	r6, #1
 80043ee:	2302      	movs	r3, #2
 80043f0:	e000      	b.n	80043f4 <__cvt+0x40>
 80043f2:	2303      	movs	r3, #3
 80043f4:	aa07      	add	r2, sp, #28
 80043f6:	9204      	str	r2, [sp, #16]
 80043f8:	aa06      	add	r2, sp, #24
 80043fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80043fe:	e9cd 3600 	strd	r3, r6, [sp]
 8004402:	4622      	mov	r2, r4
 8004404:	462b      	mov	r3, r5
 8004406:	f001 f88f 	bl	8005528 <_dtoa_r>
 800440a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800440e:	4607      	mov	r7, r0
 8004410:	d119      	bne.n	8004446 <__cvt+0x92>
 8004412:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004414:	07db      	lsls	r3, r3, #31
 8004416:	d50e      	bpl.n	8004436 <__cvt+0x82>
 8004418:	eb00 0906 	add.w	r9, r0, r6
 800441c:	2200      	movs	r2, #0
 800441e:	2300      	movs	r3, #0
 8004420:	4620      	mov	r0, r4
 8004422:	4629      	mov	r1, r5
 8004424:	f7fc fad8 	bl	80009d8 <__aeabi_dcmpeq>
 8004428:	b108      	cbz	r0, 800442e <__cvt+0x7a>
 800442a:	f8cd 901c 	str.w	r9, [sp, #28]
 800442e:	2230      	movs	r2, #48	@ 0x30
 8004430:	9b07      	ldr	r3, [sp, #28]
 8004432:	454b      	cmp	r3, r9
 8004434:	d31e      	bcc.n	8004474 <__cvt+0xc0>
 8004436:	4638      	mov	r0, r7
 8004438:	9b07      	ldr	r3, [sp, #28]
 800443a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800443c:	1bdb      	subs	r3, r3, r7
 800443e:	6013      	str	r3, [r2, #0]
 8004440:	b008      	add	sp, #32
 8004442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004446:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800444a:	eb00 0906 	add.w	r9, r0, r6
 800444e:	d1e5      	bne.n	800441c <__cvt+0x68>
 8004450:	7803      	ldrb	r3, [r0, #0]
 8004452:	2b30      	cmp	r3, #48	@ 0x30
 8004454:	d10a      	bne.n	800446c <__cvt+0xb8>
 8004456:	2200      	movs	r2, #0
 8004458:	2300      	movs	r3, #0
 800445a:	4620      	mov	r0, r4
 800445c:	4629      	mov	r1, r5
 800445e:	f7fc fabb 	bl	80009d8 <__aeabi_dcmpeq>
 8004462:	b918      	cbnz	r0, 800446c <__cvt+0xb8>
 8004464:	f1c6 0601 	rsb	r6, r6, #1
 8004468:	f8ca 6000 	str.w	r6, [sl]
 800446c:	f8da 3000 	ldr.w	r3, [sl]
 8004470:	4499      	add	r9, r3
 8004472:	e7d3      	b.n	800441c <__cvt+0x68>
 8004474:	1c59      	adds	r1, r3, #1
 8004476:	9107      	str	r1, [sp, #28]
 8004478:	701a      	strb	r2, [r3, #0]
 800447a:	e7d9      	b.n	8004430 <__cvt+0x7c>

0800447c <__exponent>:
 800447c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800447e:	2900      	cmp	r1, #0
 8004480:	bfb6      	itet	lt
 8004482:	232d      	movlt	r3, #45	@ 0x2d
 8004484:	232b      	movge	r3, #43	@ 0x2b
 8004486:	4249      	neglt	r1, r1
 8004488:	2909      	cmp	r1, #9
 800448a:	7002      	strb	r2, [r0, #0]
 800448c:	7043      	strb	r3, [r0, #1]
 800448e:	dd29      	ble.n	80044e4 <__exponent+0x68>
 8004490:	f10d 0307 	add.w	r3, sp, #7
 8004494:	461d      	mov	r5, r3
 8004496:	270a      	movs	r7, #10
 8004498:	fbb1 f6f7 	udiv	r6, r1, r7
 800449c:	461a      	mov	r2, r3
 800449e:	fb07 1416 	mls	r4, r7, r6, r1
 80044a2:	3430      	adds	r4, #48	@ 0x30
 80044a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80044a8:	460c      	mov	r4, r1
 80044aa:	2c63      	cmp	r4, #99	@ 0x63
 80044ac:	4631      	mov	r1, r6
 80044ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80044b2:	dcf1      	bgt.n	8004498 <__exponent+0x1c>
 80044b4:	3130      	adds	r1, #48	@ 0x30
 80044b6:	1e94      	subs	r4, r2, #2
 80044b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80044bc:	4623      	mov	r3, r4
 80044be:	1c41      	adds	r1, r0, #1
 80044c0:	42ab      	cmp	r3, r5
 80044c2:	d30a      	bcc.n	80044da <__exponent+0x5e>
 80044c4:	f10d 0309 	add.w	r3, sp, #9
 80044c8:	1a9b      	subs	r3, r3, r2
 80044ca:	42ac      	cmp	r4, r5
 80044cc:	bf88      	it	hi
 80044ce:	2300      	movhi	r3, #0
 80044d0:	3302      	adds	r3, #2
 80044d2:	4403      	add	r3, r0
 80044d4:	1a18      	subs	r0, r3, r0
 80044d6:	b003      	add	sp, #12
 80044d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80044de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80044e2:	e7ed      	b.n	80044c0 <__exponent+0x44>
 80044e4:	2330      	movs	r3, #48	@ 0x30
 80044e6:	3130      	adds	r1, #48	@ 0x30
 80044e8:	7083      	strb	r3, [r0, #2]
 80044ea:	70c1      	strb	r1, [r0, #3]
 80044ec:	1d03      	adds	r3, r0, #4
 80044ee:	e7f1      	b.n	80044d4 <__exponent+0x58>

080044f0 <_printf_float>:
 80044f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044f4:	b091      	sub	sp, #68	@ 0x44
 80044f6:	460c      	mov	r4, r1
 80044f8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80044fc:	4616      	mov	r6, r2
 80044fe:	461f      	mov	r7, r3
 8004500:	4605      	mov	r5, r0
 8004502:	f000 fefd 	bl	8005300 <_localeconv_r>
 8004506:	6803      	ldr	r3, [r0, #0]
 8004508:	4618      	mov	r0, r3
 800450a:	9308      	str	r3, [sp, #32]
 800450c:	f7fb fe38 	bl	8000180 <strlen>
 8004510:	2300      	movs	r3, #0
 8004512:	930e      	str	r3, [sp, #56]	@ 0x38
 8004514:	f8d8 3000 	ldr.w	r3, [r8]
 8004518:	9009      	str	r0, [sp, #36]	@ 0x24
 800451a:	3307      	adds	r3, #7
 800451c:	f023 0307 	bic.w	r3, r3, #7
 8004520:	f103 0208 	add.w	r2, r3, #8
 8004524:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004528:	f8d4 b000 	ldr.w	fp, [r4]
 800452c:	f8c8 2000 	str.w	r2, [r8]
 8004530:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004534:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004538:	930b      	str	r3, [sp, #44]	@ 0x2c
 800453a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800453e:	f04f 32ff 	mov.w	r2, #4294967295
 8004542:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004546:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800454a:	4b9c      	ldr	r3, [pc, #624]	@ (80047bc <_printf_float+0x2cc>)
 800454c:	f7fc fa76 	bl	8000a3c <__aeabi_dcmpun>
 8004550:	bb70      	cbnz	r0, 80045b0 <_printf_float+0xc0>
 8004552:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004556:	f04f 32ff 	mov.w	r2, #4294967295
 800455a:	4b98      	ldr	r3, [pc, #608]	@ (80047bc <_printf_float+0x2cc>)
 800455c:	f7fc fa50 	bl	8000a00 <__aeabi_dcmple>
 8004560:	bb30      	cbnz	r0, 80045b0 <_printf_float+0xc0>
 8004562:	2200      	movs	r2, #0
 8004564:	2300      	movs	r3, #0
 8004566:	4640      	mov	r0, r8
 8004568:	4649      	mov	r1, r9
 800456a:	f7fc fa3f 	bl	80009ec <__aeabi_dcmplt>
 800456e:	b110      	cbz	r0, 8004576 <_printf_float+0x86>
 8004570:	232d      	movs	r3, #45	@ 0x2d
 8004572:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004576:	4a92      	ldr	r2, [pc, #584]	@ (80047c0 <_printf_float+0x2d0>)
 8004578:	4b92      	ldr	r3, [pc, #584]	@ (80047c4 <_printf_float+0x2d4>)
 800457a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800457e:	bf8c      	ite	hi
 8004580:	4690      	movhi	r8, r2
 8004582:	4698      	movls	r8, r3
 8004584:	2303      	movs	r3, #3
 8004586:	f04f 0900 	mov.w	r9, #0
 800458a:	6123      	str	r3, [r4, #16]
 800458c:	f02b 0304 	bic.w	r3, fp, #4
 8004590:	6023      	str	r3, [r4, #0]
 8004592:	4633      	mov	r3, r6
 8004594:	4621      	mov	r1, r4
 8004596:	4628      	mov	r0, r5
 8004598:	9700      	str	r7, [sp, #0]
 800459a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800459c:	f000 f9d4 	bl	8004948 <_printf_common>
 80045a0:	3001      	adds	r0, #1
 80045a2:	f040 8090 	bne.w	80046c6 <_printf_float+0x1d6>
 80045a6:	f04f 30ff 	mov.w	r0, #4294967295
 80045aa:	b011      	add	sp, #68	@ 0x44
 80045ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045b0:	4642      	mov	r2, r8
 80045b2:	464b      	mov	r3, r9
 80045b4:	4640      	mov	r0, r8
 80045b6:	4649      	mov	r1, r9
 80045b8:	f7fc fa40 	bl	8000a3c <__aeabi_dcmpun>
 80045bc:	b148      	cbz	r0, 80045d2 <_printf_float+0xe2>
 80045be:	464b      	mov	r3, r9
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	bfb8      	it	lt
 80045c4:	232d      	movlt	r3, #45	@ 0x2d
 80045c6:	4a80      	ldr	r2, [pc, #512]	@ (80047c8 <_printf_float+0x2d8>)
 80045c8:	bfb8      	it	lt
 80045ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80045ce:	4b7f      	ldr	r3, [pc, #508]	@ (80047cc <_printf_float+0x2dc>)
 80045d0:	e7d3      	b.n	800457a <_printf_float+0x8a>
 80045d2:	6863      	ldr	r3, [r4, #4]
 80045d4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	d13f      	bne.n	800465c <_printf_float+0x16c>
 80045dc:	2306      	movs	r3, #6
 80045de:	6063      	str	r3, [r4, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80045e6:	6023      	str	r3, [r4, #0]
 80045e8:	9206      	str	r2, [sp, #24]
 80045ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80045ec:	e9cd a204 	strd	sl, r2, [sp, #16]
 80045f0:	aa0d      	add	r2, sp, #52	@ 0x34
 80045f2:	9203      	str	r2, [sp, #12]
 80045f4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80045f8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80045fc:	6863      	ldr	r3, [r4, #4]
 80045fe:	4642      	mov	r2, r8
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	4628      	mov	r0, r5
 8004604:	464b      	mov	r3, r9
 8004606:	910a      	str	r1, [sp, #40]	@ 0x28
 8004608:	f7ff fed4 	bl	80043b4 <__cvt>
 800460c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800460e:	4680      	mov	r8, r0
 8004610:	2947      	cmp	r1, #71	@ 0x47
 8004612:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004614:	d128      	bne.n	8004668 <_printf_float+0x178>
 8004616:	1cc8      	adds	r0, r1, #3
 8004618:	db02      	blt.n	8004620 <_printf_float+0x130>
 800461a:	6863      	ldr	r3, [r4, #4]
 800461c:	4299      	cmp	r1, r3
 800461e:	dd40      	ble.n	80046a2 <_printf_float+0x1b2>
 8004620:	f1aa 0a02 	sub.w	sl, sl, #2
 8004624:	fa5f fa8a 	uxtb.w	sl, sl
 8004628:	4652      	mov	r2, sl
 800462a:	3901      	subs	r1, #1
 800462c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004630:	910d      	str	r1, [sp, #52]	@ 0x34
 8004632:	f7ff ff23 	bl	800447c <__exponent>
 8004636:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004638:	4681      	mov	r9, r0
 800463a:	1813      	adds	r3, r2, r0
 800463c:	2a01      	cmp	r2, #1
 800463e:	6123      	str	r3, [r4, #16]
 8004640:	dc02      	bgt.n	8004648 <_printf_float+0x158>
 8004642:	6822      	ldr	r2, [r4, #0]
 8004644:	07d2      	lsls	r2, r2, #31
 8004646:	d501      	bpl.n	800464c <_printf_float+0x15c>
 8004648:	3301      	adds	r3, #1
 800464a:	6123      	str	r3, [r4, #16]
 800464c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004650:	2b00      	cmp	r3, #0
 8004652:	d09e      	beq.n	8004592 <_printf_float+0xa2>
 8004654:	232d      	movs	r3, #45	@ 0x2d
 8004656:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800465a:	e79a      	b.n	8004592 <_printf_float+0xa2>
 800465c:	2947      	cmp	r1, #71	@ 0x47
 800465e:	d1bf      	bne.n	80045e0 <_printf_float+0xf0>
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1bd      	bne.n	80045e0 <_printf_float+0xf0>
 8004664:	2301      	movs	r3, #1
 8004666:	e7ba      	b.n	80045de <_printf_float+0xee>
 8004668:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800466c:	d9dc      	bls.n	8004628 <_printf_float+0x138>
 800466e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004672:	d118      	bne.n	80046a6 <_printf_float+0x1b6>
 8004674:	2900      	cmp	r1, #0
 8004676:	6863      	ldr	r3, [r4, #4]
 8004678:	dd0b      	ble.n	8004692 <_printf_float+0x1a2>
 800467a:	6121      	str	r1, [r4, #16]
 800467c:	b913      	cbnz	r3, 8004684 <_printf_float+0x194>
 800467e:	6822      	ldr	r2, [r4, #0]
 8004680:	07d0      	lsls	r0, r2, #31
 8004682:	d502      	bpl.n	800468a <_printf_float+0x19a>
 8004684:	3301      	adds	r3, #1
 8004686:	440b      	add	r3, r1
 8004688:	6123      	str	r3, [r4, #16]
 800468a:	f04f 0900 	mov.w	r9, #0
 800468e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004690:	e7dc      	b.n	800464c <_printf_float+0x15c>
 8004692:	b913      	cbnz	r3, 800469a <_printf_float+0x1aa>
 8004694:	6822      	ldr	r2, [r4, #0]
 8004696:	07d2      	lsls	r2, r2, #31
 8004698:	d501      	bpl.n	800469e <_printf_float+0x1ae>
 800469a:	3302      	adds	r3, #2
 800469c:	e7f4      	b.n	8004688 <_printf_float+0x198>
 800469e:	2301      	movs	r3, #1
 80046a0:	e7f2      	b.n	8004688 <_printf_float+0x198>
 80046a2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80046a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80046a8:	4299      	cmp	r1, r3
 80046aa:	db05      	blt.n	80046b8 <_printf_float+0x1c8>
 80046ac:	6823      	ldr	r3, [r4, #0]
 80046ae:	6121      	str	r1, [r4, #16]
 80046b0:	07d8      	lsls	r0, r3, #31
 80046b2:	d5ea      	bpl.n	800468a <_printf_float+0x19a>
 80046b4:	1c4b      	adds	r3, r1, #1
 80046b6:	e7e7      	b.n	8004688 <_printf_float+0x198>
 80046b8:	2900      	cmp	r1, #0
 80046ba:	bfcc      	ite	gt
 80046bc:	2201      	movgt	r2, #1
 80046be:	f1c1 0202 	rsble	r2, r1, #2
 80046c2:	4413      	add	r3, r2
 80046c4:	e7e0      	b.n	8004688 <_printf_float+0x198>
 80046c6:	6823      	ldr	r3, [r4, #0]
 80046c8:	055a      	lsls	r2, r3, #21
 80046ca:	d407      	bmi.n	80046dc <_printf_float+0x1ec>
 80046cc:	6923      	ldr	r3, [r4, #16]
 80046ce:	4642      	mov	r2, r8
 80046d0:	4631      	mov	r1, r6
 80046d2:	4628      	mov	r0, r5
 80046d4:	47b8      	blx	r7
 80046d6:	3001      	adds	r0, #1
 80046d8:	d12b      	bne.n	8004732 <_printf_float+0x242>
 80046da:	e764      	b.n	80045a6 <_printf_float+0xb6>
 80046dc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80046e0:	f240 80dc 	bls.w	800489c <_printf_float+0x3ac>
 80046e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80046e8:	2200      	movs	r2, #0
 80046ea:	2300      	movs	r3, #0
 80046ec:	f7fc f974 	bl	80009d8 <__aeabi_dcmpeq>
 80046f0:	2800      	cmp	r0, #0
 80046f2:	d033      	beq.n	800475c <_printf_float+0x26c>
 80046f4:	2301      	movs	r3, #1
 80046f6:	4631      	mov	r1, r6
 80046f8:	4628      	mov	r0, r5
 80046fa:	4a35      	ldr	r2, [pc, #212]	@ (80047d0 <_printf_float+0x2e0>)
 80046fc:	47b8      	blx	r7
 80046fe:	3001      	adds	r0, #1
 8004700:	f43f af51 	beq.w	80045a6 <_printf_float+0xb6>
 8004704:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004708:	4543      	cmp	r3, r8
 800470a:	db02      	blt.n	8004712 <_printf_float+0x222>
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	07d8      	lsls	r0, r3, #31
 8004710:	d50f      	bpl.n	8004732 <_printf_float+0x242>
 8004712:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004716:	4631      	mov	r1, r6
 8004718:	4628      	mov	r0, r5
 800471a:	47b8      	blx	r7
 800471c:	3001      	adds	r0, #1
 800471e:	f43f af42 	beq.w	80045a6 <_printf_float+0xb6>
 8004722:	f04f 0900 	mov.w	r9, #0
 8004726:	f108 38ff 	add.w	r8, r8, #4294967295
 800472a:	f104 0a1a 	add.w	sl, r4, #26
 800472e:	45c8      	cmp	r8, r9
 8004730:	dc09      	bgt.n	8004746 <_printf_float+0x256>
 8004732:	6823      	ldr	r3, [r4, #0]
 8004734:	079b      	lsls	r3, r3, #30
 8004736:	f100 8102 	bmi.w	800493e <_printf_float+0x44e>
 800473a:	68e0      	ldr	r0, [r4, #12]
 800473c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800473e:	4298      	cmp	r0, r3
 8004740:	bfb8      	it	lt
 8004742:	4618      	movlt	r0, r3
 8004744:	e731      	b.n	80045aa <_printf_float+0xba>
 8004746:	2301      	movs	r3, #1
 8004748:	4652      	mov	r2, sl
 800474a:	4631      	mov	r1, r6
 800474c:	4628      	mov	r0, r5
 800474e:	47b8      	blx	r7
 8004750:	3001      	adds	r0, #1
 8004752:	f43f af28 	beq.w	80045a6 <_printf_float+0xb6>
 8004756:	f109 0901 	add.w	r9, r9, #1
 800475a:	e7e8      	b.n	800472e <_printf_float+0x23e>
 800475c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800475e:	2b00      	cmp	r3, #0
 8004760:	dc38      	bgt.n	80047d4 <_printf_float+0x2e4>
 8004762:	2301      	movs	r3, #1
 8004764:	4631      	mov	r1, r6
 8004766:	4628      	mov	r0, r5
 8004768:	4a19      	ldr	r2, [pc, #100]	@ (80047d0 <_printf_float+0x2e0>)
 800476a:	47b8      	blx	r7
 800476c:	3001      	adds	r0, #1
 800476e:	f43f af1a 	beq.w	80045a6 <_printf_float+0xb6>
 8004772:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004776:	ea59 0303 	orrs.w	r3, r9, r3
 800477a:	d102      	bne.n	8004782 <_printf_float+0x292>
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	07d9      	lsls	r1, r3, #31
 8004780:	d5d7      	bpl.n	8004732 <_printf_float+0x242>
 8004782:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004786:	4631      	mov	r1, r6
 8004788:	4628      	mov	r0, r5
 800478a:	47b8      	blx	r7
 800478c:	3001      	adds	r0, #1
 800478e:	f43f af0a 	beq.w	80045a6 <_printf_float+0xb6>
 8004792:	f04f 0a00 	mov.w	sl, #0
 8004796:	f104 0b1a 	add.w	fp, r4, #26
 800479a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800479c:	425b      	negs	r3, r3
 800479e:	4553      	cmp	r3, sl
 80047a0:	dc01      	bgt.n	80047a6 <_printf_float+0x2b6>
 80047a2:	464b      	mov	r3, r9
 80047a4:	e793      	b.n	80046ce <_printf_float+0x1de>
 80047a6:	2301      	movs	r3, #1
 80047a8:	465a      	mov	r2, fp
 80047aa:	4631      	mov	r1, r6
 80047ac:	4628      	mov	r0, r5
 80047ae:	47b8      	blx	r7
 80047b0:	3001      	adds	r0, #1
 80047b2:	f43f aef8 	beq.w	80045a6 <_printf_float+0xb6>
 80047b6:	f10a 0a01 	add.w	sl, sl, #1
 80047ba:	e7ee      	b.n	800479a <_printf_float+0x2aa>
 80047bc:	7fefffff 	.word	0x7fefffff
 80047c0:	08008b28 	.word	0x08008b28
 80047c4:	08008b24 	.word	0x08008b24
 80047c8:	08008b30 	.word	0x08008b30
 80047cc:	08008b2c 	.word	0x08008b2c
 80047d0:	08008b34 	.word	0x08008b34
 80047d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80047d6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80047da:	4553      	cmp	r3, sl
 80047dc:	bfa8      	it	ge
 80047de:	4653      	movge	r3, sl
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	4699      	mov	r9, r3
 80047e4:	dc36      	bgt.n	8004854 <_printf_float+0x364>
 80047e6:	f04f 0b00 	mov.w	fp, #0
 80047ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047ee:	f104 021a 	add.w	r2, r4, #26
 80047f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80047f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80047f6:	eba3 0309 	sub.w	r3, r3, r9
 80047fa:	455b      	cmp	r3, fp
 80047fc:	dc31      	bgt.n	8004862 <_printf_float+0x372>
 80047fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004800:	459a      	cmp	sl, r3
 8004802:	dc3a      	bgt.n	800487a <_printf_float+0x38a>
 8004804:	6823      	ldr	r3, [r4, #0]
 8004806:	07da      	lsls	r2, r3, #31
 8004808:	d437      	bmi.n	800487a <_printf_float+0x38a>
 800480a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800480c:	ebaa 0903 	sub.w	r9, sl, r3
 8004810:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004812:	ebaa 0303 	sub.w	r3, sl, r3
 8004816:	4599      	cmp	r9, r3
 8004818:	bfa8      	it	ge
 800481a:	4699      	movge	r9, r3
 800481c:	f1b9 0f00 	cmp.w	r9, #0
 8004820:	dc33      	bgt.n	800488a <_printf_float+0x39a>
 8004822:	f04f 0800 	mov.w	r8, #0
 8004826:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800482a:	f104 0b1a 	add.w	fp, r4, #26
 800482e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004830:	ebaa 0303 	sub.w	r3, sl, r3
 8004834:	eba3 0309 	sub.w	r3, r3, r9
 8004838:	4543      	cmp	r3, r8
 800483a:	f77f af7a 	ble.w	8004732 <_printf_float+0x242>
 800483e:	2301      	movs	r3, #1
 8004840:	465a      	mov	r2, fp
 8004842:	4631      	mov	r1, r6
 8004844:	4628      	mov	r0, r5
 8004846:	47b8      	blx	r7
 8004848:	3001      	adds	r0, #1
 800484a:	f43f aeac 	beq.w	80045a6 <_printf_float+0xb6>
 800484e:	f108 0801 	add.w	r8, r8, #1
 8004852:	e7ec      	b.n	800482e <_printf_float+0x33e>
 8004854:	4642      	mov	r2, r8
 8004856:	4631      	mov	r1, r6
 8004858:	4628      	mov	r0, r5
 800485a:	47b8      	blx	r7
 800485c:	3001      	adds	r0, #1
 800485e:	d1c2      	bne.n	80047e6 <_printf_float+0x2f6>
 8004860:	e6a1      	b.n	80045a6 <_printf_float+0xb6>
 8004862:	2301      	movs	r3, #1
 8004864:	4631      	mov	r1, r6
 8004866:	4628      	mov	r0, r5
 8004868:	920a      	str	r2, [sp, #40]	@ 0x28
 800486a:	47b8      	blx	r7
 800486c:	3001      	adds	r0, #1
 800486e:	f43f ae9a 	beq.w	80045a6 <_printf_float+0xb6>
 8004872:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004874:	f10b 0b01 	add.w	fp, fp, #1
 8004878:	e7bb      	b.n	80047f2 <_printf_float+0x302>
 800487a:	4631      	mov	r1, r6
 800487c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004880:	4628      	mov	r0, r5
 8004882:	47b8      	blx	r7
 8004884:	3001      	adds	r0, #1
 8004886:	d1c0      	bne.n	800480a <_printf_float+0x31a>
 8004888:	e68d      	b.n	80045a6 <_printf_float+0xb6>
 800488a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800488c:	464b      	mov	r3, r9
 800488e:	4631      	mov	r1, r6
 8004890:	4628      	mov	r0, r5
 8004892:	4442      	add	r2, r8
 8004894:	47b8      	blx	r7
 8004896:	3001      	adds	r0, #1
 8004898:	d1c3      	bne.n	8004822 <_printf_float+0x332>
 800489a:	e684      	b.n	80045a6 <_printf_float+0xb6>
 800489c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80048a0:	f1ba 0f01 	cmp.w	sl, #1
 80048a4:	dc01      	bgt.n	80048aa <_printf_float+0x3ba>
 80048a6:	07db      	lsls	r3, r3, #31
 80048a8:	d536      	bpl.n	8004918 <_printf_float+0x428>
 80048aa:	2301      	movs	r3, #1
 80048ac:	4642      	mov	r2, r8
 80048ae:	4631      	mov	r1, r6
 80048b0:	4628      	mov	r0, r5
 80048b2:	47b8      	blx	r7
 80048b4:	3001      	adds	r0, #1
 80048b6:	f43f ae76 	beq.w	80045a6 <_printf_float+0xb6>
 80048ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80048be:	4631      	mov	r1, r6
 80048c0:	4628      	mov	r0, r5
 80048c2:	47b8      	blx	r7
 80048c4:	3001      	adds	r0, #1
 80048c6:	f43f ae6e 	beq.w	80045a6 <_printf_float+0xb6>
 80048ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80048ce:	2200      	movs	r2, #0
 80048d0:	2300      	movs	r3, #0
 80048d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80048d6:	f7fc f87f 	bl	80009d8 <__aeabi_dcmpeq>
 80048da:	b9c0      	cbnz	r0, 800490e <_printf_float+0x41e>
 80048dc:	4653      	mov	r3, sl
 80048de:	f108 0201 	add.w	r2, r8, #1
 80048e2:	4631      	mov	r1, r6
 80048e4:	4628      	mov	r0, r5
 80048e6:	47b8      	blx	r7
 80048e8:	3001      	adds	r0, #1
 80048ea:	d10c      	bne.n	8004906 <_printf_float+0x416>
 80048ec:	e65b      	b.n	80045a6 <_printf_float+0xb6>
 80048ee:	2301      	movs	r3, #1
 80048f0:	465a      	mov	r2, fp
 80048f2:	4631      	mov	r1, r6
 80048f4:	4628      	mov	r0, r5
 80048f6:	47b8      	blx	r7
 80048f8:	3001      	adds	r0, #1
 80048fa:	f43f ae54 	beq.w	80045a6 <_printf_float+0xb6>
 80048fe:	f108 0801 	add.w	r8, r8, #1
 8004902:	45d0      	cmp	r8, sl
 8004904:	dbf3      	blt.n	80048ee <_printf_float+0x3fe>
 8004906:	464b      	mov	r3, r9
 8004908:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800490c:	e6e0      	b.n	80046d0 <_printf_float+0x1e0>
 800490e:	f04f 0800 	mov.w	r8, #0
 8004912:	f104 0b1a 	add.w	fp, r4, #26
 8004916:	e7f4      	b.n	8004902 <_printf_float+0x412>
 8004918:	2301      	movs	r3, #1
 800491a:	4642      	mov	r2, r8
 800491c:	e7e1      	b.n	80048e2 <_printf_float+0x3f2>
 800491e:	2301      	movs	r3, #1
 8004920:	464a      	mov	r2, r9
 8004922:	4631      	mov	r1, r6
 8004924:	4628      	mov	r0, r5
 8004926:	47b8      	blx	r7
 8004928:	3001      	adds	r0, #1
 800492a:	f43f ae3c 	beq.w	80045a6 <_printf_float+0xb6>
 800492e:	f108 0801 	add.w	r8, r8, #1
 8004932:	68e3      	ldr	r3, [r4, #12]
 8004934:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004936:	1a5b      	subs	r3, r3, r1
 8004938:	4543      	cmp	r3, r8
 800493a:	dcf0      	bgt.n	800491e <_printf_float+0x42e>
 800493c:	e6fd      	b.n	800473a <_printf_float+0x24a>
 800493e:	f04f 0800 	mov.w	r8, #0
 8004942:	f104 0919 	add.w	r9, r4, #25
 8004946:	e7f4      	b.n	8004932 <_printf_float+0x442>

08004948 <_printf_common>:
 8004948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800494c:	4616      	mov	r6, r2
 800494e:	4698      	mov	r8, r3
 8004950:	688a      	ldr	r2, [r1, #8]
 8004952:	690b      	ldr	r3, [r1, #16]
 8004954:	4607      	mov	r7, r0
 8004956:	4293      	cmp	r3, r2
 8004958:	bfb8      	it	lt
 800495a:	4613      	movlt	r3, r2
 800495c:	6033      	str	r3, [r6, #0]
 800495e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004962:	460c      	mov	r4, r1
 8004964:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004968:	b10a      	cbz	r2, 800496e <_printf_common+0x26>
 800496a:	3301      	adds	r3, #1
 800496c:	6033      	str	r3, [r6, #0]
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	0699      	lsls	r1, r3, #26
 8004972:	bf42      	ittt	mi
 8004974:	6833      	ldrmi	r3, [r6, #0]
 8004976:	3302      	addmi	r3, #2
 8004978:	6033      	strmi	r3, [r6, #0]
 800497a:	6825      	ldr	r5, [r4, #0]
 800497c:	f015 0506 	ands.w	r5, r5, #6
 8004980:	d106      	bne.n	8004990 <_printf_common+0x48>
 8004982:	f104 0a19 	add.w	sl, r4, #25
 8004986:	68e3      	ldr	r3, [r4, #12]
 8004988:	6832      	ldr	r2, [r6, #0]
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	42ab      	cmp	r3, r5
 800498e:	dc2b      	bgt.n	80049e8 <_printf_common+0xa0>
 8004990:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004994:	6822      	ldr	r2, [r4, #0]
 8004996:	3b00      	subs	r3, #0
 8004998:	bf18      	it	ne
 800499a:	2301      	movne	r3, #1
 800499c:	0692      	lsls	r2, r2, #26
 800499e:	d430      	bmi.n	8004a02 <_printf_common+0xba>
 80049a0:	4641      	mov	r1, r8
 80049a2:	4638      	mov	r0, r7
 80049a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80049a8:	47c8      	blx	r9
 80049aa:	3001      	adds	r0, #1
 80049ac:	d023      	beq.n	80049f6 <_printf_common+0xae>
 80049ae:	6823      	ldr	r3, [r4, #0]
 80049b0:	6922      	ldr	r2, [r4, #16]
 80049b2:	f003 0306 	and.w	r3, r3, #6
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	bf14      	ite	ne
 80049ba:	2500      	movne	r5, #0
 80049bc:	6833      	ldreq	r3, [r6, #0]
 80049be:	f04f 0600 	mov.w	r6, #0
 80049c2:	bf08      	it	eq
 80049c4:	68e5      	ldreq	r5, [r4, #12]
 80049c6:	f104 041a 	add.w	r4, r4, #26
 80049ca:	bf08      	it	eq
 80049cc:	1aed      	subeq	r5, r5, r3
 80049ce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80049d2:	bf08      	it	eq
 80049d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049d8:	4293      	cmp	r3, r2
 80049da:	bfc4      	itt	gt
 80049dc:	1a9b      	subgt	r3, r3, r2
 80049de:	18ed      	addgt	r5, r5, r3
 80049e0:	42b5      	cmp	r5, r6
 80049e2:	d11a      	bne.n	8004a1a <_printf_common+0xd2>
 80049e4:	2000      	movs	r0, #0
 80049e6:	e008      	b.n	80049fa <_printf_common+0xb2>
 80049e8:	2301      	movs	r3, #1
 80049ea:	4652      	mov	r2, sl
 80049ec:	4641      	mov	r1, r8
 80049ee:	4638      	mov	r0, r7
 80049f0:	47c8      	blx	r9
 80049f2:	3001      	adds	r0, #1
 80049f4:	d103      	bne.n	80049fe <_printf_common+0xb6>
 80049f6:	f04f 30ff 	mov.w	r0, #4294967295
 80049fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049fe:	3501      	adds	r5, #1
 8004a00:	e7c1      	b.n	8004986 <_printf_common+0x3e>
 8004a02:	2030      	movs	r0, #48	@ 0x30
 8004a04:	18e1      	adds	r1, r4, r3
 8004a06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a10:	4422      	add	r2, r4
 8004a12:	3302      	adds	r3, #2
 8004a14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a18:	e7c2      	b.n	80049a0 <_printf_common+0x58>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	4622      	mov	r2, r4
 8004a1e:	4641      	mov	r1, r8
 8004a20:	4638      	mov	r0, r7
 8004a22:	47c8      	blx	r9
 8004a24:	3001      	adds	r0, #1
 8004a26:	d0e6      	beq.n	80049f6 <_printf_common+0xae>
 8004a28:	3601      	adds	r6, #1
 8004a2a:	e7d9      	b.n	80049e0 <_printf_common+0x98>

08004a2c <_printf_i>:
 8004a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a30:	7e0f      	ldrb	r7, [r1, #24]
 8004a32:	4691      	mov	r9, r2
 8004a34:	2f78      	cmp	r7, #120	@ 0x78
 8004a36:	4680      	mov	r8, r0
 8004a38:	460c      	mov	r4, r1
 8004a3a:	469a      	mov	sl, r3
 8004a3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a42:	d807      	bhi.n	8004a54 <_printf_i+0x28>
 8004a44:	2f62      	cmp	r7, #98	@ 0x62
 8004a46:	d80a      	bhi.n	8004a5e <_printf_i+0x32>
 8004a48:	2f00      	cmp	r7, #0
 8004a4a:	f000 80d1 	beq.w	8004bf0 <_printf_i+0x1c4>
 8004a4e:	2f58      	cmp	r7, #88	@ 0x58
 8004a50:	f000 80b8 	beq.w	8004bc4 <_printf_i+0x198>
 8004a54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a5c:	e03a      	b.n	8004ad4 <_printf_i+0xa8>
 8004a5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a62:	2b15      	cmp	r3, #21
 8004a64:	d8f6      	bhi.n	8004a54 <_printf_i+0x28>
 8004a66:	a101      	add	r1, pc, #4	@ (adr r1, 8004a6c <_printf_i+0x40>)
 8004a68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a6c:	08004ac5 	.word	0x08004ac5
 8004a70:	08004ad9 	.word	0x08004ad9
 8004a74:	08004a55 	.word	0x08004a55
 8004a78:	08004a55 	.word	0x08004a55
 8004a7c:	08004a55 	.word	0x08004a55
 8004a80:	08004a55 	.word	0x08004a55
 8004a84:	08004ad9 	.word	0x08004ad9
 8004a88:	08004a55 	.word	0x08004a55
 8004a8c:	08004a55 	.word	0x08004a55
 8004a90:	08004a55 	.word	0x08004a55
 8004a94:	08004a55 	.word	0x08004a55
 8004a98:	08004bd7 	.word	0x08004bd7
 8004a9c:	08004b03 	.word	0x08004b03
 8004aa0:	08004b91 	.word	0x08004b91
 8004aa4:	08004a55 	.word	0x08004a55
 8004aa8:	08004a55 	.word	0x08004a55
 8004aac:	08004bf9 	.word	0x08004bf9
 8004ab0:	08004a55 	.word	0x08004a55
 8004ab4:	08004b03 	.word	0x08004b03
 8004ab8:	08004a55 	.word	0x08004a55
 8004abc:	08004a55 	.word	0x08004a55
 8004ac0:	08004b99 	.word	0x08004b99
 8004ac4:	6833      	ldr	r3, [r6, #0]
 8004ac6:	1d1a      	adds	r2, r3, #4
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	6032      	str	r2, [r6, #0]
 8004acc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ad0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e09c      	b.n	8004c12 <_printf_i+0x1e6>
 8004ad8:	6833      	ldr	r3, [r6, #0]
 8004ada:	6820      	ldr	r0, [r4, #0]
 8004adc:	1d19      	adds	r1, r3, #4
 8004ade:	6031      	str	r1, [r6, #0]
 8004ae0:	0606      	lsls	r6, r0, #24
 8004ae2:	d501      	bpl.n	8004ae8 <_printf_i+0xbc>
 8004ae4:	681d      	ldr	r5, [r3, #0]
 8004ae6:	e003      	b.n	8004af0 <_printf_i+0xc4>
 8004ae8:	0645      	lsls	r5, r0, #25
 8004aea:	d5fb      	bpl.n	8004ae4 <_printf_i+0xb8>
 8004aec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004af0:	2d00      	cmp	r5, #0
 8004af2:	da03      	bge.n	8004afc <_printf_i+0xd0>
 8004af4:	232d      	movs	r3, #45	@ 0x2d
 8004af6:	426d      	negs	r5, r5
 8004af8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004afc:	230a      	movs	r3, #10
 8004afe:	4858      	ldr	r0, [pc, #352]	@ (8004c60 <_printf_i+0x234>)
 8004b00:	e011      	b.n	8004b26 <_printf_i+0xfa>
 8004b02:	6821      	ldr	r1, [r4, #0]
 8004b04:	6833      	ldr	r3, [r6, #0]
 8004b06:	0608      	lsls	r0, r1, #24
 8004b08:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b0c:	d402      	bmi.n	8004b14 <_printf_i+0xe8>
 8004b0e:	0649      	lsls	r1, r1, #25
 8004b10:	bf48      	it	mi
 8004b12:	b2ad      	uxthmi	r5, r5
 8004b14:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b16:	6033      	str	r3, [r6, #0]
 8004b18:	bf14      	ite	ne
 8004b1a:	230a      	movne	r3, #10
 8004b1c:	2308      	moveq	r3, #8
 8004b1e:	4850      	ldr	r0, [pc, #320]	@ (8004c60 <_printf_i+0x234>)
 8004b20:	2100      	movs	r1, #0
 8004b22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b26:	6866      	ldr	r6, [r4, #4]
 8004b28:	2e00      	cmp	r6, #0
 8004b2a:	60a6      	str	r6, [r4, #8]
 8004b2c:	db05      	blt.n	8004b3a <_printf_i+0x10e>
 8004b2e:	6821      	ldr	r1, [r4, #0]
 8004b30:	432e      	orrs	r6, r5
 8004b32:	f021 0104 	bic.w	r1, r1, #4
 8004b36:	6021      	str	r1, [r4, #0]
 8004b38:	d04b      	beq.n	8004bd2 <_printf_i+0x1a6>
 8004b3a:	4616      	mov	r6, r2
 8004b3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b40:	fb03 5711 	mls	r7, r3, r1, r5
 8004b44:	5dc7      	ldrb	r7, [r0, r7]
 8004b46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b4a:	462f      	mov	r7, r5
 8004b4c:	42bb      	cmp	r3, r7
 8004b4e:	460d      	mov	r5, r1
 8004b50:	d9f4      	bls.n	8004b3c <_printf_i+0x110>
 8004b52:	2b08      	cmp	r3, #8
 8004b54:	d10b      	bne.n	8004b6e <_printf_i+0x142>
 8004b56:	6823      	ldr	r3, [r4, #0]
 8004b58:	07df      	lsls	r7, r3, #31
 8004b5a:	d508      	bpl.n	8004b6e <_printf_i+0x142>
 8004b5c:	6923      	ldr	r3, [r4, #16]
 8004b5e:	6861      	ldr	r1, [r4, #4]
 8004b60:	4299      	cmp	r1, r3
 8004b62:	bfde      	ittt	le
 8004b64:	2330      	movle	r3, #48	@ 0x30
 8004b66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b6e:	1b92      	subs	r2, r2, r6
 8004b70:	6122      	str	r2, [r4, #16]
 8004b72:	464b      	mov	r3, r9
 8004b74:	4621      	mov	r1, r4
 8004b76:	4640      	mov	r0, r8
 8004b78:	f8cd a000 	str.w	sl, [sp]
 8004b7c:	aa03      	add	r2, sp, #12
 8004b7e:	f7ff fee3 	bl	8004948 <_printf_common>
 8004b82:	3001      	adds	r0, #1
 8004b84:	d14a      	bne.n	8004c1c <_printf_i+0x1f0>
 8004b86:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8a:	b004      	add	sp, #16
 8004b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	f043 0320 	orr.w	r3, r3, #32
 8004b96:	6023      	str	r3, [r4, #0]
 8004b98:	2778      	movs	r7, #120	@ 0x78
 8004b9a:	4832      	ldr	r0, [pc, #200]	@ (8004c64 <_printf_i+0x238>)
 8004b9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ba0:	6823      	ldr	r3, [r4, #0]
 8004ba2:	6831      	ldr	r1, [r6, #0]
 8004ba4:	061f      	lsls	r7, r3, #24
 8004ba6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004baa:	d402      	bmi.n	8004bb2 <_printf_i+0x186>
 8004bac:	065f      	lsls	r7, r3, #25
 8004bae:	bf48      	it	mi
 8004bb0:	b2ad      	uxthmi	r5, r5
 8004bb2:	6031      	str	r1, [r6, #0]
 8004bb4:	07d9      	lsls	r1, r3, #31
 8004bb6:	bf44      	itt	mi
 8004bb8:	f043 0320 	orrmi.w	r3, r3, #32
 8004bbc:	6023      	strmi	r3, [r4, #0]
 8004bbe:	b11d      	cbz	r5, 8004bc8 <_printf_i+0x19c>
 8004bc0:	2310      	movs	r3, #16
 8004bc2:	e7ad      	b.n	8004b20 <_printf_i+0xf4>
 8004bc4:	4826      	ldr	r0, [pc, #152]	@ (8004c60 <_printf_i+0x234>)
 8004bc6:	e7e9      	b.n	8004b9c <_printf_i+0x170>
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	f023 0320 	bic.w	r3, r3, #32
 8004bce:	6023      	str	r3, [r4, #0]
 8004bd0:	e7f6      	b.n	8004bc0 <_printf_i+0x194>
 8004bd2:	4616      	mov	r6, r2
 8004bd4:	e7bd      	b.n	8004b52 <_printf_i+0x126>
 8004bd6:	6833      	ldr	r3, [r6, #0]
 8004bd8:	6825      	ldr	r5, [r4, #0]
 8004bda:	1d18      	adds	r0, r3, #4
 8004bdc:	6961      	ldr	r1, [r4, #20]
 8004bde:	6030      	str	r0, [r6, #0]
 8004be0:	062e      	lsls	r6, r5, #24
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	d501      	bpl.n	8004bea <_printf_i+0x1be>
 8004be6:	6019      	str	r1, [r3, #0]
 8004be8:	e002      	b.n	8004bf0 <_printf_i+0x1c4>
 8004bea:	0668      	lsls	r0, r5, #25
 8004bec:	d5fb      	bpl.n	8004be6 <_printf_i+0x1ba>
 8004bee:	8019      	strh	r1, [r3, #0]
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	4616      	mov	r6, r2
 8004bf4:	6123      	str	r3, [r4, #16]
 8004bf6:	e7bc      	b.n	8004b72 <_printf_i+0x146>
 8004bf8:	6833      	ldr	r3, [r6, #0]
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	1d1a      	adds	r2, r3, #4
 8004bfe:	6032      	str	r2, [r6, #0]
 8004c00:	681e      	ldr	r6, [r3, #0]
 8004c02:	6862      	ldr	r2, [r4, #4]
 8004c04:	4630      	mov	r0, r6
 8004c06:	f000 fbf2 	bl	80053ee <memchr>
 8004c0a:	b108      	cbz	r0, 8004c10 <_printf_i+0x1e4>
 8004c0c:	1b80      	subs	r0, r0, r6
 8004c0e:	6060      	str	r0, [r4, #4]
 8004c10:	6863      	ldr	r3, [r4, #4]
 8004c12:	6123      	str	r3, [r4, #16]
 8004c14:	2300      	movs	r3, #0
 8004c16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c1a:	e7aa      	b.n	8004b72 <_printf_i+0x146>
 8004c1c:	4632      	mov	r2, r6
 8004c1e:	4649      	mov	r1, r9
 8004c20:	4640      	mov	r0, r8
 8004c22:	6923      	ldr	r3, [r4, #16]
 8004c24:	47d0      	blx	sl
 8004c26:	3001      	adds	r0, #1
 8004c28:	d0ad      	beq.n	8004b86 <_printf_i+0x15a>
 8004c2a:	6823      	ldr	r3, [r4, #0]
 8004c2c:	079b      	lsls	r3, r3, #30
 8004c2e:	d413      	bmi.n	8004c58 <_printf_i+0x22c>
 8004c30:	68e0      	ldr	r0, [r4, #12]
 8004c32:	9b03      	ldr	r3, [sp, #12]
 8004c34:	4298      	cmp	r0, r3
 8004c36:	bfb8      	it	lt
 8004c38:	4618      	movlt	r0, r3
 8004c3a:	e7a6      	b.n	8004b8a <_printf_i+0x15e>
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	4632      	mov	r2, r6
 8004c40:	4649      	mov	r1, r9
 8004c42:	4640      	mov	r0, r8
 8004c44:	47d0      	blx	sl
 8004c46:	3001      	adds	r0, #1
 8004c48:	d09d      	beq.n	8004b86 <_printf_i+0x15a>
 8004c4a:	3501      	adds	r5, #1
 8004c4c:	68e3      	ldr	r3, [r4, #12]
 8004c4e:	9903      	ldr	r1, [sp, #12]
 8004c50:	1a5b      	subs	r3, r3, r1
 8004c52:	42ab      	cmp	r3, r5
 8004c54:	dcf2      	bgt.n	8004c3c <_printf_i+0x210>
 8004c56:	e7eb      	b.n	8004c30 <_printf_i+0x204>
 8004c58:	2500      	movs	r5, #0
 8004c5a:	f104 0619 	add.w	r6, r4, #25
 8004c5e:	e7f5      	b.n	8004c4c <_printf_i+0x220>
 8004c60:	08008b36 	.word	0x08008b36
 8004c64:	08008b47 	.word	0x08008b47

08004c68 <_scanf_float>:
 8004c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c6c:	b087      	sub	sp, #28
 8004c6e:	9303      	str	r3, [sp, #12]
 8004c70:	688b      	ldr	r3, [r1, #8]
 8004c72:	4691      	mov	r9, r2
 8004c74:	1e5a      	subs	r2, r3, #1
 8004c76:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004c7a:	bf82      	ittt	hi
 8004c7c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004c80:	eb03 0b05 	addhi.w	fp, r3, r5
 8004c84:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004c88:	460a      	mov	r2, r1
 8004c8a:	f04f 0500 	mov.w	r5, #0
 8004c8e:	bf88      	it	hi
 8004c90:	608b      	strhi	r3, [r1, #8]
 8004c92:	680b      	ldr	r3, [r1, #0]
 8004c94:	4680      	mov	r8, r0
 8004c96:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004c9a:	f842 3b1c 	str.w	r3, [r2], #28
 8004c9e:	460c      	mov	r4, r1
 8004ca0:	bf98      	it	ls
 8004ca2:	f04f 0b00 	movls.w	fp, #0
 8004ca6:	4616      	mov	r6, r2
 8004ca8:	46aa      	mov	sl, r5
 8004caa:	462f      	mov	r7, r5
 8004cac:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004cb0:	9201      	str	r2, [sp, #4]
 8004cb2:	9502      	str	r5, [sp, #8]
 8004cb4:	68a2      	ldr	r2, [r4, #8]
 8004cb6:	b15a      	cbz	r2, 8004cd0 <_scanf_float+0x68>
 8004cb8:	f8d9 3000 	ldr.w	r3, [r9]
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	2b4e      	cmp	r3, #78	@ 0x4e
 8004cc0:	d862      	bhi.n	8004d88 <_scanf_float+0x120>
 8004cc2:	2b40      	cmp	r3, #64	@ 0x40
 8004cc4:	d83a      	bhi.n	8004d3c <_scanf_float+0xd4>
 8004cc6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004cca:	b2c8      	uxtb	r0, r1
 8004ccc:	280e      	cmp	r0, #14
 8004cce:	d938      	bls.n	8004d42 <_scanf_float+0xda>
 8004cd0:	b11f      	cbz	r7, 8004cda <_scanf_float+0x72>
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cd8:	6023      	str	r3, [r4, #0]
 8004cda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cde:	f1ba 0f01 	cmp.w	sl, #1
 8004ce2:	f200 8114 	bhi.w	8004f0e <_scanf_float+0x2a6>
 8004ce6:	9b01      	ldr	r3, [sp, #4]
 8004ce8:	429e      	cmp	r6, r3
 8004cea:	f200 8105 	bhi.w	8004ef8 <_scanf_float+0x290>
 8004cee:	2001      	movs	r0, #1
 8004cf0:	b007      	add	sp, #28
 8004cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004cfa:	2a0d      	cmp	r2, #13
 8004cfc:	d8e8      	bhi.n	8004cd0 <_scanf_float+0x68>
 8004cfe:	a101      	add	r1, pc, #4	@ (adr r1, 8004d04 <_scanf_float+0x9c>)
 8004d00:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004d04:	08004e4d 	.word	0x08004e4d
 8004d08:	08004cd1 	.word	0x08004cd1
 8004d0c:	08004cd1 	.word	0x08004cd1
 8004d10:	08004cd1 	.word	0x08004cd1
 8004d14:	08004ea9 	.word	0x08004ea9
 8004d18:	08004e83 	.word	0x08004e83
 8004d1c:	08004cd1 	.word	0x08004cd1
 8004d20:	08004cd1 	.word	0x08004cd1
 8004d24:	08004e5b 	.word	0x08004e5b
 8004d28:	08004cd1 	.word	0x08004cd1
 8004d2c:	08004cd1 	.word	0x08004cd1
 8004d30:	08004cd1 	.word	0x08004cd1
 8004d34:	08004cd1 	.word	0x08004cd1
 8004d38:	08004e17 	.word	0x08004e17
 8004d3c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004d40:	e7db      	b.n	8004cfa <_scanf_float+0x92>
 8004d42:	290e      	cmp	r1, #14
 8004d44:	d8c4      	bhi.n	8004cd0 <_scanf_float+0x68>
 8004d46:	a001      	add	r0, pc, #4	@ (adr r0, 8004d4c <_scanf_float+0xe4>)
 8004d48:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004d4c:	08004e07 	.word	0x08004e07
 8004d50:	08004cd1 	.word	0x08004cd1
 8004d54:	08004e07 	.word	0x08004e07
 8004d58:	08004e97 	.word	0x08004e97
 8004d5c:	08004cd1 	.word	0x08004cd1
 8004d60:	08004da9 	.word	0x08004da9
 8004d64:	08004ded 	.word	0x08004ded
 8004d68:	08004ded 	.word	0x08004ded
 8004d6c:	08004ded 	.word	0x08004ded
 8004d70:	08004ded 	.word	0x08004ded
 8004d74:	08004ded 	.word	0x08004ded
 8004d78:	08004ded 	.word	0x08004ded
 8004d7c:	08004ded 	.word	0x08004ded
 8004d80:	08004ded 	.word	0x08004ded
 8004d84:	08004ded 	.word	0x08004ded
 8004d88:	2b6e      	cmp	r3, #110	@ 0x6e
 8004d8a:	d809      	bhi.n	8004da0 <_scanf_float+0x138>
 8004d8c:	2b60      	cmp	r3, #96	@ 0x60
 8004d8e:	d8b2      	bhi.n	8004cf6 <_scanf_float+0x8e>
 8004d90:	2b54      	cmp	r3, #84	@ 0x54
 8004d92:	d07b      	beq.n	8004e8c <_scanf_float+0x224>
 8004d94:	2b59      	cmp	r3, #89	@ 0x59
 8004d96:	d19b      	bne.n	8004cd0 <_scanf_float+0x68>
 8004d98:	2d07      	cmp	r5, #7
 8004d9a:	d199      	bne.n	8004cd0 <_scanf_float+0x68>
 8004d9c:	2508      	movs	r5, #8
 8004d9e:	e02f      	b.n	8004e00 <_scanf_float+0x198>
 8004da0:	2b74      	cmp	r3, #116	@ 0x74
 8004da2:	d073      	beq.n	8004e8c <_scanf_float+0x224>
 8004da4:	2b79      	cmp	r3, #121	@ 0x79
 8004da6:	e7f6      	b.n	8004d96 <_scanf_float+0x12e>
 8004da8:	6821      	ldr	r1, [r4, #0]
 8004daa:	05c8      	lsls	r0, r1, #23
 8004dac:	d51e      	bpl.n	8004dec <_scanf_float+0x184>
 8004dae:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004db2:	6021      	str	r1, [r4, #0]
 8004db4:	3701      	adds	r7, #1
 8004db6:	f1bb 0f00 	cmp.w	fp, #0
 8004dba:	d003      	beq.n	8004dc4 <_scanf_float+0x15c>
 8004dbc:	3201      	adds	r2, #1
 8004dbe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004dc2:	60a2      	str	r2, [r4, #8]
 8004dc4:	68a3      	ldr	r3, [r4, #8]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	60a3      	str	r3, [r4, #8]
 8004dca:	6923      	ldr	r3, [r4, #16]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	6123      	str	r3, [r4, #16]
 8004dd0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f8c9 3004 	str.w	r3, [r9, #4]
 8004ddc:	f340 8083 	ble.w	8004ee6 <_scanf_float+0x27e>
 8004de0:	f8d9 3000 	ldr.w	r3, [r9]
 8004de4:	3301      	adds	r3, #1
 8004de6:	f8c9 3000 	str.w	r3, [r9]
 8004dea:	e763      	b.n	8004cb4 <_scanf_float+0x4c>
 8004dec:	eb1a 0105 	adds.w	r1, sl, r5
 8004df0:	f47f af6e 	bne.w	8004cd0 <_scanf_float+0x68>
 8004df4:	460d      	mov	r5, r1
 8004df6:	468a      	mov	sl, r1
 8004df8:	6822      	ldr	r2, [r4, #0]
 8004dfa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004dfe:	6022      	str	r2, [r4, #0]
 8004e00:	f806 3b01 	strb.w	r3, [r6], #1
 8004e04:	e7de      	b.n	8004dc4 <_scanf_float+0x15c>
 8004e06:	6822      	ldr	r2, [r4, #0]
 8004e08:	0610      	lsls	r0, r2, #24
 8004e0a:	f57f af61 	bpl.w	8004cd0 <_scanf_float+0x68>
 8004e0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e12:	6022      	str	r2, [r4, #0]
 8004e14:	e7f4      	b.n	8004e00 <_scanf_float+0x198>
 8004e16:	f1ba 0f00 	cmp.w	sl, #0
 8004e1a:	d10c      	bne.n	8004e36 <_scanf_float+0x1ce>
 8004e1c:	b977      	cbnz	r7, 8004e3c <_scanf_float+0x1d4>
 8004e1e:	6822      	ldr	r2, [r4, #0]
 8004e20:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004e24:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004e28:	d108      	bne.n	8004e3c <_scanf_float+0x1d4>
 8004e2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004e2e:	f04f 0a01 	mov.w	sl, #1
 8004e32:	6022      	str	r2, [r4, #0]
 8004e34:	e7e4      	b.n	8004e00 <_scanf_float+0x198>
 8004e36:	f1ba 0f02 	cmp.w	sl, #2
 8004e3a:	d051      	beq.n	8004ee0 <_scanf_float+0x278>
 8004e3c:	2d01      	cmp	r5, #1
 8004e3e:	d002      	beq.n	8004e46 <_scanf_float+0x1de>
 8004e40:	2d04      	cmp	r5, #4
 8004e42:	f47f af45 	bne.w	8004cd0 <_scanf_float+0x68>
 8004e46:	3501      	adds	r5, #1
 8004e48:	b2ed      	uxtb	r5, r5
 8004e4a:	e7d9      	b.n	8004e00 <_scanf_float+0x198>
 8004e4c:	f1ba 0f01 	cmp.w	sl, #1
 8004e50:	f47f af3e 	bne.w	8004cd0 <_scanf_float+0x68>
 8004e54:	f04f 0a02 	mov.w	sl, #2
 8004e58:	e7d2      	b.n	8004e00 <_scanf_float+0x198>
 8004e5a:	b975      	cbnz	r5, 8004e7a <_scanf_float+0x212>
 8004e5c:	2f00      	cmp	r7, #0
 8004e5e:	f47f af38 	bne.w	8004cd2 <_scanf_float+0x6a>
 8004e62:	6822      	ldr	r2, [r4, #0]
 8004e64:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004e68:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004e6c:	f040 80ff 	bne.w	800506e <_scanf_float+0x406>
 8004e70:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004e74:	2501      	movs	r5, #1
 8004e76:	6022      	str	r2, [r4, #0]
 8004e78:	e7c2      	b.n	8004e00 <_scanf_float+0x198>
 8004e7a:	2d03      	cmp	r5, #3
 8004e7c:	d0e3      	beq.n	8004e46 <_scanf_float+0x1de>
 8004e7e:	2d05      	cmp	r5, #5
 8004e80:	e7df      	b.n	8004e42 <_scanf_float+0x1da>
 8004e82:	2d02      	cmp	r5, #2
 8004e84:	f47f af24 	bne.w	8004cd0 <_scanf_float+0x68>
 8004e88:	2503      	movs	r5, #3
 8004e8a:	e7b9      	b.n	8004e00 <_scanf_float+0x198>
 8004e8c:	2d06      	cmp	r5, #6
 8004e8e:	f47f af1f 	bne.w	8004cd0 <_scanf_float+0x68>
 8004e92:	2507      	movs	r5, #7
 8004e94:	e7b4      	b.n	8004e00 <_scanf_float+0x198>
 8004e96:	6822      	ldr	r2, [r4, #0]
 8004e98:	0591      	lsls	r1, r2, #22
 8004e9a:	f57f af19 	bpl.w	8004cd0 <_scanf_float+0x68>
 8004e9e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004ea2:	6022      	str	r2, [r4, #0]
 8004ea4:	9702      	str	r7, [sp, #8]
 8004ea6:	e7ab      	b.n	8004e00 <_scanf_float+0x198>
 8004ea8:	6822      	ldr	r2, [r4, #0]
 8004eaa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004eae:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004eb2:	d005      	beq.n	8004ec0 <_scanf_float+0x258>
 8004eb4:	0550      	lsls	r0, r2, #21
 8004eb6:	f57f af0b 	bpl.w	8004cd0 <_scanf_float+0x68>
 8004eba:	2f00      	cmp	r7, #0
 8004ebc:	f000 80d7 	beq.w	800506e <_scanf_float+0x406>
 8004ec0:	0591      	lsls	r1, r2, #22
 8004ec2:	bf58      	it	pl
 8004ec4:	9902      	ldrpl	r1, [sp, #8]
 8004ec6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004eca:	bf58      	it	pl
 8004ecc:	1a79      	subpl	r1, r7, r1
 8004ece:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004ed2:	f04f 0700 	mov.w	r7, #0
 8004ed6:	bf58      	it	pl
 8004ed8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004edc:	6022      	str	r2, [r4, #0]
 8004ede:	e78f      	b.n	8004e00 <_scanf_float+0x198>
 8004ee0:	f04f 0a03 	mov.w	sl, #3
 8004ee4:	e78c      	b.n	8004e00 <_scanf_float+0x198>
 8004ee6:	4649      	mov	r1, r9
 8004ee8:	4640      	mov	r0, r8
 8004eea:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004eee:	4798      	blx	r3
 8004ef0:	2800      	cmp	r0, #0
 8004ef2:	f43f aedf 	beq.w	8004cb4 <_scanf_float+0x4c>
 8004ef6:	e6eb      	b.n	8004cd0 <_scanf_float+0x68>
 8004ef8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004efc:	464a      	mov	r2, r9
 8004efe:	4640      	mov	r0, r8
 8004f00:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f04:	4798      	blx	r3
 8004f06:	6923      	ldr	r3, [r4, #16]
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	6123      	str	r3, [r4, #16]
 8004f0c:	e6eb      	b.n	8004ce6 <_scanf_float+0x7e>
 8004f0e:	1e6b      	subs	r3, r5, #1
 8004f10:	2b06      	cmp	r3, #6
 8004f12:	d824      	bhi.n	8004f5e <_scanf_float+0x2f6>
 8004f14:	2d02      	cmp	r5, #2
 8004f16:	d836      	bhi.n	8004f86 <_scanf_float+0x31e>
 8004f18:	9b01      	ldr	r3, [sp, #4]
 8004f1a:	429e      	cmp	r6, r3
 8004f1c:	f67f aee7 	bls.w	8004cee <_scanf_float+0x86>
 8004f20:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f24:	464a      	mov	r2, r9
 8004f26:	4640      	mov	r0, r8
 8004f28:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f2c:	4798      	blx	r3
 8004f2e:	6923      	ldr	r3, [r4, #16]
 8004f30:	3b01      	subs	r3, #1
 8004f32:	6123      	str	r3, [r4, #16]
 8004f34:	e7f0      	b.n	8004f18 <_scanf_float+0x2b0>
 8004f36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f3a:	464a      	mov	r2, r9
 8004f3c:	4640      	mov	r0, r8
 8004f3e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004f42:	4798      	blx	r3
 8004f44:	6923      	ldr	r3, [r4, #16]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	6123      	str	r3, [r4, #16]
 8004f4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f4e:	fa5f fa8a 	uxtb.w	sl, sl
 8004f52:	f1ba 0f02 	cmp.w	sl, #2
 8004f56:	d1ee      	bne.n	8004f36 <_scanf_float+0x2ce>
 8004f58:	3d03      	subs	r5, #3
 8004f5a:	b2ed      	uxtb	r5, r5
 8004f5c:	1b76      	subs	r6, r6, r5
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	05da      	lsls	r2, r3, #23
 8004f62:	d530      	bpl.n	8004fc6 <_scanf_float+0x35e>
 8004f64:	055b      	lsls	r3, r3, #21
 8004f66:	d511      	bpl.n	8004f8c <_scanf_float+0x324>
 8004f68:	9b01      	ldr	r3, [sp, #4]
 8004f6a:	429e      	cmp	r6, r3
 8004f6c:	f67f aebf 	bls.w	8004cee <_scanf_float+0x86>
 8004f70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f74:	464a      	mov	r2, r9
 8004f76:	4640      	mov	r0, r8
 8004f78:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f7c:	4798      	blx	r3
 8004f7e:	6923      	ldr	r3, [r4, #16]
 8004f80:	3b01      	subs	r3, #1
 8004f82:	6123      	str	r3, [r4, #16]
 8004f84:	e7f0      	b.n	8004f68 <_scanf_float+0x300>
 8004f86:	46aa      	mov	sl, r5
 8004f88:	46b3      	mov	fp, r6
 8004f8a:	e7de      	b.n	8004f4a <_scanf_float+0x2e2>
 8004f8c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004f90:	6923      	ldr	r3, [r4, #16]
 8004f92:	2965      	cmp	r1, #101	@ 0x65
 8004f94:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f98:	f106 35ff 	add.w	r5, r6, #4294967295
 8004f9c:	6123      	str	r3, [r4, #16]
 8004f9e:	d00c      	beq.n	8004fba <_scanf_float+0x352>
 8004fa0:	2945      	cmp	r1, #69	@ 0x45
 8004fa2:	d00a      	beq.n	8004fba <_scanf_float+0x352>
 8004fa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004fa8:	464a      	mov	r2, r9
 8004faa:	4640      	mov	r0, r8
 8004fac:	4798      	blx	r3
 8004fae:	6923      	ldr	r3, [r4, #16]
 8004fb0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	1eb5      	subs	r5, r6, #2
 8004fb8:	6123      	str	r3, [r4, #16]
 8004fba:	464a      	mov	r2, r9
 8004fbc:	4640      	mov	r0, r8
 8004fbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004fc2:	4798      	blx	r3
 8004fc4:	462e      	mov	r6, r5
 8004fc6:	6822      	ldr	r2, [r4, #0]
 8004fc8:	f012 0210 	ands.w	r2, r2, #16
 8004fcc:	d001      	beq.n	8004fd2 <_scanf_float+0x36a>
 8004fce:	2000      	movs	r0, #0
 8004fd0:	e68e      	b.n	8004cf0 <_scanf_float+0x88>
 8004fd2:	7032      	strb	r2, [r6, #0]
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fde:	d125      	bne.n	800502c <_scanf_float+0x3c4>
 8004fe0:	9b02      	ldr	r3, [sp, #8]
 8004fe2:	429f      	cmp	r7, r3
 8004fe4:	d00a      	beq.n	8004ffc <_scanf_float+0x394>
 8004fe6:	1bda      	subs	r2, r3, r7
 8004fe8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004fec:	429e      	cmp	r6, r3
 8004fee:	bf28      	it	cs
 8004ff0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	491f      	ldr	r1, [pc, #124]	@ (8005074 <_scanf_float+0x40c>)
 8004ff8:	f000 f914 	bl	8005224 <siprintf>
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	4640      	mov	r0, r8
 8005000:	9901      	ldr	r1, [sp, #4]
 8005002:	f002 fbfd 	bl	8007800 <_strtod_r>
 8005006:	9b03      	ldr	r3, [sp, #12]
 8005008:	6825      	ldr	r5, [r4, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f015 0f02 	tst.w	r5, #2
 8005010:	4606      	mov	r6, r0
 8005012:	460f      	mov	r7, r1
 8005014:	f103 0204 	add.w	r2, r3, #4
 8005018:	d015      	beq.n	8005046 <_scanf_float+0x3de>
 800501a:	9903      	ldr	r1, [sp, #12]
 800501c:	600a      	str	r2, [r1, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	e9c3 6700 	strd	r6, r7, [r3]
 8005024:	68e3      	ldr	r3, [r4, #12]
 8005026:	3301      	adds	r3, #1
 8005028:	60e3      	str	r3, [r4, #12]
 800502a:	e7d0      	b.n	8004fce <_scanf_float+0x366>
 800502c:	9b04      	ldr	r3, [sp, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d0e4      	beq.n	8004ffc <_scanf_float+0x394>
 8005032:	9905      	ldr	r1, [sp, #20]
 8005034:	230a      	movs	r3, #10
 8005036:	4640      	mov	r0, r8
 8005038:	3101      	adds	r1, #1
 800503a:	f002 fc61 	bl	8007900 <_strtol_r>
 800503e:	9b04      	ldr	r3, [sp, #16]
 8005040:	9e05      	ldr	r6, [sp, #20]
 8005042:	1ac2      	subs	r2, r0, r3
 8005044:	e7d0      	b.n	8004fe8 <_scanf_float+0x380>
 8005046:	076d      	lsls	r5, r5, #29
 8005048:	d4e7      	bmi.n	800501a <_scanf_float+0x3b2>
 800504a:	9d03      	ldr	r5, [sp, #12]
 800504c:	602a      	str	r2, [r5, #0]
 800504e:	681d      	ldr	r5, [r3, #0]
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	f7fb fcf2 	bl	8000a3c <__aeabi_dcmpun>
 8005058:	b120      	cbz	r0, 8005064 <_scanf_float+0x3fc>
 800505a:	4807      	ldr	r0, [pc, #28]	@ (8005078 <_scanf_float+0x410>)
 800505c:	f000 f9d6 	bl	800540c <nanf>
 8005060:	6028      	str	r0, [r5, #0]
 8005062:	e7df      	b.n	8005024 <_scanf_float+0x3bc>
 8005064:	4630      	mov	r0, r6
 8005066:	4639      	mov	r1, r7
 8005068:	f7fb fd46 	bl	8000af8 <__aeabi_d2f>
 800506c:	e7f8      	b.n	8005060 <_scanf_float+0x3f8>
 800506e:	2700      	movs	r7, #0
 8005070:	e633      	b.n	8004cda <_scanf_float+0x72>
 8005072:	bf00      	nop
 8005074:	08008b58 	.word	0x08008b58
 8005078:	08008c99 	.word	0x08008c99

0800507c <std>:
 800507c:	2300      	movs	r3, #0
 800507e:	b510      	push	{r4, lr}
 8005080:	4604      	mov	r4, r0
 8005082:	e9c0 3300 	strd	r3, r3, [r0]
 8005086:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800508a:	6083      	str	r3, [r0, #8]
 800508c:	8181      	strh	r1, [r0, #12]
 800508e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005090:	81c2      	strh	r2, [r0, #14]
 8005092:	6183      	str	r3, [r0, #24]
 8005094:	4619      	mov	r1, r3
 8005096:	2208      	movs	r2, #8
 8005098:	305c      	adds	r0, #92	@ 0x5c
 800509a:	f000 f928 	bl	80052ee <memset>
 800509e:	4b0d      	ldr	r3, [pc, #52]	@ (80050d4 <std+0x58>)
 80050a0:	6224      	str	r4, [r4, #32]
 80050a2:	6263      	str	r3, [r4, #36]	@ 0x24
 80050a4:	4b0c      	ldr	r3, [pc, #48]	@ (80050d8 <std+0x5c>)
 80050a6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80050a8:	4b0c      	ldr	r3, [pc, #48]	@ (80050dc <std+0x60>)
 80050aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80050ac:	4b0c      	ldr	r3, [pc, #48]	@ (80050e0 <std+0x64>)
 80050ae:	6323      	str	r3, [r4, #48]	@ 0x30
 80050b0:	4b0c      	ldr	r3, [pc, #48]	@ (80050e4 <std+0x68>)
 80050b2:	429c      	cmp	r4, r3
 80050b4:	d006      	beq.n	80050c4 <std+0x48>
 80050b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80050ba:	4294      	cmp	r4, r2
 80050bc:	d002      	beq.n	80050c4 <std+0x48>
 80050be:	33d0      	adds	r3, #208	@ 0xd0
 80050c0:	429c      	cmp	r4, r3
 80050c2:	d105      	bne.n	80050d0 <std+0x54>
 80050c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80050c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050cc:	f000 b98c 	b.w	80053e8 <__retarget_lock_init_recursive>
 80050d0:	bd10      	pop	{r4, pc}
 80050d2:	bf00      	nop
 80050d4:	08005269 	.word	0x08005269
 80050d8:	0800528b 	.word	0x0800528b
 80050dc:	080052c3 	.word	0x080052c3
 80050e0:	080052e7 	.word	0x080052e7
 80050e4:	200002fc 	.word	0x200002fc

080050e8 <stdio_exit_handler>:
 80050e8:	4a02      	ldr	r2, [pc, #8]	@ (80050f4 <stdio_exit_handler+0xc>)
 80050ea:	4903      	ldr	r1, [pc, #12]	@ (80050f8 <stdio_exit_handler+0x10>)
 80050ec:	4803      	ldr	r0, [pc, #12]	@ (80050fc <stdio_exit_handler+0x14>)
 80050ee:	f000 b869 	b.w	80051c4 <_fwalk_sglue>
 80050f2:	bf00      	nop
 80050f4:	2000000c 	.word	0x2000000c
 80050f8:	08007f35 	.word	0x08007f35
 80050fc:	2000001c 	.word	0x2000001c

08005100 <cleanup_stdio>:
 8005100:	6841      	ldr	r1, [r0, #4]
 8005102:	4b0c      	ldr	r3, [pc, #48]	@ (8005134 <cleanup_stdio+0x34>)
 8005104:	b510      	push	{r4, lr}
 8005106:	4299      	cmp	r1, r3
 8005108:	4604      	mov	r4, r0
 800510a:	d001      	beq.n	8005110 <cleanup_stdio+0x10>
 800510c:	f002 ff12 	bl	8007f34 <_fflush_r>
 8005110:	68a1      	ldr	r1, [r4, #8]
 8005112:	4b09      	ldr	r3, [pc, #36]	@ (8005138 <cleanup_stdio+0x38>)
 8005114:	4299      	cmp	r1, r3
 8005116:	d002      	beq.n	800511e <cleanup_stdio+0x1e>
 8005118:	4620      	mov	r0, r4
 800511a:	f002 ff0b 	bl	8007f34 <_fflush_r>
 800511e:	68e1      	ldr	r1, [r4, #12]
 8005120:	4b06      	ldr	r3, [pc, #24]	@ (800513c <cleanup_stdio+0x3c>)
 8005122:	4299      	cmp	r1, r3
 8005124:	d004      	beq.n	8005130 <cleanup_stdio+0x30>
 8005126:	4620      	mov	r0, r4
 8005128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800512c:	f002 bf02 	b.w	8007f34 <_fflush_r>
 8005130:	bd10      	pop	{r4, pc}
 8005132:	bf00      	nop
 8005134:	200002fc 	.word	0x200002fc
 8005138:	20000364 	.word	0x20000364
 800513c:	200003cc 	.word	0x200003cc

08005140 <global_stdio_init.part.0>:
 8005140:	b510      	push	{r4, lr}
 8005142:	4b0b      	ldr	r3, [pc, #44]	@ (8005170 <global_stdio_init.part.0+0x30>)
 8005144:	4c0b      	ldr	r4, [pc, #44]	@ (8005174 <global_stdio_init.part.0+0x34>)
 8005146:	4a0c      	ldr	r2, [pc, #48]	@ (8005178 <global_stdio_init.part.0+0x38>)
 8005148:	4620      	mov	r0, r4
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	2104      	movs	r1, #4
 800514e:	2200      	movs	r2, #0
 8005150:	f7ff ff94 	bl	800507c <std>
 8005154:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005158:	2201      	movs	r2, #1
 800515a:	2109      	movs	r1, #9
 800515c:	f7ff ff8e 	bl	800507c <std>
 8005160:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005164:	2202      	movs	r2, #2
 8005166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800516a:	2112      	movs	r1, #18
 800516c:	f7ff bf86 	b.w	800507c <std>
 8005170:	20000434 	.word	0x20000434
 8005174:	200002fc 	.word	0x200002fc
 8005178:	080050e9 	.word	0x080050e9

0800517c <__sfp_lock_acquire>:
 800517c:	4801      	ldr	r0, [pc, #4]	@ (8005184 <__sfp_lock_acquire+0x8>)
 800517e:	f000 b934 	b.w	80053ea <__retarget_lock_acquire_recursive>
 8005182:	bf00      	nop
 8005184:	2000043d 	.word	0x2000043d

08005188 <__sfp_lock_release>:
 8005188:	4801      	ldr	r0, [pc, #4]	@ (8005190 <__sfp_lock_release+0x8>)
 800518a:	f000 b92f 	b.w	80053ec <__retarget_lock_release_recursive>
 800518e:	bf00      	nop
 8005190:	2000043d 	.word	0x2000043d

08005194 <__sinit>:
 8005194:	b510      	push	{r4, lr}
 8005196:	4604      	mov	r4, r0
 8005198:	f7ff fff0 	bl	800517c <__sfp_lock_acquire>
 800519c:	6a23      	ldr	r3, [r4, #32]
 800519e:	b11b      	cbz	r3, 80051a8 <__sinit+0x14>
 80051a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a4:	f7ff bff0 	b.w	8005188 <__sfp_lock_release>
 80051a8:	4b04      	ldr	r3, [pc, #16]	@ (80051bc <__sinit+0x28>)
 80051aa:	6223      	str	r3, [r4, #32]
 80051ac:	4b04      	ldr	r3, [pc, #16]	@ (80051c0 <__sinit+0x2c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1f5      	bne.n	80051a0 <__sinit+0xc>
 80051b4:	f7ff ffc4 	bl	8005140 <global_stdio_init.part.0>
 80051b8:	e7f2      	b.n	80051a0 <__sinit+0xc>
 80051ba:	bf00      	nop
 80051bc:	08005101 	.word	0x08005101
 80051c0:	20000434 	.word	0x20000434

080051c4 <_fwalk_sglue>:
 80051c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051c8:	4607      	mov	r7, r0
 80051ca:	4688      	mov	r8, r1
 80051cc:	4614      	mov	r4, r2
 80051ce:	2600      	movs	r6, #0
 80051d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051d4:	f1b9 0901 	subs.w	r9, r9, #1
 80051d8:	d505      	bpl.n	80051e6 <_fwalk_sglue+0x22>
 80051da:	6824      	ldr	r4, [r4, #0]
 80051dc:	2c00      	cmp	r4, #0
 80051de:	d1f7      	bne.n	80051d0 <_fwalk_sglue+0xc>
 80051e0:	4630      	mov	r0, r6
 80051e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051e6:	89ab      	ldrh	r3, [r5, #12]
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d907      	bls.n	80051fc <_fwalk_sglue+0x38>
 80051ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051f0:	3301      	adds	r3, #1
 80051f2:	d003      	beq.n	80051fc <_fwalk_sglue+0x38>
 80051f4:	4629      	mov	r1, r5
 80051f6:	4638      	mov	r0, r7
 80051f8:	47c0      	blx	r8
 80051fa:	4306      	orrs	r6, r0
 80051fc:	3568      	adds	r5, #104	@ 0x68
 80051fe:	e7e9      	b.n	80051d4 <_fwalk_sglue+0x10>

08005200 <iprintf>:
 8005200:	b40f      	push	{r0, r1, r2, r3}
 8005202:	b507      	push	{r0, r1, r2, lr}
 8005204:	4906      	ldr	r1, [pc, #24]	@ (8005220 <iprintf+0x20>)
 8005206:	ab04      	add	r3, sp, #16
 8005208:	6808      	ldr	r0, [r1, #0]
 800520a:	f853 2b04 	ldr.w	r2, [r3], #4
 800520e:	6881      	ldr	r1, [r0, #8]
 8005210:	9301      	str	r3, [sp, #4]
 8005212:	f002 fcf7 	bl	8007c04 <_vfiprintf_r>
 8005216:	b003      	add	sp, #12
 8005218:	f85d eb04 	ldr.w	lr, [sp], #4
 800521c:	b004      	add	sp, #16
 800521e:	4770      	bx	lr
 8005220:	20000018 	.word	0x20000018

08005224 <siprintf>:
 8005224:	b40e      	push	{r1, r2, r3}
 8005226:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800522a:	b510      	push	{r4, lr}
 800522c:	2400      	movs	r4, #0
 800522e:	b09d      	sub	sp, #116	@ 0x74
 8005230:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005232:	9002      	str	r0, [sp, #8]
 8005234:	9006      	str	r0, [sp, #24]
 8005236:	9107      	str	r1, [sp, #28]
 8005238:	9104      	str	r1, [sp, #16]
 800523a:	4809      	ldr	r0, [pc, #36]	@ (8005260 <siprintf+0x3c>)
 800523c:	4909      	ldr	r1, [pc, #36]	@ (8005264 <siprintf+0x40>)
 800523e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005242:	9105      	str	r1, [sp, #20]
 8005244:	6800      	ldr	r0, [r0, #0]
 8005246:	a902      	add	r1, sp, #8
 8005248:	9301      	str	r3, [sp, #4]
 800524a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800524c:	f002 fbb6 	bl	80079bc <_svfiprintf_r>
 8005250:	9b02      	ldr	r3, [sp, #8]
 8005252:	701c      	strb	r4, [r3, #0]
 8005254:	b01d      	add	sp, #116	@ 0x74
 8005256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800525a:	b003      	add	sp, #12
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	20000018 	.word	0x20000018
 8005264:	ffff0208 	.word	0xffff0208

08005268 <__sread>:
 8005268:	b510      	push	{r4, lr}
 800526a:	460c      	mov	r4, r1
 800526c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005270:	f000 f86c 	bl	800534c <_read_r>
 8005274:	2800      	cmp	r0, #0
 8005276:	bfab      	itete	ge
 8005278:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800527a:	89a3      	ldrhlt	r3, [r4, #12]
 800527c:	181b      	addge	r3, r3, r0
 800527e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005282:	bfac      	ite	ge
 8005284:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005286:	81a3      	strhlt	r3, [r4, #12]
 8005288:	bd10      	pop	{r4, pc}

0800528a <__swrite>:
 800528a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800528e:	461f      	mov	r7, r3
 8005290:	898b      	ldrh	r3, [r1, #12]
 8005292:	4605      	mov	r5, r0
 8005294:	05db      	lsls	r3, r3, #23
 8005296:	460c      	mov	r4, r1
 8005298:	4616      	mov	r6, r2
 800529a:	d505      	bpl.n	80052a8 <__swrite+0x1e>
 800529c:	2302      	movs	r3, #2
 800529e:	2200      	movs	r2, #0
 80052a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052a4:	f000 f840 	bl	8005328 <_lseek_r>
 80052a8:	89a3      	ldrh	r3, [r4, #12]
 80052aa:	4632      	mov	r2, r6
 80052ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052b0:	81a3      	strh	r3, [r4, #12]
 80052b2:	4628      	mov	r0, r5
 80052b4:	463b      	mov	r3, r7
 80052b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052be:	f000 b857 	b.w	8005370 <_write_r>

080052c2 <__sseek>:
 80052c2:	b510      	push	{r4, lr}
 80052c4:	460c      	mov	r4, r1
 80052c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ca:	f000 f82d 	bl	8005328 <_lseek_r>
 80052ce:	1c43      	adds	r3, r0, #1
 80052d0:	89a3      	ldrh	r3, [r4, #12]
 80052d2:	bf15      	itete	ne
 80052d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80052d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80052da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80052de:	81a3      	strheq	r3, [r4, #12]
 80052e0:	bf18      	it	ne
 80052e2:	81a3      	strhne	r3, [r4, #12]
 80052e4:	bd10      	pop	{r4, pc}

080052e6 <__sclose>:
 80052e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ea:	f000 b80d 	b.w	8005308 <_close_r>

080052ee <memset>:
 80052ee:	4603      	mov	r3, r0
 80052f0:	4402      	add	r2, r0
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d100      	bne.n	80052f8 <memset+0xa>
 80052f6:	4770      	bx	lr
 80052f8:	f803 1b01 	strb.w	r1, [r3], #1
 80052fc:	e7f9      	b.n	80052f2 <memset+0x4>
	...

08005300 <_localeconv_r>:
 8005300:	4800      	ldr	r0, [pc, #0]	@ (8005304 <_localeconv_r+0x4>)
 8005302:	4770      	bx	lr
 8005304:	20000158 	.word	0x20000158

08005308 <_close_r>:
 8005308:	b538      	push	{r3, r4, r5, lr}
 800530a:	2300      	movs	r3, #0
 800530c:	4d05      	ldr	r5, [pc, #20]	@ (8005324 <_close_r+0x1c>)
 800530e:	4604      	mov	r4, r0
 8005310:	4608      	mov	r0, r1
 8005312:	602b      	str	r3, [r5, #0]
 8005314:	f7fc fd63 	bl	8001dde <_close>
 8005318:	1c43      	adds	r3, r0, #1
 800531a:	d102      	bne.n	8005322 <_close_r+0x1a>
 800531c:	682b      	ldr	r3, [r5, #0]
 800531e:	b103      	cbz	r3, 8005322 <_close_r+0x1a>
 8005320:	6023      	str	r3, [r4, #0]
 8005322:	bd38      	pop	{r3, r4, r5, pc}
 8005324:	20000438 	.word	0x20000438

08005328 <_lseek_r>:
 8005328:	b538      	push	{r3, r4, r5, lr}
 800532a:	4604      	mov	r4, r0
 800532c:	4608      	mov	r0, r1
 800532e:	4611      	mov	r1, r2
 8005330:	2200      	movs	r2, #0
 8005332:	4d05      	ldr	r5, [pc, #20]	@ (8005348 <_lseek_r+0x20>)
 8005334:	602a      	str	r2, [r5, #0]
 8005336:	461a      	mov	r2, r3
 8005338:	f7fc fd75 	bl	8001e26 <_lseek>
 800533c:	1c43      	adds	r3, r0, #1
 800533e:	d102      	bne.n	8005346 <_lseek_r+0x1e>
 8005340:	682b      	ldr	r3, [r5, #0]
 8005342:	b103      	cbz	r3, 8005346 <_lseek_r+0x1e>
 8005344:	6023      	str	r3, [r4, #0]
 8005346:	bd38      	pop	{r3, r4, r5, pc}
 8005348:	20000438 	.word	0x20000438

0800534c <_read_r>:
 800534c:	b538      	push	{r3, r4, r5, lr}
 800534e:	4604      	mov	r4, r0
 8005350:	4608      	mov	r0, r1
 8005352:	4611      	mov	r1, r2
 8005354:	2200      	movs	r2, #0
 8005356:	4d05      	ldr	r5, [pc, #20]	@ (800536c <_read_r+0x20>)
 8005358:	602a      	str	r2, [r5, #0]
 800535a:	461a      	mov	r2, r3
 800535c:	f7fc fd06 	bl	8001d6c <_read>
 8005360:	1c43      	adds	r3, r0, #1
 8005362:	d102      	bne.n	800536a <_read_r+0x1e>
 8005364:	682b      	ldr	r3, [r5, #0]
 8005366:	b103      	cbz	r3, 800536a <_read_r+0x1e>
 8005368:	6023      	str	r3, [r4, #0]
 800536a:	bd38      	pop	{r3, r4, r5, pc}
 800536c:	20000438 	.word	0x20000438

08005370 <_write_r>:
 8005370:	b538      	push	{r3, r4, r5, lr}
 8005372:	4604      	mov	r4, r0
 8005374:	4608      	mov	r0, r1
 8005376:	4611      	mov	r1, r2
 8005378:	2200      	movs	r2, #0
 800537a:	4d05      	ldr	r5, [pc, #20]	@ (8005390 <_write_r+0x20>)
 800537c:	602a      	str	r2, [r5, #0]
 800537e:	461a      	mov	r2, r3
 8005380:	f7fc fd11 	bl	8001da6 <_write>
 8005384:	1c43      	adds	r3, r0, #1
 8005386:	d102      	bne.n	800538e <_write_r+0x1e>
 8005388:	682b      	ldr	r3, [r5, #0]
 800538a:	b103      	cbz	r3, 800538e <_write_r+0x1e>
 800538c:	6023      	str	r3, [r4, #0]
 800538e:	bd38      	pop	{r3, r4, r5, pc}
 8005390:	20000438 	.word	0x20000438

08005394 <__errno>:
 8005394:	4b01      	ldr	r3, [pc, #4]	@ (800539c <__errno+0x8>)
 8005396:	6818      	ldr	r0, [r3, #0]
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	20000018 	.word	0x20000018

080053a0 <__libc_init_array>:
 80053a0:	b570      	push	{r4, r5, r6, lr}
 80053a2:	2600      	movs	r6, #0
 80053a4:	4d0c      	ldr	r5, [pc, #48]	@ (80053d8 <__libc_init_array+0x38>)
 80053a6:	4c0d      	ldr	r4, [pc, #52]	@ (80053dc <__libc_init_array+0x3c>)
 80053a8:	1b64      	subs	r4, r4, r5
 80053aa:	10a4      	asrs	r4, r4, #2
 80053ac:	42a6      	cmp	r6, r4
 80053ae:	d109      	bne.n	80053c4 <__libc_init_array+0x24>
 80053b0:	f003 fb6e 	bl	8008a90 <_init>
 80053b4:	2600      	movs	r6, #0
 80053b6:	4d0a      	ldr	r5, [pc, #40]	@ (80053e0 <__libc_init_array+0x40>)
 80053b8:	4c0a      	ldr	r4, [pc, #40]	@ (80053e4 <__libc_init_array+0x44>)
 80053ba:	1b64      	subs	r4, r4, r5
 80053bc:	10a4      	asrs	r4, r4, #2
 80053be:	42a6      	cmp	r6, r4
 80053c0:	d105      	bne.n	80053ce <__libc_init_array+0x2e>
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80053c8:	4798      	blx	r3
 80053ca:	3601      	adds	r6, #1
 80053cc:	e7ee      	b.n	80053ac <__libc_init_array+0xc>
 80053ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80053d2:	4798      	blx	r3
 80053d4:	3601      	adds	r6, #1
 80053d6:	e7f2      	b.n	80053be <__libc_init_array+0x1e>
 80053d8:	08008f54 	.word	0x08008f54
 80053dc:	08008f54 	.word	0x08008f54
 80053e0:	08008f54 	.word	0x08008f54
 80053e4:	08008f58 	.word	0x08008f58

080053e8 <__retarget_lock_init_recursive>:
 80053e8:	4770      	bx	lr

080053ea <__retarget_lock_acquire_recursive>:
 80053ea:	4770      	bx	lr

080053ec <__retarget_lock_release_recursive>:
 80053ec:	4770      	bx	lr

080053ee <memchr>:
 80053ee:	4603      	mov	r3, r0
 80053f0:	b510      	push	{r4, lr}
 80053f2:	b2c9      	uxtb	r1, r1
 80053f4:	4402      	add	r2, r0
 80053f6:	4293      	cmp	r3, r2
 80053f8:	4618      	mov	r0, r3
 80053fa:	d101      	bne.n	8005400 <memchr+0x12>
 80053fc:	2000      	movs	r0, #0
 80053fe:	e003      	b.n	8005408 <memchr+0x1a>
 8005400:	7804      	ldrb	r4, [r0, #0]
 8005402:	3301      	adds	r3, #1
 8005404:	428c      	cmp	r4, r1
 8005406:	d1f6      	bne.n	80053f6 <memchr+0x8>
 8005408:	bd10      	pop	{r4, pc}
	...

0800540c <nanf>:
 800540c:	4800      	ldr	r0, [pc, #0]	@ (8005410 <nanf+0x4>)
 800540e:	4770      	bx	lr
 8005410:	7fc00000 	.word	0x7fc00000

08005414 <quorem>:
 8005414:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005418:	6903      	ldr	r3, [r0, #16]
 800541a:	690c      	ldr	r4, [r1, #16]
 800541c:	4607      	mov	r7, r0
 800541e:	42a3      	cmp	r3, r4
 8005420:	db7e      	blt.n	8005520 <quorem+0x10c>
 8005422:	3c01      	subs	r4, #1
 8005424:	00a3      	lsls	r3, r4, #2
 8005426:	f100 0514 	add.w	r5, r0, #20
 800542a:	f101 0814 	add.w	r8, r1, #20
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005434:	9301      	str	r3, [sp, #4]
 8005436:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800543a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800543e:	3301      	adds	r3, #1
 8005440:	429a      	cmp	r2, r3
 8005442:	fbb2 f6f3 	udiv	r6, r2, r3
 8005446:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800544a:	d32e      	bcc.n	80054aa <quorem+0x96>
 800544c:	f04f 0a00 	mov.w	sl, #0
 8005450:	46c4      	mov	ip, r8
 8005452:	46ae      	mov	lr, r5
 8005454:	46d3      	mov	fp, sl
 8005456:	f85c 3b04 	ldr.w	r3, [ip], #4
 800545a:	b298      	uxth	r0, r3
 800545c:	fb06 a000 	mla	r0, r6, r0, sl
 8005460:	0c1b      	lsrs	r3, r3, #16
 8005462:	0c02      	lsrs	r2, r0, #16
 8005464:	fb06 2303 	mla	r3, r6, r3, r2
 8005468:	f8de 2000 	ldr.w	r2, [lr]
 800546c:	b280      	uxth	r0, r0
 800546e:	b292      	uxth	r2, r2
 8005470:	1a12      	subs	r2, r2, r0
 8005472:	445a      	add	r2, fp
 8005474:	f8de 0000 	ldr.w	r0, [lr]
 8005478:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800547c:	b29b      	uxth	r3, r3
 800547e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005482:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005486:	b292      	uxth	r2, r2
 8005488:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800548c:	45e1      	cmp	r9, ip
 800548e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005492:	f84e 2b04 	str.w	r2, [lr], #4
 8005496:	d2de      	bcs.n	8005456 <quorem+0x42>
 8005498:	9b00      	ldr	r3, [sp, #0]
 800549a:	58eb      	ldr	r3, [r5, r3]
 800549c:	b92b      	cbnz	r3, 80054aa <quorem+0x96>
 800549e:	9b01      	ldr	r3, [sp, #4]
 80054a0:	3b04      	subs	r3, #4
 80054a2:	429d      	cmp	r5, r3
 80054a4:	461a      	mov	r2, r3
 80054a6:	d32f      	bcc.n	8005508 <quorem+0xf4>
 80054a8:	613c      	str	r4, [r7, #16]
 80054aa:	4638      	mov	r0, r7
 80054ac:	f001 f9ca 	bl	8006844 <__mcmp>
 80054b0:	2800      	cmp	r0, #0
 80054b2:	db25      	blt.n	8005500 <quorem+0xec>
 80054b4:	4629      	mov	r1, r5
 80054b6:	2000      	movs	r0, #0
 80054b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80054bc:	f8d1 c000 	ldr.w	ip, [r1]
 80054c0:	fa1f fe82 	uxth.w	lr, r2
 80054c4:	fa1f f38c 	uxth.w	r3, ip
 80054c8:	eba3 030e 	sub.w	r3, r3, lr
 80054cc:	4403      	add	r3, r0
 80054ce:	0c12      	lsrs	r2, r2, #16
 80054d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80054d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80054d8:	b29b      	uxth	r3, r3
 80054da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054de:	45c1      	cmp	r9, r8
 80054e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80054e4:	f841 3b04 	str.w	r3, [r1], #4
 80054e8:	d2e6      	bcs.n	80054b8 <quorem+0xa4>
 80054ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054f2:	b922      	cbnz	r2, 80054fe <quorem+0xea>
 80054f4:	3b04      	subs	r3, #4
 80054f6:	429d      	cmp	r5, r3
 80054f8:	461a      	mov	r2, r3
 80054fa:	d30b      	bcc.n	8005514 <quorem+0x100>
 80054fc:	613c      	str	r4, [r7, #16]
 80054fe:	3601      	adds	r6, #1
 8005500:	4630      	mov	r0, r6
 8005502:	b003      	add	sp, #12
 8005504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005508:	6812      	ldr	r2, [r2, #0]
 800550a:	3b04      	subs	r3, #4
 800550c:	2a00      	cmp	r2, #0
 800550e:	d1cb      	bne.n	80054a8 <quorem+0x94>
 8005510:	3c01      	subs	r4, #1
 8005512:	e7c6      	b.n	80054a2 <quorem+0x8e>
 8005514:	6812      	ldr	r2, [r2, #0]
 8005516:	3b04      	subs	r3, #4
 8005518:	2a00      	cmp	r2, #0
 800551a:	d1ef      	bne.n	80054fc <quorem+0xe8>
 800551c:	3c01      	subs	r4, #1
 800551e:	e7ea      	b.n	80054f6 <quorem+0xe2>
 8005520:	2000      	movs	r0, #0
 8005522:	e7ee      	b.n	8005502 <quorem+0xee>
 8005524:	0000      	movs	r0, r0
	...

08005528 <_dtoa_r>:
 8005528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800552c:	4614      	mov	r4, r2
 800552e:	461d      	mov	r5, r3
 8005530:	69c7      	ldr	r7, [r0, #28]
 8005532:	b097      	sub	sp, #92	@ 0x5c
 8005534:	4681      	mov	r9, r0
 8005536:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800553a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800553c:	b97f      	cbnz	r7, 800555e <_dtoa_r+0x36>
 800553e:	2010      	movs	r0, #16
 8005540:	f000 fe0e 	bl	8006160 <malloc>
 8005544:	4602      	mov	r2, r0
 8005546:	f8c9 001c 	str.w	r0, [r9, #28]
 800554a:	b920      	cbnz	r0, 8005556 <_dtoa_r+0x2e>
 800554c:	21ef      	movs	r1, #239	@ 0xef
 800554e:	4bac      	ldr	r3, [pc, #688]	@ (8005800 <_dtoa_r+0x2d8>)
 8005550:	48ac      	ldr	r0, [pc, #688]	@ (8005804 <_dtoa_r+0x2dc>)
 8005552:	f002 fdfb 	bl	800814c <__assert_func>
 8005556:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800555a:	6007      	str	r7, [r0, #0]
 800555c:	60c7      	str	r7, [r0, #12]
 800555e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005562:	6819      	ldr	r1, [r3, #0]
 8005564:	b159      	cbz	r1, 800557e <_dtoa_r+0x56>
 8005566:	685a      	ldr	r2, [r3, #4]
 8005568:	2301      	movs	r3, #1
 800556a:	4093      	lsls	r3, r2
 800556c:	604a      	str	r2, [r1, #4]
 800556e:	608b      	str	r3, [r1, #8]
 8005570:	4648      	mov	r0, r9
 8005572:	f000 feeb 	bl	800634c <_Bfree>
 8005576:	2200      	movs	r2, #0
 8005578:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	1e2b      	subs	r3, r5, #0
 8005580:	bfaf      	iteee	ge
 8005582:	2300      	movge	r3, #0
 8005584:	2201      	movlt	r2, #1
 8005586:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800558a:	9307      	strlt	r3, [sp, #28]
 800558c:	bfa8      	it	ge
 800558e:	6033      	strge	r3, [r6, #0]
 8005590:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005594:	4b9c      	ldr	r3, [pc, #624]	@ (8005808 <_dtoa_r+0x2e0>)
 8005596:	bfb8      	it	lt
 8005598:	6032      	strlt	r2, [r6, #0]
 800559a:	ea33 0308 	bics.w	r3, r3, r8
 800559e:	d112      	bne.n	80055c6 <_dtoa_r+0x9e>
 80055a0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80055a4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80055ac:	4323      	orrs	r3, r4
 80055ae:	f000 855e 	beq.w	800606e <_dtoa_r+0xb46>
 80055b2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80055b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800580c <_dtoa_r+0x2e4>
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 8560 	beq.w	800607e <_dtoa_r+0xb56>
 80055be:	f10a 0303 	add.w	r3, sl, #3
 80055c2:	f000 bd5a 	b.w	800607a <_dtoa_r+0xb52>
 80055c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055ca:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80055ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055d2:	2200      	movs	r2, #0
 80055d4:	2300      	movs	r3, #0
 80055d6:	f7fb f9ff 	bl	80009d8 <__aeabi_dcmpeq>
 80055da:	4607      	mov	r7, r0
 80055dc:	b158      	cbz	r0, 80055f6 <_dtoa_r+0xce>
 80055de:	2301      	movs	r3, #1
 80055e0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80055e2:	6013      	str	r3, [r2, #0]
 80055e4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80055e6:	b113      	cbz	r3, 80055ee <_dtoa_r+0xc6>
 80055e8:	4b89      	ldr	r3, [pc, #548]	@ (8005810 <_dtoa_r+0x2e8>)
 80055ea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005814 <_dtoa_r+0x2ec>
 80055f2:	f000 bd44 	b.w	800607e <_dtoa_r+0xb56>
 80055f6:	ab14      	add	r3, sp, #80	@ 0x50
 80055f8:	9301      	str	r3, [sp, #4]
 80055fa:	ab15      	add	r3, sp, #84	@ 0x54
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	4648      	mov	r0, r9
 8005600:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005604:	f001 fa36 	bl	8006a74 <__d2b>
 8005608:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800560c:	9003      	str	r0, [sp, #12]
 800560e:	2e00      	cmp	r6, #0
 8005610:	d078      	beq.n	8005704 <_dtoa_r+0x1dc>
 8005612:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005618:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800561c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005620:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005624:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005628:	9712      	str	r7, [sp, #72]	@ 0x48
 800562a:	4619      	mov	r1, r3
 800562c:	2200      	movs	r2, #0
 800562e:	4b7a      	ldr	r3, [pc, #488]	@ (8005818 <_dtoa_r+0x2f0>)
 8005630:	f7fa fdb2 	bl	8000198 <__aeabi_dsub>
 8005634:	a36c      	add	r3, pc, #432	@ (adr r3, 80057e8 <_dtoa_r+0x2c0>)
 8005636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563a:	f7fa ff65 	bl	8000508 <__aeabi_dmul>
 800563e:	a36c      	add	r3, pc, #432	@ (adr r3, 80057f0 <_dtoa_r+0x2c8>)
 8005640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005644:	f7fa fdaa 	bl	800019c <__adddf3>
 8005648:	4604      	mov	r4, r0
 800564a:	4630      	mov	r0, r6
 800564c:	460d      	mov	r5, r1
 800564e:	f7fa fef1 	bl	8000434 <__aeabi_i2d>
 8005652:	a369      	add	r3, pc, #420	@ (adr r3, 80057f8 <_dtoa_r+0x2d0>)
 8005654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005658:	f7fa ff56 	bl	8000508 <__aeabi_dmul>
 800565c:	4602      	mov	r2, r0
 800565e:	460b      	mov	r3, r1
 8005660:	4620      	mov	r0, r4
 8005662:	4629      	mov	r1, r5
 8005664:	f7fa fd9a 	bl	800019c <__adddf3>
 8005668:	4604      	mov	r4, r0
 800566a:	460d      	mov	r5, r1
 800566c:	f7fb f9fc 	bl	8000a68 <__aeabi_d2iz>
 8005670:	2200      	movs	r2, #0
 8005672:	4607      	mov	r7, r0
 8005674:	2300      	movs	r3, #0
 8005676:	4620      	mov	r0, r4
 8005678:	4629      	mov	r1, r5
 800567a:	f7fb f9b7 	bl	80009ec <__aeabi_dcmplt>
 800567e:	b140      	cbz	r0, 8005692 <_dtoa_r+0x16a>
 8005680:	4638      	mov	r0, r7
 8005682:	f7fa fed7 	bl	8000434 <__aeabi_i2d>
 8005686:	4622      	mov	r2, r4
 8005688:	462b      	mov	r3, r5
 800568a:	f7fb f9a5 	bl	80009d8 <__aeabi_dcmpeq>
 800568e:	b900      	cbnz	r0, 8005692 <_dtoa_r+0x16a>
 8005690:	3f01      	subs	r7, #1
 8005692:	2f16      	cmp	r7, #22
 8005694:	d854      	bhi.n	8005740 <_dtoa_r+0x218>
 8005696:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800569a:	4b60      	ldr	r3, [pc, #384]	@ (800581c <_dtoa_r+0x2f4>)
 800569c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80056a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a4:	f7fb f9a2 	bl	80009ec <__aeabi_dcmplt>
 80056a8:	2800      	cmp	r0, #0
 80056aa:	d04b      	beq.n	8005744 <_dtoa_r+0x21c>
 80056ac:	2300      	movs	r3, #0
 80056ae:	3f01      	subs	r7, #1
 80056b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80056b2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80056b4:	1b9b      	subs	r3, r3, r6
 80056b6:	1e5a      	subs	r2, r3, #1
 80056b8:	bf49      	itett	mi
 80056ba:	f1c3 0301 	rsbmi	r3, r3, #1
 80056be:	2300      	movpl	r3, #0
 80056c0:	9304      	strmi	r3, [sp, #16]
 80056c2:	2300      	movmi	r3, #0
 80056c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80056c6:	bf54      	ite	pl
 80056c8:	9304      	strpl	r3, [sp, #16]
 80056ca:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80056cc:	2f00      	cmp	r7, #0
 80056ce:	db3b      	blt.n	8005748 <_dtoa_r+0x220>
 80056d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056d2:	970e      	str	r7, [sp, #56]	@ 0x38
 80056d4:	443b      	add	r3, r7
 80056d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80056d8:	2300      	movs	r3, #0
 80056da:	930a      	str	r3, [sp, #40]	@ 0x28
 80056dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80056de:	2b09      	cmp	r3, #9
 80056e0:	d865      	bhi.n	80057ae <_dtoa_r+0x286>
 80056e2:	2b05      	cmp	r3, #5
 80056e4:	bfc4      	itt	gt
 80056e6:	3b04      	subgt	r3, #4
 80056e8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80056ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80056ec:	bfc8      	it	gt
 80056ee:	2400      	movgt	r4, #0
 80056f0:	f1a3 0302 	sub.w	r3, r3, #2
 80056f4:	bfd8      	it	le
 80056f6:	2401      	movle	r4, #1
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	d864      	bhi.n	80057c6 <_dtoa_r+0x29e>
 80056fc:	e8df f003 	tbb	[pc, r3]
 8005700:	2c385553 	.word	0x2c385553
 8005704:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005708:	441e      	add	r6, r3
 800570a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800570e:	2b20      	cmp	r3, #32
 8005710:	bfc1      	itttt	gt
 8005712:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005716:	fa08 f803 	lslgt.w	r8, r8, r3
 800571a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800571e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005722:	bfd6      	itet	le
 8005724:	f1c3 0320 	rsble	r3, r3, #32
 8005728:	ea48 0003 	orrgt.w	r0, r8, r3
 800572c:	fa04 f003 	lslle.w	r0, r4, r3
 8005730:	f7fa fe70 	bl	8000414 <__aeabi_ui2d>
 8005734:	2201      	movs	r2, #1
 8005736:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800573a:	3e01      	subs	r6, #1
 800573c:	9212      	str	r2, [sp, #72]	@ 0x48
 800573e:	e774      	b.n	800562a <_dtoa_r+0x102>
 8005740:	2301      	movs	r3, #1
 8005742:	e7b5      	b.n	80056b0 <_dtoa_r+0x188>
 8005744:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005746:	e7b4      	b.n	80056b2 <_dtoa_r+0x18a>
 8005748:	9b04      	ldr	r3, [sp, #16]
 800574a:	1bdb      	subs	r3, r3, r7
 800574c:	9304      	str	r3, [sp, #16]
 800574e:	427b      	negs	r3, r7
 8005750:	930a      	str	r3, [sp, #40]	@ 0x28
 8005752:	2300      	movs	r3, #0
 8005754:	930e      	str	r3, [sp, #56]	@ 0x38
 8005756:	e7c1      	b.n	80056dc <_dtoa_r+0x1b4>
 8005758:	2301      	movs	r3, #1
 800575a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800575c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800575e:	eb07 0b03 	add.w	fp, r7, r3
 8005762:	f10b 0301 	add.w	r3, fp, #1
 8005766:	2b01      	cmp	r3, #1
 8005768:	9308      	str	r3, [sp, #32]
 800576a:	bfb8      	it	lt
 800576c:	2301      	movlt	r3, #1
 800576e:	e006      	b.n	800577e <_dtoa_r+0x256>
 8005770:	2301      	movs	r3, #1
 8005772:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005774:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005776:	2b00      	cmp	r3, #0
 8005778:	dd28      	ble.n	80057cc <_dtoa_r+0x2a4>
 800577a:	469b      	mov	fp, r3
 800577c:	9308      	str	r3, [sp, #32]
 800577e:	2100      	movs	r1, #0
 8005780:	2204      	movs	r2, #4
 8005782:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005786:	f102 0514 	add.w	r5, r2, #20
 800578a:	429d      	cmp	r5, r3
 800578c:	d926      	bls.n	80057dc <_dtoa_r+0x2b4>
 800578e:	6041      	str	r1, [r0, #4]
 8005790:	4648      	mov	r0, r9
 8005792:	f000 fd9b 	bl	80062cc <_Balloc>
 8005796:	4682      	mov	sl, r0
 8005798:	2800      	cmp	r0, #0
 800579a:	d143      	bne.n	8005824 <_dtoa_r+0x2fc>
 800579c:	4602      	mov	r2, r0
 800579e:	f240 11af 	movw	r1, #431	@ 0x1af
 80057a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005820 <_dtoa_r+0x2f8>)
 80057a4:	e6d4      	b.n	8005550 <_dtoa_r+0x28>
 80057a6:	2300      	movs	r3, #0
 80057a8:	e7e3      	b.n	8005772 <_dtoa_r+0x24a>
 80057aa:	2300      	movs	r3, #0
 80057ac:	e7d5      	b.n	800575a <_dtoa_r+0x232>
 80057ae:	2401      	movs	r4, #1
 80057b0:	2300      	movs	r3, #0
 80057b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80057b4:	9320      	str	r3, [sp, #128]	@ 0x80
 80057b6:	f04f 3bff 	mov.w	fp, #4294967295
 80057ba:	2200      	movs	r2, #0
 80057bc:	2312      	movs	r3, #18
 80057be:	f8cd b020 	str.w	fp, [sp, #32]
 80057c2:	9221      	str	r2, [sp, #132]	@ 0x84
 80057c4:	e7db      	b.n	800577e <_dtoa_r+0x256>
 80057c6:	2301      	movs	r3, #1
 80057c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057ca:	e7f4      	b.n	80057b6 <_dtoa_r+0x28e>
 80057cc:	f04f 0b01 	mov.w	fp, #1
 80057d0:	465b      	mov	r3, fp
 80057d2:	f8cd b020 	str.w	fp, [sp, #32]
 80057d6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80057da:	e7d0      	b.n	800577e <_dtoa_r+0x256>
 80057dc:	3101      	adds	r1, #1
 80057de:	0052      	lsls	r2, r2, #1
 80057e0:	e7d1      	b.n	8005786 <_dtoa_r+0x25e>
 80057e2:	bf00      	nop
 80057e4:	f3af 8000 	nop.w
 80057e8:	636f4361 	.word	0x636f4361
 80057ec:	3fd287a7 	.word	0x3fd287a7
 80057f0:	8b60c8b3 	.word	0x8b60c8b3
 80057f4:	3fc68a28 	.word	0x3fc68a28
 80057f8:	509f79fb 	.word	0x509f79fb
 80057fc:	3fd34413 	.word	0x3fd34413
 8005800:	08008b6a 	.word	0x08008b6a
 8005804:	08008b81 	.word	0x08008b81
 8005808:	7ff00000 	.word	0x7ff00000
 800580c:	08008b66 	.word	0x08008b66
 8005810:	08008b35 	.word	0x08008b35
 8005814:	08008b34 	.word	0x08008b34
 8005818:	3ff80000 	.word	0x3ff80000
 800581c:	08008d30 	.word	0x08008d30
 8005820:	08008bd9 	.word	0x08008bd9
 8005824:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005828:	6018      	str	r0, [r3, #0]
 800582a:	9b08      	ldr	r3, [sp, #32]
 800582c:	2b0e      	cmp	r3, #14
 800582e:	f200 80a1 	bhi.w	8005974 <_dtoa_r+0x44c>
 8005832:	2c00      	cmp	r4, #0
 8005834:	f000 809e 	beq.w	8005974 <_dtoa_r+0x44c>
 8005838:	2f00      	cmp	r7, #0
 800583a:	dd33      	ble.n	80058a4 <_dtoa_r+0x37c>
 800583c:	4b9c      	ldr	r3, [pc, #624]	@ (8005ab0 <_dtoa_r+0x588>)
 800583e:	f007 020f 	and.w	r2, r7, #15
 8005842:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005846:	05f8      	lsls	r0, r7, #23
 8005848:	e9d3 3400 	ldrd	r3, r4, [r3]
 800584c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005850:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005854:	d516      	bpl.n	8005884 <_dtoa_r+0x35c>
 8005856:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800585a:	4b96      	ldr	r3, [pc, #600]	@ (8005ab4 <_dtoa_r+0x58c>)
 800585c:	2603      	movs	r6, #3
 800585e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005862:	f7fa ff7b 	bl	800075c <__aeabi_ddiv>
 8005866:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800586a:	f004 040f 	and.w	r4, r4, #15
 800586e:	4d91      	ldr	r5, [pc, #580]	@ (8005ab4 <_dtoa_r+0x58c>)
 8005870:	b954      	cbnz	r4, 8005888 <_dtoa_r+0x360>
 8005872:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005876:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800587a:	f7fa ff6f 	bl	800075c <__aeabi_ddiv>
 800587e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005882:	e028      	b.n	80058d6 <_dtoa_r+0x3ae>
 8005884:	2602      	movs	r6, #2
 8005886:	e7f2      	b.n	800586e <_dtoa_r+0x346>
 8005888:	07e1      	lsls	r1, r4, #31
 800588a:	d508      	bpl.n	800589e <_dtoa_r+0x376>
 800588c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005890:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005894:	f7fa fe38 	bl	8000508 <__aeabi_dmul>
 8005898:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800589c:	3601      	adds	r6, #1
 800589e:	1064      	asrs	r4, r4, #1
 80058a0:	3508      	adds	r5, #8
 80058a2:	e7e5      	b.n	8005870 <_dtoa_r+0x348>
 80058a4:	f000 80af 	beq.w	8005a06 <_dtoa_r+0x4de>
 80058a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058ac:	427c      	negs	r4, r7
 80058ae:	4b80      	ldr	r3, [pc, #512]	@ (8005ab0 <_dtoa_r+0x588>)
 80058b0:	f004 020f 	and.w	r2, r4, #15
 80058b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058bc:	f7fa fe24 	bl	8000508 <__aeabi_dmul>
 80058c0:	2602      	movs	r6, #2
 80058c2:	2300      	movs	r3, #0
 80058c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058c8:	4d7a      	ldr	r5, [pc, #488]	@ (8005ab4 <_dtoa_r+0x58c>)
 80058ca:	1124      	asrs	r4, r4, #4
 80058cc:	2c00      	cmp	r4, #0
 80058ce:	f040 808f 	bne.w	80059f0 <_dtoa_r+0x4c8>
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1d3      	bne.n	800587e <_dtoa_r+0x356>
 80058d6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80058da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8094 	beq.w	8005a0a <_dtoa_r+0x4e2>
 80058e2:	2200      	movs	r2, #0
 80058e4:	4620      	mov	r0, r4
 80058e6:	4629      	mov	r1, r5
 80058e8:	4b73      	ldr	r3, [pc, #460]	@ (8005ab8 <_dtoa_r+0x590>)
 80058ea:	f7fb f87f 	bl	80009ec <__aeabi_dcmplt>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	f000 808b 	beq.w	8005a0a <_dtoa_r+0x4e2>
 80058f4:	9b08      	ldr	r3, [sp, #32]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 8087 	beq.w	8005a0a <_dtoa_r+0x4e2>
 80058fc:	f1bb 0f00 	cmp.w	fp, #0
 8005900:	dd34      	ble.n	800596c <_dtoa_r+0x444>
 8005902:	4620      	mov	r0, r4
 8005904:	2200      	movs	r2, #0
 8005906:	4629      	mov	r1, r5
 8005908:	4b6c      	ldr	r3, [pc, #432]	@ (8005abc <_dtoa_r+0x594>)
 800590a:	f7fa fdfd 	bl	8000508 <__aeabi_dmul>
 800590e:	465c      	mov	r4, fp
 8005910:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005914:	f107 38ff 	add.w	r8, r7, #4294967295
 8005918:	3601      	adds	r6, #1
 800591a:	4630      	mov	r0, r6
 800591c:	f7fa fd8a 	bl	8000434 <__aeabi_i2d>
 8005920:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005924:	f7fa fdf0 	bl	8000508 <__aeabi_dmul>
 8005928:	2200      	movs	r2, #0
 800592a:	4b65      	ldr	r3, [pc, #404]	@ (8005ac0 <_dtoa_r+0x598>)
 800592c:	f7fa fc36 	bl	800019c <__adddf3>
 8005930:	4605      	mov	r5, r0
 8005932:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005936:	2c00      	cmp	r4, #0
 8005938:	d16a      	bne.n	8005a10 <_dtoa_r+0x4e8>
 800593a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800593e:	2200      	movs	r2, #0
 8005940:	4b60      	ldr	r3, [pc, #384]	@ (8005ac4 <_dtoa_r+0x59c>)
 8005942:	f7fa fc29 	bl	8000198 <__aeabi_dsub>
 8005946:	4602      	mov	r2, r0
 8005948:	460b      	mov	r3, r1
 800594a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800594e:	462a      	mov	r2, r5
 8005950:	4633      	mov	r3, r6
 8005952:	f7fb f869 	bl	8000a28 <__aeabi_dcmpgt>
 8005956:	2800      	cmp	r0, #0
 8005958:	f040 8298 	bne.w	8005e8c <_dtoa_r+0x964>
 800595c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005960:	462a      	mov	r2, r5
 8005962:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005966:	f7fb f841 	bl	80009ec <__aeabi_dcmplt>
 800596a:	bb38      	cbnz	r0, 80059bc <_dtoa_r+0x494>
 800596c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005970:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005974:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005976:	2b00      	cmp	r3, #0
 8005978:	f2c0 8157 	blt.w	8005c2a <_dtoa_r+0x702>
 800597c:	2f0e      	cmp	r7, #14
 800597e:	f300 8154 	bgt.w	8005c2a <_dtoa_r+0x702>
 8005982:	4b4b      	ldr	r3, [pc, #300]	@ (8005ab0 <_dtoa_r+0x588>)
 8005984:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005988:	e9d3 3400 	ldrd	r3, r4, [r3]
 800598c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005990:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005992:	2b00      	cmp	r3, #0
 8005994:	f280 80e5 	bge.w	8005b62 <_dtoa_r+0x63a>
 8005998:	9b08      	ldr	r3, [sp, #32]
 800599a:	2b00      	cmp	r3, #0
 800599c:	f300 80e1 	bgt.w	8005b62 <_dtoa_r+0x63a>
 80059a0:	d10c      	bne.n	80059bc <_dtoa_r+0x494>
 80059a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059a6:	2200      	movs	r2, #0
 80059a8:	4b46      	ldr	r3, [pc, #280]	@ (8005ac4 <_dtoa_r+0x59c>)
 80059aa:	f7fa fdad 	bl	8000508 <__aeabi_dmul>
 80059ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059b2:	f7fb f82f 	bl	8000a14 <__aeabi_dcmpge>
 80059b6:	2800      	cmp	r0, #0
 80059b8:	f000 8266 	beq.w	8005e88 <_dtoa_r+0x960>
 80059bc:	2400      	movs	r4, #0
 80059be:	4625      	mov	r5, r4
 80059c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80059c2:	4656      	mov	r6, sl
 80059c4:	ea6f 0803 	mvn.w	r8, r3
 80059c8:	2700      	movs	r7, #0
 80059ca:	4621      	mov	r1, r4
 80059cc:	4648      	mov	r0, r9
 80059ce:	f000 fcbd 	bl	800634c <_Bfree>
 80059d2:	2d00      	cmp	r5, #0
 80059d4:	f000 80bd 	beq.w	8005b52 <_dtoa_r+0x62a>
 80059d8:	b12f      	cbz	r7, 80059e6 <_dtoa_r+0x4be>
 80059da:	42af      	cmp	r7, r5
 80059dc:	d003      	beq.n	80059e6 <_dtoa_r+0x4be>
 80059de:	4639      	mov	r1, r7
 80059e0:	4648      	mov	r0, r9
 80059e2:	f000 fcb3 	bl	800634c <_Bfree>
 80059e6:	4629      	mov	r1, r5
 80059e8:	4648      	mov	r0, r9
 80059ea:	f000 fcaf 	bl	800634c <_Bfree>
 80059ee:	e0b0      	b.n	8005b52 <_dtoa_r+0x62a>
 80059f0:	07e2      	lsls	r2, r4, #31
 80059f2:	d505      	bpl.n	8005a00 <_dtoa_r+0x4d8>
 80059f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059f8:	f7fa fd86 	bl	8000508 <__aeabi_dmul>
 80059fc:	2301      	movs	r3, #1
 80059fe:	3601      	adds	r6, #1
 8005a00:	1064      	asrs	r4, r4, #1
 8005a02:	3508      	adds	r5, #8
 8005a04:	e762      	b.n	80058cc <_dtoa_r+0x3a4>
 8005a06:	2602      	movs	r6, #2
 8005a08:	e765      	b.n	80058d6 <_dtoa_r+0x3ae>
 8005a0a:	46b8      	mov	r8, r7
 8005a0c:	9c08      	ldr	r4, [sp, #32]
 8005a0e:	e784      	b.n	800591a <_dtoa_r+0x3f2>
 8005a10:	4b27      	ldr	r3, [pc, #156]	@ (8005ab0 <_dtoa_r+0x588>)
 8005a12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005a18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a1c:	4454      	add	r4, sl
 8005a1e:	2900      	cmp	r1, #0
 8005a20:	d054      	beq.n	8005acc <_dtoa_r+0x5a4>
 8005a22:	2000      	movs	r0, #0
 8005a24:	4928      	ldr	r1, [pc, #160]	@ (8005ac8 <_dtoa_r+0x5a0>)
 8005a26:	f7fa fe99 	bl	800075c <__aeabi_ddiv>
 8005a2a:	4633      	mov	r3, r6
 8005a2c:	462a      	mov	r2, r5
 8005a2e:	f7fa fbb3 	bl	8000198 <__aeabi_dsub>
 8005a32:	4656      	mov	r6, sl
 8005a34:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a3c:	f7fb f814 	bl	8000a68 <__aeabi_d2iz>
 8005a40:	4605      	mov	r5, r0
 8005a42:	f7fa fcf7 	bl	8000434 <__aeabi_i2d>
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a4e:	f7fa fba3 	bl	8000198 <__aeabi_dsub>
 8005a52:	4602      	mov	r2, r0
 8005a54:	460b      	mov	r3, r1
 8005a56:	3530      	adds	r5, #48	@ 0x30
 8005a58:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005a5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a60:	f806 5b01 	strb.w	r5, [r6], #1
 8005a64:	f7fa ffc2 	bl	80009ec <__aeabi_dcmplt>
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d172      	bne.n	8005b52 <_dtoa_r+0x62a>
 8005a6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a70:	2000      	movs	r0, #0
 8005a72:	4911      	ldr	r1, [pc, #68]	@ (8005ab8 <_dtoa_r+0x590>)
 8005a74:	f7fa fb90 	bl	8000198 <__aeabi_dsub>
 8005a78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a7c:	f7fa ffb6 	bl	80009ec <__aeabi_dcmplt>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	f040 80b4 	bne.w	8005bee <_dtoa_r+0x6c6>
 8005a86:	42a6      	cmp	r6, r4
 8005a88:	f43f af70 	beq.w	800596c <_dtoa_r+0x444>
 8005a8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a90:	2200      	movs	r2, #0
 8005a92:	4b0a      	ldr	r3, [pc, #40]	@ (8005abc <_dtoa_r+0x594>)
 8005a94:	f7fa fd38 	bl	8000508 <__aeabi_dmul>
 8005a98:	2200      	movs	r2, #0
 8005a9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005aa2:	4b06      	ldr	r3, [pc, #24]	@ (8005abc <_dtoa_r+0x594>)
 8005aa4:	f7fa fd30 	bl	8000508 <__aeabi_dmul>
 8005aa8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005aac:	e7c4      	b.n	8005a38 <_dtoa_r+0x510>
 8005aae:	bf00      	nop
 8005ab0:	08008d30 	.word	0x08008d30
 8005ab4:	08008d08 	.word	0x08008d08
 8005ab8:	3ff00000 	.word	0x3ff00000
 8005abc:	40240000 	.word	0x40240000
 8005ac0:	401c0000 	.word	0x401c0000
 8005ac4:	40140000 	.word	0x40140000
 8005ac8:	3fe00000 	.word	0x3fe00000
 8005acc:	4631      	mov	r1, r6
 8005ace:	4628      	mov	r0, r5
 8005ad0:	f7fa fd1a 	bl	8000508 <__aeabi_dmul>
 8005ad4:	4656      	mov	r6, sl
 8005ad6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ada:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005adc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ae0:	f7fa ffc2 	bl	8000a68 <__aeabi_d2iz>
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	f7fa fca5 	bl	8000434 <__aeabi_i2d>
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005af2:	f7fa fb51 	bl	8000198 <__aeabi_dsub>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	3530      	adds	r5, #48	@ 0x30
 8005afc:	f806 5b01 	strb.w	r5, [r6], #1
 8005b00:	42a6      	cmp	r6, r4
 8005b02:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b06:	f04f 0200 	mov.w	r2, #0
 8005b0a:	d124      	bne.n	8005b56 <_dtoa_r+0x62e>
 8005b0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005b10:	4bae      	ldr	r3, [pc, #696]	@ (8005dcc <_dtoa_r+0x8a4>)
 8005b12:	f7fa fb43 	bl	800019c <__adddf3>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b1e:	f7fa ff83 	bl	8000a28 <__aeabi_dcmpgt>
 8005b22:	2800      	cmp	r0, #0
 8005b24:	d163      	bne.n	8005bee <_dtoa_r+0x6c6>
 8005b26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b2a:	2000      	movs	r0, #0
 8005b2c:	49a7      	ldr	r1, [pc, #668]	@ (8005dcc <_dtoa_r+0x8a4>)
 8005b2e:	f7fa fb33 	bl	8000198 <__aeabi_dsub>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b3a:	f7fa ff57 	bl	80009ec <__aeabi_dcmplt>
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	f43f af14 	beq.w	800596c <_dtoa_r+0x444>
 8005b44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005b46:	1e73      	subs	r3, r6, #1
 8005b48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005b4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b4e:	2b30      	cmp	r3, #48	@ 0x30
 8005b50:	d0f8      	beq.n	8005b44 <_dtoa_r+0x61c>
 8005b52:	4647      	mov	r7, r8
 8005b54:	e03b      	b.n	8005bce <_dtoa_r+0x6a6>
 8005b56:	4b9e      	ldr	r3, [pc, #632]	@ (8005dd0 <_dtoa_r+0x8a8>)
 8005b58:	f7fa fcd6 	bl	8000508 <__aeabi_dmul>
 8005b5c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b60:	e7bc      	b.n	8005adc <_dtoa_r+0x5b4>
 8005b62:	4656      	mov	r6, sl
 8005b64:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005b68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	4629      	mov	r1, r5
 8005b70:	f7fa fdf4 	bl	800075c <__aeabi_ddiv>
 8005b74:	f7fa ff78 	bl	8000a68 <__aeabi_d2iz>
 8005b78:	4680      	mov	r8, r0
 8005b7a:	f7fa fc5b 	bl	8000434 <__aeabi_i2d>
 8005b7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b82:	f7fa fcc1 	bl	8000508 <__aeabi_dmul>
 8005b86:	4602      	mov	r2, r0
 8005b88:	460b      	mov	r3, r1
 8005b8a:	4620      	mov	r0, r4
 8005b8c:	4629      	mov	r1, r5
 8005b8e:	f7fa fb03 	bl	8000198 <__aeabi_dsub>
 8005b92:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005b96:	9d08      	ldr	r5, [sp, #32]
 8005b98:	f806 4b01 	strb.w	r4, [r6], #1
 8005b9c:	eba6 040a 	sub.w	r4, r6, sl
 8005ba0:	42a5      	cmp	r5, r4
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	d133      	bne.n	8005c10 <_dtoa_r+0x6e8>
 8005ba8:	f7fa faf8 	bl	800019c <__adddf3>
 8005bac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bb0:	4604      	mov	r4, r0
 8005bb2:	460d      	mov	r5, r1
 8005bb4:	f7fa ff38 	bl	8000a28 <__aeabi_dcmpgt>
 8005bb8:	b9c0      	cbnz	r0, 8005bec <_dtoa_r+0x6c4>
 8005bba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	f7fa ff09 	bl	80009d8 <__aeabi_dcmpeq>
 8005bc6:	b110      	cbz	r0, 8005bce <_dtoa_r+0x6a6>
 8005bc8:	f018 0f01 	tst.w	r8, #1
 8005bcc:	d10e      	bne.n	8005bec <_dtoa_r+0x6c4>
 8005bce:	4648      	mov	r0, r9
 8005bd0:	9903      	ldr	r1, [sp, #12]
 8005bd2:	f000 fbbb 	bl	800634c <_Bfree>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	7033      	strb	r3, [r6, #0]
 8005bda:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005bdc:	3701      	adds	r7, #1
 8005bde:	601f      	str	r7, [r3, #0]
 8005be0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f000 824b 	beq.w	800607e <_dtoa_r+0xb56>
 8005be8:	601e      	str	r6, [r3, #0]
 8005bea:	e248      	b.n	800607e <_dtoa_r+0xb56>
 8005bec:	46b8      	mov	r8, r7
 8005bee:	4633      	mov	r3, r6
 8005bf0:	461e      	mov	r6, r3
 8005bf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bf6:	2a39      	cmp	r2, #57	@ 0x39
 8005bf8:	d106      	bne.n	8005c08 <_dtoa_r+0x6e0>
 8005bfa:	459a      	cmp	sl, r3
 8005bfc:	d1f8      	bne.n	8005bf0 <_dtoa_r+0x6c8>
 8005bfe:	2230      	movs	r2, #48	@ 0x30
 8005c00:	f108 0801 	add.w	r8, r8, #1
 8005c04:	f88a 2000 	strb.w	r2, [sl]
 8005c08:	781a      	ldrb	r2, [r3, #0]
 8005c0a:	3201      	adds	r2, #1
 8005c0c:	701a      	strb	r2, [r3, #0]
 8005c0e:	e7a0      	b.n	8005b52 <_dtoa_r+0x62a>
 8005c10:	2200      	movs	r2, #0
 8005c12:	4b6f      	ldr	r3, [pc, #444]	@ (8005dd0 <_dtoa_r+0x8a8>)
 8005c14:	f7fa fc78 	bl	8000508 <__aeabi_dmul>
 8005c18:	2200      	movs	r2, #0
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	460d      	mov	r5, r1
 8005c20:	f7fa feda 	bl	80009d8 <__aeabi_dcmpeq>
 8005c24:	2800      	cmp	r0, #0
 8005c26:	d09f      	beq.n	8005b68 <_dtoa_r+0x640>
 8005c28:	e7d1      	b.n	8005bce <_dtoa_r+0x6a6>
 8005c2a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005c2c:	2a00      	cmp	r2, #0
 8005c2e:	f000 80ea 	beq.w	8005e06 <_dtoa_r+0x8de>
 8005c32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005c34:	2a01      	cmp	r2, #1
 8005c36:	f300 80cd 	bgt.w	8005dd4 <_dtoa_r+0x8ac>
 8005c3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005c3c:	2a00      	cmp	r2, #0
 8005c3e:	f000 80c1 	beq.w	8005dc4 <_dtoa_r+0x89c>
 8005c42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005c46:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c48:	9e04      	ldr	r6, [sp, #16]
 8005c4a:	9a04      	ldr	r2, [sp, #16]
 8005c4c:	2101      	movs	r1, #1
 8005c4e:	441a      	add	r2, r3
 8005c50:	9204      	str	r2, [sp, #16]
 8005c52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c54:	4648      	mov	r0, r9
 8005c56:	441a      	add	r2, r3
 8005c58:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c5a:	f000 fc75 	bl	8006548 <__i2b>
 8005c5e:	4605      	mov	r5, r0
 8005c60:	b166      	cbz	r6, 8005c7c <_dtoa_r+0x754>
 8005c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	dd09      	ble.n	8005c7c <_dtoa_r+0x754>
 8005c68:	42b3      	cmp	r3, r6
 8005c6a:	bfa8      	it	ge
 8005c6c:	4633      	movge	r3, r6
 8005c6e:	9a04      	ldr	r2, [sp, #16]
 8005c70:	1af6      	subs	r6, r6, r3
 8005c72:	1ad2      	subs	r2, r2, r3
 8005c74:	9204      	str	r2, [sp, #16]
 8005c76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c7e:	b30b      	cbz	r3, 8005cc4 <_dtoa_r+0x79c>
 8005c80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f000 80c6 	beq.w	8005e14 <_dtoa_r+0x8ec>
 8005c88:	2c00      	cmp	r4, #0
 8005c8a:	f000 80c0 	beq.w	8005e0e <_dtoa_r+0x8e6>
 8005c8e:	4629      	mov	r1, r5
 8005c90:	4622      	mov	r2, r4
 8005c92:	4648      	mov	r0, r9
 8005c94:	f000 fd10 	bl	80066b8 <__pow5mult>
 8005c98:	9a03      	ldr	r2, [sp, #12]
 8005c9a:	4601      	mov	r1, r0
 8005c9c:	4605      	mov	r5, r0
 8005c9e:	4648      	mov	r0, r9
 8005ca0:	f000 fc68 	bl	8006574 <__multiply>
 8005ca4:	9903      	ldr	r1, [sp, #12]
 8005ca6:	4680      	mov	r8, r0
 8005ca8:	4648      	mov	r0, r9
 8005caa:	f000 fb4f 	bl	800634c <_Bfree>
 8005cae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cb0:	1b1b      	subs	r3, r3, r4
 8005cb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cb4:	f000 80b1 	beq.w	8005e1a <_dtoa_r+0x8f2>
 8005cb8:	4641      	mov	r1, r8
 8005cba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cbc:	4648      	mov	r0, r9
 8005cbe:	f000 fcfb 	bl	80066b8 <__pow5mult>
 8005cc2:	9003      	str	r0, [sp, #12]
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	4648      	mov	r0, r9
 8005cc8:	f000 fc3e 	bl	8006548 <__i2b>
 8005ccc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cce:	4604      	mov	r4, r0
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 81d8 	beq.w	8006086 <_dtoa_r+0xb5e>
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	4601      	mov	r1, r0
 8005cda:	4648      	mov	r0, r9
 8005cdc:	f000 fcec 	bl	80066b8 <__pow5mult>
 8005ce0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	f300 809f 	bgt.w	8005e28 <_dtoa_r+0x900>
 8005cea:	9b06      	ldr	r3, [sp, #24]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f040 8097 	bne.w	8005e20 <_dtoa_r+0x8f8>
 8005cf2:	9b07      	ldr	r3, [sp, #28]
 8005cf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	f040 8093 	bne.w	8005e24 <_dtoa_r+0x8fc>
 8005cfe:	9b07      	ldr	r3, [sp, #28]
 8005d00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d04:	0d1b      	lsrs	r3, r3, #20
 8005d06:	051b      	lsls	r3, r3, #20
 8005d08:	b133      	cbz	r3, 8005d18 <_dtoa_r+0x7f0>
 8005d0a:	9b04      	ldr	r3, [sp, #16]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	9304      	str	r3, [sp, #16]
 8005d10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d12:	3301      	adds	r3, #1
 8005d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d16:	2301      	movs	r3, #1
 8005d18:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 81b8 	beq.w	8006092 <_dtoa_r+0xb6a>
 8005d22:	6923      	ldr	r3, [r4, #16]
 8005d24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005d28:	6918      	ldr	r0, [r3, #16]
 8005d2a:	f000 fbc1 	bl	80064b0 <__hi0bits>
 8005d2e:	f1c0 0020 	rsb	r0, r0, #32
 8005d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d34:	4418      	add	r0, r3
 8005d36:	f010 001f 	ands.w	r0, r0, #31
 8005d3a:	f000 8082 	beq.w	8005e42 <_dtoa_r+0x91a>
 8005d3e:	f1c0 0320 	rsb	r3, r0, #32
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	dd73      	ble.n	8005e2e <_dtoa_r+0x906>
 8005d46:	9b04      	ldr	r3, [sp, #16]
 8005d48:	f1c0 001c 	rsb	r0, r0, #28
 8005d4c:	4403      	add	r3, r0
 8005d4e:	9304      	str	r3, [sp, #16]
 8005d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d52:	4406      	add	r6, r0
 8005d54:	4403      	add	r3, r0
 8005d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d58:	9b04      	ldr	r3, [sp, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	dd05      	ble.n	8005d6a <_dtoa_r+0x842>
 8005d5e:	461a      	mov	r2, r3
 8005d60:	4648      	mov	r0, r9
 8005d62:	9903      	ldr	r1, [sp, #12]
 8005d64:	f000 fd02 	bl	800676c <__lshift>
 8005d68:	9003      	str	r0, [sp, #12]
 8005d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	dd05      	ble.n	8005d7c <_dtoa_r+0x854>
 8005d70:	4621      	mov	r1, r4
 8005d72:	461a      	mov	r2, r3
 8005d74:	4648      	mov	r0, r9
 8005d76:	f000 fcf9 	bl	800676c <__lshift>
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d061      	beq.n	8005e46 <_dtoa_r+0x91e>
 8005d82:	4621      	mov	r1, r4
 8005d84:	9803      	ldr	r0, [sp, #12]
 8005d86:	f000 fd5d 	bl	8006844 <__mcmp>
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	da5b      	bge.n	8005e46 <_dtoa_r+0x91e>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	220a      	movs	r2, #10
 8005d92:	4648      	mov	r0, r9
 8005d94:	9903      	ldr	r1, [sp, #12]
 8005d96:	f000 fafb 	bl	8006390 <__multadd>
 8005d9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d9c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005da0:	9003      	str	r0, [sp, #12]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 8177 	beq.w	8006096 <_dtoa_r+0xb6e>
 8005da8:	4629      	mov	r1, r5
 8005daa:	2300      	movs	r3, #0
 8005dac:	220a      	movs	r2, #10
 8005dae:	4648      	mov	r0, r9
 8005db0:	f000 faee 	bl	8006390 <__multadd>
 8005db4:	f1bb 0f00 	cmp.w	fp, #0
 8005db8:	4605      	mov	r5, r0
 8005dba:	dc6f      	bgt.n	8005e9c <_dtoa_r+0x974>
 8005dbc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	dc49      	bgt.n	8005e56 <_dtoa_r+0x92e>
 8005dc2:	e06b      	b.n	8005e9c <_dtoa_r+0x974>
 8005dc4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005dc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005dca:	e73c      	b.n	8005c46 <_dtoa_r+0x71e>
 8005dcc:	3fe00000 	.word	0x3fe00000
 8005dd0:	40240000 	.word	0x40240000
 8005dd4:	9b08      	ldr	r3, [sp, #32]
 8005dd6:	1e5c      	subs	r4, r3, #1
 8005dd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dda:	42a3      	cmp	r3, r4
 8005ddc:	db09      	blt.n	8005df2 <_dtoa_r+0x8ca>
 8005dde:	1b1c      	subs	r4, r3, r4
 8005de0:	9b08      	ldr	r3, [sp, #32]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	f6bf af30 	bge.w	8005c48 <_dtoa_r+0x720>
 8005de8:	9b04      	ldr	r3, [sp, #16]
 8005dea:	9a08      	ldr	r2, [sp, #32]
 8005dec:	1a9e      	subs	r6, r3, r2
 8005dee:	2300      	movs	r3, #0
 8005df0:	e72b      	b.n	8005c4a <_dtoa_r+0x722>
 8005df2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005df4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005df6:	1ae3      	subs	r3, r4, r3
 8005df8:	441a      	add	r2, r3
 8005dfa:	940a      	str	r4, [sp, #40]	@ 0x28
 8005dfc:	9e04      	ldr	r6, [sp, #16]
 8005dfe:	2400      	movs	r4, #0
 8005e00:	9b08      	ldr	r3, [sp, #32]
 8005e02:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e04:	e721      	b.n	8005c4a <_dtoa_r+0x722>
 8005e06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e08:	9e04      	ldr	r6, [sp, #16]
 8005e0a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005e0c:	e728      	b.n	8005c60 <_dtoa_r+0x738>
 8005e0e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005e12:	e751      	b.n	8005cb8 <_dtoa_r+0x790>
 8005e14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e16:	9903      	ldr	r1, [sp, #12]
 8005e18:	e750      	b.n	8005cbc <_dtoa_r+0x794>
 8005e1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e1e:	e751      	b.n	8005cc4 <_dtoa_r+0x79c>
 8005e20:	2300      	movs	r3, #0
 8005e22:	e779      	b.n	8005d18 <_dtoa_r+0x7f0>
 8005e24:	9b06      	ldr	r3, [sp, #24]
 8005e26:	e777      	b.n	8005d18 <_dtoa_r+0x7f0>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e2c:	e779      	b.n	8005d22 <_dtoa_r+0x7fa>
 8005e2e:	d093      	beq.n	8005d58 <_dtoa_r+0x830>
 8005e30:	9a04      	ldr	r2, [sp, #16]
 8005e32:	331c      	adds	r3, #28
 8005e34:	441a      	add	r2, r3
 8005e36:	9204      	str	r2, [sp, #16]
 8005e38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e3a:	441e      	add	r6, r3
 8005e3c:	441a      	add	r2, r3
 8005e3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e40:	e78a      	b.n	8005d58 <_dtoa_r+0x830>
 8005e42:	4603      	mov	r3, r0
 8005e44:	e7f4      	b.n	8005e30 <_dtoa_r+0x908>
 8005e46:	9b08      	ldr	r3, [sp, #32]
 8005e48:	46b8      	mov	r8, r7
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	dc20      	bgt.n	8005e90 <_dtoa_r+0x968>
 8005e4e:	469b      	mov	fp, r3
 8005e50:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	dd1e      	ble.n	8005e94 <_dtoa_r+0x96c>
 8005e56:	f1bb 0f00 	cmp.w	fp, #0
 8005e5a:	f47f adb1 	bne.w	80059c0 <_dtoa_r+0x498>
 8005e5e:	4621      	mov	r1, r4
 8005e60:	465b      	mov	r3, fp
 8005e62:	2205      	movs	r2, #5
 8005e64:	4648      	mov	r0, r9
 8005e66:	f000 fa93 	bl	8006390 <__multadd>
 8005e6a:	4601      	mov	r1, r0
 8005e6c:	4604      	mov	r4, r0
 8005e6e:	9803      	ldr	r0, [sp, #12]
 8005e70:	f000 fce8 	bl	8006844 <__mcmp>
 8005e74:	2800      	cmp	r0, #0
 8005e76:	f77f ada3 	ble.w	80059c0 <_dtoa_r+0x498>
 8005e7a:	4656      	mov	r6, sl
 8005e7c:	2331      	movs	r3, #49	@ 0x31
 8005e7e:	f108 0801 	add.w	r8, r8, #1
 8005e82:	f806 3b01 	strb.w	r3, [r6], #1
 8005e86:	e59f      	b.n	80059c8 <_dtoa_r+0x4a0>
 8005e88:	46b8      	mov	r8, r7
 8005e8a:	9c08      	ldr	r4, [sp, #32]
 8005e8c:	4625      	mov	r5, r4
 8005e8e:	e7f4      	b.n	8005e7a <_dtoa_r+0x952>
 8005e90:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005e94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f000 8101 	beq.w	800609e <_dtoa_r+0xb76>
 8005e9c:	2e00      	cmp	r6, #0
 8005e9e:	dd05      	ble.n	8005eac <_dtoa_r+0x984>
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	4632      	mov	r2, r6
 8005ea4:	4648      	mov	r0, r9
 8005ea6:	f000 fc61 	bl	800676c <__lshift>
 8005eaa:	4605      	mov	r5, r0
 8005eac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d05c      	beq.n	8005f6c <_dtoa_r+0xa44>
 8005eb2:	4648      	mov	r0, r9
 8005eb4:	6869      	ldr	r1, [r5, #4]
 8005eb6:	f000 fa09 	bl	80062cc <_Balloc>
 8005eba:	4606      	mov	r6, r0
 8005ebc:	b928      	cbnz	r0, 8005eca <_dtoa_r+0x9a2>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005ec4:	4b80      	ldr	r3, [pc, #512]	@ (80060c8 <_dtoa_r+0xba0>)
 8005ec6:	f7ff bb43 	b.w	8005550 <_dtoa_r+0x28>
 8005eca:	692a      	ldr	r2, [r5, #16]
 8005ecc:	f105 010c 	add.w	r1, r5, #12
 8005ed0:	3202      	adds	r2, #2
 8005ed2:	0092      	lsls	r2, r2, #2
 8005ed4:	300c      	adds	r0, #12
 8005ed6:	f002 f925 	bl	8008124 <memcpy>
 8005eda:	2201      	movs	r2, #1
 8005edc:	4631      	mov	r1, r6
 8005ede:	4648      	mov	r0, r9
 8005ee0:	f000 fc44 	bl	800676c <__lshift>
 8005ee4:	462f      	mov	r7, r5
 8005ee6:	4605      	mov	r5, r0
 8005ee8:	f10a 0301 	add.w	r3, sl, #1
 8005eec:	9304      	str	r3, [sp, #16]
 8005eee:	eb0a 030b 	add.w	r3, sl, fp
 8005ef2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ef4:	9b06      	ldr	r3, [sp, #24]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	9309      	str	r3, [sp, #36]	@ 0x24
 8005efc:	9b04      	ldr	r3, [sp, #16]
 8005efe:	4621      	mov	r1, r4
 8005f00:	9803      	ldr	r0, [sp, #12]
 8005f02:	f103 3bff 	add.w	fp, r3, #4294967295
 8005f06:	f7ff fa85 	bl	8005414 <quorem>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	4639      	mov	r1, r7
 8005f0e:	3330      	adds	r3, #48	@ 0x30
 8005f10:	9006      	str	r0, [sp, #24]
 8005f12:	9803      	ldr	r0, [sp, #12]
 8005f14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f16:	f000 fc95 	bl	8006844 <__mcmp>
 8005f1a:	462a      	mov	r2, r5
 8005f1c:	9008      	str	r0, [sp, #32]
 8005f1e:	4621      	mov	r1, r4
 8005f20:	4648      	mov	r0, r9
 8005f22:	f000 fcab 	bl	800687c <__mdiff>
 8005f26:	68c2      	ldr	r2, [r0, #12]
 8005f28:	4606      	mov	r6, r0
 8005f2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f2c:	bb02      	cbnz	r2, 8005f70 <_dtoa_r+0xa48>
 8005f2e:	4601      	mov	r1, r0
 8005f30:	9803      	ldr	r0, [sp, #12]
 8005f32:	f000 fc87 	bl	8006844 <__mcmp>
 8005f36:	4602      	mov	r2, r0
 8005f38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f3a:	4631      	mov	r1, r6
 8005f3c:	4648      	mov	r0, r9
 8005f3e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005f42:	f000 fa03 	bl	800634c <_Bfree>
 8005f46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005f4a:	9e04      	ldr	r6, [sp, #16]
 8005f4c:	ea42 0103 	orr.w	r1, r2, r3
 8005f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f52:	4319      	orrs	r1, r3
 8005f54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f56:	d10d      	bne.n	8005f74 <_dtoa_r+0xa4c>
 8005f58:	2b39      	cmp	r3, #57	@ 0x39
 8005f5a:	d027      	beq.n	8005fac <_dtoa_r+0xa84>
 8005f5c:	9a08      	ldr	r2, [sp, #32]
 8005f5e:	2a00      	cmp	r2, #0
 8005f60:	dd01      	ble.n	8005f66 <_dtoa_r+0xa3e>
 8005f62:	9b06      	ldr	r3, [sp, #24]
 8005f64:	3331      	adds	r3, #49	@ 0x31
 8005f66:	f88b 3000 	strb.w	r3, [fp]
 8005f6a:	e52e      	b.n	80059ca <_dtoa_r+0x4a2>
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	e7b9      	b.n	8005ee4 <_dtoa_r+0x9bc>
 8005f70:	2201      	movs	r2, #1
 8005f72:	e7e2      	b.n	8005f3a <_dtoa_r+0xa12>
 8005f74:	9908      	ldr	r1, [sp, #32]
 8005f76:	2900      	cmp	r1, #0
 8005f78:	db04      	blt.n	8005f84 <_dtoa_r+0xa5c>
 8005f7a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005f7c:	4301      	orrs	r1, r0
 8005f7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f80:	4301      	orrs	r1, r0
 8005f82:	d120      	bne.n	8005fc6 <_dtoa_r+0xa9e>
 8005f84:	2a00      	cmp	r2, #0
 8005f86:	ddee      	ble.n	8005f66 <_dtoa_r+0xa3e>
 8005f88:	2201      	movs	r2, #1
 8005f8a:	9903      	ldr	r1, [sp, #12]
 8005f8c:	4648      	mov	r0, r9
 8005f8e:	9304      	str	r3, [sp, #16]
 8005f90:	f000 fbec 	bl	800676c <__lshift>
 8005f94:	4621      	mov	r1, r4
 8005f96:	9003      	str	r0, [sp, #12]
 8005f98:	f000 fc54 	bl	8006844 <__mcmp>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	9b04      	ldr	r3, [sp, #16]
 8005fa0:	dc02      	bgt.n	8005fa8 <_dtoa_r+0xa80>
 8005fa2:	d1e0      	bne.n	8005f66 <_dtoa_r+0xa3e>
 8005fa4:	07da      	lsls	r2, r3, #31
 8005fa6:	d5de      	bpl.n	8005f66 <_dtoa_r+0xa3e>
 8005fa8:	2b39      	cmp	r3, #57	@ 0x39
 8005faa:	d1da      	bne.n	8005f62 <_dtoa_r+0xa3a>
 8005fac:	2339      	movs	r3, #57	@ 0x39
 8005fae:	f88b 3000 	strb.w	r3, [fp]
 8005fb2:	4633      	mov	r3, r6
 8005fb4:	461e      	mov	r6, r3
 8005fb6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	2a39      	cmp	r2, #57	@ 0x39
 8005fbe:	d04e      	beq.n	800605e <_dtoa_r+0xb36>
 8005fc0:	3201      	adds	r2, #1
 8005fc2:	701a      	strb	r2, [r3, #0]
 8005fc4:	e501      	b.n	80059ca <_dtoa_r+0x4a2>
 8005fc6:	2a00      	cmp	r2, #0
 8005fc8:	dd03      	ble.n	8005fd2 <_dtoa_r+0xaaa>
 8005fca:	2b39      	cmp	r3, #57	@ 0x39
 8005fcc:	d0ee      	beq.n	8005fac <_dtoa_r+0xa84>
 8005fce:	3301      	adds	r3, #1
 8005fd0:	e7c9      	b.n	8005f66 <_dtoa_r+0xa3e>
 8005fd2:	9a04      	ldr	r2, [sp, #16]
 8005fd4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fd6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005fda:	428a      	cmp	r2, r1
 8005fdc:	d028      	beq.n	8006030 <_dtoa_r+0xb08>
 8005fde:	2300      	movs	r3, #0
 8005fe0:	220a      	movs	r2, #10
 8005fe2:	9903      	ldr	r1, [sp, #12]
 8005fe4:	4648      	mov	r0, r9
 8005fe6:	f000 f9d3 	bl	8006390 <__multadd>
 8005fea:	42af      	cmp	r7, r5
 8005fec:	9003      	str	r0, [sp, #12]
 8005fee:	f04f 0300 	mov.w	r3, #0
 8005ff2:	f04f 020a 	mov.w	r2, #10
 8005ff6:	4639      	mov	r1, r7
 8005ff8:	4648      	mov	r0, r9
 8005ffa:	d107      	bne.n	800600c <_dtoa_r+0xae4>
 8005ffc:	f000 f9c8 	bl	8006390 <__multadd>
 8006000:	4607      	mov	r7, r0
 8006002:	4605      	mov	r5, r0
 8006004:	9b04      	ldr	r3, [sp, #16]
 8006006:	3301      	adds	r3, #1
 8006008:	9304      	str	r3, [sp, #16]
 800600a:	e777      	b.n	8005efc <_dtoa_r+0x9d4>
 800600c:	f000 f9c0 	bl	8006390 <__multadd>
 8006010:	4629      	mov	r1, r5
 8006012:	4607      	mov	r7, r0
 8006014:	2300      	movs	r3, #0
 8006016:	220a      	movs	r2, #10
 8006018:	4648      	mov	r0, r9
 800601a:	f000 f9b9 	bl	8006390 <__multadd>
 800601e:	4605      	mov	r5, r0
 8006020:	e7f0      	b.n	8006004 <_dtoa_r+0xadc>
 8006022:	f1bb 0f00 	cmp.w	fp, #0
 8006026:	bfcc      	ite	gt
 8006028:	465e      	movgt	r6, fp
 800602a:	2601      	movle	r6, #1
 800602c:	2700      	movs	r7, #0
 800602e:	4456      	add	r6, sl
 8006030:	2201      	movs	r2, #1
 8006032:	9903      	ldr	r1, [sp, #12]
 8006034:	4648      	mov	r0, r9
 8006036:	9304      	str	r3, [sp, #16]
 8006038:	f000 fb98 	bl	800676c <__lshift>
 800603c:	4621      	mov	r1, r4
 800603e:	9003      	str	r0, [sp, #12]
 8006040:	f000 fc00 	bl	8006844 <__mcmp>
 8006044:	2800      	cmp	r0, #0
 8006046:	dcb4      	bgt.n	8005fb2 <_dtoa_r+0xa8a>
 8006048:	d102      	bne.n	8006050 <_dtoa_r+0xb28>
 800604a:	9b04      	ldr	r3, [sp, #16]
 800604c:	07db      	lsls	r3, r3, #31
 800604e:	d4b0      	bmi.n	8005fb2 <_dtoa_r+0xa8a>
 8006050:	4633      	mov	r3, r6
 8006052:	461e      	mov	r6, r3
 8006054:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006058:	2a30      	cmp	r2, #48	@ 0x30
 800605a:	d0fa      	beq.n	8006052 <_dtoa_r+0xb2a>
 800605c:	e4b5      	b.n	80059ca <_dtoa_r+0x4a2>
 800605e:	459a      	cmp	sl, r3
 8006060:	d1a8      	bne.n	8005fb4 <_dtoa_r+0xa8c>
 8006062:	2331      	movs	r3, #49	@ 0x31
 8006064:	f108 0801 	add.w	r8, r8, #1
 8006068:	f88a 3000 	strb.w	r3, [sl]
 800606c:	e4ad      	b.n	80059ca <_dtoa_r+0x4a2>
 800606e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006070:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80060cc <_dtoa_r+0xba4>
 8006074:	b11b      	cbz	r3, 800607e <_dtoa_r+0xb56>
 8006076:	f10a 0308 	add.w	r3, sl, #8
 800607a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800607c:	6013      	str	r3, [r2, #0]
 800607e:	4650      	mov	r0, sl
 8006080:	b017      	add	sp, #92	@ 0x5c
 8006082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006086:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006088:	2b01      	cmp	r3, #1
 800608a:	f77f ae2e 	ble.w	8005cea <_dtoa_r+0x7c2>
 800608e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006090:	930a      	str	r3, [sp, #40]	@ 0x28
 8006092:	2001      	movs	r0, #1
 8006094:	e64d      	b.n	8005d32 <_dtoa_r+0x80a>
 8006096:	f1bb 0f00 	cmp.w	fp, #0
 800609a:	f77f aed9 	ble.w	8005e50 <_dtoa_r+0x928>
 800609e:	4656      	mov	r6, sl
 80060a0:	4621      	mov	r1, r4
 80060a2:	9803      	ldr	r0, [sp, #12]
 80060a4:	f7ff f9b6 	bl	8005414 <quorem>
 80060a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80060ac:	f806 3b01 	strb.w	r3, [r6], #1
 80060b0:	eba6 020a 	sub.w	r2, r6, sl
 80060b4:	4593      	cmp	fp, r2
 80060b6:	ddb4      	ble.n	8006022 <_dtoa_r+0xafa>
 80060b8:	2300      	movs	r3, #0
 80060ba:	220a      	movs	r2, #10
 80060bc:	4648      	mov	r0, r9
 80060be:	9903      	ldr	r1, [sp, #12]
 80060c0:	f000 f966 	bl	8006390 <__multadd>
 80060c4:	9003      	str	r0, [sp, #12]
 80060c6:	e7eb      	b.n	80060a0 <_dtoa_r+0xb78>
 80060c8:	08008bd9 	.word	0x08008bd9
 80060cc:	08008b5d 	.word	0x08008b5d

080060d0 <_free_r>:
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	4605      	mov	r5, r0
 80060d4:	2900      	cmp	r1, #0
 80060d6:	d040      	beq.n	800615a <_free_r+0x8a>
 80060d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060dc:	1f0c      	subs	r4, r1, #4
 80060de:	2b00      	cmp	r3, #0
 80060e0:	bfb8      	it	lt
 80060e2:	18e4      	addlt	r4, r4, r3
 80060e4:	f000 f8e6 	bl	80062b4 <__malloc_lock>
 80060e8:	4a1c      	ldr	r2, [pc, #112]	@ (800615c <_free_r+0x8c>)
 80060ea:	6813      	ldr	r3, [r2, #0]
 80060ec:	b933      	cbnz	r3, 80060fc <_free_r+0x2c>
 80060ee:	6063      	str	r3, [r4, #4]
 80060f0:	6014      	str	r4, [r2, #0]
 80060f2:	4628      	mov	r0, r5
 80060f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060f8:	f000 b8e2 	b.w	80062c0 <__malloc_unlock>
 80060fc:	42a3      	cmp	r3, r4
 80060fe:	d908      	bls.n	8006112 <_free_r+0x42>
 8006100:	6820      	ldr	r0, [r4, #0]
 8006102:	1821      	adds	r1, r4, r0
 8006104:	428b      	cmp	r3, r1
 8006106:	bf01      	itttt	eq
 8006108:	6819      	ldreq	r1, [r3, #0]
 800610a:	685b      	ldreq	r3, [r3, #4]
 800610c:	1809      	addeq	r1, r1, r0
 800610e:	6021      	streq	r1, [r4, #0]
 8006110:	e7ed      	b.n	80060ee <_free_r+0x1e>
 8006112:	461a      	mov	r2, r3
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	b10b      	cbz	r3, 800611c <_free_r+0x4c>
 8006118:	42a3      	cmp	r3, r4
 800611a:	d9fa      	bls.n	8006112 <_free_r+0x42>
 800611c:	6811      	ldr	r1, [r2, #0]
 800611e:	1850      	adds	r0, r2, r1
 8006120:	42a0      	cmp	r0, r4
 8006122:	d10b      	bne.n	800613c <_free_r+0x6c>
 8006124:	6820      	ldr	r0, [r4, #0]
 8006126:	4401      	add	r1, r0
 8006128:	1850      	adds	r0, r2, r1
 800612a:	4283      	cmp	r3, r0
 800612c:	6011      	str	r1, [r2, #0]
 800612e:	d1e0      	bne.n	80060f2 <_free_r+0x22>
 8006130:	6818      	ldr	r0, [r3, #0]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	4408      	add	r0, r1
 8006136:	6010      	str	r0, [r2, #0]
 8006138:	6053      	str	r3, [r2, #4]
 800613a:	e7da      	b.n	80060f2 <_free_r+0x22>
 800613c:	d902      	bls.n	8006144 <_free_r+0x74>
 800613e:	230c      	movs	r3, #12
 8006140:	602b      	str	r3, [r5, #0]
 8006142:	e7d6      	b.n	80060f2 <_free_r+0x22>
 8006144:	6820      	ldr	r0, [r4, #0]
 8006146:	1821      	adds	r1, r4, r0
 8006148:	428b      	cmp	r3, r1
 800614a:	bf01      	itttt	eq
 800614c:	6819      	ldreq	r1, [r3, #0]
 800614e:	685b      	ldreq	r3, [r3, #4]
 8006150:	1809      	addeq	r1, r1, r0
 8006152:	6021      	streq	r1, [r4, #0]
 8006154:	6063      	str	r3, [r4, #4]
 8006156:	6054      	str	r4, [r2, #4]
 8006158:	e7cb      	b.n	80060f2 <_free_r+0x22>
 800615a:	bd38      	pop	{r3, r4, r5, pc}
 800615c:	20000444 	.word	0x20000444

08006160 <malloc>:
 8006160:	4b02      	ldr	r3, [pc, #8]	@ (800616c <malloc+0xc>)
 8006162:	4601      	mov	r1, r0
 8006164:	6818      	ldr	r0, [r3, #0]
 8006166:	f000 b825 	b.w	80061b4 <_malloc_r>
 800616a:	bf00      	nop
 800616c:	20000018 	.word	0x20000018

08006170 <sbrk_aligned>:
 8006170:	b570      	push	{r4, r5, r6, lr}
 8006172:	4e0f      	ldr	r6, [pc, #60]	@ (80061b0 <sbrk_aligned+0x40>)
 8006174:	460c      	mov	r4, r1
 8006176:	6831      	ldr	r1, [r6, #0]
 8006178:	4605      	mov	r5, r0
 800617a:	b911      	cbnz	r1, 8006182 <sbrk_aligned+0x12>
 800617c:	f001 ffc2 	bl	8008104 <_sbrk_r>
 8006180:	6030      	str	r0, [r6, #0]
 8006182:	4621      	mov	r1, r4
 8006184:	4628      	mov	r0, r5
 8006186:	f001 ffbd 	bl	8008104 <_sbrk_r>
 800618a:	1c43      	adds	r3, r0, #1
 800618c:	d103      	bne.n	8006196 <sbrk_aligned+0x26>
 800618e:	f04f 34ff 	mov.w	r4, #4294967295
 8006192:	4620      	mov	r0, r4
 8006194:	bd70      	pop	{r4, r5, r6, pc}
 8006196:	1cc4      	adds	r4, r0, #3
 8006198:	f024 0403 	bic.w	r4, r4, #3
 800619c:	42a0      	cmp	r0, r4
 800619e:	d0f8      	beq.n	8006192 <sbrk_aligned+0x22>
 80061a0:	1a21      	subs	r1, r4, r0
 80061a2:	4628      	mov	r0, r5
 80061a4:	f001 ffae 	bl	8008104 <_sbrk_r>
 80061a8:	3001      	adds	r0, #1
 80061aa:	d1f2      	bne.n	8006192 <sbrk_aligned+0x22>
 80061ac:	e7ef      	b.n	800618e <sbrk_aligned+0x1e>
 80061ae:	bf00      	nop
 80061b0:	20000440 	.word	0x20000440

080061b4 <_malloc_r>:
 80061b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061b8:	1ccd      	adds	r5, r1, #3
 80061ba:	f025 0503 	bic.w	r5, r5, #3
 80061be:	3508      	adds	r5, #8
 80061c0:	2d0c      	cmp	r5, #12
 80061c2:	bf38      	it	cc
 80061c4:	250c      	movcc	r5, #12
 80061c6:	2d00      	cmp	r5, #0
 80061c8:	4606      	mov	r6, r0
 80061ca:	db01      	blt.n	80061d0 <_malloc_r+0x1c>
 80061cc:	42a9      	cmp	r1, r5
 80061ce:	d904      	bls.n	80061da <_malloc_r+0x26>
 80061d0:	230c      	movs	r3, #12
 80061d2:	6033      	str	r3, [r6, #0]
 80061d4:	2000      	movs	r0, #0
 80061d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80062b0 <_malloc_r+0xfc>
 80061de:	f000 f869 	bl	80062b4 <__malloc_lock>
 80061e2:	f8d8 3000 	ldr.w	r3, [r8]
 80061e6:	461c      	mov	r4, r3
 80061e8:	bb44      	cbnz	r4, 800623c <_malloc_r+0x88>
 80061ea:	4629      	mov	r1, r5
 80061ec:	4630      	mov	r0, r6
 80061ee:	f7ff ffbf 	bl	8006170 <sbrk_aligned>
 80061f2:	1c43      	adds	r3, r0, #1
 80061f4:	4604      	mov	r4, r0
 80061f6:	d158      	bne.n	80062aa <_malloc_r+0xf6>
 80061f8:	f8d8 4000 	ldr.w	r4, [r8]
 80061fc:	4627      	mov	r7, r4
 80061fe:	2f00      	cmp	r7, #0
 8006200:	d143      	bne.n	800628a <_malloc_r+0xd6>
 8006202:	2c00      	cmp	r4, #0
 8006204:	d04b      	beq.n	800629e <_malloc_r+0xea>
 8006206:	6823      	ldr	r3, [r4, #0]
 8006208:	4639      	mov	r1, r7
 800620a:	4630      	mov	r0, r6
 800620c:	eb04 0903 	add.w	r9, r4, r3
 8006210:	f001 ff78 	bl	8008104 <_sbrk_r>
 8006214:	4581      	cmp	r9, r0
 8006216:	d142      	bne.n	800629e <_malloc_r+0xea>
 8006218:	6821      	ldr	r1, [r4, #0]
 800621a:	4630      	mov	r0, r6
 800621c:	1a6d      	subs	r5, r5, r1
 800621e:	4629      	mov	r1, r5
 8006220:	f7ff ffa6 	bl	8006170 <sbrk_aligned>
 8006224:	3001      	adds	r0, #1
 8006226:	d03a      	beq.n	800629e <_malloc_r+0xea>
 8006228:	6823      	ldr	r3, [r4, #0]
 800622a:	442b      	add	r3, r5
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	f8d8 3000 	ldr.w	r3, [r8]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	bb62      	cbnz	r2, 8006290 <_malloc_r+0xdc>
 8006236:	f8c8 7000 	str.w	r7, [r8]
 800623a:	e00f      	b.n	800625c <_malloc_r+0xa8>
 800623c:	6822      	ldr	r2, [r4, #0]
 800623e:	1b52      	subs	r2, r2, r5
 8006240:	d420      	bmi.n	8006284 <_malloc_r+0xd0>
 8006242:	2a0b      	cmp	r2, #11
 8006244:	d917      	bls.n	8006276 <_malloc_r+0xc2>
 8006246:	1961      	adds	r1, r4, r5
 8006248:	42a3      	cmp	r3, r4
 800624a:	6025      	str	r5, [r4, #0]
 800624c:	bf18      	it	ne
 800624e:	6059      	strne	r1, [r3, #4]
 8006250:	6863      	ldr	r3, [r4, #4]
 8006252:	bf08      	it	eq
 8006254:	f8c8 1000 	streq.w	r1, [r8]
 8006258:	5162      	str	r2, [r4, r5]
 800625a:	604b      	str	r3, [r1, #4]
 800625c:	4630      	mov	r0, r6
 800625e:	f000 f82f 	bl	80062c0 <__malloc_unlock>
 8006262:	f104 000b 	add.w	r0, r4, #11
 8006266:	1d23      	adds	r3, r4, #4
 8006268:	f020 0007 	bic.w	r0, r0, #7
 800626c:	1ac2      	subs	r2, r0, r3
 800626e:	bf1c      	itt	ne
 8006270:	1a1b      	subne	r3, r3, r0
 8006272:	50a3      	strne	r3, [r4, r2]
 8006274:	e7af      	b.n	80061d6 <_malloc_r+0x22>
 8006276:	6862      	ldr	r2, [r4, #4]
 8006278:	42a3      	cmp	r3, r4
 800627a:	bf0c      	ite	eq
 800627c:	f8c8 2000 	streq.w	r2, [r8]
 8006280:	605a      	strne	r2, [r3, #4]
 8006282:	e7eb      	b.n	800625c <_malloc_r+0xa8>
 8006284:	4623      	mov	r3, r4
 8006286:	6864      	ldr	r4, [r4, #4]
 8006288:	e7ae      	b.n	80061e8 <_malloc_r+0x34>
 800628a:	463c      	mov	r4, r7
 800628c:	687f      	ldr	r7, [r7, #4]
 800628e:	e7b6      	b.n	80061fe <_malloc_r+0x4a>
 8006290:	461a      	mov	r2, r3
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	42a3      	cmp	r3, r4
 8006296:	d1fb      	bne.n	8006290 <_malloc_r+0xdc>
 8006298:	2300      	movs	r3, #0
 800629a:	6053      	str	r3, [r2, #4]
 800629c:	e7de      	b.n	800625c <_malloc_r+0xa8>
 800629e:	230c      	movs	r3, #12
 80062a0:	4630      	mov	r0, r6
 80062a2:	6033      	str	r3, [r6, #0]
 80062a4:	f000 f80c 	bl	80062c0 <__malloc_unlock>
 80062a8:	e794      	b.n	80061d4 <_malloc_r+0x20>
 80062aa:	6005      	str	r5, [r0, #0]
 80062ac:	e7d6      	b.n	800625c <_malloc_r+0xa8>
 80062ae:	bf00      	nop
 80062b0:	20000444 	.word	0x20000444

080062b4 <__malloc_lock>:
 80062b4:	4801      	ldr	r0, [pc, #4]	@ (80062bc <__malloc_lock+0x8>)
 80062b6:	f7ff b898 	b.w	80053ea <__retarget_lock_acquire_recursive>
 80062ba:	bf00      	nop
 80062bc:	2000043c 	.word	0x2000043c

080062c0 <__malloc_unlock>:
 80062c0:	4801      	ldr	r0, [pc, #4]	@ (80062c8 <__malloc_unlock+0x8>)
 80062c2:	f7ff b893 	b.w	80053ec <__retarget_lock_release_recursive>
 80062c6:	bf00      	nop
 80062c8:	2000043c 	.word	0x2000043c

080062cc <_Balloc>:
 80062cc:	b570      	push	{r4, r5, r6, lr}
 80062ce:	69c6      	ldr	r6, [r0, #28]
 80062d0:	4604      	mov	r4, r0
 80062d2:	460d      	mov	r5, r1
 80062d4:	b976      	cbnz	r6, 80062f4 <_Balloc+0x28>
 80062d6:	2010      	movs	r0, #16
 80062d8:	f7ff ff42 	bl	8006160 <malloc>
 80062dc:	4602      	mov	r2, r0
 80062de:	61e0      	str	r0, [r4, #28]
 80062e0:	b920      	cbnz	r0, 80062ec <_Balloc+0x20>
 80062e2:	216b      	movs	r1, #107	@ 0x6b
 80062e4:	4b17      	ldr	r3, [pc, #92]	@ (8006344 <_Balloc+0x78>)
 80062e6:	4818      	ldr	r0, [pc, #96]	@ (8006348 <_Balloc+0x7c>)
 80062e8:	f001 ff30 	bl	800814c <__assert_func>
 80062ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062f0:	6006      	str	r6, [r0, #0]
 80062f2:	60c6      	str	r6, [r0, #12]
 80062f4:	69e6      	ldr	r6, [r4, #28]
 80062f6:	68f3      	ldr	r3, [r6, #12]
 80062f8:	b183      	cbz	r3, 800631c <_Balloc+0x50>
 80062fa:	69e3      	ldr	r3, [r4, #28]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006302:	b9b8      	cbnz	r0, 8006334 <_Balloc+0x68>
 8006304:	2101      	movs	r1, #1
 8006306:	fa01 f605 	lsl.w	r6, r1, r5
 800630a:	1d72      	adds	r2, r6, #5
 800630c:	4620      	mov	r0, r4
 800630e:	0092      	lsls	r2, r2, #2
 8006310:	f001 ff3a 	bl	8008188 <_calloc_r>
 8006314:	b160      	cbz	r0, 8006330 <_Balloc+0x64>
 8006316:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800631a:	e00e      	b.n	800633a <_Balloc+0x6e>
 800631c:	2221      	movs	r2, #33	@ 0x21
 800631e:	2104      	movs	r1, #4
 8006320:	4620      	mov	r0, r4
 8006322:	f001 ff31 	bl	8008188 <_calloc_r>
 8006326:	69e3      	ldr	r3, [r4, #28]
 8006328:	60f0      	str	r0, [r6, #12]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1e4      	bne.n	80062fa <_Balloc+0x2e>
 8006330:	2000      	movs	r0, #0
 8006332:	bd70      	pop	{r4, r5, r6, pc}
 8006334:	6802      	ldr	r2, [r0, #0]
 8006336:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800633a:	2300      	movs	r3, #0
 800633c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006340:	e7f7      	b.n	8006332 <_Balloc+0x66>
 8006342:	bf00      	nop
 8006344:	08008b6a 	.word	0x08008b6a
 8006348:	08008bea 	.word	0x08008bea

0800634c <_Bfree>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	69c6      	ldr	r6, [r0, #28]
 8006350:	4605      	mov	r5, r0
 8006352:	460c      	mov	r4, r1
 8006354:	b976      	cbnz	r6, 8006374 <_Bfree+0x28>
 8006356:	2010      	movs	r0, #16
 8006358:	f7ff ff02 	bl	8006160 <malloc>
 800635c:	4602      	mov	r2, r0
 800635e:	61e8      	str	r0, [r5, #28]
 8006360:	b920      	cbnz	r0, 800636c <_Bfree+0x20>
 8006362:	218f      	movs	r1, #143	@ 0x8f
 8006364:	4b08      	ldr	r3, [pc, #32]	@ (8006388 <_Bfree+0x3c>)
 8006366:	4809      	ldr	r0, [pc, #36]	@ (800638c <_Bfree+0x40>)
 8006368:	f001 fef0 	bl	800814c <__assert_func>
 800636c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006370:	6006      	str	r6, [r0, #0]
 8006372:	60c6      	str	r6, [r0, #12]
 8006374:	b13c      	cbz	r4, 8006386 <_Bfree+0x3a>
 8006376:	69eb      	ldr	r3, [r5, #28]
 8006378:	6862      	ldr	r2, [r4, #4]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006380:	6021      	str	r1, [r4, #0]
 8006382:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006386:	bd70      	pop	{r4, r5, r6, pc}
 8006388:	08008b6a 	.word	0x08008b6a
 800638c:	08008bea 	.word	0x08008bea

08006390 <__multadd>:
 8006390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006394:	4607      	mov	r7, r0
 8006396:	460c      	mov	r4, r1
 8006398:	461e      	mov	r6, r3
 800639a:	2000      	movs	r0, #0
 800639c:	690d      	ldr	r5, [r1, #16]
 800639e:	f101 0c14 	add.w	ip, r1, #20
 80063a2:	f8dc 3000 	ldr.w	r3, [ip]
 80063a6:	3001      	adds	r0, #1
 80063a8:	b299      	uxth	r1, r3
 80063aa:	fb02 6101 	mla	r1, r2, r1, r6
 80063ae:	0c1e      	lsrs	r6, r3, #16
 80063b0:	0c0b      	lsrs	r3, r1, #16
 80063b2:	fb02 3306 	mla	r3, r2, r6, r3
 80063b6:	b289      	uxth	r1, r1
 80063b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80063bc:	4285      	cmp	r5, r0
 80063be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80063c2:	f84c 1b04 	str.w	r1, [ip], #4
 80063c6:	dcec      	bgt.n	80063a2 <__multadd+0x12>
 80063c8:	b30e      	cbz	r6, 800640e <__multadd+0x7e>
 80063ca:	68a3      	ldr	r3, [r4, #8]
 80063cc:	42ab      	cmp	r3, r5
 80063ce:	dc19      	bgt.n	8006404 <__multadd+0x74>
 80063d0:	6861      	ldr	r1, [r4, #4]
 80063d2:	4638      	mov	r0, r7
 80063d4:	3101      	adds	r1, #1
 80063d6:	f7ff ff79 	bl	80062cc <_Balloc>
 80063da:	4680      	mov	r8, r0
 80063dc:	b928      	cbnz	r0, 80063ea <__multadd+0x5a>
 80063de:	4602      	mov	r2, r0
 80063e0:	21ba      	movs	r1, #186	@ 0xba
 80063e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006414 <__multadd+0x84>)
 80063e4:	480c      	ldr	r0, [pc, #48]	@ (8006418 <__multadd+0x88>)
 80063e6:	f001 feb1 	bl	800814c <__assert_func>
 80063ea:	6922      	ldr	r2, [r4, #16]
 80063ec:	f104 010c 	add.w	r1, r4, #12
 80063f0:	3202      	adds	r2, #2
 80063f2:	0092      	lsls	r2, r2, #2
 80063f4:	300c      	adds	r0, #12
 80063f6:	f001 fe95 	bl	8008124 <memcpy>
 80063fa:	4621      	mov	r1, r4
 80063fc:	4638      	mov	r0, r7
 80063fe:	f7ff ffa5 	bl	800634c <_Bfree>
 8006402:	4644      	mov	r4, r8
 8006404:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006408:	3501      	adds	r5, #1
 800640a:	615e      	str	r6, [r3, #20]
 800640c:	6125      	str	r5, [r4, #16]
 800640e:	4620      	mov	r0, r4
 8006410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006414:	08008bd9 	.word	0x08008bd9
 8006418:	08008bea 	.word	0x08008bea

0800641c <__s2b>:
 800641c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006420:	4615      	mov	r5, r2
 8006422:	2209      	movs	r2, #9
 8006424:	461f      	mov	r7, r3
 8006426:	3308      	adds	r3, #8
 8006428:	460c      	mov	r4, r1
 800642a:	fb93 f3f2 	sdiv	r3, r3, r2
 800642e:	4606      	mov	r6, r0
 8006430:	2201      	movs	r2, #1
 8006432:	2100      	movs	r1, #0
 8006434:	429a      	cmp	r2, r3
 8006436:	db09      	blt.n	800644c <__s2b+0x30>
 8006438:	4630      	mov	r0, r6
 800643a:	f7ff ff47 	bl	80062cc <_Balloc>
 800643e:	b940      	cbnz	r0, 8006452 <__s2b+0x36>
 8006440:	4602      	mov	r2, r0
 8006442:	21d3      	movs	r1, #211	@ 0xd3
 8006444:	4b18      	ldr	r3, [pc, #96]	@ (80064a8 <__s2b+0x8c>)
 8006446:	4819      	ldr	r0, [pc, #100]	@ (80064ac <__s2b+0x90>)
 8006448:	f001 fe80 	bl	800814c <__assert_func>
 800644c:	0052      	lsls	r2, r2, #1
 800644e:	3101      	adds	r1, #1
 8006450:	e7f0      	b.n	8006434 <__s2b+0x18>
 8006452:	9b08      	ldr	r3, [sp, #32]
 8006454:	2d09      	cmp	r5, #9
 8006456:	6143      	str	r3, [r0, #20]
 8006458:	f04f 0301 	mov.w	r3, #1
 800645c:	6103      	str	r3, [r0, #16]
 800645e:	dd16      	ble.n	800648e <__s2b+0x72>
 8006460:	f104 0909 	add.w	r9, r4, #9
 8006464:	46c8      	mov	r8, r9
 8006466:	442c      	add	r4, r5
 8006468:	f818 3b01 	ldrb.w	r3, [r8], #1
 800646c:	4601      	mov	r1, r0
 800646e:	220a      	movs	r2, #10
 8006470:	4630      	mov	r0, r6
 8006472:	3b30      	subs	r3, #48	@ 0x30
 8006474:	f7ff ff8c 	bl	8006390 <__multadd>
 8006478:	45a0      	cmp	r8, r4
 800647a:	d1f5      	bne.n	8006468 <__s2b+0x4c>
 800647c:	f1a5 0408 	sub.w	r4, r5, #8
 8006480:	444c      	add	r4, r9
 8006482:	1b2d      	subs	r5, r5, r4
 8006484:	1963      	adds	r3, r4, r5
 8006486:	42bb      	cmp	r3, r7
 8006488:	db04      	blt.n	8006494 <__s2b+0x78>
 800648a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800648e:	2509      	movs	r5, #9
 8006490:	340a      	adds	r4, #10
 8006492:	e7f6      	b.n	8006482 <__s2b+0x66>
 8006494:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006498:	4601      	mov	r1, r0
 800649a:	220a      	movs	r2, #10
 800649c:	4630      	mov	r0, r6
 800649e:	3b30      	subs	r3, #48	@ 0x30
 80064a0:	f7ff ff76 	bl	8006390 <__multadd>
 80064a4:	e7ee      	b.n	8006484 <__s2b+0x68>
 80064a6:	bf00      	nop
 80064a8:	08008bd9 	.word	0x08008bd9
 80064ac:	08008bea 	.word	0x08008bea

080064b0 <__hi0bits>:
 80064b0:	4603      	mov	r3, r0
 80064b2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80064b6:	bf3a      	itte	cc
 80064b8:	0403      	lslcc	r3, r0, #16
 80064ba:	2010      	movcc	r0, #16
 80064bc:	2000      	movcs	r0, #0
 80064be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064c2:	bf3c      	itt	cc
 80064c4:	021b      	lslcc	r3, r3, #8
 80064c6:	3008      	addcc	r0, #8
 80064c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064cc:	bf3c      	itt	cc
 80064ce:	011b      	lslcc	r3, r3, #4
 80064d0:	3004      	addcc	r0, #4
 80064d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d6:	bf3c      	itt	cc
 80064d8:	009b      	lslcc	r3, r3, #2
 80064da:	3002      	addcc	r0, #2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	db05      	blt.n	80064ec <__hi0bits+0x3c>
 80064e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80064e4:	f100 0001 	add.w	r0, r0, #1
 80064e8:	bf08      	it	eq
 80064ea:	2020      	moveq	r0, #32
 80064ec:	4770      	bx	lr

080064ee <__lo0bits>:
 80064ee:	6803      	ldr	r3, [r0, #0]
 80064f0:	4602      	mov	r2, r0
 80064f2:	f013 0007 	ands.w	r0, r3, #7
 80064f6:	d00b      	beq.n	8006510 <__lo0bits+0x22>
 80064f8:	07d9      	lsls	r1, r3, #31
 80064fa:	d421      	bmi.n	8006540 <__lo0bits+0x52>
 80064fc:	0798      	lsls	r0, r3, #30
 80064fe:	bf49      	itett	mi
 8006500:	085b      	lsrmi	r3, r3, #1
 8006502:	089b      	lsrpl	r3, r3, #2
 8006504:	2001      	movmi	r0, #1
 8006506:	6013      	strmi	r3, [r2, #0]
 8006508:	bf5c      	itt	pl
 800650a:	2002      	movpl	r0, #2
 800650c:	6013      	strpl	r3, [r2, #0]
 800650e:	4770      	bx	lr
 8006510:	b299      	uxth	r1, r3
 8006512:	b909      	cbnz	r1, 8006518 <__lo0bits+0x2a>
 8006514:	2010      	movs	r0, #16
 8006516:	0c1b      	lsrs	r3, r3, #16
 8006518:	b2d9      	uxtb	r1, r3
 800651a:	b909      	cbnz	r1, 8006520 <__lo0bits+0x32>
 800651c:	3008      	adds	r0, #8
 800651e:	0a1b      	lsrs	r3, r3, #8
 8006520:	0719      	lsls	r1, r3, #28
 8006522:	bf04      	itt	eq
 8006524:	091b      	lsreq	r3, r3, #4
 8006526:	3004      	addeq	r0, #4
 8006528:	0799      	lsls	r1, r3, #30
 800652a:	bf04      	itt	eq
 800652c:	089b      	lsreq	r3, r3, #2
 800652e:	3002      	addeq	r0, #2
 8006530:	07d9      	lsls	r1, r3, #31
 8006532:	d403      	bmi.n	800653c <__lo0bits+0x4e>
 8006534:	085b      	lsrs	r3, r3, #1
 8006536:	f100 0001 	add.w	r0, r0, #1
 800653a:	d003      	beq.n	8006544 <__lo0bits+0x56>
 800653c:	6013      	str	r3, [r2, #0]
 800653e:	4770      	bx	lr
 8006540:	2000      	movs	r0, #0
 8006542:	4770      	bx	lr
 8006544:	2020      	movs	r0, #32
 8006546:	4770      	bx	lr

08006548 <__i2b>:
 8006548:	b510      	push	{r4, lr}
 800654a:	460c      	mov	r4, r1
 800654c:	2101      	movs	r1, #1
 800654e:	f7ff febd 	bl	80062cc <_Balloc>
 8006552:	4602      	mov	r2, r0
 8006554:	b928      	cbnz	r0, 8006562 <__i2b+0x1a>
 8006556:	f240 1145 	movw	r1, #325	@ 0x145
 800655a:	4b04      	ldr	r3, [pc, #16]	@ (800656c <__i2b+0x24>)
 800655c:	4804      	ldr	r0, [pc, #16]	@ (8006570 <__i2b+0x28>)
 800655e:	f001 fdf5 	bl	800814c <__assert_func>
 8006562:	2301      	movs	r3, #1
 8006564:	6144      	str	r4, [r0, #20]
 8006566:	6103      	str	r3, [r0, #16]
 8006568:	bd10      	pop	{r4, pc}
 800656a:	bf00      	nop
 800656c:	08008bd9 	.word	0x08008bd9
 8006570:	08008bea 	.word	0x08008bea

08006574 <__multiply>:
 8006574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006578:	4617      	mov	r7, r2
 800657a:	690a      	ldr	r2, [r1, #16]
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	4689      	mov	r9, r1
 8006580:	429a      	cmp	r2, r3
 8006582:	bfa2      	ittt	ge
 8006584:	463b      	movge	r3, r7
 8006586:	460f      	movge	r7, r1
 8006588:	4699      	movge	r9, r3
 800658a:	693d      	ldr	r5, [r7, #16]
 800658c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	6879      	ldr	r1, [r7, #4]
 8006594:	eb05 060a 	add.w	r6, r5, sl
 8006598:	42b3      	cmp	r3, r6
 800659a:	b085      	sub	sp, #20
 800659c:	bfb8      	it	lt
 800659e:	3101      	addlt	r1, #1
 80065a0:	f7ff fe94 	bl	80062cc <_Balloc>
 80065a4:	b930      	cbnz	r0, 80065b4 <__multiply+0x40>
 80065a6:	4602      	mov	r2, r0
 80065a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80065ac:	4b40      	ldr	r3, [pc, #256]	@ (80066b0 <__multiply+0x13c>)
 80065ae:	4841      	ldr	r0, [pc, #260]	@ (80066b4 <__multiply+0x140>)
 80065b0:	f001 fdcc 	bl	800814c <__assert_func>
 80065b4:	f100 0414 	add.w	r4, r0, #20
 80065b8:	4623      	mov	r3, r4
 80065ba:	2200      	movs	r2, #0
 80065bc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80065c0:	4573      	cmp	r3, lr
 80065c2:	d320      	bcc.n	8006606 <__multiply+0x92>
 80065c4:	f107 0814 	add.w	r8, r7, #20
 80065c8:	f109 0114 	add.w	r1, r9, #20
 80065cc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80065d0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80065d4:	9302      	str	r3, [sp, #8]
 80065d6:	1beb      	subs	r3, r5, r7
 80065d8:	3b15      	subs	r3, #21
 80065da:	f023 0303 	bic.w	r3, r3, #3
 80065de:	3304      	adds	r3, #4
 80065e0:	3715      	adds	r7, #21
 80065e2:	42bd      	cmp	r5, r7
 80065e4:	bf38      	it	cc
 80065e6:	2304      	movcc	r3, #4
 80065e8:	9301      	str	r3, [sp, #4]
 80065ea:	9b02      	ldr	r3, [sp, #8]
 80065ec:	9103      	str	r1, [sp, #12]
 80065ee:	428b      	cmp	r3, r1
 80065f0:	d80c      	bhi.n	800660c <__multiply+0x98>
 80065f2:	2e00      	cmp	r6, #0
 80065f4:	dd03      	ble.n	80065fe <__multiply+0x8a>
 80065f6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d055      	beq.n	80066aa <__multiply+0x136>
 80065fe:	6106      	str	r6, [r0, #16]
 8006600:	b005      	add	sp, #20
 8006602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006606:	f843 2b04 	str.w	r2, [r3], #4
 800660a:	e7d9      	b.n	80065c0 <__multiply+0x4c>
 800660c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006610:	f1ba 0f00 	cmp.w	sl, #0
 8006614:	d01f      	beq.n	8006656 <__multiply+0xe2>
 8006616:	46c4      	mov	ip, r8
 8006618:	46a1      	mov	r9, r4
 800661a:	2700      	movs	r7, #0
 800661c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006620:	f8d9 3000 	ldr.w	r3, [r9]
 8006624:	fa1f fb82 	uxth.w	fp, r2
 8006628:	b29b      	uxth	r3, r3
 800662a:	fb0a 330b 	mla	r3, sl, fp, r3
 800662e:	443b      	add	r3, r7
 8006630:	f8d9 7000 	ldr.w	r7, [r9]
 8006634:	0c12      	lsrs	r2, r2, #16
 8006636:	0c3f      	lsrs	r7, r7, #16
 8006638:	fb0a 7202 	mla	r2, sl, r2, r7
 800663c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006640:	b29b      	uxth	r3, r3
 8006642:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006646:	4565      	cmp	r5, ip
 8006648:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800664c:	f849 3b04 	str.w	r3, [r9], #4
 8006650:	d8e4      	bhi.n	800661c <__multiply+0xa8>
 8006652:	9b01      	ldr	r3, [sp, #4]
 8006654:	50e7      	str	r7, [r4, r3]
 8006656:	9b03      	ldr	r3, [sp, #12]
 8006658:	3104      	adds	r1, #4
 800665a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800665e:	f1b9 0f00 	cmp.w	r9, #0
 8006662:	d020      	beq.n	80066a6 <__multiply+0x132>
 8006664:	4647      	mov	r7, r8
 8006666:	46a4      	mov	ip, r4
 8006668:	f04f 0a00 	mov.w	sl, #0
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	f8b7 b000 	ldrh.w	fp, [r7]
 8006672:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006676:	b29b      	uxth	r3, r3
 8006678:	fb09 220b 	mla	r2, r9, fp, r2
 800667c:	4452      	add	r2, sl
 800667e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006682:	f84c 3b04 	str.w	r3, [ip], #4
 8006686:	f857 3b04 	ldr.w	r3, [r7], #4
 800668a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800668e:	f8bc 3000 	ldrh.w	r3, [ip]
 8006692:	42bd      	cmp	r5, r7
 8006694:	fb09 330a 	mla	r3, r9, sl, r3
 8006698:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800669c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066a0:	d8e5      	bhi.n	800666e <__multiply+0xfa>
 80066a2:	9a01      	ldr	r2, [sp, #4]
 80066a4:	50a3      	str	r3, [r4, r2]
 80066a6:	3404      	adds	r4, #4
 80066a8:	e79f      	b.n	80065ea <__multiply+0x76>
 80066aa:	3e01      	subs	r6, #1
 80066ac:	e7a1      	b.n	80065f2 <__multiply+0x7e>
 80066ae:	bf00      	nop
 80066b0:	08008bd9 	.word	0x08008bd9
 80066b4:	08008bea 	.word	0x08008bea

080066b8 <__pow5mult>:
 80066b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066bc:	4615      	mov	r5, r2
 80066be:	f012 0203 	ands.w	r2, r2, #3
 80066c2:	4607      	mov	r7, r0
 80066c4:	460e      	mov	r6, r1
 80066c6:	d007      	beq.n	80066d8 <__pow5mult+0x20>
 80066c8:	4c25      	ldr	r4, [pc, #148]	@ (8006760 <__pow5mult+0xa8>)
 80066ca:	3a01      	subs	r2, #1
 80066cc:	2300      	movs	r3, #0
 80066ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066d2:	f7ff fe5d 	bl	8006390 <__multadd>
 80066d6:	4606      	mov	r6, r0
 80066d8:	10ad      	asrs	r5, r5, #2
 80066da:	d03d      	beq.n	8006758 <__pow5mult+0xa0>
 80066dc:	69fc      	ldr	r4, [r7, #28]
 80066de:	b97c      	cbnz	r4, 8006700 <__pow5mult+0x48>
 80066e0:	2010      	movs	r0, #16
 80066e2:	f7ff fd3d 	bl	8006160 <malloc>
 80066e6:	4602      	mov	r2, r0
 80066e8:	61f8      	str	r0, [r7, #28]
 80066ea:	b928      	cbnz	r0, 80066f8 <__pow5mult+0x40>
 80066ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80066f0:	4b1c      	ldr	r3, [pc, #112]	@ (8006764 <__pow5mult+0xac>)
 80066f2:	481d      	ldr	r0, [pc, #116]	@ (8006768 <__pow5mult+0xb0>)
 80066f4:	f001 fd2a 	bl	800814c <__assert_func>
 80066f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80066fc:	6004      	str	r4, [r0, #0]
 80066fe:	60c4      	str	r4, [r0, #12]
 8006700:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006704:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006708:	b94c      	cbnz	r4, 800671e <__pow5mult+0x66>
 800670a:	f240 2171 	movw	r1, #625	@ 0x271
 800670e:	4638      	mov	r0, r7
 8006710:	f7ff ff1a 	bl	8006548 <__i2b>
 8006714:	2300      	movs	r3, #0
 8006716:	4604      	mov	r4, r0
 8006718:	f8c8 0008 	str.w	r0, [r8, #8]
 800671c:	6003      	str	r3, [r0, #0]
 800671e:	f04f 0900 	mov.w	r9, #0
 8006722:	07eb      	lsls	r3, r5, #31
 8006724:	d50a      	bpl.n	800673c <__pow5mult+0x84>
 8006726:	4631      	mov	r1, r6
 8006728:	4622      	mov	r2, r4
 800672a:	4638      	mov	r0, r7
 800672c:	f7ff ff22 	bl	8006574 <__multiply>
 8006730:	4680      	mov	r8, r0
 8006732:	4631      	mov	r1, r6
 8006734:	4638      	mov	r0, r7
 8006736:	f7ff fe09 	bl	800634c <_Bfree>
 800673a:	4646      	mov	r6, r8
 800673c:	106d      	asrs	r5, r5, #1
 800673e:	d00b      	beq.n	8006758 <__pow5mult+0xa0>
 8006740:	6820      	ldr	r0, [r4, #0]
 8006742:	b938      	cbnz	r0, 8006754 <__pow5mult+0x9c>
 8006744:	4622      	mov	r2, r4
 8006746:	4621      	mov	r1, r4
 8006748:	4638      	mov	r0, r7
 800674a:	f7ff ff13 	bl	8006574 <__multiply>
 800674e:	6020      	str	r0, [r4, #0]
 8006750:	f8c0 9000 	str.w	r9, [r0]
 8006754:	4604      	mov	r4, r0
 8006756:	e7e4      	b.n	8006722 <__pow5mult+0x6a>
 8006758:	4630      	mov	r0, r6
 800675a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800675e:	bf00      	nop
 8006760:	08008cfc 	.word	0x08008cfc
 8006764:	08008b6a 	.word	0x08008b6a
 8006768:	08008bea 	.word	0x08008bea

0800676c <__lshift>:
 800676c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006770:	460c      	mov	r4, r1
 8006772:	4607      	mov	r7, r0
 8006774:	4691      	mov	r9, r2
 8006776:	6923      	ldr	r3, [r4, #16]
 8006778:	6849      	ldr	r1, [r1, #4]
 800677a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800677e:	68a3      	ldr	r3, [r4, #8]
 8006780:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006784:	f108 0601 	add.w	r6, r8, #1
 8006788:	42b3      	cmp	r3, r6
 800678a:	db0b      	blt.n	80067a4 <__lshift+0x38>
 800678c:	4638      	mov	r0, r7
 800678e:	f7ff fd9d 	bl	80062cc <_Balloc>
 8006792:	4605      	mov	r5, r0
 8006794:	b948      	cbnz	r0, 80067aa <__lshift+0x3e>
 8006796:	4602      	mov	r2, r0
 8006798:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800679c:	4b27      	ldr	r3, [pc, #156]	@ (800683c <__lshift+0xd0>)
 800679e:	4828      	ldr	r0, [pc, #160]	@ (8006840 <__lshift+0xd4>)
 80067a0:	f001 fcd4 	bl	800814c <__assert_func>
 80067a4:	3101      	adds	r1, #1
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	e7ee      	b.n	8006788 <__lshift+0x1c>
 80067aa:	2300      	movs	r3, #0
 80067ac:	f100 0114 	add.w	r1, r0, #20
 80067b0:	f100 0210 	add.w	r2, r0, #16
 80067b4:	4618      	mov	r0, r3
 80067b6:	4553      	cmp	r3, sl
 80067b8:	db33      	blt.n	8006822 <__lshift+0xb6>
 80067ba:	6920      	ldr	r0, [r4, #16]
 80067bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067c0:	f104 0314 	add.w	r3, r4, #20
 80067c4:	f019 091f 	ands.w	r9, r9, #31
 80067c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067d0:	d02b      	beq.n	800682a <__lshift+0xbe>
 80067d2:	468a      	mov	sl, r1
 80067d4:	2200      	movs	r2, #0
 80067d6:	f1c9 0e20 	rsb	lr, r9, #32
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	fa00 f009 	lsl.w	r0, r0, r9
 80067e0:	4310      	orrs	r0, r2
 80067e2:	f84a 0b04 	str.w	r0, [sl], #4
 80067e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ea:	459c      	cmp	ip, r3
 80067ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80067f0:	d8f3      	bhi.n	80067da <__lshift+0x6e>
 80067f2:	ebac 0304 	sub.w	r3, ip, r4
 80067f6:	3b15      	subs	r3, #21
 80067f8:	f023 0303 	bic.w	r3, r3, #3
 80067fc:	3304      	adds	r3, #4
 80067fe:	f104 0015 	add.w	r0, r4, #21
 8006802:	4560      	cmp	r0, ip
 8006804:	bf88      	it	hi
 8006806:	2304      	movhi	r3, #4
 8006808:	50ca      	str	r2, [r1, r3]
 800680a:	b10a      	cbz	r2, 8006810 <__lshift+0xa4>
 800680c:	f108 0602 	add.w	r6, r8, #2
 8006810:	3e01      	subs	r6, #1
 8006812:	4638      	mov	r0, r7
 8006814:	4621      	mov	r1, r4
 8006816:	612e      	str	r6, [r5, #16]
 8006818:	f7ff fd98 	bl	800634c <_Bfree>
 800681c:	4628      	mov	r0, r5
 800681e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006822:	f842 0f04 	str.w	r0, [r2, #4]!
 8006826:	3301      	adds	r3, #1
 8006828:	e7c5      	b.n	80067b6 <__lshift+0x4a>
 800682a:	3904      	subs	r1, #4
 800682c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006830:	459c      	cmp	ip, r3
 8006832:	f841 2f04 	str.w	r2, [r1, #4]!
 8006836:	d8f9      	bhi.n	800682c <__lshift+0xc0>
 8006838:	e7ea      	b.n	8006810 <__lshift+0xa4>
 800683a:	bf00      	nop
 800683c:	08008bd9 	.word	0x08008bd9
 8006840:	08008bea 	.word	0x08008bea

08006844 <__mcmp>:
 8006844:	4603      	mov	r3, r0
 8006846:	690a      	ldr	r2, [r1, #16]
 8006848:	6900      	ldr	r0, [r0, #16]
 800684a:	b530      	push	{r4, r5, lr}
 800684c:	1a80      	subs	r0, r0, r2
 800684e:	d10e      	bne.n	800686e <__mcmp+0x2a>
 8006850:	3314      	adds	r3, #20
 8006852:	3114      	adds	r1, #20
 8006854:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006858:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800685c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006860:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006864:	4295      	cmp	r5, r2
 8006866:	d003      	beq.n	8006870 <__mcmp+0x2c>
 8006868:	d205      	bcs.n	8006876 <__mcmp+0x32>
 800686a:	f04f 30ff 	mov.w	r0, #4294967295
 800686e:	bd30      	pop	{r4, r5, pc}
 8006870:	42a3      	cmp	r3, r4
 8006872:	d3f3      	bcc.n	800685c <__mcmp+0x18>
 8006874:	e7fb      	b.n	800686e <__mcmp+0x2a>
 8006876:	2001      	movs	r0, #1
 8006878:	e7f9      	b.n	800686e <__mcmp+0x2a>
	...

0800687c <__mdiff>:
 800687c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006880:	4689      	mov	r9, r1
 8006882:	4606      	mov	r6, r0
 8006884:	4611      	mov	r1, r2
 8006886:	4648      	mov	r0, r9
 8006888:	4614      	mov	r4, r2
 800688a:	f7ff ffdb 	bl	8006844 <__mcmp>
 800688e:	1e05      	subs	r5, r0, #0
 8006890:	d112      	bne.n	80068b8 <__mdiff+0x3c>
 8006892:	4629      	mov	r1, r5
 8006894:	4630      	mov	r0, r6
 8006896:	f7ff fd19 	bl	80062cc <_Balloc>
 800689a:	4602      	mov	r2, r0
 800689c:	b928      	cbnz	r0, 80068aa <__mdiff+0x2e>
 800689e:	f240 2137 	movw	r1, #567	@ 0x237
 80068a2:	4b3e      	ldr	r3, [pc, #248]	@ (800699c <__mdiff+0x120>)
 80068a4:	483e      	ldr	r0, [pc, #248]	@ (80069a0 <__mdiff+0x124>)
 80068a6:	f001 fc51 	bl	800814c <__assert_func>
 80068aa:	2301      	movs	r3, #1
 80068ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80068b0:	4610      	mov	r0, r2
 80068b2:	b003      	add	sp, #12
 80068b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b8:	bfbc      	itt	lt
 80068ba:	464b      	movlt	r3, r9
 80068bc:	46a1      	movlt	r9, r4
 80068be:	4630      	mov	r0, r6
 80068c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80068c4:	bfba      	itte	lt
 80068c6:	461c      	movlt	r4, r3
 80068c8:	2501      	movlt	r5, #1
 80068ca:	2500      	movge	r5, #0
 80068cc:	f7ff fcfe 	bl	80062cc <_Balloc>
 80068d0:	4602      	mov	r2, r0
 80068d2:	b918      	cbnz	r0, 80068dc <__mdiff+0x60>
 80068d4:	f240 2145 	movw	r1, #581	@ 0x245
 80068d8:	4b30      	ldr	r3, [pc, #192]	@ (800699c <__mdiff+0x120>)
 80068da:	e7e3      	b.n	80068a4 <__mdiff+0x28>
 80068dc:	f100 0b14 	add.w	fp, r0, #20
 80068e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80068e4:	f109 0310 	add.w	r3, r9, #16
 80068e8:	60c5      	str	r5, [r0, #12]
 80068ea:	f04f 0c00 	mov.w	ip, #0
 80068ee:	f109 0514 	add.w	r5, r9, #20
 80068f2:	46d9      	mov	r9, fp
 80068f4:	6926      	ldr	r6, [r4, #16]
 80068f6:	f104 0e14 	add.w	lr, r4, #20
 80068fa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80068fe:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006902:	9301      	str	r3, [sp, #4]
 8006904:	9b01      	ldr	r3, [sp, #4]
 8006906:	f85e 0b04 	ldr.w	r0, [lr], #4
 800690a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800690e:	b281      	uxth	r1, r0
 8006910:	9301      	str	r3, [sp, #4]
 8006912:	fa1f f38a 	uxth.w	r3, sl
 8006916:	1a5b      	subs	r3, r3, r1
 8006918:	0c00      	lsrs	r0, r0, #16
 800691a:	4463      	add	r3, ip
 800691c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006920:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006924:	b29b      	uxth	r3, r3
 8006926:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800692a:	4576      	cmp	r6, lr
 800692c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006930:	f849 3b04 	str.w	r3, [r9], #4
 8006934:	d8e6      	bhi.n	8006904 <__mdiff+0x88>
 8006936:	1b33      	subs	r3, r6, r4
 8006938:	3b15      	subs	r3, #21
 800693a:	f023 0303 	bic.w	r3, r3, #3
 800693e:	3415      	adds	r4, #21
 8006940:	3304      	adds	r3, #4
 8006942:	42a6      	cmp	r6, r4
 8006944:	bf38      	it	cc
 8006946:	2304      	movcc	r3, #4
 8006948:	441d      	add	r5, r3
 800694a:	445b      	add	r3, fp
 800694c:	461e      	mov	r6, r3
 800694e:	462c      	mov	r4, r5
 8006950:	4544      	cmp	r4, r8
 8006952:	d30e      	bcc.n	8006972 <__mdiff+0xf6>
 8006954:	f108 0103 	add.w	r1, r8, #3
 8006958:	1b49      	subs	r1, r1, r5
 800695a:	f021 0103 	bic.w	r1, r1, #3
 800695e:	3d03      	subs	r5, #3
 8006960:	45a8      	cmp	r8, r5
 8006962:	bf38      	it	cc
 8006964:	2100      	movcc	r1, #0
 8006966:	440b      	add	r3, r1
 8006968:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800696c:	b199      	cbz	r1, 8006996 <__mdiff+0x11a>
 800696e:	6117      	str	r7, [r2, #16]
 8006970:	e79e      	b.n	80068b0 <__mdiff+0x34>
 8006972:	46e6      	mov	lr, ip
 8006974:	f854 1b04 	ldr.w	r1, [r4], #4
 8006978:	fa1f fc81 	uxth.w	ip, r1
 800697c:	44f4      	add	ip, lr
 800697e:	0c08      	lsrs	r0, r1, #16
 8006980:	4471      	add	r1, lr
 8006982:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006986:	b289      	uxth	r1, r1
 8006988:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800698c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006990:	f846 1b04 	str.w	r1, [r6], #4
 8006994:	e7dc      	b.n	8006950 <__mdiff+0xd4>
 8006996:	3f01      	subs	r7, #1
 8006998:	e7e6      	b.n	8006968 <__mdiff+0xec>
 800699a:	bf00      	nop
 800699c:	08008bd9 	.word	0x08008bd9
 80069a0:	08008bea 	.word	0x08008bea

080069a4 <__ulp>:
 80069a4:	4b0e      	ldr	r3, [pc, #56]	@ (80069e0 <__ulp+0x3c>)
 80069a6:	400b      	ands	r3, r1
 80069a8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	dc08      	bgt.n	80069c2 <__ulp+0x1e>
 80069b0:	425b      	negs	r3, r3
 80069b2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80069b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80069ba:	da04      	bge.n	80069c6 <__ulp+0x22>
 80069bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80069c0:	4113      	asrs	r3, r2
 80069c2:	2200      	movs	r2, #0
 80069c4:	e008      	b.n	80069d8 <__ulp+0x34>
 80069c6:	f1a2 0314 	sub.w	r3, r2, #20
 80069ca:	2b1e      	cmp	r3, #30
 80069cc:	bfd6      	itet	le
 80069ce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80069d2:	2201      	movgt	r2, #1
 80069d4:	40da      	lsrle	r2, r3
 80069d6:	2300      	movs	r3, #0
 80069d8:	4619      	mov	r1, r3
 80069da:	4610      	mov	r0, r2
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	7ff00000 	.word	0x7ff00000

080069e4 <__b2d>:
 80069e4:	6902      	ldr	r2, [r0, #16]
 80069e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e8:	f100 0614 	add.w	r6, r0, #20
 80069ec:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80069f0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80069f4:	4f1e      	ldr	r7, [pc, #120]	@ (8006a70 <__b2d+0x8c>)
 80069f6:	4620      	mov	r0, r4
 80069f8:	f7ff fd5a 	bl	80064b0 <__hi0bits>
 80069fc:	4603      	mov	r3, r0
 80069fe:	f1c0 0020 	rsb	r0, r0, #32
 8006a02:	2b0a      	cmp	r3, #10
 8006a04:	f1a2 0504 	sub.w	r5, r2, #4
 8006a08:	6008      	str	r0, [r1, #0]
 8006a0a:	dc12      	bgt.n	8006a32 <__b2d+0x4e>
 8006a0c:	42ae      	cmp	r6, r5
 8006a0e:	bf2c      	ite	cs
 8006a10:	2200      	movcs	r2, #0
 8006a12:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006a16:	f1c3 0c0b 	rsb	ip, r3, #11
 8006a1a:	3315      	adds	r3, #21
 8006a1c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006a20:	fa04 f303 	lsl.w	r3, r4, r3
 8006a24:	fa22 f20c 	lsr.w	r2, r2, ip
 8006a28:	ea4e 0107 	orr.w	r1, lr, r7
 8006a2c:	431a      	orrs	r2, r3
 8006a2e:	4610      	mov	r0, r2
 8006a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a32:	42ae      	cmp	r6, r5
 8006a34:	bf36      	itet	cc
 8006a36:	f1a2 0508 	subcc.w	r5, r2, #8
 8006a3a:	2200      	movcs	r2, #0
 8006a3c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006a40:	3b0b      	subs	r3, #11
 8006a42:	d012      	beq.n	8006a6a <__b2d+0x86>
 8006a44:	f1c3 0720 	rsb	r7, r3, #32
 8006a48:	fa22 f107 	lsr.w	r1, r2, r7
 8006a4c:	409c      	lsls	r4, r3
 8006a4e:	430c      	orrs	r4, r1
 8006a50:	42b5      	cmp	r5, r6
 8006a52:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006a56:	bf94      	ite	ls
 8006a58:	2400      	movls	r4, #0
 8006a5a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006a5e:	409a      	lsls	r2, r3
 8006a60:	40fc      	lsrs	r4, r7
 8006a62:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006a66:	4322      	orrs	r2, r4
 8006a68:	e7e1      	b.n	8006a2e <__b2d+0x4a>
 8006a6a:	ea44 0107 	orr.w	r1, r4, r7
 8006a6e:	e7de      	b.n	8006a2e <__b2d+0x4a>
 8006a70:	3ff00000 	.word	0x3ff00000

08006a74 <__d2b>:
 8006a74:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006a78:	2101      	movs	r1, #1
 8006a7a:	4690      	mov	r8, r2
 8006a7c:	4699      	mov	r9, r3
 8006a7e:	9e08      	ldr	r6, [sp, #32]
 8006a80:	f7ff fc24 	bl	80062cc <_Balloc>
 8006a84:	4604      	mov	r4, r0
 8006a86:	b930      	cbnz	r0, 8006a96 <__d2b+0x22>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a8e:	4b23      	ldr	r3, [pc, #140]	@ (8006b1c <__d2b+0xa8>)
 8006a90:	4823      	ldr	r0, [pc, #140]	@ (8006b20 <__d2b+0xac>)
 8006a92:	f001 fb5b 	bl	800814c <__assert_func>
 8006a96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a9e:	b10d      	cbz	r5, 8006aa4 <__d2b+0x30>
 8006aa0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006aa4:	9301      	str	r3, [sp, #4]
 8006aa6:	f1b8 0300 	subs.w	r3, r8, #0
 8006aaa:	d024      	beq.n	8006af6 <__d2b+0x82>
 8006aac:	4668      	mov	r0, sp
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	f7ff fd1d 	bl	80064ee <__lo0bits>
 8006ab4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ab8:	b1d8      	cbz	r0, 8006af2 <__d2b+0x7e>
 8006aba:	f1c0 0320 	rsb	r3, r0, #32
 8006abe:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac2:	430b      	orrs	r3, r1
 8006ac4:	40c2      	lsrs	r2, r0
 8006ac6:	6163      	str	r3, [r4, #20]
 8006ac8:	9201      	str	r2, [sp, #4]
 8006aca:	9b01      	ldr	r3, [sp, #4]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	bf0c      	ite	eq
 8006ad0:	2201      	moveq	r2, #1
 8006ad2:	2202      	movne	r2, #2
 8006ad4:	61a3      	str	r3, [r4, #24]
 8006ad6:	6122      	str	r2, [r4, #16]
 8006ad8:	b1ad      	cbz	r5, 8006b06 <__d2b+0x92>
 8006ada:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006ade:	4405      	add	r5, r0
 8006ae0:	6035      	str	r5, [r6, #0]
 8006ae2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae8:	6018      	str	r0, [r3, #0]
 8006aea:	4620      	mov	r0, r4
 8006aec:	b002      	add	sp, #8
 8006aee:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006af2:	6161      	str	r1, [r4, #20]
 8006af4:	e7e9      	b.n	8006aca <__d2b+0x56>
 8006af6:	a801      	add	r0, sp, #4
 8006af8:	f7ff fcf9 	bl	80064ee <__lo0bits>
 8006afc:	9b01      	ldr	r3, [sp, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	6163      	str	r3, [r4, #20]
 8006b02:	3020      	adds	r0, #32
 8006b04:	e7e7      	b.n	8006ad6 <__d2b+0x62>
 8006b06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b0e:	6030      	str	r0, [r6, #0]
 8006b10:	6918      	ldr	r0, [r3, #16]
 8006b12:	f7ff fccd 	bl	80064b0 <__hi0bits>
 8006b16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b1a:	e7e4      	b.n	8006ae6 <__d2b+0x72>
 8006b1c:	08008bd9 	.word	0x08008bd9
 8006b20:	08008bea 	.word	0x08008bea

08006b24 <__ratio>:
 8006b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b28:	b085      	sub	sp, #20
 8006b2a:	e9cd 1000 	strd	r1, r0, [sp]
 8006b2e:	a902      	add	r1, sp, #8
 8006b30:	f7ff ff58 	bl	80069e4 <__b2d>
 8006b34:	468b      	mov	fp, r1
 8006b36:	4606      	mov	r6, r0
 8006b38:	460f      	mov	r7, r1
 8006b3a:	9800      	ldr	r0, [sp, #0]
 8006b3c:	a903      	add	r1, sp, #12
 8006b3e:	f7ff ff51 	bl	80069e4 <__b2d>
 8006b42:	460d      	mov	r5, r1
 8006b44:	9b01      	ldr	r3, [sp, #4]
 8006b46:	4689      	mov	r9, r1
 8006b48:	6919      	ldr	r1, [r3, #16]
 8006b4a:	9b00      	ldr	r3, [sp, #0]
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	4630      	mov	r0, r6
 8006b52:	1ac9      	subs	r1, r1, r3
 8006b54:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006b58:	1a9b      	subs	r3, r3, r2
 8006b5a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	bfcd      	iteet	gt
 8006b62:	463a      	movgt	r2, r7
 8006b64:	462a      	movle	r2, r5
 8006b66:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006b6a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006b6e:	bfd8      	it	le
 8006b70:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006b74:	464b      	mov	r3, r9
 8006b76:	4622      	mov	r2, r4
 8006b78:	4659      	mov	r1, fp
 8006b7a:	f7f9 fdef 	bl	800075c <__aeabi_ddiv>
 8006b7e:	b005      	add	sp, #20
 8006b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b84 <__copybits>:
 8006b84:	3901      	subs	r1, #1
 8006b86:	b570      	push	{r4, r5, r6, lr}
 8006b88:	1149      	asrs	r1, r1, #5
 8006b8a:	6914      	ldr	r4, [r2, #16]
 8006b8c:	3101      	adds	r1, #1
 8006b8e:	f102 0314 	add.w	r3, r2, #20
 8006b92:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006b96:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006b9a:	1f05      	subs	r5, r0, #4
 8006b9c:	42a3      	cmp	r3, r4
 8006b9e:	d30c      	bcc.n	8006bba <__copybits+0x36>
 8006ba0:	1aa3      	subs	r3, r4, r2
 8006ba2:	3b11      	subs	r3, #17
 8006ba4:	f023 0303 	bic.w	r3, r3, #3
 8006ba8:	3211      	adds	r2, #17
 8006baa:	42a2      	cmp	r2, r4
 8006bac:	bf88      	it	hi
 8006bae:	2300      	movhi	r3, #0
 8006bb0:	4418      	add	r0, r3
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	4288      	cmp	r0, r1
 8006bb6:	d305      	bcc.n	8006bc4 <__copybits+0x40>
 8006bb8:	bd70      	pop	{r4, r5, r6, pc}
 8006bba:	f853 6b04 	ldr.w	r6, [r3], #4
 8006bbe:	f845 6f04 	str.w	r6, [r5, #4]!
 8006bc2:	e7eb      	b.n	8006b9c <__copybits+0x18>
 8006bc4:	f840 3b04 	str.w	r3, [r0], #4
 8006bc8:	e7f4      	b.n	8006bb4 <__copybits+0x30>

08006bca <__any_on>:
 8006bca:	f100 0214 	add.w	r2, r0, #20
 8006bce:	6900      	ldr	r0, [r0, #16]
 8006bd0:	114b      	asrs	r3, r1, #5
 8006bd2:	4298      	cmp	r0, r3
 8006bd4:	b510      	push	{r4, lr}
 8006bd6:	db11      	blt.n	8006bfc <__any_on+0x32>
 8006bd8:	dd0a      	ble.n	8006bf0 <__any_on+0x26>
 8006bda:	f011 011f 	ands.w	r1, r1, #31
 8006bde:	d007      	beq.n	8006bf0 <__any_on+0x26>
 8006be0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006be4:	fa24 f001 	lsr.w	r0, r4, r1
 8006be8:	fa00 f101 	lsl.w	r1, r0, r1
 8006bec:	428c      	cmp	r4, r1
 8006bee:	d10b      	bne.n	8006c08 <__any_on+0x3e>
 8006bf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d803      	bhi.n	8006c00 <__any_on+0x36>
 8006bf8:	2000      	movs	r0, #0
 8006bfa:	bd10      	pop	{r4, pc}
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	e7f7      	b.n	8006bf0 <__any_on+0x26>
 8006c00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c04:	2900      	cmp	r1, #0
 8006c06:	d0f5      	beq.n	8006bf4 <__any_on+0x2a>
 8006c08:	2001      	movs	r0, #1
 8006c0a:	e7f6      	b.n	8006bfa <__any_on+0x30>

08006c0c <sulp>:
 8006c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c10:	460f      	mov	r7, r1
 8006c12:	4690      	mov	r8, r2
 8006c14:	f7ff fec6 	bl	80069a4 <__ulp>
 8006c18:	4604      	mov	r4, r0
 8006c1a:	460d      	mov	r5, r1
 8006c1c:	f1b8 0f00 	cmp.w	r8, #0
 8006c20:	d011      	beq.n	8006c46 <sulp+0x3a>
 8006c22:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006c26:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	dd0b      	ble.n	8006c46 <sulp+0x3a>
 8006c2e:	2400      	movs	r4, #0
 8006c30:	051b      	lsls	r3, r3, #20
 8006c32:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006c36:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006c3a:	4622      	mov	r2, r4
 8006c3c:	462b      	mov	r3, r5
 8006c3e:	f7f9 fc63 	bl	8000508 <__aeabi_dmul>
 8006c42:	4604      	mov	r4, r0
 8006c44:	460d      	mov	r5, r1
 8006c46:	4620      	mov	r0, r4
 8006c48:	4629      	mov	r1, r5
 8006c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006c50 <_strtod_l>:
 8006c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	b09f      	sub	sp, #124	@ 0x7c
 8006c56:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006c58:	2200      	movs	r2, #0
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	921a      	str	r2, [sp, #104]	@ 0x68
 8006c5e:	f04f 0a00 	mov.w	sl, #0
 8006c62:	f04f 0b00 	mov.w	fp, #0
 8006c66:	460a      	mov	r2, r1
 8006c68:	9005      	str	r0, [sp, #20]
 8006c6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c6c:	7811      	ldrb	r1, [r2, #0]
 8006c6e:	292b      	cmp	r1, #43	@ 0x2b
 8006c70:	d048      	beq.n	8006d04 <_strtod_l+0xb4>
 8006c72:	d836      	bhi.n	8006ce2 <_strtod_l+0x92>
 8006c74:	290d      	cmp	r1, #13
 8006c76:	d830      	bhi.n	8006cda <_strtod_l+0x8a>
 8006c78:	2908      	cmp	r1, #8
 8006c7a:	d830      	bhi.n	8006cde <_strtod_l+0x8e>
 8006c7c:	2900      	cmp	r1, #0
 8006c7e:	d039      	beq.n	8006cf4 <_strtod_l+0xa4>
 8006c80:	2200      	movs	r2, #0
 8006c82:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006c86:	782a      	ldrb	r2, [r5, #0]
 8006c88:	2a30      	cmp	r2, #48	@ 0x30
 8006c8a:	f040 80b0 	bne.w	8006dee <_strtod_l+0x19e>
 8006c8e:	786a      	ldrb	r2, [r5, #1]
 8006c90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006c94:	2a58      	cmp	r2, #88	@ 0x58
 8006c96:	d16c      	bne.n	8006d72 <_strtod_l+0x122>
 8006c98:	9302      	str	r3, [sp, #8]
 8006c9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c9c:	4a8f      	ldr	r2, [pc, #572]	@ (8006edc <_strtod_l+0x28c>)
 8006c9e:	9301      	str	r3, [sp, #4]
 8006ca0:	ab1a      	add	r3, sp, #104	@ 0x68
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	9805      	ldr	r0, [sp, #20]
 8006ca6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006ca8:	a919      	add	r1, sp, #100	@ 0x64
 8006caa:	f001 fae9 	bl	8008280 <__gethex>
 8006cae:	f010 060f 	ands.w	r6, r0, #15
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	d005      	beq.n	8006cc2 <_strtod_l+0x72>
 8006cb6:	2e06      	cmp	r6, #6
 8006cb8:	d126      	bne.n	8006d08 <_strtod_l+0xb8>
 8006cba:	2300      	movs	r3, #0
 8006cbc:	3501      	adds	r5, #1
 8006cbe:	9519      	str	r5, [sp, #100]	@ 0x64
 8006cc0:	930e      	str	r3, [sp, #56]	@ 0x38
 8006cc2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	f040 8582 	bne.w	80077ce <_strtod_l+0xb7e>
 8006cca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ccc:	b1bb      	cbz	r3, 8006cfe <_strtod_l+0xae>
 8006cce:	4650      	mov	r0, sl
 8006cd0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006cd4:	b01f      	add	sp, #124	@ 0x7c
 8006cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cda:	2920      	cmp	r1, #32
 8006cdc:	d1d0      	bne.n	8006c80 <_strtod_l+0x30>
 8006cde:	3201      	adds	r2, #1
 8006ce0:	e7c3      	b.n	8006c6a <_strtod_l+0x1a>
 8006ce2:	292d      	cmp	r1, #45	@ 0x2d
 8006ce4:	d1cc      	bne.n	8006c80 <_strtod_l+0x30>
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	910e      	str	r1, [sp, #56]	@ 0x38
 8006cea:	1c51      	adds	r1, r2, #1
 8006cec:	9119      	str	r1, [sp, #100]	@ 0x64
 8006cee:	7852      	ldrb	r2, [r2, #1]
 8006cf0:	2a00      	cmp	r2, #0
 8006cf2:	d1c7      	bne.n	8006c84 <_strtod_l+0x34>
 8006cf4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006cf6:	9419      	str	r4, [sp, #100]	@ 0x64
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	f040 8566 	bne.w	80077ca <_strtod_l+0xb7a>
 8006cfe:	4650      	mov	r0, sl
 8006d00:	4659      	mov	r1, fp
 8006d02:	e7e7      	b.n	8006cd4 <_strtod_l+0x84>
 8006d04:	2100      	movs	r1, #0
 8006d06:	e7ef      	b.n	8006ce8 <_strtod_l+0x98>
 8006d08:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006d0a:	b13a      	cbz	r2, 8006d1c <_strtod_l+0xcc>
 8006d0c:	2135      	movs	r1, #53	@ 0x35
 8006d0e:	a81c      	add	r0, sp, #112	@ 0x70
 8006d10:	f7ff ff38 	bl	8006b84 <__copybits>
 8006d14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d16:	9805      	ldr	r0, [sp, #20]
 8006d18:	f7ff fb18 	bl	800634c <_Bfree>
 8006d1c:	3e01      	subs	r6, #1
 8006d1e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006d20:	2e04      	cmp	r6, #4
 8006d22:	d806      	bhi.n	8006d32 <_strtod_l+0xe2>
 8006d24:	e8df f006 	tbb	[pc, r6]
 8006d28:	201d0314 	.word	0x201d0314
 8006d2c:	14          	.byte	0x14
 8006d2d:	00          	.byte	0x00
 8006d2e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006d32:	05e1      	lsls	r1, r4, #23
 8006d34:	bf48      	it	mi
 8006d36:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006d3a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d3e:	0d1b      	lsrs	r3, r3, #20
 8006d40:	051b      	lsls	r3, r3, #20
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1bd      	bne.n	8006cc2 <_strtod_l+0x72>
 8006d46:	f7fe fb25 	bl	8005394 <__errno>
 8006d4a:	2322      	movs	r3, #34	@ 0x22
 8006d4c:	6003      	str	r3, [r0, #0]
 8006d4e:	e7b8      	b.n	8006cc2 <_strtod_l+0x72>
 8006d50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006d54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006d58:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006d5c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006d60:	e7e7      	b.n	8006d32 <_strtod_l+0xe2>
 8006d62:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006ee0 <_strtod_l+0x290>
 8006d66:	e7e4      	b.n	8006d32 <_strtod_l+0xe2>
 8006d68:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006d6c:	f04f 3aff 	mov.w	sl, #4294967295
 8006d70:	e7df      	b.n	8006d32 <_strtod_l+0xe2>
 8006d72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d74:	1c5a      	adds	r2, r3, #1
 8006d76:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d78:	785b      	ldrb	r3, [r3, #1]
 8006d7a:	2b30      	cmp	r3, #48	@ 0x30
 8006d7c:	d0f9      	beq.n	8006d72 <_strtod_l+0x122>
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d09f      	beq.n	8006cc2 <_strtod_l+0x72>
 8006d82:	2301      	movs	r3, #1
 8006d84:	2700      	movs	r7, #0
 8006d86:	220a      	movs	r2, #10
 8006d88:	46b9      	mov	r9, r7
 8006d8a:	9308      	str	r3, [sp, #32]
 8006d8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d8e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006d90:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d92:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006d94:	7805      	ldrb	r5, [r0, #0]
 8006d96:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006d9a:	b2d9      	uxtb	r1, r3
 8006d9c:	2909      	cmp	r1, #9
 8006d9e:	d928      	bls.n	8006df2 <_strtod_l+0x1a2>
 8006da0:	2201      	movs	r2, #1
 8006da2:	4950      	ldr	r1, [pc, #320]	@ (8006ee4 <_strtod_l+0x294>)
 8006da4:	f001 f99c 	bl	80080e0 <strncmp>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d032      	beq.n	8006e12 <_strtod_l+0x1c2>
 8006dac:	2000      	movs	r0, #0
 8006dae:	462a      	mov	r2, r5
 8006db0:	4603      	mov	r3, r0
 8006db2:	464d      	mov	r5, r9
 8006db4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006db6:	2a65      	cmp	r2, #101	@ 0x65
 8006db8:	d001      	beq.n	8006dbe <_strtod_l+0x16e>
 8006dba:	2a45      	cmp	r2, #69	@ 0x45
 8006dbc:	d114      	bne.n	8006de8 <_strtod_l+0x198>
 8006dbe:	b91d      	cbnz	r5, 8006dc8 <_strtod_l+0x178>
 8006dc0:	9a08      	ldr	r2, [sp, #32]
 8006dc2:	4302      	orrs	r2, r0
 8006dc4:	d096      	beq.n	8006cf4 <_strtod_l+0xa4>
 8006dc6:	2500      	movs	r5, #0
 8006dc8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006dca:	1c62      	adds	r2, r4, #1
 8006dcc:	9219      	str	r2, [sp, #100]	@ 0x64
 8006dce:	7862      	ldrb	r2, [r4, #1]
 8006dd0:	2a2b      	cmp	r2, #43	@ 0x2b
 8006dd2:	d07a      	beq.n	8006eca <_strtod_l+0x27a>
 8006dd4:	2a2d      	cmp	r2, #45	@ 0x2d
 8006dd6:	d07e      	beq.n	8006ed6 <_strtod_l+0x286>
 8006dd8:	f04f 0c00 	mov.w	ip, #0
 8006ddc:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006de0:	2909      	cmp	r1, #9
 8006de2:	f240 8085 	bls.w	8006ef0 <_strtod_l+0x2a0>
 8006de6:	9419      	str	r4, [sp, #100]	@ 0x64
 8006de8:	f04f 0800 	mov.w	r8, #0
 8006dec:	e0a5      	b.n	8006f3a <_strtod_l+0x2ea>
 8006dee:	2300      	movs	r3, #0
 8006df0:	e7c8      	b.n	8006d84 <_strtod_l+0x134>
 8006df2:	f1b9 0f08 	cmp.w	r9, #8
 8006df6:	bfd8      	it	le
 8006df8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006dfa:	f100 0001 	add.w	r0, r0, #1
 8006dfe:	bfd6      	itet	le
 8006e00:	fb02 3301 	mlale	r3, r2, r1, r3
 8006e04:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006e08:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006e0a:	f109 0901 	add.w	r9, r9, #1
 8006e0e:	9019      	str	r0, [sp, #100]	@ 0x64
 8006e10:	e7bf      	b.n	8006d92 <_strtod_l+0x142>
 8006e12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e14:	1c5a      	adds	r2, r3, #1
 8006e16:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e18:	785a      	ldrb	r2, [r3, #1]
 8006e1a:	f1b9 0f00 	cmp.w	r9, #0
 8006e1e:	d03b      	beq.n	8006e98 <_strtod_l+0x248>
 8006e20:	464d      	mov	r5, r9
 8006e22:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e24:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006e28:	2b09      	cmp	r3, #9
 8006e2a:	d912      	bls.n	8006e52 <_strtod_l+0x202>
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e7c2      	b.n	8006db6 <_strtod_l+0x166>
 8006e30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e32:	3001      	adds	r0, #1
 8006e34:	1c5a      	adds	r2, r3, #1
 8006e36:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e38:	785a      	ldrb	r2, [r3, #1]
 8006e3a:	2a30      	cmp	r2, #48	@ 0x30
 8006e3c:	d0f8      	beq.n	8006e30 <_strtod_l+0x1e0>
 8006e3e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006e42:	2b08      	cmp	r3, #8
 8006e44:	f200 84c8 	bhi.w	80077d8 <_strtod_l+0xb88>
 8006e48:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e4a:	2000      	movs	r0, #0
 8006e4c:	4605      	mov	r5, r0
 8006e4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e50:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e52:	3a30      	subs	r2, #48	@ 0x30
 8006e54:	f100 0301 	add.w	r3, r0, #1
 8006e58:	d018      	beq.n	8006e8c <_strtod_l+0x23c>
 8006e5a:	462e      	mov	r6, r5
 8006e5c:	f04f 0e0a 	mov.w	lr, #10
 8006e60:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e62:	4419      	add	r1, r3
 8006e64:	910a      	str	r1, [sp, #40]	@ 0x28
 8006e66:	1c71      	adds	r1, r6, #1
 8006e68:	eba1 0c05 	sub.w	ip, r1, r5
 8006e6c:	4563      	cmp	r3, ip
 8006e6e:	dc15      	bgt.n	8006e9c <_strtod_l+0x24c>
 8006e70:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006e74:	182b      	adds	r3, r5, r0
 8006e76:	2b08      	cmp	r3, #8
 8006e78:	f105 0501 	add.w	r5, r5, #1
 8006e7c:	4405      	add	r5, r0
 8006e7e:	dc1a      	bgt.n	8006eb6 <_strtod_l+0x266>
 8006e80:	230a      	movs	r3, #10
 8006e82:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e84:	fb03 2301 	mla	r3, r3, r1, r2
 8006e88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e8e:	4618      	mov	r0, r3
 8006e90:	1c51      	adds	r1, r2, #1
 8006e92:	9119      	str	r1, [sp, #100]	@ 0x64
 8006e94:	7852      	ldrb	r2, [r2, #1]
 8006e96:	e7c5      	b.n	8006e24 <_strtod_l+0x1d4>
 8006e98:	4648      	mov	r0, r9
 8006e9a:	e7ce      	b.n	8006e3a <_strtod_l+0x1ea>
 8006e9c:	2e08      	cmp	r6, #8
 8006e9e:	dc05      	bgt.n	8006eac <_strtod_l+0x25c>
 8006ea0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006ea2:	fb0e f606 	mul.w	r6, lr, r6
 8006ea6:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006ea8:	460e      	mov	r6, r1
 8006eaa:	e7dc      	b.n	8006e66 <_strtod_l+0x216>
 8006eac:	2910      	cmp	r1, #16
 8006eae:	bfd8      	it	le
 8006eb0:	fb0e f707 	mulle.w	r7, lr, r7
 8006eb4:	e7f8      	b.n	8006ea8 <_strtod_l+0x258>
 8006eb6:	2b0f      	cmp	r3, #15
 8006eb8:	bfdc      	itt	le
 8006eba:	230a      	movle	r3, #10
 8006ebc:	fb03 2707 	mlale	r7, r3, r7, r2
 8006ec0:	e7e3      	b.n	8006e8a <_strtod_l+0x23a>
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e77a      	b.n	8006dc0 <_strtod_l+0x170>
 8006eca:	f04f 0c00 	mov.w	ip, #0
 8006ece:	1ca2      	adds	r2, r4, #2
 8006ed0:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ed2:	78a2      	ldrb	r2, [r4, #2]
 8006ed4:	e782      	b.n	8006ddc <_strtod_l+0x18c>
 8006ed6:	f04f 0c01 	mov.w	ip, #1
 8006eda:	e7f8      	b.n	8006ece <_strtod_l+0x27e>
 8006edc:	08008e0c 	.word	0x08008e0c
 8006ee0:	7ff00000 	.word	0x7ff00000
 8006ee4:	08008c43 	.word	0x08008c43
 8006ee8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006eea:	1c51      	adds	r1, r2, #1
 8006eec:	9119      	str	r1, [sp, #100]	@ 0x64
 8006eee:	7852      	ldrb	r2, [r2, #1]
 8006ef0:	2a30      	cmp	r2, #48	@ 0x30
 8006ef2:	d0f9      	beq.n	8006ee8 <_strtod_l+0x298>
 8006ef4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006ef8:	2908      	cmp	r1, #8
 8006efa:	f63f af75 	bhi.w	8006de8 <_strtod_l+0x198>
 8006efe:	f04f 080a 	mov.w	r8, #10
 8006f02:	3a30      	subs	r2, #48	@ 0x30
 8006f04:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f06:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006f08:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006f0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006f0c:	1c56      	adds	r6, r2, #1
 8006f0e:	9619      	str	r6, [sp, #100]	@ 0x64
 8006f10:	7852      	ldrb	r2, [r2, #1]
 8006f12:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006f16:	f1be 0f09 	cmp.w	lr, #9
 8006f1a:	d939      	bls.n	8006f90 <_strtod_l+0x340>
 8006f1c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006f1e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006f22:	1a76      	subs	r6, r6, r1
 8006f24:	2e08      	cmp	r6, #8
 8006f26:	dc03      	bgt.n	8006f30 <_strtod_l+0x2e0>
 8006f28:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f2a:	4588      	cmp	r8, r1
 8006f2c:	bfa8      	it	ge
 8006f2e:	4688      	movge	r8, r1
 8006f30:	f1bc 0f00 	cmp.w	ip, #0
 8006f34:	d001      	beq.n	8006f3a <_strtod_l+0x2ea>
 8006f36:	f1c8 0800 	rsb	r8, r8, #0
 8006f3a:	2d00      	cmp	r5, #0
 8006f3c:	d14e      	bne.n	8006fdc <_strtod_l+0x38c>
 8006f3e:	9908      	ldr	r1, [sp, #32]
 8006f40:	4308      	orrs	r0, r1
 8006f42:	f47f aebe 	bne.w	8006cc2 <_strtod_l+0x72>
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	f47f aed4 	bne.w	8006cf4 <_strtod_l+0xa4>
 8006f4c:	2a69      	cmp	r2, #105	@ 0x69
 8006f4e:	d028      	beq.n	8006fa2 <_strtod_l+0x352>
 8006f50:	dc25      	bgt.n	8006f9e <_strtod_l+0x34e>
 8006f52:	2a49      	cmp	r2, #73	@ 0x49
 8006f54:	d025      	beq.n	8006fa2 <_strtod_l+0x352>
 8006f56:	2a4e      	cmp	r2, #78	@ 0x4e
 8006f58:	f47f aecc 	bne.w	8006cf4 <_strtod_l+0xa4>
 8006f5c:	4999      	ldr	r1, [pc, #612]	@ (80071c4 <_strtod_l+0x574>)
 8006f5e:	a819      	add	r0, sp, #100	@ 0x64
 8006f60:	f001 fbb0 	bl	80086c4 <__match>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	f43f aec5 	beq.w	8006cf4 <_strtod_l+0xa4>
 8006f6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	2b28      	cmp	r3, #40	@ 0x28
 8006f70:	d12e      	bne.n	8006fd0 <_strtod_l+0x380>
 8006f72:	4995      	ldr	r1, [pc, #596]	@ (80071c8 <_strtod_l+0x578>)
 8006f74:	aa1c      	add	r2, sp, #112	@ 0x70
 8006f76:	a819      	add	r0, sp, #100	@ 0x64
 8006f78:	f001 fbb8 	bl	80086ec <__hexnan>
 8006f7c:	2805      	cmp	r0, #5
 8006f7e:	d127      	bne.n	8006fd0 <_strtod_l+0x380>
 8006f80:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006f82:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006f86:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006f8a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006f8e:	e698      	b.n	8006cc2 <_strtod_l+0x72>
 8006f90:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f92:	fb08 2101 	mla	r1, r8, r1, r2
 8006f96:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006f9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f9c:	e7b5      	b.n	8006f0a <_strtod_l+0x2ba>
 8006f9e:	2a6e      	cmp	r2, #110	@ 0x6e
 8006fa0:	e7da      	b.n	8006f58 <_strtod_l+0x308>
 8006fa2:	498a      	ldr	r1, [pc, #552]	@ (80071cc <_strtod_l+0x57c>)
 8006fa4:	a819      	add	r0, sp, #100	@ 0x64
 8006fa6:	f001 fb8d 	bl	80086c4 <__match>
 8006faa:	2800      	cmp	r0, #0
 8006fac:	f43f aea2 	beq.w	8006cf4 <_strtod_l+0xa4>
 8006fb0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006fb2:	4987      	ldr	r1, [pc, #540]	@ (80071d0 <_strtod_l+0x580>)
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	a819      	add	r0, sp, #100	@ 0x64
 8006fb8:	9319      	str	r3, [sp, #100]	@ 0x64
 8006fba:	f001 fb83 	bl	80086c4 <__match>
 8006fbe:	b910      	cbnz	r0, 8006fc6 <_strtod_l+0x376>
 8006fc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	9319      	str	r3, [sp, #100]	@ 0x64
 8006fc6:	f04f 0a00 	mov.w	sl, #0
 8006fca:	f8df b208 	ldr.w	fp, [pc, #520]	@ 80071d4 <_strtod_l+0x584>
 8006fce:	e678      	b.n	8006cc2 <_strtod_l+0x72>
 8006fd0:	4881      	ldr	r0, [pc, #516]	@ (80071d8 <_strtod_l+0x588>)
 8006fd2:	f001 f8b5 	bl	8008140 <nan>
 8006fd6:	4682      	mov	sl, r0
 8006fd8:	468b      	mov	fp, r1
 8006fda:	e672      	b.n	8006cc2 <_strtod_l+0x72>
 8006fdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fde:	f1b9 0f00 	cmp.w	r9, #0
 8006fe2:	bf08      	it	eq
 8006fe4:	46a9      	moveq	r9, r5
 8006fe6:	eba8 0303 	sub.w	r3, r8, r3
 8006fea:	2d10      	cmp	r5, #16
 8006fec:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006fee:	462c      	mov	r4, r5
 8006ff0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ff2:	bfa8      	it	ge
 8006ff4:	2410      	movge	r4, #16
 8006ff6:	f7f9 fa0d 	bl	8000414 <__aeabi_ui2d>
 8006ffa:	2d09      	cmp	r5, #9
 8006ffc:	4682      	mov	sl, r0
 8006ffe:	468b      	mov	fp, r1
 8007000:	dc11      	bgt.n	8007026 <_strtod_l+0x3d6>
 8007002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007004:	2b00      	cmp	r3, #0
 8007006:	f43f ae5c 	beq.w	8006cc2 <_strtod_l+0x72>
 800700a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800700c:	dd76      	ble.n	80070fc <_strtod_l+0x4ac>
 800700e:	2b16      	cmp	r3, #22
 8007010:	dc5d      	bgt.n	80070ce <_strtod_l+0x47e>
 8007012:	4972      	ldr	r1, [pc, #456]	@ (80071dc <_strtod_l+0x58c>)
 8007014:	4652      	mov	r2, sl
 8007016:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800701a:	465b      	mov	r3, fp
 800701c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007020:	f7f9 fa72 	bl	8000508 <__aeabi_dmul>
 8007024:	e7d7      	b.n	8006fd6 <_strtod_l+0x386>
 8007026:	4b6d      	ldr	r3, [pc, #436]	@ (80071dc <_strtod_l+0x58c>)
 8007028:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800702c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007030:	f7f9 fa6a 	bl	8000508 <__aeabi_dmul>
 8007034:	4682      	mov	sl, r0
 8007036:	4638      	mov	r0, r7
 8007038:	468b      	mov	fp, r1
 800703a:	f7f9 f9eb 	bl	8000414 <__aeabi_ui2d>
 800703e:	4602      	mov	r2, r0
 8007040:	460b      	mov	r3, r1
 8007042:	4650      	mov	r0, sl
 8007044:	4659      	mov	r1, fp
 8007046:	f7f9 f8a9 	bl	800019c <__adddf3>
 800704a:	2d0f      	cmp	r5, #15
 800704c:	4682      	mov	sl, r0
 800704e:	468b      	mov	fp, r1
 8007050:	ddd7      	ble.n	8007002 <_strtod_l+0x3b2>
 8007052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007054:	1b2c      	subs	r4, r5, r4
 8007056:	441c      	add	r4, r3
 8007058:	2c00      	cmp	r4, #0
 800705a:	f340 8093 	ble.w	8007184 <_strtod_l+0x534>
 800705e:	f014 030f 	ands.w	r3, r4, #15
 8007062:	d00a      	beq.n	800707a <_strtod_l+0x42a>
 8007064:	495d      	ldr	r1, [pc, #372]	@ (80071dc <_strtod_l+0x58c>)
 8007066:	4652      	mov	r2, sl
 8007068:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800706c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007070:	465b      	mov	r3, fp
 8007072:	f7f9 fa49 	bl	8000508 <__aeabi_dmul>
 8007076:	4682      	mov	sl, r0
 8007078:	468b      	mov	fp, r1
 800707a:	f034 040f 	bics.w	r4, r4, #15
 800707e:	d073      	beq.n	8007168 <_strtod_l+0x518>
 8007080:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007084:	dd49      	ble.n	800711a <_strtod_l+0x4ca>
 8007086:	2400      	movs	r4, #0
 8007088:	46a0      	mov	r8, r4
 800708a:	46a1      	mov	r9, r4
 800708c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800708e:	2322      	movs	r3, #34	@ 0x22
 8007090:	f04f 0a00 	mov.w	sl, #0
 8007094:	9a05      	ldr	r2, [sp, #20]
 8007096:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 80071d4 <_strtod_l+0x584>
 800709a:	6013      	str	r3, [r2, #0]
 800709c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f43f ae0f 	beq.w	8006cc2 <_strtod_l+0x72>
 80070a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070a6:	9805      	ldr	r0, [sp, #20]
 80070a8:	f7ff f950 	bl	800634c <_Bfree>
 80070ac:	4649      	mov	r1, r9
 80070ae:	9805      	ldr	r0, [sp, #20]
 80070b0:	f7ff f94c 	bl	800634c <_Bfree>
 80070b4:	4641      	mov	r1, r8
 80070b6:	9805      	ldr	r0, [sp, #20]
 80070b8:	f7ff f948 	bl	800634c <_Bfree>
 80070bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070be:	9805      	ldr	r0, [sp, #20]
 80070c0:	f7ff f944 	bl	800634c <_Bfree>
 80070c4:	4621      	mov	r1, r4
 80070c6:	9805      	ldr	r0, [sp, #20]
 80070c8:	f7ff f940 	bl	800634c <_Bfree>
 80070cc:	e5f9      	b.n	8006cc2 <_strtod_l+0x72>
 80070ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80070d4:	4293      	cmp	r3, r2
 80070d6:	dbbc      	blt.n	8007052 <_strtod_l+0x402>
 80070d8:	4c40      	ldr	r4, [pc, #256]	@ (80071dc <_strtod_l+0x58c>)
 80070da:	f1c5 050f 	rsb	r5, r5, #15
 80070de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80070e2:	4652      	mov	r2, sl
 80070e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070e8:	465b      	mov	r3, fp
 80070ea:	f7f9 fa0d 	bl	8000508 <__aeabi_dmul>
 80070ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f0:	1b5d      	subs	r5, r3, r5
 80070f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80070f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80070fa:	e791      	b.n	8007020 <_strtod_l+0x3d0>
 80070fc:	3316      	adds	r3, #22
 80070fe:	dba8      	blt.n	8007052 <_strtod_l+0x402>
 8007100:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007102:	4650      	mov	r0, sl
 8007104:	eba3 0808 	sub.w	r8, r3, r8
 8007108:	4b34      	ldr	r3, [pc, #208]	@ (80071dc <_strtod_l+0x58c>)
 800710a:	4659      	mov	r1, fp
 800710c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007110:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007114:	f7f9 fb22 	bl	800075c <__aeabi_ddiv>
 8007118:	e75d      	b.n	8006fd6 <_strtod_l+0x386>
 800711a:	2300      	movs	r3, #0
 800711c:	4650      	mov	r0, sl
 800711e:	4659      	mov	r1, fp
 8007120:	461e      	mov	r6, r3
 8007122:	4f2f      	ldr	r7, [pc, #188]	@ (80071e0 <_strtod_l+0x590>)
 8007124:	1124      	asrs	r4, r4, #4
 8007126:	2c01      	cmp	r4, #1
 8007128:	dc21      	bgt.n	800716e <_strtod_l+0x51e>
 800712a:	b10b      	cbz	r3, 8007130 <_strtod_l+0x4e0>
 800712c:	4682      	mov	sl, r0
 800712e:	468b      	mov	fp, r1
 8007130:	492b      	ldr	r1, [pc, #172]	@ (80071e0 <_strtod_l+0x590>)
 8007132:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007136:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800713a:	4652      	mov	r2, sl
 800713c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007140:	465b      	mov	r3, fp
 8007142:	f7f9 f9e1 	bl	8000508 <__aeabi_dmul>
 8007146:	4b23      	ldr	r3, [pc, #140]	@ (80071d4 <_strtod_l+0x584>)
 8007148:	460a      	mov	r2, r1
 800714a:	400b      	ands	r3, r1
 800714c:	4925      	ldr	r1, [pc, #148]	@ (80071e4 <_strtod_l+0x594>)
 800714e:	4682      	mov	sl, r0
 8007150:	428b      	cmp	r3, r1
 8007152:	d898      	bhi.n	8007086 <_strtod_l+0x436>
 8007154:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007158:	428b      	cmp	r3, r1
 800715a:	bf86      	itte	hi
 800715c:	f04f 3aff 	movhi.w	sl, #4294967295
 8007160:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 80071e8 <_strtod_l+0x598>
 8007164:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007168:	2300      	movs	r3, #0
 800716a:	9308      	str	r3, [sp, #32]
 800716c:	e076      	b.n	800725c <_strtod_l+0x60c>
 800716e:	07e2      	lsls	r2, r4, #31
 8007170:	d504      	bpl.n	800717c <_strtod_l+0x52c>
 8007172:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007176:	f7f9 f9c7 	bl	8000508 <__aeabi_dmul>
 800717a:	2301      	movs	r3, #1
 800717c:	3601      	adds	r6, #1
 800717e:	1064      	asrs	r4, r4, #1
 8007180:	3708      	adds	r7, #8
 8007182:	e7d0      	b.n	8007126 <_strtod_l+0x4d6>
 8007184:	d0f0      	beq.n	8007168 <_strtod_l+0x518>
 8007186:	4264      	negs	r4, r4
 8007188:	f014 020f 	ands.w	r2, r4, #15
 800718c:	d00a      	beq.n	80071a4 <_strtod_l+0x554>
 800718e:	4b13      	ldr	r3, [pc, #76]	@ (80071dc <_strtod_l+0x58c>)
 8007190:	4650      	mov	r0, sl
 8007192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007196:	4659      	mov	r1, fp
 8007198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719c:	f7f9 fade 	bl	800075c <__aeabi_ddiv>
 80071a0:	4682      	mov	sl, r0
 80071a2:	468b      	mov	fp, r1
 80071a4:	1124      	asrs	r4, r4, #4
 80071a6:	d0df      	beq.n	8007168 <_strtod_l+0x518>
 80071a8:	2c1f      	cmp	r4, #31
 80071aa:	dd1f      	ble.n	80071ec <_strtod_l+0x59c>
 80071ac:	2400      	movs	r4, #0
 80071ae:	46a0      	mov	r8, r4
 80071b0:	46a1      	mov	r9, r4
 80071b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80071b4:	2322      	movs	r3, #34	@ 0x22
 80071b6:	9a05      	ldr	r2, [sp, #20]
 80071b8:	f04f 0a00 	mov.w	sl, #0
 80071bc:	f04f 0b00 	mov.w	fp, #0
 80071c0:	6013      	str	r3, [r2, #0]
 80071c2:	e76b      	b.n	800709c <_strtod_l+0x44c>
 80071c4:	08008b31 	.word	0x08008b31
 80071c8:	08008df8 	.word	0x08008df8
 80071cc:	08008b29 	.word	0x08008b29
 80071d0:	08008b60 	.word	0x08008b60
 80071d4:	7ff00000 	.word	0x7ff00000
 80071d8:	08008c99 	.word	0x08008c99
 80071dc:	08008d30 	.word	0x08008d30
 80071e0:	08008d08 	.word	0x08008d08
 80071e4:	7ca00000 	.word	0x7ca00000
 80071e8:	7fefffff 	.word	0x7fefffff
 80071ec:	f014 0310 	ands.w	r3, r4, #16
 80071f0:	bf18      	it	ne
 80071f2:	236a      	movne	r3, #106	@ 0x6a
 80071f4:	4650      	mov	r0, sl
 80071f6:	9308      	str	r3, [sp, #32]
 80071f8:	4659      	mov	r1, fp
 80071fa:	2300      	movs	r3, #0
 80071fc:	4e77      	ldr	r6, [pc, #476]	@ (80073dc <_strtod_l+0x78c>)
 80071fe:	07e7      	lsls	r7, r4, #31
 8007200:	d504      	bpl.n	800720c <_strtod_l+0x5bc>
 8007202:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007206:	f7f9 f97f 	bl	8000508 <__aeabi_dmul>
 800720a:	2301      	movs	r3, #1
 800720c:	1064      	asrs	r4, r4, #1
 800720e:	f106 0608 	add.w	r6, r6, #8
 8007212:	d1f4      	bne.n	80071fe <_strtod_l+0x5ae>
 8007214:	b10b      	cbz	r3, 800721a <_strtod_l+0x5ca>
 8007216:	4682      	mov	sl, r0
 8007218:	468b      	mov	fp, r1
 800721a:	9b08      	ldr	r3, [sp, #32]
 800721c:	b1b3      	cbz	r3, 800724c <_strtod_l+0x5fc>
 800721e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007222:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007226:	2b00      	cmp	r3, #0
 8007228:	4659      	mov	r1, fp
 800722a:	dd0f      	ble.n	800724c <_strtod_l+0x5fc>
 800722c:	2b1f      	cmp	r3, #31
 800722e:	dd58      	ble.n	80072e2 <_strtod_l+0x692>
 8007230:	2b34      	cmp	r3, #52	@ 0x34
 8007232:	bfd8      	it	le
 8007234:	f04f 33ff 	movle.w	r3, #4294967295
 8007238:	f04f 0a00 	mov.w	sl, #0
 800723c:	bfcf      	iteee	gt
 800723e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007242:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007246:	4093      	lslle	r3, r2
 8007248:	ea03 0b01 	andle.w	fp, r3, r1
 800724c:	2200      	movs	r2, #0
 800724e:	2300      	movs	r3, #0
 8007250:	4650      	mov	r0, sl
 8007252:	4659      	mov	r1, fp
 8007254:	f7f9 fbc0 	bl	80009d8 <__aeabi_dcmpeq>
 8007258:	2800      	cmp	r0, #0
 800725a:	d1a7      	bne.n	80071ac <_strtod_l+0x55c>
 800725c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800725e:	464a      	mov	r2, r9
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007264:	462b      	mov	r3, r5
 8007266:	9805      	ldr	r0, [sp, #20]
 8007268:	f7ff f8d8 	bl	800641c <__s2b>
 800726c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800726e:	2800      	cmp	r0, #0
 8007270:	f43f af09 	beq.w	8007086 <_strtod_l+0x436>
 8007274:	2400      	movs	r4, #0
 8007276:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800727a:	2a00      	cmp	r2, #0
 800727c:	eba3 0308 	sub.w	r3, r3, r8
 8007280:	bfa8      	it	ge
 8007282:	2300      	movge	r3, #0
 8007284:	46a0      	mov	r8, r4
 8007286:	9312      	str	r3, [sp, #72]	@ 0x48
 8007288:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800728c:	9316      	str	r3, [sp, #88]	@ 0x58
 800728e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007290:	9805      	ldr	r0, [sp, #20]
 8007292:	6859      	ldr	r1, [r3, #4]
 8007294:	f7ff f81a 	bl	80062cc <_Balloc>
 8007298:	4681      	mov	r9, r0
 800729a:	2800      	cmp	r0, #0
 800729c:	f43f aef7 	beq.w	800708e <_strtod_l+0x43e>
 80072a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072a2:	300c      	adds	r0, #12
 80072a4:	691a      	ldr	r2, [r3, #16]
 80072a6:	f103 010c 	add.w	r1, r3, #12
 80072aa:	3202      	adds	r2, #2
 80072ac:	0092      	lsls	r2, r2, #2
 80072ae:	f000 ff39 	bl	8008124 <memcpy>
 80072b2:	ab1c      	add	r3, sp, #112	@ 0x70
 80072b4:	9301      	str	r3, [sp, #4]
 80072b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80072b8:	9300      	str	r3, [sp, #0]
 80072ba:	4652      	mov	r2, sl
 80072bc:	465b      	mov	r3, fp
 80072be:	9805      	ldr	r0, [sp, #20]
 80072c0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80072c4:	f7ff fbd6 	bl	8006a74 <__d2b>
 80072c8:	901a      	str	r0, [sp, #104]	@ 0x68
 80072ca:	2800      	cmp	r0, #0
 80072cc:	f43f aedf 	beq.w	800708e <_strtod_l+0x43e>
 80072d0:	2101      	movs	r1, #1
 80072d2:	9805      	ldr	r0, [sp, #20]
 80072d4:	f7ff f938 	bl	8006548 <__i2b>
 80072d8:	4680      	mov	r8, r0
 80072da:	b948      	cbnz	r0, 80072f0 <_strtod_l+0x6a0>
 80072dc:	f04f 0800 	mov.w	r8, #0
 80072e0:	e6d5      	b.n	800708e <_strtod_l+0x43e>
 80072e2:	f04f 32ff 	mov.w	r2, #4294967295
 80072e6:	fa02 f303 	lsl.w	r3, r2, r3
 80072ea:	ea03 0a0a 	and.w	sl, r3, sl
 80072ee:	e7ad      	b.n	800724c <_strtod_l+0x5fc>
 80072f0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80072f2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80072f4:	2d00      	cmp	r5, #0
 80072f6:	bfab      	itete	ge
 80072f8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80072fa:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80072fc:	18ef      	addge	r7, r5, r3
 80072fe:	1b5e      	sublt	r6, r3, r5
 8007300:	9b08      	ldr	r3, [sp, #32]
 8007302:	bfa8      	it	ge
 8007304:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007306:	eba5 0503 	sub.w	r5, r5, r3
 800730a:	4415      	add	r5, r2
 800730c:	4b34      	ldr	r3, [pc, #208]	@ (80073e0 <_strtod_l+0x790>)
 800730e:	f105 35ff 	add.w	r5, r5, #4294967295
 8007312:	bfb8      	it	lt
 8007314:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007316:	429d      	cmp	r5, r3
 8007318:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800731c:	da50      	bge.n	80073c0 <_strtod_l+0x770>
 800731e:	1b5b      	subs	r3, r3, r5
 8007320:	2b1f      	cmp	r3, #31
 8007322:	f04f 0101 	mov.w	r1, #1
 8007326:	eba2 0203 	sub.w	r2, r2, r3
 800732a:	dc3d      	bgt.n	80073a8 <_strtod_l+0x758>
 800732c:	fa01 f303 	lsl.w	r3, r1, r3
 8007330:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007332:	2300      	movs	r3, #0
 8007334:	9310      	str	r3, [sp, #64]	@ 0x40
 8007336:	18bd      	adds	r5, r7, r2
 8007338:	9b08      	ldr	r3, [sp, #32]
 800733a:	42af      	cmp	r7, r5
 800733c:	4416      	add	r6, r2
 800733e:	441e      	add	r6, r3
 8007340:	463b      	mov	r3, r7
 8007342:	bfa8      	it	ge
 8007344:	462b      	movge	r3, r5
 8007346:	42b3      	cmp	r3, r6
 8007348:	bfa8      	it	ge
 800734a:	4633      	movge	r3, r6
 800734c:	2b00      	cmp	r3, #0
 800734e:	bfc2      	ittt	gt
 8007350:	1aed      	subgt	r5, r5, r3
 8007352:	1af6      	subgt	r6, r6, r3
 8007354:	1aff      	subgt	r7, r7, r3
 8007356:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007358:	2b00      	cmp	r3, #0
 800735a:	dd16      	ble.n	800738a <_strtod_l+0x73a>
 800735c:	4641      	mov	r1, r8
 800735e:	461a      	mov	r2, r3
 8007360:	9805      	ldr	r0, [sp, #20]
 8007362:	f7ff f9a9 	bl	80066b8 <__pow5mult>
 8007366:	4680      	mov	r8, r0
 8007368:	2800      	cmp	r0, #0
 800736a:	d0b7      	beq.n	80072dc <_strtod_l+0x68c>
 800736c:	4601      	mov	r1, r0
 800736e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007370:	9805      	ldr	r0, [sp, #20]
 8007372:	f7ff f8ff 	bl	8006574 <__multiply>
 8007376:	900a      	str	r0, [sp, #40]	@ 0x28
 8007378:	2800      	cmp	r0, #0
 800737a:	f43f ae88 	beq.w	800708e <_strtod_l+0x43e>
 800737e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007380:	9805      	ldr	r0, [sp, #20]
 8007382:	f7fe ffe3 	bl	800634c <_Bfree>
 8007386:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007388:	931a      	str	r3, [sp, #104]	@ 0x68
 800738a:	2d00      	cmp	r5, #0
 800738c:	dc1d      	bgt.n	80073ca <_strtod_l+0x77a>
 800738e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007390:	2b00      	cmp	r3, #0
 8007392:	dd27      	ble.n	80073e4 <_strtod_l+0x794>
 8007394:	4649      	mov	r1, r9
 8007396:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007398:	9805      	ldr	r0, [sp, #20]
 800739a:	f7ff f98d 	bl	80066b8 <__pow5mult>
 800739e:	4681      	mov	r9, r0
 80073a0:	bb00      	cbnz	r0, 80073e4 <_strtod_l+0x794>
 80073a2:	f04f 0900 	mov.w	r9, #0
 80073a6:	e672      	b.n	800708e <_strtod_l+0x43e>
 80073a8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80073ac:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80073b0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80073b4:	35e2      	adds	r5, #226	@ 0xe2
 80073b6:	fa01 f305 	lsl.w	r3, r1, r5
 80073ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80073bc:	9113      	str	r1, [sp, #76]	@ 0x4c
 80073be:	e7ba      	b.n	8007336 <_strtod_l+0x6e6>
 80073c0:	2300      	movs	r3, #0
 80073c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80073c4:	2301      	movs	r3, #1
 80073c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80073c8:	e7b5      	b.n	8007336 <_strtod_l+0x6e6>
 80073ca:	462a      	mov	r2, r5
 80073cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073ce:	9805      	ldr	r0, [sp, #20]
 80073d0:	f7ff f9cc 	bl	800676c <__lshift>
 80073d4:	901a      	str	r0, [sp, #104]	@ 0x68
 80073d6:	2800      	cmp	r0, #0
 80073d8:	d1d9      	bne.n	800738e <_strtod_l+0x73e>
 80073da:	e658      	b.n	800708e <_strtod_l+0x43e>
 80073dc:	08008e20 	.word	0x08008e20
 80073e0:	fffffc02 	.word	0xfffffc02
 80073e4:	2e00      	cmp	r6, #0
 80073e6:	dd07      	ble.n	80073f8 <_strtod_l+0x7a8>
 80073e8:	4649      	mov	r1, r9
 80073ea:	4632      	mov	r2, r6
 80073ec:	9805      	ldr	r0, [sp, #20]
 80073ee:	f7ff f9bd 	bl	800676c <__lshift>
 80073f2:	4681      	mov	r9, r0
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d0d4      	beq.n	80073a2 <_strtod_l+0x752>
 80073f8:	2f00      	cmp	r7, #0
 80073fa:	dd08      	ble.n	800740e <_strtod_l+0x7be>
 80073fc:	4641      	mov	r1, r8
 80073fe:	463a      	mov	r2, r7
 8007400:	9805      	ldr	r0, [sp, #20]
 8007402:	f7ff f9b3 	bl	800676c <__lshift>
 8007406:	4680      	mov	r8, r0
 8007408:	2800      	cmp	r0, #0
 800740a:	f43f ae40 	beq.w	800708e <_strtod_l+0x43e>
 800740e:	464a      	mov	r2, r9
 8007410:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007412:	9805      	ldr	r0, [sp, #20]
 8007414:	f7ff fa32 	bl	800687c <__mdiff>
 8007418:	4604      	mov	r4, r0
 800741a:	2800      	cmp	r0, #0
 800741c:	f43f ae37 	beq.w	800708e <_strtod_l+0x43e>
 8007420:	68c3      	ldr	r3, [r0, #12]
 8007422:	4641      	mov	r1, r8
 8007424:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007426:	2300      	movs	r3, #0
 8007428:	60c3      	str	r3, [r0, #12]
 800742a:	f7ff fa0b 	bl	8006844 <__mcmp>
 800742e:	2800      	cmp	r0, #0
 8007430:	da3d      	bge.n	80074ae <_strtod_l+0x85e>
 8007432:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007434:	ea53 030a 	orrs.w	r3, r3, sl
 8007438:	d163      	bne.n	8007502 <_strtod_l+0x8b2>
 800743a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800743e:	2b00      	cmp	r3, #0
 8007440:	d15f      	bne.n	8007502 <_strtod_l+0x8b2>
 8007442:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007446:	0d1b      	lsrs	r3, r3, #20
 8007448:	051b      	lsls	r3, r3, #20
 800744a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800744e:	d958      	bls.n	8007502 <_strtod_l+0x8b2>
 8007450:	6963      	ldr	r3, [r4, #20]
 8007452:	b913      	cbnz	r3, 800745a <_strtod_l+0x80a>
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	2b01      	cmp	r3, #1
 8007458:	dd53      	ble.n	8007502 <_strtod_l+0x8b2>
 800745a:	4621      	mov	r1, r4
 800745c:	2201      	movs	r2, #1
 800745e:	9805      	ldr	r0, [sp, #20]
 8007460:	f7ff f984 	bl	800676c <__lshift>
 8007464:	4641      	mov	r1, r8
 8007466:	4604      	mov	r4, r0
 8007468:	f7ff f9ec 	bl	8006844 <__mcmp>
 800746c:	2800      	cmp	r0, #0
 800746e:	dd48      	ble.n	8007502 <_strtod_l+0x8b2>
 8007470:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007474:	9a08      	ldr	r2, [sp, #32]
 8007476:	0d1b      	lsrs	r3, r3, #20
 8007478:	051b      	lsls	r3, r3, #20
 800747a:	2a00      	cmp	r2, #0
 800747c:	d062      	beq.n	8007544 <_strtod_l+0x8f4>
 800747e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007482:	d85f      	bhi.n	8007544 <_strtod_l+0x8f4>
 8007484:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007488:	f67f ae94 	bls.w	80071b4 <_strtod_l+0x564>
 800748c:	4650      	mov	r0, sl
 800748e:	4659      	mov	r1, fp
 8007490:	4ba3      	ldr	r3, [pc, #652]	@ (8007720 <_strtod_l+0xad0>)
 8007492:	2200      	movs	r2, #0
 8007494:	f7f9 f838 	bl	8000508 <__aeabi_dmul>
 8007498:	4ba2      	ldr	r3, [pc, #648]	@ (8007724 <_strtod_l+0xad4>)
 800749a:	4682      	mov	sl, r0
 800749c:	400b      	ands	r3, r1
 800749e:	468b      	mov	fp, r1
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f47f adff 	bne.w	80070a4 <_strtod_l+0x454>
 80074a6:	2322      	movs	r3, #34	@ 0x22
 80074a8:	9a05      	ldr	r2, [sp, #20]
 80074aa:	6013      	str	r3, [r2, #0]
 80074ac:	e5fa      	b.n	80070a4 <_strtod_l+0x454>
 80074ae:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80074b2:	d165      	bne.n	8007580 <_strtod_l+0x930>
 80074b4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80074b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074ba:	b35a      	cbz	r2, 8007514 <_strtod_l+0x8c4>
 80074bc:	4a9a      	ldr	r2, [pc, #616]	@ (8007728 <_strtod_l+0xad8>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d12b      	bne.n	800751a <_strtod_l+0x8ca>
 80074c2:	9b08      	ldr	r3, [sp, #32]
 80074c4:	4651      	mov	r1, sl
 80074c6:	b303      	cbz	r3, 800750a <_strtod_l+0x8ba>
 80074c8:	465a      	mov	r2, fp
 80074ca:	4b96      	ldr	r3, [pc, #600]	@ (8007724 <_strtod_l+0xad4>)
 80074cc:	4013      	ands	r3, r2
 80074ce:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80074d2:	f04f 32ff 	mov.w	r2, #4294967295
 80074d6:	d81b      	bhi.n	8007510 <_strtod_l+0x8c0>
 80074d8:	0d1b      	lsrs	r3, r3, #20
 80074da:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80074de:	fa02 f303 	lsl.w	r3, r2, r3
 80074e2:	4299      	cmp	r1, r3
 80074e4:	d119      	bne.n	800751a <_strtod_l+0x8ca>
 80074e6:	4b91      	ldr	r3, [pc, #580]	@ (800772c <_strtod_l+0xadc>)
 80074e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d102      	bne.n	80074f4 <_strtod_l+0x8a4>
 80074ee:	3101      	adds	r1, #1
 80074f0:	f43f adcd 	beq.w	800708e <_strtod_l+0x43e>
 80074f4:	f04f 0a00 	mov.w	sl, #0
 80074f8:	4b8a      	ldr	r3, [pc, #552]	@ (8007724 <_strtod_l+0xad4>)
 80074fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074fc:	401a      	ands	r2, r3
 80074fe:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007502:	9b08      	ldr	r3, [sp, #32]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1c1      	bne.n	800748c <_strtod_l+0x83c>
 8007508:	e5cc      	b.n	80070a4 <_strtod_l+0x454>
 800750a:	f04f 33ff 	mov.w	r3, #4294967295
 800750e:	e7e8      	b.n	80074e2 <_strtod_l+0x892>
 8007510:	4613      	mov	r3, r2
 8007512:	e7e6      	b.n	80074e2 <_strtod_l+0x892>
 8007514:	ea53 030a 	orrs.w	r3, r3, sl
 8007518:	d0aa      	beq.n	8007470 <_strtod_l+0x820>
 800751a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800751c:	b1db      	cbz	r3, 8007556 <_strtod_l+0x906>
 800751e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007520:	4213      	tst	r3, r2
 8007522:	d0ee      	beq.n	8007502 <_strtod_l+0x8b2>
 8007524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007526:	4650      	mov	r0, sl
 8007528:	4659      	mov	r1, fp
 800752a:	9a08      	ldr	r2, [sp, #32]
 800752c:	b1bb      	cbz	r3, 800755e <_strtod_l+0x90e>
 800752e:	f7ff fb6d 	bl	8006c0c <sulp>
 8007532:	4602      	mov	r2, r0
 8007534:	460b      	mov	r3, r1
 8007536:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800753a:	f7f8 fe2f 	bl	800019c <__adddf3>
 800753e:	4682      	mov	sl, r0
 8007540:	468b      	mov	fp, r1
 8007542:	e7de      	b.n	8007502 <_strtod_l+0x8b2>
 8007544:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007548:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800754c:	f04f 3aff 	mov.w	sl, #4294967295
 8007550:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007554:	e7d5      	b.n	8007502 <_strtod_l+0x8b2>
 8007556:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007558:	ea13 0f0a 	tst.w	r3, sl
 800755c:	e7e1      	b.n	8007522 <_strtod_l+0x8d2>
 800755e:	f7ff fb55 	bl	8006c0c <sulp>
 8007562:	4602      	mov	r2, r0
 8007564:	460b      	mov	r3, r1
 8007566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800756a:	f7f8 fe15 	bl	8000198 <__aeabi_dsub>
 800756e:	2200      	movs	r2, #0
 8007570:	2300      	movs	r3, #0
 8007572:	4682      	mov	sl, r0
 8007574:	468b      	mov	fp, r1
 8007576:	f7f9 fa2f 	bl	80009d8 <__aeabi_dcmpeq>
 800757a:	2800      	cmp	r0, #0
 800757c:	d0c1      	beq.n	8007502 <_strtod_l+0x8b2>
 800757e:	e619      	b.n	80071b4 <_strtod_l+0x564>
 8007580:	4641      	mov	r1, r8
 8007582:	4620      	mov	r0, r4
 8007584:	f7ff face 	bl	8006b24 <__ratio>
 8007588:	2200      	movs	r2, #0
 800758a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800758e:	4606      	mov	r6, r0
 8007590:	460f      	mov	r7, r1
 8007592:	f7f9 fa35 	bl	8000a00 <__aeabi_dcmple>
 8007596:	2800      	cmp	r0, #0
 8007598:	d06d      	beq.n	8007676 <_strtod_l+0xa26>
 800759a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800759c:	2b00      	cmp	r3, #0
 800759e:	d178      	bne.n	8007692 <_strtod_l+0xa42>
 80075a0:	f1ba 0f00 	cmp.w	sl, #0
 80075a4:	d156      	bne.n	8007654 <_strtod_l+0xa04>
 80075a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d158      	bne.n	8007662 <_strtod_l+0xa12>
 80075b0:	2200      	movs	r2, #0
 80075b2:	4630      	mov	r0, r6
 80075b4:	4639      	mov	r1, r7
 80075b6:	4b5e      	ldr	r3, [pc, #376]	@ (8007730 <_strtod_l+0xae0>)
 80075b8:	f7f9 fa18 	bl	80009ec <__aeabi_dcmplt>
 80075bc:	2800      	cmp	r0, #0
 80075be:	d157      	bne.n	8007670 <_strtod_l+0xa20>
 80075c0:	4630      	mov	r0, r6
 80075c2:	4639      	mov	r1, r7
 80075c4:	2200      	movs	r2, #0
 80075c6:	4b5b      	ldr	r3, [pc, #364]	@ (8007734 <_strtod_l+0xae4>)
 80075c8:	f7f8 ff9e 	bl	8000508 <__aeabi_dmul>
 80075cc:	4606      	mov	r6, r0
 80075ce:	460f      	mov	r7, r1
 80075d0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80075d4:	9606      	str	r6, [sp, #24]
 80075d6:	9307      	str	r3, [sp, #28]
 80075d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075dc:	4d51      	ldr	r5, [pc, #324]	@ (8007724 <_strtod_l+0xad4>)
 80075de:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80075e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075e4:	401d      	ands	r5, r3
 80075e6:	4b54      	ldr	r3, [pc, #336]	@ (8007738 <_strtod_l+0xae8>)
 80075e8:	429d      	cmp	r5, r3
 80075ea:	f040 80ab 	bne.w	8007744 <_strtod_l+0xaf4>
 80075ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075f0:	4650      	mov	r0, sl
 80075f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80075f6:	4659      	mov	r1, fp
 80075f8:	f7ff f9d4 	bl	80069a4 <__ulp>
 80075fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007600:	f7f8 ff82 	bl	8000508 <__aeabi_dmul>
 8007604:	4652      	mov	r2, sl
 8007606:	465b      	mov	r3, fp
 8007608:	f7f8 fdc8 	bl	800019c <__adddf3>
 800760c:	460b      	mov	r3, r1
 800760e:	4945      	ldr	r1, [pc, #276]	@ (8007724 <_strtod_l+0xad4>)
 8007610:	4a4a      	ldr	r2, [pc, #296]	@ (800773c <_strtod_l+0xaec>)
 8007612:	4019      	ands	r1, r3
 8007614:	4291      	cmp	r1, r2
 8007616:	4682      	mov	sl, r0
 8007618:	d942      	bls.n	80076a0 <_strtod_l+0xa50>
 800761a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800761c:	4b43      	ldr	r3, [pc, #268]	@ (800772c <_strtod_l+0xadc>)
 800761e:	429a      	cmp	r2, r3
 8007620:	d103      	bne.n	800762a <_strtod_l+0x9da>
 8007622:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007624:	3301      	adds	r3, #1
 8007626:	f43f ad32 	beq.w	800708e <_strtod_l+0x43e>
 800762a:	f04f 3aff 	mov.w	sl, #4294967295
 800762e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800772c <_strtod_l+0xadc>
 8007632:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007634:	9805      	ldr	r0, [sp, #20]
 8007636:	f7fe fe89 	bl	800634c <_Bfree>
 800763a:	4649      	mov	r1, r9
 800763c:	9805      	ldr	r0, [sp, #20]
 800763e:	f7fe fe85 	bl	800634c <_Bfree>
 8007642:	4641      	mov	r1, r8
 8007644:	9805      	ldr	r0, [sp, #20]
 8007646:	f7fe fe81 	bl	800634c <_Bfree>
 800764a:	4621      	mov	r1, r4
 800764c:	9805      	ldr	r0, [sp, #20]
 800764e:	f7fe fe7d 	bl	800634c <_Bfree>
 8007652:	e61c      	b.n	800728e <_strtod_l+0x63e>
 8007654:	f1ba 0f01 	cmp.w	sl, #1
 8007658:	d103      	bne.n	8007662 <_strtod_l+0xa12>
 800765a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800765c:	2b00      	cmp	r3, #0
 800765e:	f43f ada9 	beq.w	80071b4 <_strtod_l+0x564>
 8007662:	2200      	movs	r2, #0
 8007664:	4b36      	ldr	r3, [pc, #216]	@ (8007740 <_strtod_l+0xaf0>)
 8007666:	2600      	movs	r6, #0
 8007668:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800766c:	4f30      	ldr	r7, [pc, #192]	@ (8007730 <_strtod_l+0xae0>)
 800766e:	e7b3      	b.n	80075d8 <_strtod_l+0x988>
 8007670:	2600      	movs	r6, #0
 8007672:	4f30      	ldr	r7, [pc, #192]	@ (8007734 <_strtod_l+0xae4>)
 8007674:	e7ac      	b.n	80075d0 <_strtod_l+0x980>
 8007676:	4630      	mov	r0, r6
 8007678:	4639      	mov	r1, r7
 800767a:	4b2e      	ldr	r3, [pc, #184]	@ (8007734 <_strtod_l+0xae4>)
 800767c:	2200      	movs	r2, #0
 800767e:	f7f8 ff43 	bl	8000508 <__aeabi_dmul>
 8007682:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007684:	4606      	mov	r6, r0
 8007686:	460f      	mov	r7, r1
 8007688:	2b00      	cmp	r3, #0
 800768a:	d0a1      	beq.n	80075d0 <_strtod_l+0x980>
 800768c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007690:	e7a2      	b.n	80075d8 <_strtod_l+0x988>
 8007692:	2200      	movs	r2, #0
 8007694:	4b26      	ldr	r3, [pc, #152]	@ (8007730 <_strtod_l+0xae0>)
 8007696:	4616      	mov	r6, r2
 8007698:	461f      	mov	r7, r3
 800769a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800769e:	e79b      	b.n	80075d8 <_strtod_l+0x988>
 80076a0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80076a4:	9b08      	ldr	r3, [sp, #32]
 80076a6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1c1      	bne.n	8007632 <_strtod_l+0x9e2>
 80076ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80076b2:	0d1b      	lsrs	r3, r3, #20
 80076b4:	051b      	lsls	r3, r3, #20
 80076b6:	429d      	cmp	r5, r3
 80076b8:	d1bb      	bne.n	8007632 <_strtod_l+0x9e2>
 80076ba:	4630      	mov	r0, r6
 80076bc:	4639      	mov	r1, r7
 80076be:	f7f9 fd07 	bl	80010d0 <__aeabi_d2lz>
 80076c2:	f7f8 fef3 	bl	80004ac <__aeabi_l2d>
 80076c6:	4602      	mov	r2, r0
 80076c8:	460b      	mov	r3, r1
 80076ca:	4630      	mov	r0, r6
 80076cc:	4639      	mov	r1, r7
 80076ce:	f7f8 fd63 	bl	8000198 <__aeabi_dsub>
 80076d2:	460b      	mov	r3, r1
 80076d4:	4602      	mov	r2, r0
 80076d6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80076da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80076de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076e0:	ea46 060a 	orr.w	r6, r6, sl
 80076e4:	431e      	orrs	r6, r3
 80076e6:	d06a      	beq.n	80077be <_strtod_l+0xb6e>
 80076e8:	a309      	add	r3, pc, #36	@ (adr r3, 8007710 <_strtod_l+0xac0>)
 80076ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ee:	f7f9 f97d 	bl	80009ec <__aeabi_dcmplt>
 80076f2:	2800      	cmp	r0, #0
 80076f4:	f47f acd6 	bne.w	80070a4 <_strtod_l+0x454>
 80076f8:	a307      	add	r3, pc, #28	@ (adr r3, 8007718 <_strtod_l+0xac8>)
 80076fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007702:	f7f9 f991 	bl	8000a28 <__aeabi_dcmpgt>
 8007706:	2800      	cmp	r0, #0
 8007708:	d093      	beq.n	8007632 <_strtod_l+0x9e2>
 800770a:	e4cb      	b.n	80070a4 <_strtod_l+0x454>
 800770c:	f3af 8000 	nop.w
 8007710:	94a03595 	.word	0x94a03595
 8007714:	3fdfffff 	.word	0x3fdfffff
 8007718:	35afe535 	.word	0x35afe535
 800771c:	3fe00000 	.word	0x3fe00000
 8007720:	39500000 	.word	0x39500000
 8007724:	7ff00000 	.word	0x7ff00000
 8007728:	000fffff 	.word	0x000fffff
 800772c:	7fefffff 	.word	0x7fefffff
 8007730:	3ff00000 	.word	0x3ff00000
 8007734:	3fe00000 	.word	0x3fe00000
 8007738:	7fe00000 	.word	0x7fe00000
 800773c:	7c9fffff 	.word	0x7c9fffff
 8007740:	bff00000 	.word	0xbff00000
 8007744:	9b08      	ldr	r3, [sp, #32]
 8007746:	b323      	cbz	r3, 8007792 <_strtod_l+0xb42>
 8007748:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800774c:	d821      	bhi.n	8007792 <_strtod_l+0xb42>
 800774e:	a328      	add	r3, pc, #160	@ (adr r3, 80077f0 <_strtod_l+0xba0>)
 8007750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007754:	4630      	mov	r0, r6
 8007756:	4639      	mov	r1, r7
 8007758:	f7f9 f952 	bl	8000a00 <__aeabi_dcmple>
 800775c:	b1a0      	cbz	r0, 8007788 <_strtod_l+0xb38>
 800775e:	4639      	mov	r1, r7
 8007760:	4630      	mov	r0, r6
 8007762:	f7f9 f9a9 	bl	8000ab8 <__aeabi_d2uiz>
 8007766:	2801      	cmp	r0, #1
 8007768:	bf38      	it	cc
 800776a:	2001      	movcc	r0, #1
 800776c:	f7f8 fe52 	bl	8000414 <__aeabi_ui2d>
 8007770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007772:	4606      	mov	r6, r0
 8007774:	460f      	mov	r7, r1
 8007776:	b9fb      	cbnz	r3, 80077b8 <_strtod_l+0xb68>
 8007778:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800777c:	9014      	str	r0, [sp, #80]	@ 0x50
 800777e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007780:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007784:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007788:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800778a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800778e:	1b5b      	subs	r3, r3, r5
 8007790:	9311      	str	r3, [sp, #68]	@ 0x44
 8007792:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007796:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800779a:	f7ff f903 	bl	80069a4 <__ulp>
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	4650      	mov	r0, sl
 80077a4:	4659      	mov	r1, fp
 80077a6:	f7f8 feaf 	bl	8000508 <__aeabi_dmul>
 80077aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80077ae:	f7f8 fcf5 	bl	800019c <__adddf3>
 80077b2:	4682      	mov	sl, r0
 80077b4:	468b      	mov	fp, r1
 80077b6:	e775      	b.n	80076a4 <_strtod_l+0xa54>
 80077b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80077bc:	e7e0      	b.n	8007780 <_strtod_l+0xb30>
 80077be:	a30e      	add	r3, pc, #56	@ (adr r3, 80077f8 <_strtod_l+0xba8>)
 80077c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c4:	f7f9 f912 	bl	80009ec <__aeabi_dcmplt>
 80077c8:	e79d      	b.n	8007706 <_strtod_l+0xab6>
 80077ca:	2300      	movs	r3, #0
 80077cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80077ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077d0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80077d2:	6013      	str	r3, [r2, #0]
 80077d4:	f7ff ba79 	b.w	8006cca <_strtod_l+0x7a>
 80077d8:	2a65      	cmp	r2, #101	@ 0x65
 80077da:	f43f ab72 	beq.w	8006ec2 <_strtod_l+0x272>
 80077de:	2a45      	cmp	r2, #69	@ 0x45
 80077e0:	f43f ab6f 	beq.w	8006ec2 <_strtod_l+0x272>
 80077e4:	2301      	movs	r3, #1
 80077e6:	f7ff bbaa 	b.w	8006f3e <_strtod_l+0x2ee>
 80077ea:	bf00      	nop
 80077ec:	f3af 8000 	nop.w
 80077f0:	ffc00000 	.word	0xffc00000
 80077f4:	41dfffff 	.word	0x41dfffff
 80077f8:	94a03595 	.word	0x94a03595
 80077fc:	3fcfffff 	.word	0x3fcfffff

08007800 <_strtod_r>:
 8007800:	4b01      	ldr	r3, [pc, #4]	@ (8007808 <_strtod_r+0x8>)
 8007802:	f7ff ba25 	b.w	8006c50 <_strtod_l>
 8007806:	bf00      	nop
 8007808:	20000068 	.word	0x20000068

0800780c <_strtol_l.isra.0>:
 800780c:	2b24      	cmp	r3, #36	@ 0x24
 800780e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007812:	4686      	mov	lr, r0
 8007814:	4690      	mov	r8, r2
 8007816:	d801      	bhi.n	800781c <_strtol_l.isra.0+0x10>
 8007818:	2b01      	cmp	r3, #1
 800781a:	d106      	bne.n	800782a <_strtol_l.isra.0+0x1e>
 800781c:	f7fd fdba 	bl	8005394 <__errno>
 8007820:	2316      	movs	r3, #22
 8007822:	6003      	str	r3, [r0, #0]
 8007824:	2000      	movs	r0, #0
 8007826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800782a:	460d      	mov	r5, r1
 800782c:	4833      	ldr	r0, [pc, #204]	@ (80078fc <_strtol_l.isra.0+0xf0>)
 800782e:	462a      	mov	r2, r5
 8007830:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007834:	5d06      	ldrb	r6, [r0, r4]
 8007836:	f016 0608 	ands.w	r6, r6, #8
 800783a:	d1f8      	bne.n	800782e <_strtol_l.isra.0+0x22>
 800783c:	2c2d      	cmp	r4, #45	@ 0x2d
 800783e:	d110      	bne.n	8007862 <_strtol_l.isra.0+0x56>
 8007840:	2601      	movs	r6, #1
 8007842:	782c      	ldrb	r4, [r5, #0]
 8007844:	1c95      	adds	r5, r2, #2
 8007846:	f033 0210 	bics.w	r2, r3, #16
 800784a:	d115      	bne.n	8007878 <_strtol_l.isra.0+0x6c>
 800784c:	2c30      	cmp	r4, #48	@ 0x30
 800784e:	d10d      	bne.n	800786c <_strtol_l.isra.0+0x60>
 8007850:	782a      	ldrb	r2, [r5, #0]
 8007852:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007856:	2a58      	cmp	r2, #88	@ 0x58
 8007858:	d108      	bne.n	800786c <_strtol_l.isra.0+0x60>
 800785a:	786c      	ldrb	r4, [r5, #1]
 800785c:	3502      	adds	r5, #2
 800785e:	2310      	movs	r3, #16
 8007860:	e00a      	b.n	8007878 <_strtol_l.isra.0+0x6c>
 8007862:	2c2b      	cmp	r4, #43	@ 0x2b
 8007864:	bf04      	itt	eq
 8007866:	782c      	ldrbeq	r4, [r5, #0]
 8007868:	1c95      	addeq	r5, r2, #2
 800786a:	e7ec      	b.n	8007846 <_strtol_l.isra.0+0x3a>
 800786c:	2b00      	cmp	r3, #0
 800786e:	d1f6      	bne.n	800785e <_strtol_l.isra.0+0x52>
 8007870:	2c30      	cmp	r4, #48	@ 0x30
 8007872:	bf14      	ite	ne
 8007874:	230a      	movne	r3, #10
 8007876:	2308      	moveq	r3, #8
 8007878:	2200      	movs	r2, #0
 800787a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800787e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007882:	fbbc f9f3 	udiv	r9, ip, r3
 8007886:	4610      	mov	r0, r2
 8007888:	fb03 ca19 	mls	sl, r3, r9, ip
 800788c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007890:	2f09      	cmp	r7, #9
 8007892:	d80f      	bhi.n	80078b4 <_strtol_l.isra.0+0xa8>
 8007894:	463c      	mov	r4, r7
 8007896:	42a3      	cmp	r3, r4
 8007898:	dd1b      	ble.n	80078d2 <_strtol_l.isra.0+0xc6>
 800789a:	1c57      	adds	r7, r2, #1
 800789c:	d007      	beq.n	80078ae <_strtol_l.isra.0+0xa2>
 800789e:	4581      	cmp	r9, r0
 80078a0:	d314      	bcc.n	80078cc <_strtol_l.isra.0+0xc0>
 80078a2:	d101      	bne.n	80078a8 <_strtol_l.isra.0+0x9c>
 80078a4:	45a2      	cmp	sl, r4
 80078a6:	db11      	blt.n	80078cc <_strtol_l.isra.0+0xc0>
 80078a8:	2201      	movs	r2, #1
 80078aa:	fb00 4003 	mla	r0, r0, r3, r4
 80078ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078b2:	e7eb      	b.n	800788c <_strtol_l.isra.0+0x80>
 80078b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80078b8:	2f19      	cmp	r7, #25
 80078ba:	d801      	bhi.n	80078c0 <_strtol_l.isra.0+0xb4>
 80078bc:	3c37      	subs	r4, #55	@ 0x37
 80078be:	e7ea      	b.n	8007896 <_strtol_l.isra.0+0x8a>
 80078c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80078c4:	2f19      	cmp	r7, #25
 80078c6:	d804      	bhi.n	80078d2 <_strtol_l.isra.0+0xc6>
 80078c8:	3c57      	subs	r4, #87	@ 0x57
 80078ca:	e7e4      	b.n	8007896 <_strtol_l.isra.0+0x8a>
 80078cc:	f04f 32ff 	mov.w	r2, #4294967295
 80078d0:	e7ed      	b.n	80078ae <_strtol_l.isra.0+0xa2>
 80078d2:	1c53      	adds	r3, r2, #1
 80078d4:	d108      	bne.n	80078e8 <_strtol_l.isra.0+0xdc>
 80078d6:	2322      	movs	r3, #34	@ 0x22
 80078d8:	4660      	mov	r0, ip
 80078da:	f8ce 3000 	str.w	r3, [lr]
 80078de:	f1b8 0f00 	cmp.w	r8, #0
 80078e2:	d0a0      	beq.n	8007826 <_strtol_l.isra.0+0x1a>
 80078e4:	1e69      	subs	r1, r5, #1
 80078e6:	e006      	b.n	80078f6 <_strtol_l.isra.0+0xea>
 80078e8:	b106      	cbz	r6, 80078ec <_strtol_l.isra.0+0xe0>
 80078ea:	4240      	negs	r0, r0
 80078ec:	f1b8 0f00 	cmp.w	r8, #0
 80078f0:	d099      	beq.n	8007826 <_strtol_l.isra.0+0x1a>
 80078f2:	2a00      	cmp	r2, #0
 80078f4:	d1f6      	bne.n	80078e4 <_strtol_l.isra.0+0xd8>
 80078f6:	f8c8 1000 	str.w	r1, [r8]
 80078fa:	e794      	b.n	8007826 <_strtol_l.isra.0+0x1a>
 80078fc:	08008e49 	.word	0x08008e49

08007900 <_strtol_r>:
 8007900:	f7ff bf84 	b.w	800780c <_strtol_l.isra.0>

08007904 <__ssputs_r>:
 8007904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007908:	461f      	mov	r7, r3
 800790a:	688e      	ldr	r6, [r1, #8]
 800790c:	4682      	mov	sl, r0
 800790e:	42be      	cmp	r6, r7
 8007910:	460c      	mov	r4, r1
 8007912:	4690      	mov	r8, r2
 8007914:	680b      	ldr	r3, [r1, #0]
 8007916:	d82d      	bhi.n	8007974 <__ssputs_r+0x70>
 8007918:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800791c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007920:	d026      	beq.n	8007970 <__ssputs_r+0x6c>
 8007922:	6965      	ldr	r5, [r4, #20]
 8007924:	6909      	ldr	r1, [r1, #16]
 8007926:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800792a:	eba3 0901 	sub.w	r9, r3, r1
 800792e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007932:	1c7b      	adds	r3, r7, #1
 8007934:	444b      	add	r3, r9
 8007936:	106d      	asrs	r5, r5, #1
 8007938:	429d      	cmp	r5, r3
 800793a:	bf38      	it	cc
 800793c:	461d      	movcc	r5, r3
 800793e:	0553      	lsls	r3, r2, #21
 8007940:	d527      	bpl.n	8007992 <__ssputs_r+0x8e>
 8007942:	4629      	mov	r1, r5
 8007944:	f7fe fc36 	bl	80061b4 <_malloc_r>
 8007948:	4606      	mov	r6, r0
 800794a:	b360      	cbz	r0, 80079a6 <__ssputs_r+0xa2>
 800794c:	464a      	mov	r2, r9
 800794e:	6921      	ldr	r1, [r4, #16]
 8007950:	f000 fbe8 	bl	8008124 <memcpy>
 8007954:	89a3      	ldrh	r3, [r4, #12]
 8007956:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800795a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800795e:	81a3      	strh	r3, [r4, #12]
 8007960:	6126      	str	r6, [r4, #16]
 8007962:	444e      	add	r6, r9
 8007964:	6026      	str	r6, [r4, #0]
 8007966:	463e      	mov	r6, r7
 8007968:	6165      	str	r5, [r4, #20]
 800796a:	eba5 0509 	sub.w	r5, r5, r9
 800796e:	60a5      	str	r5, [r4, #8]
 8007970:	42be      	cmp	r6, r7
 8007972:	d900      	bls.n	8007976 <__ssputs_r+0x72>
 8007974:	463e      	mov	r6, r7
 8007976:	4632      	mov	r2, r6
 8007978:	4641      	mov	r1, r8
 800797a:	6820      	ldr	r0, [r4, #0]
 800797c:	f000 fb96 	bl	80080ac <memmove>
 8007980:	2000      	movs	r0, #0
 8007982:	68a3      	ldr	r3, [r4, #8]
 8007984:	1b9b      	subs	r3, r3, r6
 8007986:	60a3      	str	r3, [r4, #8]
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	4433      	add	r3, r6
 800798c:	6023      	str	r3, [r4, #0]
 800798e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007992:	462a      	mov	r2, r5
 8007994:	f000 ff57 	bl	8008846 <_realloc_r>
 8007998:	4606      	mov	r6, r0
 800799a:	2800      	cmp	r0, #0
 800799c:	d1e0      	bne.n	8007960 <__ssputs_r+0x5c>
 800799e:	4650      	mov	r0, sl
 80079a0:	6921      	ldr	r1, [r4, #16]
 80079a2:	f7fe fb95 	bl	80060d0 <_free_r>
 80079a6:	230c      	movs	r3, #12
 80079a8:	f8ca 3000 	str.w	r3, [sl]
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f04f 30ff 	mov.w	r0, #4294967295
 80079b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079b6:	81a3      	strh	r3, [r4, #12]
 80079b8:	e7e9      	b.n	800798e <__ssputs_r+0x8a>
	...

080079bc <_svfiprintf_r>:
 80079bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c0:	4698      	mov	r8, r3
 80079c2:	898b      	ldrh	r3, [r1, #12]
 80079c4:	4607      	mov	r7, r0
 80079c6:	061b      	lsls	r3, r3, #24
 80079c8:	460d      	mov	r5, r1
 80079ca:	4614      	mov	r4, r2
 80079cc:	b09d      	sub	sp, #116	@ 0x74
 80079ce:	d510      	bpl.n	80079f2 <_svfiprintf_r+0x36>
 80079d0:	690b      	ldr	r3, [r1, #16]
 80079d2:	b973      	cbnz	r3, 80079f2 <_svfiprintf_r+0x36>
 80079d4:	2140      	movs	r1, #64	@ 0x40
 80079d6:	f7fe fbed 	bl	80061b4 <_malloc_r>
 80079da:	6028      	str	r0, [r5, #0]
 80079dc:	6128      	str	r0, [r5, #16]
 80079de:	b930      	cbnz	r0, 80079ee <_svfiprintf_r+0x32>
 80079e0:	230c      	movs	r3, #12
 80079e2:	603b      	str	r3, [r7, #0]
 80079e4:	f04f 30ff 	mov.w	r0, #4294967295
 80079e8:	b01d      	add	sp, #116	@ 0x74
 80079ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ee:	2340      	movs	r3, #64	@ 0x40
 80079f0:	616b      	str	r3, [r5, #20]
 80079f2:	2300      	movs	r3, #0
 80079f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079f6:	2320      	movs	r3, #32
 80079f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079fc:	2330      	movs	r3, #48	@ 0x30
 80079fe:	f04f 0901 	mov.w	r9, #1
 8007a02:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a06:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007ba0 <_svfiprintf_r+0x1e4>
 8007a0a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a0e:	4623      	mov	r3, r4
 8007a10:	469a      	mov	sl, r3
 8007a12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a16:	b10a      	cbz	r2, 8007a1c <_svfiprintf_r+0x60>
 8007a18:	2a25      	cmp	r2, #37	@ 0x25
 8007a1a:	d1f9      	bne.n	8007a10 <_svfiprintf_r+0x54>
 8007a1c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a20:	d00b      	beq.n	8007a3a <_svfiprintf_r+0x7e>
 8007a22:	465b      	mov	r3, fp
 8007a24:	4622      	mov	r2, r4
 8007a26:	4629      	mov	r1, r5
 8007a28:	4638      	mov	r0, r7
 8007a2a:	f7ff ff6b 	bl	8007904 <__ssputs_r>
 8007a2e:	3001      	adds	r0, #1
 8007a30:	f000 80a7 	beq.w	8007b82 <_svfiprintf_r+0x1c6>
 8007a34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a36:	445a      	add	r2, fp
 8007a38:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a3a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f000 809f 	beq.w	8007b82 <_svfiprintf_r+0x1c6>
 8007a44:	2300      	movs	r3, #0
 8007a46:	f04f 32ff 	mov.w	r2, #4294967295
 8007a4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a4e:	f10a 0a01 	add.w	sl, sl, #1
 8007a52:	9304      	str	r3, [sp, #16]
 8007a54:	9307      	str	r3, [sp, #28]
 8007a56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a5c:	4654      	mov	r4, sl
 8007a5e:	2205      	movs	r2, #5
 8007a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a64:	484e      	ldr	r0, [pc, #312]	@ (8007ba0 <_svfiprintf_r+0x1e4>)
 8007a66:	f7fd fcc2 	bl	80053ee <memchr>
 8007a6a:	9a04      	ldr	r2, [sp, #16]
 8007a6c:	b9d8      	cbnz	r0, 8007aa6 <_svfiprintf_r+0xea>
 8007a6e:	06d0      	lsls	r0, r2, #27
 8007a70:	bf44      	itt	mi
 8007a72:	2320      	movmi	r3, #32
 8007a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a78:	0711      	lsls	r1, r2, #28
 8007a7a:	bf44      	itt	mi
 8007a7c:	232b      	movmi	r3, #43	@ 0x2b
 8007a7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a82:	f89a 3000 	ldrb.w	r3, [sl]
 8007a86:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a88:	d015      	beq.n	8007ab6 <_svfiprintf_r+0xfa>
 8007a8a:	4654      	mov	r4, sl
 8007a8c:	2000      	movs	r0, #0
 8007a8e:	f04f 0c0a 	mov.w	ip, #10
 8007a92:	9a07      	ldr	r2, [sp, #28]
 8007a94:	4621      	mov	r1, r4
 8007a96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a9a:	3b30      	subs	r3, #48	@ 0x30
 8007a9c:	2b09      	cmp	r3, #9
 8007a9e:	d94b      	bls.n	8007b38 <_svfiprintf_r+0x17c>
 8007aa0:	b1b0      	cbz	r0, 8007ad0 <_svfiprintf_r+0x114>
 8007aa2:	9207      	str	r2, [sp, #28]
 8007aa4:	e014      	b.n	8007ad0 <_svfiprintf_r+0x114>
 8007aa6:	eba0 0308 	sub.w	r3, r0, r8
 8007aaa:	fa09 f303 	lsl.w	r3, r9, r3
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	46a2      	mov	sl, r4
 8007ab2:	9304      	str	r3, [sp, #16]
 8007ab4:	e7d2      	b.n	8007a5c <_svfiprintf_r+0xa0>
 8007ab6:	9b03      	ldr	r3, [sp, #12]
 8007ab8:	1d19      	adds	r1, r3, #4
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	9103      	str	r1, [sp, #12]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	bfbb      	ittet	lt
 8007ac2:	425b      	neglt	r3, r3
 8007ac4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ac8:	9307      	strge	r3, [sp, #28]
 8007aca:	9307      	strlt	r3, [sp, #28]
 8007acc:	bfb8      	it	lt
 8007ace:	9204      	strlt	r2, [sp, #16]
 8007ad0:	7823      	ldrb	r3, [r4, #0]
 8007ad2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ad4:	d10a      	bne.n	8007aec <_svfiprintf_r+0x130>
 8007ad6:	7863      	ldrb	r3, [r4, #1]
 8007ad8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ada:	d132      	bne.n	8007b42 <_svfiprintf_r+0x186>
 8007adc:	9b03      	ldr	r3, [sp, #12]
 8007ade:	3402      	adds	r4, #2
 8007ae0:	1d1a      	adds	r2, r3, #4
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	9203      	str	r2, [sp, #12]
 8007ae6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007aea:	9305      	str	r3, [sp, #20]
 8007aec:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007ba4 <_svfiprintf_r+0x1e8>
 8007af0:	2203      	movs	r2, #3
 8007af2:	4650      	mov	r0, sl
 8007af4:	7821      	ldrb	r1, [r4, #0]
 8007af6:	f7fd fc7a 	bl	80053ee <memchr>
 8007afa:	b138      	cbz	r0, 8007b0c <_svfiprintf_r+0x150>
 8007afc:	2240      	movs	r2, #64	@ 0x40
 8007afe:	9b04      	ldr	r3, [sp, #16]
 8007b00:	eba0 000a 	sub.w	r0, r0, sl
 8007b04:	4082      	lsls	r2, r0
 8007b06:	4313      	orrs	r3, r2
 8007b08:	3401      	adds	r4, #1
 8007b0a:	9304      	str	r3, [sp, #16]
 8007b0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b10:	2206      	movs	r2, #6
 8007b12:	4825      	ldr	r0, [pc, #148]	@ (8007ba8 <_svfiprintf_r+0x1ec>)
 8007b14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b18:	f7fd fc69 	bl	80053ee <memchr>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	d036      	beq.n	8007b8e <_svfiprintf_r+0x1d2>
 8007b20:	4b22      	ldr	r3, [pc, #136]	@ (8007bac <_svfiprintf_r+0x1f0>)
 8007b22:	bb1b      	cbnz	r3, 8007b6c <_svfiprintf_r+0x1b0>
 8007b24:	9b03      	ldr	r3, [sp, #12]
 8007b26:	3307      	adds	r3, #7
 8007b28:	f023 0307 	bic.w	r3, r3, #7
 8007b2c:	3308      	adds	r3, #8
 8007b2e:	9303      	str	r3, [sp, #12]
 8007b30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b32:	4433      	add	r3, r6
 8007b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b36:	e76a      	b.n	8007a0e <_svfiprintf_r+0x52>
 8007b38:	460c      	mov	r4, r1
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b40:	e7a8      	b.n	8007a94 <_svfiprintf_r+0xd8>
 8007b42:	2300      	movs	r3, #0
 8007b44:	f04f 0c0a 	mov.w	ip, #10
 8007b48:	4619      	mov	r1, r3
 8007b4a:	3401      	adds	r4, #1
 8007b4c:	9305      	str	r3, [sp, #20]
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b54:	3a30      	subs	r2, #48	@ 0x30
 8007b56:	2a09      	cmp	r2, #9
 8007b58:	d903      	bls.n	8007b62 <_svfiprintf_r+0x1a6>
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d0c6      	beq.n	8007aec <_svfiprintf_r+0x130>
 8007b5e:	9105      	str	r1, [sp, #20]
 8007b60:	e7c4      	b.n	8007aec <_svfiprintf_r+0x130>
 8007b62:	4604      	mov	r4, r0
 8007b64:	2301      	movs	r3, #1
 8007b66:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b6a:	e7f0      	b.n	8007b4e <_svfiprintf_r+0x192>
 8007b6c:	ab03      	add	r3, sp, #12
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	462a      	mov	r2, r5
 8007b72:	4638      	mov	r0, r7
 8007b74:	4b0e      	ldr	r3, [pc, #56]	@ (8007bb0 <_svfiprintf_r+0x1f4>)
 8007b76:	a904      	add	r1, sp, #16
 8007b78:	f7fc fcba 	bl	80044f0 <_printf_float>
 8007b7c:	1c42      	adds	r2, r0, #1
 8007b7e:	4606      	mov	r6, r0
 8007b80:	d1d6      	bne.n	8007b30 <_svfiprintf_r+0x174>
 8007b82:	89ab      	ldrh	r3, [r5, #12]
 8007b84:	065b      	lsls	r3, r3, #25
 8007b86:	f53f af2d 	bmi.w	80079e4 <_svfiprintf_r+0x28>
 8007b8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b8c:	e72c      	b.n	80079e8 <_svfiprintf_r+0x2c>
 8007b8e:	ab03      	add	r3, sp, #12
 8007b90:	9300      	str	r3, [sp, #0]
 8007b92:	462a      	mov	r2, r5
 8007b94:	4638      	mov	r0, r7
 8007b96:	4b06      	ldr	r3, [pc, #24]	@ (8007bb0 <_svfiprintf_r+0x1f4>)
 8007b98:	a904      	add	r1, sp, #16
 8007b9a:	f7fc ff47 	bl	8004a2c <_printf_i>
 8007b9e:	e7ed      	b.n	8007b7c <_svfiprintf_r+0x1c0>
 8007ba0:	08008c45 	.word	0x08008c45
 8007ba4:	08008c4b 	.word	0x08008c4b
 8007ba8:	08008c4f 	.word	0x08008c4f
 8007bac:	080044f1 	.word	0x080044f1
 8007bb0:	08007905 	.word	0x08007905

08007bb4 <__sfputc_r>:
 8007bb4:	6893      	ldr	r3, [r2, #8]
 8007bb6:	b410      	push	{r4}
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	6093      	str	r3, [r2, #8]
 8007bbe:	da07      	bge.n	8007bd0 <__sfputc_r+0x1c>
 8007bc0:	6994      	ldr	r4, [r2, #24]
 8007bc2:	42a3      	cmp	r3, r4
 8007bc4:	db01      	blt.n	8007bca <__sfputc_r+0x16>
 8007bc6:	290a      	cmp	r1, #10
 8007bc8:	d102      	bne.n	8007bd0 <__sfputc_r+0x1c>
 8007bca:	bc10      	pop	{r4}
 8007bcc:	f000 b9da 	b.w	8007f84 <__swbuf_r>
 8007bd0:	6813      	ldr	r3, [r2, #0]
 8007bd2:	1c58      	adds	r0, r3, #1
 8007bd4:	6010      	str	r0, [r2, #0]
 8007bd6:	7019      	strb	r1, [r3, #0]
 8007bd8:	4608      	mov	r0, r1
 8007bda:	bc10      	pop	{r4}
 8007bdc:	4770      	bx	lr

08007bde <__sfputs_r>:
 8007bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be0:	4606      	mov	r6, r0
 8007be2:	460f      	mov	r7, r1
 8007be4:	4614      	mov	r4, r2
 8007be6:	18d5      	adds	r5, r2, r3
 8007be8:	42ac      	cmp	r4, r5
 8007bea:	d101      	bne.n	8007bf0 <__sfputs_r+0x12>
 8007bec:	2000      	movs	r0, #0
 8007bee:	e007      	b.n	8007c00 <__sfputs_r+0x22>
 8007bf0:	463a      	mov	r2, r7
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf8:	f7ff ffdc 	bl	8007bb4 <__sfputc_r>
 8007bfc:	1c43      	adds	r3, r0, #1
 8007bfe:	d1f3      	bne.n	8007be8 <__sfputs_r+0xa>
 8007c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c04 <_vfiprintf_r>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	460d      	mov	r5, r1
 8007c0a:	4614      	mov	r4, r2
 8007c0c:	4698      	mov	r8, r3
 8007c0e:	4606      	mov	r6, r0
 8007c10:	b09d      	sub	sp, #116	@ 0x74
 8007c12:	b118      	cbz	r0, 8007c1c <_vfiprintf_r+0x18>
 8007c14:	6a03      	ldr	r3, [r0, #32]
 8007c16:	b90b      	cbnz	r3, 8007c1c <_vfiprintf_r+0x18>
 8007c18:	f7fd fabc 	bl	8005194 <__sinit>
 8007c1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c1e:	07d9      	lsls	r1, r3, #31
 8007c20:	d405      	bmi.n	8007c2e <_vfiprintf_r+0x2a>
 8007c22:	89ab      	ldrh	r3, [r5, #12]
 8007c24:	059a      	lsls	r2, r3, #22
 8007c26:	d402      	bmi.n	8007c2e <_vfiprintf_r+0x2a>
 8007c28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c2a:	f7fd fbde 	bl	80053ea <__retarget_lock_acquire_recursive>
 8007c2e:	89ab      	ldrh	r3, [r5, #12]
 8007c30:	071b      	lsls	r3, r3, #28
 8007c32:	d501      	bpl.n	8007c38 <_vfiprintf_r+0x34>
 8007c34:	692b      	ldr	r3, [r5, #16]
 8007c36:	b99b      	cbnz	r3, 8007c60 <_vfiprintf_r+0x5c>
 8007c38:	4629      	mov	r1, r5
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	f000 f9e0 	bl	8008000 <__swsetup_r>
 8007c40:	b170      	cbz	r0, 8007c60 <_vfiprintf_r+0x5c>
 8007c42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c44:	07dc      	lsls	r4, r3, #31
 8007c46:	d504      	bpl.n	8007c52 <_vfiprintf_r+0x4e>
 8007c48:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4c:	b01d      	add	sp, #116	@ 0x74
 8007c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c52:	89ab      	ldrh	r3, [r5, #12]
 8007c54:	0598      	lsls	r0, r3, #22
 8007c56:	d4f7      	bmi.n	8007c48 <_vfiprintf_r+0x44>
 8007c58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c5a:	f7fd fbc7 	bl	80053ec <__retarget_lock_release_recursive>
 8007c5e:	e7f3      	b.n	8007c48 <_vfiprintf_r+0x44>
 8007c60:	2300      	movs	r3, #0
 8007c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c64:	2320      	movs	r3, #32
 8007c66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c6a:	2330      	movs	r3, #48	@ 0x30
 8007c6c:	f04f 0901 	mov.w	r9, #1
 8007c70:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c74:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007e20 <_vfiprintf_r+0x21c>
 8007c78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c7c:	4623      	mov	r3, r4
 8007c7e:	469a      	mov	sl, r3
 8007c80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c84:	b10a      	cbz	r2, 8007c8a <_vfiprintf_r+0x86>
 8007c86:	2a25      	cmp	r2, #37	@ 0x25
 8007c88:	d1f9      	bne.n	8007c7e <_vfiprintf_r+0x7a>
 8007c8a:	ebba 0b04 	subs.w	fp, sl, r4
 8007c8e:	d00b      	beq.n	8007ca8 <_vfiprintf_r+0xa4>
 8007c90:	465b      	mov	r3, fp
 8007c92:	4622      	mov	r2, r4
 8007c94:	4629      	mov	r1, r5
 8007c96:	4630      	mov	r0, r6
 8007c98:	f7ff ffa1 	bl	8007bde <__sfputs_r>
 8007c9c:	3001      	adds	r0, #1
 8007c9e:	f000 80a7 	beq.w	8007df0 <_vfiprintf_r+0x1ec>
 8007ca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ca4:	445a      	add	r2, fp
 8007ca6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ca8:	f89a 3000 	ldrb.w	r3, [sl]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	f000 809f 	beq.w	8007df0 <_vfiprintf_r+0x1ec>
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8007cb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cbc:	f10a 0a01 	add.w	sl, sl, #1
 8007cc0:	9304      	str	r3, [sp, #16]
 8007cc2:	9307      	str	r3, [sp, #28]
 8007cc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cca:	4654      	mov	r4, sl
 8007ccc:	2205      	movs	r2, #5
 8007cce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cd2:	4853      	ldr	r0, [pc, #332]	@ (8007e20 <_vfiprintf_r+0x21c>)
 8007cd4:	f7fd fb8b 	bl	80053ee <memchr>
 8007cd8:	9a04      	ldr	r2, [sp, #16]
 8007cda:	b9d8      	cbnz	r0, 8007d14 <_vfiprintf_r+0x110>
 8007cdc:	06d1      	lsls	r1, r2, #27
 8007cde:	bf44      	itt	mi
 8007ce0:	2320      	movmi	r3, #32
 8007ce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ce6:	0713      	lsls	r3, r2, #28
 8007ce8:	bf44      	itt	mi
 8007cea:	232b      	movmi	r3, #43	@ 0x2b
 8007cec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cf0:	f89a 3000 	ldrb.w	r3, [sl]
 8007cf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cf6:	d015      	beq.n	8007d24 <_vfiprintf_r+0x120>
 8007cf8:	4654      	mov	r4, sl
 8007cfa:	2000      	movs	r0, #0
 8007cfc:	f04f 0c0a 	mov.w	ip, #10
 8007d00:	9a07      	ldr	r2, [sp, #28]
 8007d02:	4621      	mov	r1, r4
 8007d04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d08:	3b30      	subs	r3, #48	@ 0x30
 8007d0a:	2b09      	cmp	r3, #9
 8007d0c:	d94b      	bls.n	8007da6 <_vfiprintf_r+0x1a2>
 8007d0e:	b1b0      	cbz	r0, 8007d3e <_vfiprintf_r+0x13a>
 8007d10:	9207      	str	r2, [sp, #28]
 8007d12:	e014      	b.n	8007d3e <_vfiprintf_r+0x13a>
 8007d14:	eba0 0308 	sub.w	r3, r0, r8
 8007d18:	fa09 f303 	lsl.w	r3, r9, r3
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	46a2      	mov	sl, r4
 8007d20:	9304      	str	r3, [sp, #16]
 8007d22:	e7d2      	b.n	8007cca <_vfiprintf_r+0xc6>
 8007d24:	9b03      	ldr	r3, [sp, #12]
 8007d26:	1d19      	adds	r1, r3, #4
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	9103      	str	r1, [sp, #12]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	bfbb      	ittet	lt
 8007d30:	425b      	neglt	r3, r3
 8007d32:	f042 0202 	orrlt.w	r2, r2, #2
 8007d36:	9307      	strge	r3, [sp, #28]
 8007d38:	9307      	strlt	r3, [sp, #28]
 8007d3a:	bfb8      	it	lt
 8007d3c:	9204      	strlt	r2, [sp, #16]
 8007d3e:	7823      	ldrb	r3, [r4, #0]
 8007d40:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d42:	d10a      	bne.n	8007d5a <_vfiprintf_r+0x156>
 8007d44:	7863      	ldrb	r3, [r4, #1]
 8007d46:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d48:	d132      	bne.n	8007db0 <_vfiprintf_r+0x1ac>
 8007d4a:	9b03      	ldr	r3, [sp, #12]
 8007d4c:	3402      	adds	r4, #2
 8007d4e:	1d1a      	adds	r2, r3, #4
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	9203      	str	r2, [sp, #12]
 8007d54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d58:	9305      	str	r3, [sp, #20]
 8007d5a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007e24 <_vfiprintf_r+0x220>
 8007d5e:	2203      	movs	r2, #3
 8007d60:	4650      	mov	r0, sl
 8007d62:	7821      	ldrb	r1, [r4, #0]
 8007d64:	f7fd fb43 	bl	80053ee <memchr>
 8007d68:	b138      	cbz	r0, 8007d7a <_vfiprintf_r+0x176>
 8007d6a:	2240      	movs	r2, #64	@ 0x40
 8007d6c:	9b04      	ldr	r3, [sp, #16]
 8007d6e:	eba0 000a 	sub.w	r0, r0, sl
 8007d72:	4082      	lsls	r2, r0
 8007d74:	4313      	orrs	r3, r2
 8007d76:	3401      	adds	r4, #1
 8007d78:	9304      	str	r3, [sp, #16]
 8007d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d7e:	2206      	movs	r2, #6
 8007d80:	4829      	ldr	r0, [pc, #164]	@ (8007e28 <_vfiprintf_r+0x224>)
 8007d82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d86:	f7fd fb32 	bl	80053ee <memchr>
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	d03f      	beq.n	8007e0e <_vfiprintf_r+0x20a>
 8007d8e:	4b27      	ldr	r3, [pc, #156]	@ (8007e2c <_vfiprintf_r+0x228>)
 8007d90:	bb1b      	cbnz	r3, 8007dda <_vfiprintf_r+0x1d6>
 8007d92:	9b03      	ldr	r3, [sp, #12]
 8007d94:	3307      	adds	r3, #7
 8007d96:	f023 0307 	bic.w	r3, r3, #7
 8007d9a:	3308      	adds	r3, #8
 8007d9c:	9303      	str	r3, [sp, #12]
 8007d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da0:	443b      	add	r3, r7
 8007da2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007da4:	e76a      	b.n	8007c7c <_vfiprintf_r+0x78>
 8007da6:	460c      	mov	r4, r1
 8007da8:	2001      	movs	r0, #1
 8007daa:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dae:	e7a8      	b.n	8007d02 <_vfiprintf_r+0xfe>
 8007db0:	2300      	movs	r3, #0
 8007db2:	f04f 0c0a 	mov.w	ip, #10
 8007db6:	4619      	mov	r1, r3
 8007db8:	3401      	adds	r4, #1
 8007dba:	9305      	str	r3, [sp, #20]
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dc2:	3a30      	subs	r2, #48	@ 0x30
 8007dc4:	2a09      	cmp	r2, #9
 8007dc6:	d903      	bls.n	8007dd0 <_vfiprintf_r+0x1cc>
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d0c6      	beq.n	8007d5a <_vfiprintf_r+0x156>
 8007dcc:	9105      	str	r1, [sp, #20]
 8007dce:	e7c4      	b.n	8007d5a <_vfiprintf_r+0x156>
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dd8:	e7f0      	b.n	8007dbc <_vfiprintf_r+0x1b8>
 8007dda:	ab03      	add	r3, sp, #12
 8007ddc:	9300      	str	r3, [sp, #0]
 8007dde:	462a      	mov	r2, r5
 8007de0:	4630      	mov	r0, r6
 8007de2:	4b13      	ldr	r3, [pc, #76]	@ (8007e30 <_vfiprintf_r+0x22c>)
 8007de4:	a904      	add	r1, sp, #16
 8007de6:	f7fc fb83 	bl	80044f0 <_printf_float>
 8007dea:	4607      	mov	r7, r0
 8007dec:	1c78      	adds	r0, r7, #1
 8007dee:	d1d6      	bne.n	8007d9e <_vfiprintf_r+0x19a>
 8007df0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007df2:	07d9      	lsls	r1, r3, #31
 8007df4:	d405      	bmi.n	8007e02 <_vfiprintf_r+0x1fe>
 8007df6:	89ab      	ldrh	r3, [r5, #12]
 8007df8:	059a      	lsls	r2, r3, #22
 8007dfa:	d402      	bmi.n	8007e02 <_vfiprintf_r+0x1fe>
 8007dfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007dfe:	f7fd faf5 	bl	80053ec <__retarget_lock_release_recursive>
 8007e02:	89ab      	ldrh	r3, [r5, #12]
 8007e04:	065b      	lsls	r3, r3, #25
 8007e06:	f53f af1f 	bmi.w	8007c48 <_vfiprintf_r+0x44>
 8007e0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e0c:	e71e      	b.n	8007c4c <_vfiprintf_r+0x48>
 8007e0e:	ab03      	add	r3, sp, #12
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	462a      	mov	r2, r5
 8007e14:	4630      	mov	r0, r6
 8007e16:	4b06      	ldr	r3, [pc, #24]	@ (8007e30 <_vfiprintf_r+0x22c>)
 8007e18:	a904      	add	r1, sp, #16
 8007e1a:	f7fc fe07 	bl	8004a2c <_printf_i>
 8007e1e:	e7e4      	b.n	8007dea <_vfiprintf_r+0x1e6>
 8007e20:	08008c45 	.word	0x08008c45
 8007e24:	08008c4b 	.word	0x08008c4b
 8007e28:	08008c4f 	.word	0x08008c4f
 8007e2c:	080044f1 	.word	0x080044f1
 8007e30:	08007bdf 	.word	0x08007bdf

08007e34 <__sflush_r>:
 8007e34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3a:	0716      	lsls	r6, r2, #28
 8007e3c:	4605      	mov	r5, r0
 8007e3e:	460c      	mov	r4, r1
 8007e40:	d454      	bmi.n	8007eec <__sflush_r+0xb8>
 8007e42:	684b      	ldr	r3, [r1, #4]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	dc02      	bgt.n	8007e4e <__sflush_r+0x1a>
 8007e48:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	dd48      	ble.n	8007ee0 <__sflush_r+0xac>
 8007e4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e50:	2e00      	cmp	r6, #0
 8007e52:	d045      	beq.n	8007ee0 <__sflush_r+0xac>
 8007e54:	2300      	movs	r3, #0
 8007e56:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e5a:	682f      	ldr	r7, [r5, #0]
 8007e5c:	6a21      	ldr	r1, [r4, #32]
 8007e5e:	602b      	str	r3, [r5, #0]
 8007e60:	d030      	beq.n	8007ec4 <__sflush_r+0x90>
 8007e62:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e64:	89a3      	ldrh	r3, [r4, #12]
 8007e66:	0759      	lsls	r1, r3, #29
 8007e68:	d505      	bpl.n	8007e76 <__sflush_r+0x42>
 8007e6a:	6863      	ldr	r3, [r4, #4]
 8007e6c:	1ad2      	subs	r2, r2, r3
 8007e6e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e70:	b10b      	cbz	r3, 8007e76 <__sflush_r+0x42>
 8007e72:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e74:	1ad2      	subs	r2, r2, r3
 8007e76:	2300      	movs	r3, #0
 8007e78:	4628      	mov	r0, r5
 8007e7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e7c:	6a21      	ldr	r1, [r4, #32]
 8007e7e:	47b0      	blx	r6
 8007e80:	1c43      	adds	r3, r0, #1
 8007e82:	89a3      	ldrh	r3, [r4, #12]
 8007e84:	d106      	bne.n	8007e94 <__sflush_r+0x60>
 8007e86:	6829      	ldr	r1, [r5, #0]
 8007e88:	291d      	cmp	r1, #29
 8007e8a:	d82b      	bhi.n	8007ee4 <__sflush_r+0xb0>
 8007e8c:	4a28      	ldr	r2, [pc, #160]	@ (8007f30 <__sflush_r+0xfc>)
 8007e8e:	40ca      	lsrs	r2, r1
 8007e90:	07d6      	lsls	r6, r2, #31
 8007e92:	d527      	bpl.n	8007ee4 <__sflush_r+0xb0>
 8007e94:	2200      	movs	r2, #0
 8007e96:	6062      	str	r2, [r4, #4]
 8007e98:	6922      	ldr	r2, [r4, #16]
 8007e9a:	04d9      	lsls	r1, r3, #19
 8007e9c:	6022      	str	r2, [r4, #0]
 8007e9e:	d504      	bpl.n	8007eaa <__sflush_r+0x76>
 8007ea0:	1c42      	adds	r2, r0, #1
 8007ea2:	d101      	bne.n	8007ea8 <__sflush_r+0x74>
 8007ea4:	682b      	ldr	r3, [r5, #0]
 8007ea6:	b903      	cbnz	r3, 8007eaa <__sflush_r+0x76>
 8007ea8:	6560      	str	r0, [r4, #84]	@ 0x54
 8007eaa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007eac:	602f      	str	r7, [r5, #0]
 8007eae:	b1b9      	cbz	r1, 8007ee0 <__sflush_r+0xac>
 8007eb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007eb4:	4299      	cmp	r1, r3
 8007eb6:	d002      	beq.n	8007ebe <__sflush_r+0x8a>
 8007eb8:	4628      	mov	r0, r5
 8007eba:	f7fe f909 	bl	80060d0 <_free_r>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ec2:	e00d      	b.n	8007ee0 <__sflush_r+0xac>
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	4628      	mov	r0, r5
 8007ec8:	47b0      	blx	r6
 8007eca:	4602      	mov	r2, r0
 8007ecc:	1c50      	adds	r0, r2, #1
 8007ece:	d1c9      	bne.n	8007e64 <__sflush_r+0x30>
 8007ed0:	682b      	ldr	r3, [r5, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d0c6      	beq.n	8007e64 <__sflush_r+0x30>
 8007ed6:	2b1d      	cmp	r3, #29
 8007ed8:	d001      	beq.n	8007ede <__sflush_r+0xaa>
 8007eda:	2b16      	cmp	r3, #22
 8007edc:	d11d      	bne.n	8007f1a <__sflush_r+0xe6>
 8007ede:	602f      	str	r7, [r5, #0]
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	e021      	b.n	8007f28 <__sflush_r+0xf4>
 8007ee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ee8:	b21b      	sxth	r3, r3
 8007eea:	e01a      	b.n	8007f22 <__sflush_r+0xee>
 8007eec:	690f      	ldr	r7, [r1, #16]
 8007eee:	2f00      	cmp	r7, #0
 8007ef0:	d0f6      	beq.n	8007ee0 <__sflush_r+0xac>
 8007ef2:	0793      	lsls	r3, r2, #30
 8007ef4:	bf18      	it	ne
 8007ef6:	2300      	movne	r3, #0
 8007ef8:	680e      	ldr	r6, [r1, #0]
 8007efa:	bf08      	it	eq
 8007efc:	694b      	ldreq	r3, [r1, #20]
 8007efe:	1bf6      	subs	r6, r6, r7
 8007f00:	600f      	str	r7, [r1, #0]
 8007f02:	608b      	str	r3, [r1, #8]
 8007f04:	2e00      	cmp	r6, #0
 8007f06:	ddeb      	ble.n	8007ee0 <__sflush_r+0xac>
 8007f08:	4633      	mov	r3, r6
 8007f0a:	463a      	mov	r2, r7
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	6a21      	ldr	r1, [r4, #32]
 8007f10:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007f14:	47e0      	blx	ip
 8007f16:	2800      	cmp	r0, #0
 8007f18:	dc07      	bgt.n	8007f2a <__sflush_r+0xf6>
 8007f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f22:	f04f 30ff 	mov.w	r0, #4294967295
 8007f26:	81a3      	strh	r3, [r4, #12]
 8007f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f2a:	4407      	add	r7, r0
 8007f2c:	1a36      	subs	r6, r6, r0
 8007f2e:	e7e9      	b.n	8007f04 <__sflush_r+0xd0>
 8007f30:	20400001 	.word	0x20400001

08007f34 <_fflush_r>:
 8007f34:	b538      	push	{r3, r4, r5, lr}
 8007f36:	690b      	ldr	r3, [r1, #16]
 8007f38:	4605      	mov	r5, r0
 8007f3a:	460c      	mov	r4, r1
 8007f3c:	b913      	cbnz	r3, 8007f44 <_fflush_r+0x10>
 8007f3e:	2500      	movs	r5, #0
 8007f40:	4628      	mov	r0, r5
 8007f42:	bd38      	pop	{r3, r4, r5, pc}
 8007f44:	b118      	cbz	r0, 8007f4e <_fflush_r+0x1a>
 8007f46:	6a03      	ldr	r3, [r0, #32]
 8007f48:	b90b      	cbnz	r3, 8007f4e <_fflush_r+0x1a>
 8007f4a:	f7fd f923 	bl	8005194 <__sinit>
 8007f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d0f3      	beq.n	8007f3e <_fflush_r+0xa>
 8007f56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f58:	07d0      	lsls	r0, r2, #31
 8007f5a:	d404      	bmi.n	8007f66 <_fflush_r+0x32>
 8007f5c:	0599      	lsls	r1, r3, #22
 8007f5e:	d402      	bmi.n	8007f66 <_fflush_r+0x32>
 8007f60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f62:	f7fd fa42 	bl	80053ea <__retarget_lock_acquire_recursive>
 8007f66:	4628      	mov	r0, r5
 8007f68:	4621      	mov	r1, r4
 8007f6a:	f7ff ff63 	bl	8007e34 <__sflush_r>
 8007f6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f70:	4605      	mov	r5, r0
 8007f72:	07da      	lsls	r2, r3, #31
 8007f74:	d4e4      	bmi.n	8007f40 <_fflush_r+0xc>
 8007f76:	89a3      	ldrh	r3, [r4, #12]
 8007f78:	059b      	lsls	r3, r3, #22
 8007f7a:	d4e1      	bmi.n	8007f40 <_fflush_r+0xc>
 8007f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f7e:	f7fd fa35 	bl	80053ec <__retarget_lock_release_recursive>
 8007f82:	e7dd      	b.n	8007f40 <_fflush_r+0xc>

08007f84 <__swbuf_r>:
 8007f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f86:	460e      	mov	r6, r1
 8007f88:	4614      	mov	r4, r2
 8007f8a:	4605      	mov	r5, r0
 8007f8c:	b118      	cbz	r0, 8007f96 <__swbuf_r+0x12>
 8007f8e:	6a03      	ldr	r3, [r0, #32]
 8007f90:	b90b      	cbnz	r3, 8007f96 <__swbuf_r+0x12>
 8007f92:	f7fd f8ff 	bl	8005194 <__sinit>
 8007f96:	69a3      	ldr	r3, [r4, #24]
 8007f98:	60a3      	str	r3, [r4, #8]
 8007f9a:	89a3      	ldrh	r3, [r4, #12]
 8007f9c:	071a      	lsls	r2, r3, #28
 8007f9e:	d501      	bpl.n	8007fa4 <__swbuf_r+0x20>
 8007fa0:	6923      	ldr	r3, [r4, #16]
 8007fa2:	b943      	cbnz	r3, 8007fb6 <__swbuf_r+0x32>
 8007fa4:	4621      	mov	r1, r4
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	f000 f82a 	bl	8008000 <__swsetup_r>
 8007fac:	b118      	cbz	r0, 8007fb6 <__swbuf_r+0x32>
 8007fae:	f04f 37ff 	mov.w	r7, #4294967295
 8007fb2:	4638      	mov	r0, r7
 8007fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fb6:	6823      	ldr	r3, [r4, #0]
 8007fb8:	6922      	ldr	r2, [r4, #16]
 8007fba:	b2f6      	uxtb	r6, r6
 8007fbc:	1a98      	subs	r0, r3, r2
 8007fbe:	6963      	ldr	r3, [r4, #20]
 8007fc0:	4637      	mov	r7, r6
 8007fc2:	4283      	cmp	r3, r0
 8007fc4:	dc05      	bgt.n	8007fd2 <__swbuf_r+0x4e>
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4628      	mov	r0, r5
 8007fca:	f7ff ffb3 	bl	8007f34 <_fflush_r>
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	d1ed      	bne.n	8007fae <__swbuf_r+0x2a>
 8007fd2:	68a3      	ldr	r3, [r4, #8]
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	60a3      	str	r3, [r4, #8]
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	1c5a      	adds	r2, r3, #1
 8007fdc:	6022      	str	r2, [r4, #0]
 8007fde:	701e      	strb	r6, [r3, #0]
 8007fe0:	6962      	ldr	r2, [r4, #20]
 8007fe2:	1c43      	adds	r3, r0, #1
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d004      	beq.n	8007ff2 <__swbuf_r+0x6e>
 8007fe8:	89a3      	ldrh	r3, [r4, #12]
 8007fea:	07db      	lsls	r3, r3, #31
 8007fec:	d5e1      	bpl.n	8007fb2 <__swbuf_r+0x2e>
 8007fee:	2e0a      	cmp	r6, #10
 8007ff0:	d1df      	bne.n	8007fb2 <__swbuf_r+0x2e>
 8007ff2:	4621      	mov	r1, r4
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f7ff ff9d 	bl	8007f34 <_fflush_r>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	d0d9      	beq.n	8007fb2 <__swbuf_r+0x2e>
 8007ffe:	e7d6      	b.n	8007fae <__swbuf_r+0x2a>

08008000 <__swsetup_r>:
 8008000:	b538      	push	{r3, r4, r5, lr}
 8008002:	4b29      	ldr	r3, [pc, #164]	@ (80080a8 <__swsetup_r+0xa8>)
 8008004:	4605      	mov	r5, r0
 8008006:	6818      	ldr	r0, [r3, #0]
 8008008:	460c      	mov	r4, r1
 800800a:	b118      	cbz	r0, 8008014 <__swsetup_r+0x14>
 800800c:	6a03      	ldr	r3, [r0, #32]
 800800e:	b90b      	cbnz	r3, 8008014 <__swsetup_r+0x14>
 8008010:	f7fd f8c0 	bl	8005194 <__sinit>
 8008014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008018:	0719      	lsls	r1, r3, #28
 800801a:	d422      	bmi.n	8008062 <__swsetup_r+0x62>
 800801c:	06da      	lsls	r2, r3, #27
 800801e:	d407      	bmi.n	8008030 <__swsetup_r+0x30>
 8008020:	2209      	movs	r2, #9
 8008022:	602a      	str	r2, [r5, #0]
 8008024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008028:	f04f 30ff 	mov.w	r0, #4294967295
 800802c:	81a3      	strh	r3, [r4, #12]
 800802e:	e033      	b.n	8008098 <__swsetup_r+0x98>
 8008030:	0758      	lsls	r0, r3, #29
 8008032:	d512      	bpl.n	800805a <__swsetup_r+0x5a>
 8008034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008036:	b141      	cbz	r1, 800804a <__swsetup_r+0x4a>
 8008038:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800803c:	4299      	cmp	r1, r3
 800803e:	d002      	beq.n	8008046 <__swsetup_r+0x46>
 8008040:	4628      	mov	r0, r5
 8008042:	f7fe f845 	bl	80060d0 <_free_r>
 8008046:	2300      	movs	r3, #0
 8008048:	6363      	str	r3, [r4, #52]	@ 0x34
 800804a:	89a3      	ldrh	r3, [r4, #12]
 800804c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008050:	81a3      	strh	r3, [r4, #12]
 8008052:	2300      	movs	r3, #0
 8008054:	6063      	str	r3, [r4, #4]
 8008056:	6923      	ldr	r3, [r4, #16]
 8008058:	6023      	str	r3, [r4, #0]
 800805a:	89a3      	ldrh	r3, [r4, #12]
 800805c:	f043 0308 	orr.w	r3, r3, #8
 8008060:	81a3      	strh	r3, [r4, #12]
 8008062:	6923      	ldr	r3, [r4, #16]
 8008064:	b94b      	cbnz	r3, 800807a <__swsetup_r+0x7a>
 8008066:	89a3      	ldrh	r3, [r4, #12]
 8008068:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800806c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008070:	d003      	beq.n	800807a <__swsetup_r+0x7a>
 8008072:	4621      	mov	r1, r4
 8008074:	4628      	mov	r0, r5
 8008076:	f000 fc58 	bl	800892a <__smakebuf_r>
 800807a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800807e:	f013 0201 	ands.w	r2, r3, #1
 8008082:	d00a      	beq.n	800809a <__swsetup_r+0x9a>
 8008084:	2200      	movs	r2, #0
 8008086:	60a2      	str	r2, [r4, #8]
 8008088:	6962      	ldr	r2, [r4, #20]
 800808a:	4252      	negs	r2, r2
 800808c:	61a2      	str	r2, [r4, #24]
 800808e:	6922      	ldr	r2, [r4, #16]
 8008090:	b942      	cbnz	r2, 80080a4 <__swsetup_r+0xa4>
 8008092:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008096:	d1c5      	bne.n	8008024 <__swsetup_r+0x24>
 8008098:	bd38      	pop	{r3, r4, r5, pc}
 800809a:	0799      	lsls	r1, r3, #30
 800809c:	bf58      	it	pl
 800809e:	6962      	ldrpl	r2, [r4, #20]
 80080a0:	60a2      	str	r2, [r4, #8]
 80080a2:	e7f4      	b.n	800808e <__swsetup_r+0x8e>
 80080a4:	2000      	movs	r0, #0
 80080a6:	e7f7      	b.n	8008098 <__swsetup_r+0x98>
 80080a8:	20000018 	.word	0x20000018

080080ac <memmove>:
 80080ac:	4288      	cmp	r0, r1
 80080ae:	b510      	push	{r4, lr}
 80080b0:	eb01 0402 	add.w	r4, r1, r2
 80080b4:	d902      	bls.n	80080bc <memmove+0x10>
 80080b6:	4284      	cmp	r4, r0
 80080b8:	4623      	mov	r3, r4
 80080ba:	d807      	bhi.n	80080cc <memmove+0x20>
 80080bc:	1e43      	subs	r3, r0, #1
 80080be:	42a1      	cmp	r1, r4
 80080c0:	d008      	beq.n	80080d4 <memmove+0x28>
 80080c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080ca:	e7f8      	b.n	80080be <memmove+0x12>
 80080cc:	4601      	mov	r1, r0
 80080ce:	4402      	add	r2, r0
 80080d0:	428a      	cmp	r2, r1
 80080d2:	d100      	bne.n	80080d6 <memmove+0x2a>
 80080d4:	bd10      	pop	{r4, pc}
 80080d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080de:	e7f7      	b.n	80080d0 <memmove+0x24>

080080e0 <strncmp>:
 80080e0:	b510      	push	{r4, lr}
 80080e2:	b16a      	cbz	r2, 8008100 <strncmp+0x20>
 80080e4:	3901      	subs	r1, #1
 80080e6:	1884      	adds	r4, r0, r2
 80080e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080ec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d103      	bne.n	80080fc <strncmp+0x1c>
 80080f4:	42a0      	cmp	r0, r4
 80080f6:	d001      	beq.n	80080fc <strncmp+0x1c>
 80080f8:	2a00      	cmp	r2, #0
 80080fa:	d1f5      	bne.n	80080e8 <strncmp+0x8>
 80080fc:	1ad0      	subs	r0, r2, r3
 80080fe:	bd10      	pop	{r4, pc}
 8008100:	4610      	mov	r0, r2
 8008102:	e7fc      	b.n	80080fe <strncmp+0x1e>

08008104 <_sbrk_r>:
 8008104:	b538      	push	{r3, r4, r5, lr}
 8008106:	2300      	movs	r3, #0
 8008108:	4d05      	ldr	r5, [pc, #20]	@ (8008120 <_sbrk_r+0x1c>)
 800810a:	4604      	mov	r4, r0
 800810c:	4608      	mov	r0, r1
 800810e:	602b      	str	r3, [r5, #0]
 8008110:	f7f9 fe96 	bl	8001e40 <_sbrk>
 8008114:	1c43      	adds	r3, r0, #1
 8008116:	d102      	bne.n	800811e <_sbrk_r+0x1a>
 8008118:	682b      	ldr	r3, [r5, #0]
 800811a:	b103      	cbz	r3, 800811e <_sbrk_r+0x1a>
 800811c:	6023      	str	r3, [r4, #0]
 800811e:	bd38      	pop	{r3, r4, r5, pc}
 8008120:	20000438 	.word	0x20000438

08008124 <memcpy>:
 8008124:	440a      	add	r2, r1
 8008126:	4291      	cmp	r1, r2
 8008128:	f100 33ff 	add.w	r3, r0, #4294967295
 800812c:	d100      	bne.n	8008130 <memcpy+0xc>
 800812e:	4770      	bx	lr
 8008130:	b510      	push	{r4, lr}
 8008132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008136:	4291      	cmp	r1, r2
 8008138:	f803 4f01 	strb.w	r4, [r3, #1]!
 800813c:	d1f9      	bne.n	8008132 <memcpy+0xe>
 800813e:	bd10      	pop	{r4, pc}

08008140 <nan>:
 8008140:	2000      	movs	r0, #0
 8008142:	4901      	ldr	r1, [pc, #4]	@ (8008148 <nan+0x8>)
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	7ff80000 	.word	0x7ff80000

0800814c <__assert_func>:
 800814c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800814e:	4614      	mov	r4, r2
 8008150:	461a      	mov	r2, r3
 8008152:	4b09      	ldr	r3, [pc, #36]	@ (8008178 <__assert_func+0x2c>)
 8008154:	4605      	mov	r5, r0
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	68d8      	ldr	r0, [r3, #12]
 800815a:	b14c      	cbz	r4, 8008170 <__assert_func+0x24>
 800815c:	4b07      	ldr	r3, [pc, #28]	@ (800817c <__assert_func+0x30>)
 800815e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008162:	9100      	str	r1, [sp, #0]
 8008164:	462b      	mov	r3, r5
 8008166:	4906      	ldr	r1, [pc, #24]	@ (8008180 <__assert_func+0x34>)
 8008168:	f000 fba8 	bl	80088bc <fiprintf>
 800816c:	f000 fc3c 	bl	80089e8 <abort>
 8008170:	4b04      	ldr	r3, [pc, #16]	@ (8008184 <__assert_func+0x38>)
 8008172:	461c      	mov	r4, r3
 8008174:	e7f3      	b.n	800815e <__assert_func+0x12>
 8008176:	bf00      	nop
 8008178:	20000018 	.word	0x20000018
 800817c:	08008c5e 	.word	0x08008c5e
 8008180:	08008c6b 	.word	0x08008c6b
 8008184:	08008c99 	.word	0x08008c99

08008188 <_calloc_r>:
 8008188:	b570      	push	{r4, r5, r6, lr}
 800818a:	fba1 5402 	umull	r5, r4, r1, r2
 800818e:	b934      	cbnz	r4, 800819e <_calloc_r+0x16>
 8008190:	4629      	mov	r1, r5
 8008192:	f7fe f80f 	bl	80061b4 <_malloc_r>
 8008196:	4606      	mov	r6, r0
 8008198:	b928      	cbnz	r0, 80081a6 <_calloc_r+0x1e>
 800819a:	4630      	mov	r0, r6
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	220c      	movs	r2, #12
 80081a0:	2600      	movs	r6, #0
 80081a2:	6002      	str	r2, [r0, #0]
 80081a4:	e7f9      	b.n	800819a <_calloc_r+0x12>
 80081a6:	462a      	mov	r2, r5
 80081a8:	4621      	mov	r1, r4
 80081aa:	f7fd f8a0 	bl	80052ee <memset>
 80081ae:	e7f4      	b.n	800819a <_calloc_r+0x12>

080081b0 <rshift>:
 80081b0:	6903      	ldr	r3, [r0, #16]
 80081b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80081ba:	f100 0414 	add.w	r4, r0, #20
 80081be:	ea4f 1261 	mov.w	r2, r1, asr #5
 80081c2:	dd46      	ble.n	8008252 <rshift+0xa2>
 80081c4:	f011 011f 	ands.w	r1, r1, #31
 80081c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80081cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80081d0:	d10c      	bne.n	80081ec <rshift+0x3c>
 80081d2:	4629      	mov	r1, r5
 80081d4:	f100 0710 	add.w	r7, r0, #16
 80081d8:	42b1      	cmp	r1, r6
 80081da:	d335      	bcc.n	8008248 <rshift+0x98>
 80081dc:	1a9b      	subs	r3, r3, r2
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	1eea      	subs	r2, r5, #3
 80081e2:	4296      	cmp	r6, r2
 80081e4:	bf38      	it	cc
 80081e6:	2300      	movcc	r3, #0
 80081e8:	4423      	add	r3, r4
 80081ea:	e015      	b.n	8008218 <rshift+0x68>
 80081ec:	46a1      	mov	r9, r4
 80081ee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80081f2:	f1c1 0820 	rsb	r8, r1, #32
 80081f6:	40cf      	lsrs	r7, r1
 80081f8:	f105 0e04 	add.w	lr, r5, #4
 80081fc:	4576      	cmp	r6, lr
 80081fe:	46f4      	mov	ip, lr
 8008200:	d816      	bhi.n	8008230 <rshift+0x80>
 8008202:	1a9a      	subs	r2, r3, r2
 8008204:	0092      	lsls	r2, r2, #2
 8008206:	3a04      	subs	r2, #4
 8008208:	3501      	adds	r5, #1
 800820a:	42ae      	cmp	r6, r5
 800820c:	bf38      	it	cc
 800820e:	2200      	movcc	r2, #0
 8008210:	18a3      	adds	r3, r4, r2
 8008212:	50a7      	str	r7, [r4, r2]
 8008214:	b107      	cbz	r7, 8008218 <rshift+0x68>
 8008216:	3304      	adds	r3, #4
 8008218:	42a3      	cmp	r3, r4
 800821a:	eba3 0204 	sub.w	r2, r3, r4
 800821e:	bf08      	it	eq
 8008220:	2300      	moveq	r3, #0
 8008222:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008226:	6102      	str	r2, [r0, #16]
 8008228:	bf08      	it	eq
 800822a:	6143      	streq	r3, [r0, #20]
 800822c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008230:	f8dc c000 	ldr.w	ip, [ip]
 8008234:	fa0c fc08 	lsl.w	ip, ip, r8
 8008238:	ea4c 0707 	orr.w	r7, ip, r7
 800823c:	f849 7b04 	str.w	r7, [r9], #4
 8008240:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008244:	40cf      	lsrs	r7, r1
 8008246:	e7d9      	b.n	80081fc <rshift+0x4c>
 8008248:	f851 cb04 	ldr.w	ip, [r1], #4
 800824c:	f847 cf04 	str.w	ip, [r7, #4]!
 8008250:	e7c2      	b.n	80081d8 <rshift+0x28>
 8008252:	4623      	mov	r3, r4
 8008254:	e7e0      	b.n	8008218 <rshift+0x68>

08008256 <__hexdig_fun>:
 8008256:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800825a:	2b09      	cmp	r3, #9
 800825c:	d802      	bhi.n	8008264 <__hexdig_fun+0xe>
 800825e:	3820      	subs	r0, #32
 8008260:	b2c0      	uxtb	r0, r0
 8008262:	4770      	bx	lr
 8008264:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008268:	2b05      	cmp	r3, #5
 800826a:	d801      	bhi.n	8008270 <__hexdig_fun+0x1a>
 800826c:	3847      	subs	r0, #71	@ 0x47
 800826e:	e7f7      	b.n	8008260 <__hexdig_fun+0xa>
 8008270:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008274:	2b05      	cmp	r3, #5
 8008276:	d801      	bhi.n	800827c <__hexdig_fun+0x26>
 8008278:	3827      	subs	r0, #39	@ 0x27
 800827a:	e7f1      	b.n	8008260 <__hexdig_fun+0xa>
 800827c:	2000      	movs	r0, #0
 800827e:	4770      	bx	lr

08008280 <__gethex>:
 8008280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008284:	468a      	mov	sl, r1
 8008286:	4690      	mov	r8, r2
 8008288:	b085      	sub	sp, #20
 800828a:	9302      	str	r3, [sp, #8]
 800828c:	680b      	ldr	r3, [r1, #0]
 800828e:	9001      	str	r0, [sp, #4]
 8008290:	1c9c      	adds	r4, r3, #2
 8008292:	46a1      	mov	r9, r4
 8008294:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008298:	2830      	cmp	r0, #48	@ 0x30
 800829a:	d0fa      	beq.n	8008292 <__gethex+0x12>
 800829c:	eba9 0303 	sub.w	r3, r9, r3
 80082a0:	f1a3 0b02 	sub.w	fp, r3, #2
 80082a4:	f7ff ffd7 	bl	8008256 <__hexdig_fun>
 80082a8:	4605      	mov	r5, r0
 80082aa:	2800      	cmp	r0, #0
 80082ac:	d168      	bne.n	8008380 <__gethex+0x100>
 80082ae:	2201      	movs	r2, #1
 80082b0:	4648      	mov	r0, r9
 80082b2:	499f      	ldr	r1, [pc, #636]	@ (8008530 <__gethex+0x2b0>)
 80082b4:	f7ff ff14 	bl	80080e0 <strncmp>
 80082b8:	4607      	mov	r7, r0
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d167      	bne.n	800838e <__gethex+0x10e>
 80082be:	f899 0001 	ldrb.w	r0, [r9, #1]
 80082c2:	4626      	mov	r6, r4
 80082c4:	f7ff ffc7 	bl	8008256 <__hexdig_fun>
 80082c8:	2800      	cmp	r0, #0
 80082ca:	d062      	beq.n	8008392 <__gethex+0x112>
 80082cc:	4623      	mov	r3, r4
 80082ce:	7818      	ldrb	r0, [r3, #0]
 80082d0:	4699      	mov	r9, r3
 80082d2:	2830      	cmp	r0, #48	@ 0x30
 80082d4:	f103 0301 	add.w	r3, r3, #1
 80082d8:	d0f9      	beq.n	80082ce <__gethex+0x4e>
 80082da:	f7ff ffbc 	bl	8008256 <__hexdig_fun>
 80082de:	fab0 f580 	clz	r5, r0
 80082e2:	f04f 0b01 	mov.w	fp, #1
 80082e6:	096d      	lsrs	r5, r5, #5
 80082e8:	464a      	mov	r2, r9
 80082ea:	4616      	mov	r6, r2
 80082ec:	7830      	ldrb	r0, [r6, #0]
 80082ee:	3201      	adds	r2, #1
 80082f0:	f7ff ffb1 	bl	8008256 <__hexdig_fun>
 80082f4:	2800      	cmp	r0, #0
 80082f6:	d1f8      	bne.n	80082ea <__gethex+0x6a>
 80082f8:	2201      	movs	r2, #1
 80082fa:	4630      	mov	r0, r6
 80082fc:	498c      	ldr	r1, [pc, #560]	@ (8008530 <__gethex+0x2b0>)
 80082fe:	f7ff feef 	bl	80080e0 <strncmp>
 8008302:	2800      	cmp	r0, #0
 8008304:	d13f      	bne.n	8008386 <__gethex+0x106>
 8008306:	b944      	cbnz	r4, 800831a <__gethex+0x9a>
 8008308:	1c74      	adds	r4, r6, #1
 800830a:	4622      	mov	r2, r4
 800830c:	4616      	mov	r6, r2
 800830e:	7830      	ldrb	r0, [r6, #0]
 8008310:	3201      	adds	r2, #1
 8008312:	f7ff ffa0 	bl	8008256 <__hexdig_fun>
 8008316:	2800      	cmp	r0, #0
 8008318:	d1f8      	bne.n	800830c <__gethex+0x8c>
 800831a:	1ba4      	subs	r4, r4, r6
 800831c:	00a7      	lsls	r7, r4, #2
 800831e:	7833      	ldrb	r3, [r6, #0]
 8008320:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008324:	2b50      	cmp	r3, #80	@ 0x50
 8008326:	d13e      	bne.n	80083a6 <__gethex+0x126>
 8008328:	7873      	ldrb	r3, [r6, #1]
 800832a:	2b2b      	cmp	r3, #43	@ 0x2b
 800832c:	d033      	beq.n	8008396 <__gethex+0x116>
 800832e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008330:	d034      	beq.n	800839c <__gethex+0x11c>
 8008332:	2400      	movs	r4, #0
 8008334:	1c71      	adds	r1, r6, #1
 8008336:	7808      	ldrb	r0, [r1, #0]
 8008338:	f7ff ff8d 	bl	8008256 <__hexdig_fun>
 800833c:	1e43      	subs	r3, r0, #1
 800833e:	b2db      	uxtb	r3, r3
 8008340:	2b18      	cmp	r3, #24
 8008342:	d830      	bhi.n	80083a6 <__gethex+0x126>
 8008344:	f1a0 0210 	sub.w	r2, r0, #16
 8008348:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800834c:	f7ff ff83 	bl	8008256 <__hexdig_fun>
 8008350:	f100 3cff 	add.w	ip, r0, #4294967295
 8008354:	fa5f fc8c 	uxtb.w	ip, ip
 8008358:	f1bc 0f18 	cmp.w	ip, #24
 800835c:	f04f 030a 	mov.w	r3, #10
 8008360:	d91e      	bls.n	80083a0 <__gethex+0x120>
 8008362:	b104      	cbz	r4, 8008366 <__gethex+0xe6>
 8008364:	4252      	negs	r2, r2
 8008366:	4417      	add	r7, r2
 8008368:	f8ca 1000 	str.w	r1, [sl]
 800836c:	b1ed      	cbz	r5, 80083aa <__gethex+0x12a>
 800836e:	f1bb 0f00 	cmp.w	fp, #0
 8008372:	bf0c      	ite	eq
 8008374:	2506      	moveq	r5, #6
 8008376:	2500      	movne	r5, #0
 8008378:	4628      	mov	r0, r5
 800837a:	b005      	add	sp, #20
 800837c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008380:	2500      	movs	r5, #0
 8008382:	462c      	mov	r4, r5
 8008384:	e7b0      	b.n	80082e8 <__gethex+0x68>
 8008386:	2c00      	cmp	r4, #0
 8008388:	d1c7      	bne.n	800831a <__gethex+0x9a>
 800838a:	4627      	mov	r7, r4
 800838c:	e7c7      	b.n	800831e <__gethex+0x9e>
 800838e:	464e      	mov	r6, r9
 8008390:	462f      	mov	r7, r5
 8008392:	2501      	movs	r5, #1
 8008394:	e7c3      	b.n	800831e <__gethex+0x9e>
 8008396:	2400      	movs	r4, #0
 8008398:	1cb1      	adds	r1, r6, #2
 800839a:	e7cc      	b.n	8008336 <__gethex+0xb6>
 800839c:	2401      	movs	r4, #1
 800839e:	e7fb      	b.n	8008398 <__gethex+0x118>
 80083a0:	fb03 0002 	mla	r0, r3, r2, r0
 80083a4:	e7ce      	b.n	8008344 <__gethex+0xc4>
 80083a6:	4631      	mov	r1, r6
 80083a8:	e7de      	b.n	8008368 <__gethex+0xe8>
 80083aa:	4629      	mov	r1, r5
 80083ac:	eba6 0309 	sub.w	r3, r6, r9
 80083b0:	3b01      	subs	r3, #1
 80083b2:	2b07      	cmp	r3, #7
 80083b4:	dc0a      	bgt.n	80083cc <__gethex+0x14c>
 80083b6:	9801      	ldr	r0, [sp, #4]
 80083b8:	f7fd ff88 	bl	80062cc <_Balloc>
 80083bc:	4604      	mov	r4, r0
 80083be:	b940      	cbnz	r0, 80083d2 <__gethex+0x152>
 80083c0:	4602      	mov	r2, r0
 80083c2:	21e4      	movs	r1, #228	@ 0xe4
 80083c4:	4b5b      	ldr	r3, [pc, #364]	@ (8008534 <__gethex+0x2b4>)
 80083c6:	485c      	ldr	r0, [pc, #368]	@ (8008538 <__gethex+0x2b8>)
 80083c8:	f7ff fec0 	bl	800814c <__assert_func>
 80083cc:	3101      	adds	r1, #1
 80083ce:	105b      	asrs	r3, r3, #1
 80083d0:	e7ef      	b.n	80083b2 <__gethex+0x132>
 80083d2:	2300      	movs	r3, #0
 80083d4:	f100 0a14 	add.w	sl, r0, #20
 80083d8:	4655      	mov	r5, sl
 80083da:	469b      	mov	fp, r3
 80083dc:	45b1      	cmp	r9, r6
 80083de:	d337      	bcc.n	8008450 <__gethex+0x1d0>
 80083e0:	f845 bb04 	str.w	fp, [r5], #4
 80083e4:	eba5 050a 	sub.w	r5, r5, sl
 80083e8:	10ad      	asrs	r5, r5, #2
 80083ea:	6125      	str	r5, [r4, #16]
 80083ec:	4658      	mov	r0, fp
 80083ee:	f7fe f85f 	bl	80064b0 <__hi0bits>
 80083f2:	016d      	lsls	r5, r5, #5
 80083f4:	f8d8 6000 	ldr.w	r6, [r8]
 80083f8:	1a2d      	subs	r5, r5, r0
 80083fa:	42b5      	cmp	r5, r6
 80083fc:	dd54      	ble.n	80084a8 <__gethex+0x228>
 80083fe:	1bad      	subs	r5, r5, r6
 8008400:	4629      	mov	r1, r5
 8008402:	4620      	mov	r0, r4
 8008404:	f7fe fbe1 	bl	8006bca <__any_on>
 8008408:	4681      	mov	r9, r0
 800840a:	b178      	cbz	r0, 800842c <__gethex+0x1ac>
 800840c:	f04f 0901 	mov.w	r9, #1
 8008410:	1e6b      	subs	r3, r5, #1
 8008412:	1159      	asrs	r1, r3, #5
 8008414:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008418:	f003 021f 	and.w	r2, r3, #31
 800841c:	fa09 f202 	lsl.w	r2, r9, r2
 8008420:	420a      	tst	r2, r1
 8008422:	d003      	beq.n	800842c <__gethex+0x1ac>
 8008424:	454b      	cmp	r3, r9
 8008426:	dc36      	bgt.n	8008496 <__gethex+0x216>
 8008428:	f04f 0902 	mov.w	r9, #2
 800842c:	4629      	mov	r1, r5
 800842e:	4620      	mov	r0, r4
 8008430:	f7ff febe 	bl	80081b0 <rshift>
 8008434:	442f      	add	r7, r5
 8008436:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800843a:	42bb      	cmp	r3, r7
 800843c:	da42      	bge.n	80084c4 <__gethex+0x244>
 800843e:	4621      	mov	r1, r4
 8008440:	9801      	ldr	r0, [sp, #4]
 8008442:	f7fd ff83 	bl	800634c <_Bfree>
 8008446:	2300      	movs	r3, #0
 8008448:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800844a:	25a3      	movs	r5, #163	@ 0xa3
 800844c:	6013      	str	r3, [r2, #0]
 800844e:	e793      	b.n	8008378 <__gethex+0xf8>
 8008450:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008454:	2a2e      	cmp	r2, #46	@ 0x2e
 8008456:	d012      	beq.n	800847e <__gethex+0x1fe>
 8008458:	2b20      	cmp	r3, #32
 800845a:	d104      	bne.n	8008466 <__gethex+0x1e6>
 800845c:	f845 bb04 	str.w	fp, [r5], #4
 8008460:	f04f 0b00 	mov.w	fp, #0
 8008464:	465b      	mov	r3, fp
 8008466:	7830      	ldrb	r0, [r6, #0]
 8008468:	9303      	str	r3, [sp, #12]
 800846a:	f7ff fef4 	bl	8008256 <__hexdig_fun>
 800846e:	9b03      	ldr	r3, [sp, #12]
 8008470:	f000 000f 	and.w	r0, r0, #15
 8008474:	4098      	lsls	r0, r3
 8008476:	ea4b 0b00 	orr.w	fp, fp, r0
 800847a:	3304      	adds	r3, #4
 800847c:	e7ae      	b.n	80083dc <__gethex+0x15c>
 800847e:	45b1      	cmp	r9, r6
 8008480:	d8ea      	bhi.n	8008458 <__gethex+0x1d8>
 8008482:	2201      	movs	r2, #1
 8008484:	4630      	mov	r0, r6
 8008486:	492a      	ldr	r1, [pc, #168]	@ (8008530 <__gethex+0x2b0>)
 8008488:	9303      	str	r3, [sp, #12]
 800848a:	f7ff fe29 	bl	80080e0 <strncmp>
 800848e:	9b03      	ldr	r3, [sp, #12]
 8008490:	2800      	cmp	r0, #0
 8008492:	d1e1      	bne.n	8008458 <__gethex+0x1d8>
 8008494:	e7a2      	b.n	80083dc <__gethex+0x15c>
 8008496:	4620      	mov	r0, r4
 8008498:	1ea9      	subs	r1, r5, #2
 800849a:	f7fe fb96 	bl	8006bca <__any_on>
 800849e:	2800      	cmp	r0, #0
 80084a0:	d0c2      	beq.n	8008428 <__gethex+0x1a8>
 80084a2:	f04f 0903 	mov.w	r9, #3
 80084a6:	e7c1      	b.n	800842c <__gethex+0x1ac>
 80084a8:	da09      	bge.n	80084be <__gethex+0x23e>
 80084aa:	1b75      	subs	r5, r6, r5
 80084ac:	4621      	mov	r1, r4
 80084ae:	462a      	mov	r2, r5
 80084b0:	9801      	ldr	r0, [sp, #4]
 80084b2:	f7fe f95b 	bl	800676c <__lshift>
 80084b6:	4604      	mov	r4, r0
 80084b8:	1b7f      	subs	r7, r7, r5
 80084ba:	f100 0a14 	add.w	sl, r0, #20
 80084be:	f04f 0900 	mov.w	r9, #0
 80084c2:	e7b8      	b.n	8008436 <__gethex+0x1b6>
 80084c4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80084c8:	42bd      	cmp	r5, r7
 80084ca:	dd6f      	ble.n	80085ac <__gethex+0x32c>
 80084cc:	1bed      	subs	r5, r5, r7
 80084ce:	42ae      	cmp	r6, r5
 80084d0:	dc34      	bgt.n	800853c <__gethex+0x2bc>
 80084d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	d022      	beq.n	8008520 <__gethex+0x2a0>
 80084da:	2b03      	cmp	r3, #3
 80084dc:	d024      	beq.n	8008528 <__gethex+0x2a8>
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d115      	bne.n	800850e <__gethex+0x28e>
 80084e2:	42ae      	cmp	r6, r5
 80084e4:	d113      	bne.n	800850e <__gethex+0x28e>
 80084e6:	2e01      	cmp	r6, #1
 80084e8:	d10b      	bne.n	8008502 <__gethex+0x282>
 80084ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80084ee:	9a02      	ldr	r2, [sp, #8]
 80084f0:	2562      	movs	r5, #98	@ 0x62
 80084f2:	6013      	str	r3, [r2, #0]
 80084f4:	2301      	movs	r3, #1
 80084f6:	6123      	str	r3, [r4, #16]
 80084f8:	f8ca 3000 	str.w	r3, [sl]
 80084fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084fe:	601c      	str	r4, [r3, #0]
 8008500:	e73a      	b.n	8008378 <__gethex+0xf8>
 8008502:	4620      	mov	r0, r4
 8008504:	1e71      	subs	r1, r6, #1
 8008506:	f7fe fb60 	bl	8006bca <__any_on>
 800850a:	2800      	cmp	r0, #0
 800850c:	d1ed      	bne.n	80084ea <__gethex+0x26a>
 800850e:	4621      	mov	r1, r4
 8008510:	9801      	ldr	r0, [sp, #4]
 8008512:	f7fd ff1b 	bl	800634c <_Bfree>
 8008516:	2300      	movs	r3, #0
 8008518:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800851a:	2550      	movs	r5, #80	@ 0x50
 800851c:	6013      	str	r3, [r2, #0]
 800851e:	e72b      	b.n	8008378 <__gethex+0xf8>
 8008520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008522:	2b00      	cmp	r3, #0
 8008524:	d1f3      	bne.n	800850e <__gethex+0x28e>
 8008526:	e7e0      	b.n	80084ea <__gethex+0x26a>
 8008528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1dd      	bne.n	80084ea <__gethex+0x26a>
 800852e:	e7ee      	b.n	800850e <__gethex+0x28e>
 8008530:	08008c43 	.word	0x08008c43
 8008534:	08008bd9 	.word	0x08008bd9
 8008538:	08008c9a 	.word	0x08008c9a
 800853c:	1e6f      	subs	r7, r5, #1
 800853e:	f1b9 0f00 	cmp.w	r9, #0
 8008542:	d130      	bne.n	80085a6 <__gethex+0x326>
 8008544:	b127      	cbz	r7, 8008550 <__gethex+0x2d0>
 8008546:	4639      	mov	r1, r7
 8008548:	4620      	mov	r0, r4
 800854a:	f7fe fb3e 	bl	8006bca <__any_on>
 800854e:	4681      	mov	r9, r0
 8008550:	2301      	movs	r3, #1
 8008552:	4629      	mov	r1, r5
 8008554:	1b76      	subs	r6, r6, r5
 8008556:	2502      	movs	r5, #2
 8008558:	117a      	asrs	r2, r7, #5
 800855a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800855e:	f007 071f 	and.w	r7, r7, #31
 8008562:	40bb      	lsls	r3, r7
 8008564:	4213      	tst	r3, r2
 8008566:	4620      	mov	r0, r4
 8008568:	bf18      	it	ne
 800856a:	f049 0902 	orrne.w	r9, r9, #2
 800856e:	f7ff fe1f 	bl	80081b0 <rshift>
 8008572:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008576:	f1b9 0f00 	cmp.w	r9, #0
 800857a:	d047      	beq.n	800860c <__gethex+0x38c>
 800857c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008580:	2b02      	cmp	r3, #2
 8008582:	d015      	beq.n	80085b0 <__gethex+0x330>
 8008584:	2b03      	cmp	r3, #3
 8008586:	d017      	beq.n	80085b8 <__gethex+0x338>
 8008588:	2b01      	cmp	r3, #1
 800858a:	d109      	bne.n	80085a0 <__gethex+0x320>
 800858c:	f019 0f02 	tst.w	r9, #2
 8008590:	d006      	beq.n	80085a0 <__gethex+0x320>
 8008592:	f8da 3000 	ldr.w	r3, [sl]
 8008596:	ea49 0903 	orr.w	r9, r9, r3
 800859a:	f019 0f01 	tst.w	r9, #1
 800859e:	d10e      	bne.n	80085be <__gethex+0x33e>
 80085a0:	f045 0510 	orr.w	r5, r5, #16
 80085a4:	e032      	b.n	800860c <__gethex+0x38c>
 80085a6:	f04f 0901 	mov.w	r9, #1
 80085aa:	e7d1      	b.n	8008550 <__gethex+0x2d0>
 80085ac:	2501      	movs	r5, #1
 80085ae:	e7e2      	b.n	8008576 <__gethex+0x2f6>
 80085b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085b2:	f1c3 0301 	rsb	r3, r3, #1
 80085b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80085b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d0f0      	beq.n	80085a0 <__gethex+0x320>
 80085be:	f04f 0c00 	mov.w	ip, #0
 80085c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80085c6:	f104 0314 	add.w	r3, r4, #20
 80085ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80085ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80085d2:	4618      	mov	r0, r3
 80085d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80085d8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80085dc:	d01b      	beq.n	8008616 <__gethex+0x396>
 80085de:	3201      	adds	r2, #1
 80085e0:	6002      	str	r2, [r0, #0]
 80085e2:	2d02      	cmp	r5, #2
 80085e4:	f104 0314 	add.w	r3, r4, #20
 80085e8:	d13c      	bne.n	8008664 <__gethex+0x3e4>
 80085ea:	f8d8 2000 	ldr.w	r2, [r8]
 80085ee:	3a01      	subs	r2, #1
 80085f0:	42b2      	cmp	r2, r6
 80085f2:	d109      	bne.n	8008608 <__gethex+0x388>
 80085f4:	2201      	movs	r2, #1
 80085f6:	1171      	asrs	r1, r6, #5
 80085f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085fc:	f006 061f 	and.w	r6, r6, #31
 8008600:	fa02 f606 	lsl.w	r6, r2, r6
 8008604:	421e      	tst	r6, r3
 8008606:	d13a      	bne.n	800867e <__gethex+0x3fe>
 8008608:	f045 0520 	orr.w	r5, r5, #32
 800860c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800860e:	601c      	str	r4, [r3, #0]
 8008610:	9b02      	ldr	r3, [sp, #8]
 8008612:	601f      	str	r7, [r3, #0]
 8008614:	e6b0      	b.n	8008378 <__gethex+0xf8>
 8008616:	4299      	cmp	r1, r3
 8008618:	f843 cc04 	str.w	ip, [r3, #-4]
 800861c:	d8d9      	bhi.n	80085d2 <__gethex+0x352>
 800861e:	68a3      	ldr	r3, [r4, #8]
 8008620:	459b      	cmp	fp, r3
 8008622:	db17      	blt.n	8008654 <__gethex+0x3d4>
 8008624:	6861      	ldr	r1, [r4, #4]
 8008626:	9801      	ldr	r0, [sp, #4]
 8008628:	3101      	adds	r1, #1
 800862a:	f7fd fe4f 	bl	80062cc <_Balloc>
 800862e:	4681      	mov	r9, r0
 8008630:	b918      	cbnz	r0, 800863a <__gethex+0x3ba>
 8008632:	4602      	mov	r2, r0
 8008634:	2184      	movs	r1, #132	@ 0x84
 8008636:	4b19      	ldr	r3, [pc, #100]	@ (800869c <__gethex+0x41c>)
 8008638:	e6c5      	b.n	80083c6 <__gethex+0x146>
 800863a:	6922      	ldr	r2, [r4, #16]
 800863c:	f104 010c 	add.w	r1, r4, #12
 8008640:	3202      	adds	r2, #2
 8008642:	0092      	lsls	r2, r2, #2
 8008644:	300c      	adds	r0, #12
 8008646:	f7ff fd6d 	bl	8008124 <memcpy>
 800864a:	4621      	mov	r1, r4
 800864c:	9801      	ldr	r0, [sp, #4]
 800864e:	f7fd fe7d 	bl	800634c <_Bfree>
 8008652:	464c      	mov	r4, r9
 8008654:	6923      	ldr	r3, [r4, #16]
 8008656:	1c5a      	adds	r2, r3, #1
 8008658:	6122      	str	r2, [r4, #16]
 800865a:	2201      	movs	r2, #1
 800865c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008660:	615a      	str	r2, [r3, #20]
 8008662:	e7be      	b.n	80085e2 <__gethex+0x362>
 8008664:	6922      	ldr	r2, [r4, #16]
 8008666:	455a      	cmp	r2, fp
 8008668:	dd0b      	ble.n	8008682 <__gethex+0x402>
 800866a:	2101      	movs	r1, #1
 800866c:	4620      	mov	r0, r4
 800866e:	f7ff fd9f 	bl	80081b0 <rshift>
 8008672:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008676:	3701      	adds	r7, #1
 8008678:	42bb      	cmp	r3, r7
 800867a:	f6ff aee0 	blt.w	800843e <__gethex+0x1be>
 800867e:	2501      	movs	r5, #1
 8008680:	e7c2      	b.n	8008608 <__gethex+0x388>
 8008682:	f016 061f 	ands.w	r6, r6, #31
 8008686:	d0fa      	beq.n	800867e <__gethex+0x3fe>
 8008688:	4453      	add	r3, sl
 800868a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800868e:	f7fd ff0f 	bl	80064b0 <__hi0bits>
 8008692:	f1c6 0620 	rsb	r6, r6, #32
 8008696:	42b0      	cmp	r0, r6
 8008698:	dbe7      	blt.n	800866a <__gethex+0x3ea>
 800869a:	e7f0      	b.n	800867e <__gethex+0x3fe>
 800869c:	08008bd9 	.word	0x08008bd9

080086a0 <L_shift>:
 80086a0:	f1c2 0208 	rsb	r2, r2, #8
 80086a4:	0092      	lsls	r2, r2, #2
 80086a6:	b570      	push	{r4, r5, r6, lr}
 80086a8:	f1c2 0620 	rsb	r6, r2, #32
 80086ac:	6843      	ldr	r3, [r0, #4]
 80086ae:	6804      	ldr	r4, [r0, #0]
 80086b0:	fa03 f506 	lsl.w	r5, r3, r6
 80086b4:	432c      	orrs	r4, r5
 80086b6:	40d3      	lsrs	r3, r2
 80086b8:	6004      	str	r4, [r0, #0]
 80086ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80086be:	4288      	cmp	r0, r1
 80086c0:	d3f4      	bcc.n	80086ac <L_shift+0xc>
 80086c2:	bd70      	pop	{r4, r5, r6, pc}

080086c4 <__match>:
 80086c4:	b530      	push	{r4, r5, lr}
 80086c6:	6803      	ldr	r3, [r0, #0]
 80086c8:	3301      	adds	r3, #1
 80086ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086ce:	b914      	cbnz	r4, 80086d6 <__match+0x12>
 80086d0:	6003      	str	r3, [r0, #0]
 80086d2:	2001      	movs	r0, #1
 80086d4:	bd30      	pop	{r4, r5, pc}
 80086d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086da:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80086de:	2d19      	cmp	r5, #25
 80086e0:	bf98      	it	ls
 80086e2:	3220      	addls	r2, #32
 80086e4:	42a2      	cmp	r2, r4
 80086e6:	d0f0      	beq.n	80086ca <__match+0x6>
 80086e8:	2000      	movs	r0, #0
 80086ea:	e7f3      	b.n	80086d4 <__match+0x10>

080086ec <__hexnan>:
 80086ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f0:	2500      	movs	r5, #0
 80086f2:	680b      	ldr	r3, [r1, #0]
 80086f4:	4682      	mov	sl, r0
 80086f6:	115e      	asrs	r6, r3, #5
 80086f8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80086fc:	f013 031f 	ands.w	r3, r3, #31
 8008700:	bf18      	it	ne
 8008702:	3604      	addne	r6, #4
 8008704:	1f37      	subs	r7, r6, #4
 8008706:	4690      	mov	r8, r2
 8008708:	46b9      	mov	r9, r7
 800870a:	463c      	mov	r4, r7
 800870c:	46ab      	mov	fp, r5
 800870e:	b087      	sub	sp, #28
 8008710:	6801      	ldr	r1, [r0, #0]
 8008712:	9301      	str	r3, [sp, #4]
 8008714:	f846 5c04 	str.w	r5, [r6, #-4]
 8008718:	9502      	str	r5, [sp, #8]
 800871a:	784a      	ldrb	r2, [r1, #1]
 800871c:	1c4b      	adds	r3, r1, #1
 800871e:	9303      	str	r3, [sp, #12]
 8008720:	b342      	cbz	r2, 8008774 <__hexnan+0x88>
 8008722:	4610      	mov	r0, r2
 8008724:	9105      	str	r1, [sp, #20]
 8008726:	9204      	str	r2, [sp, #16]
 8008728:	f7ff fd95 	bl	8008256 <__hexdig_fun>
 800872c:	2800      	cmp	r0, #0
 800872e:	d151      	bne.n	80087d4 <__hexnan+0xe8>
 8008730:	9a04      	ldr	r2, [sp, #16]
 8008732:	9905      	ldr	r1, [sp, #20]
 8008734:	2a20      	cmp	r2, #32
 8008736:	d818      	bhi.n	800876a <__hexnan+0x7e>
 8008738:	9b02      	ldr	r3, [sp, #8]
 800873a:	459b      	cmp	fp, r3
 800873c:	dd13      	ble.n	8008766 <__hexnan+0x7a>
 800873e:	454c      	cmp	r4, r9
 8008740:	d206      	bcs.n	8008750 <__hexnan+0x64>
 8008742:	2d07      	cmp	r5, #7
 8008744:	dc04      	bgt.n	8008750 <__hexnan+0x64>
 8008746:	462a      	mov	r2, r5
 8008748:	4649      	mov	r1, r9
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff ffa8 	bl	80086a0 <L_shift>
 8008750:	4544      	cmp	r4, r8
 8008752:	d952      	bls.n	80087fa <__hexnan+0x10e>
 8008754:	2300      	movs	r3, #0
 8008756:	f1a4 0904 	sub.w	r9, r4, #4
 800875a:	f844 3c04 	str.w	r3, [r4, #-4]
 800875e:	461d      	mov	r5, r3
 8008760:	464c      	mov	r4, r9
 8008762:	f8cd b008 	str.w	fp, [sp, #8]
 8008766:	9903      	ldr	r1, [sp, #12]
 8008768:	e7d7      	b.n	800871a <__hexnan+0x2e>
 800876a:	2a29      	cmp	r2, #41	@ 0x29
 800876c:	d157      	bne.n	800881e <__hexnan+0x132>
 800876e:	3102      	adds	r1, #2
 8008770:	f8ca 1000 	str.w	r1, [sl]
 8008774:	f1bb 0f00 	cmp.w	fp, #0
 8008778:	d051      	beq.n	800881e <__hexnan+0x132>
 800877a:	454c      	cmp	r4, r9
 800877c:	d206      	bcs.n	800878c <__hexnan+0xa0>
 800877e:	2d07      	cmp	r5, #7
 8008780:	dc04      	bgt.n	800878c <__hexnan+0xa0>
 8008782:	462a      	mov	r2, r5
 8008784:	4649      	mov	r1, r9
 8008786:	4620      	mov	r0, r4
 8008788:	f7ff ff8a 	bl	80086a0 <L_shift>
 800878c:	4544      	cmp	r4, r8
 800878e:	d936      	bls.n	80087fe <__hexnan+0x112>
 8008790:	4623      	mov	r3, r4
 8008792:	f1a8 0204 	sub.w	r2, r8, #4
 8008796:	f853 1b04 	ldr.w	r1, [r3], #4
 800879a:	429f      	cmp	r7, r3
 800879c:	f842 1f04 	str.w	r1, [r2, #4]!
 80087a0:	d2f9      	bcs.n	8008796 <__hexnan+0xaa>
 80087a2:	1b3b      	subs	r3, r7, r4
 80087a4:	f023 0303 	bic.w	r3, r3, #3
 80087a8:	3304      	adds	r3, #4
 80087aa:	3401      	adds	r4, #1
 80087ac:	3e03      	subs	r6, #3
 80087ae:	42b4      	cmp	r4, r6
 80087b0:	bf88      	it	hi
 80087b2:	2304      	movhi	r3, #4
 80087b4:	2200      	movs	r2, #0
 80087b6:	4443      	add	r3, r8
 80087b8:	f843 2b04 	str.w	r2, [r3], #4
 80087bc:	429f      	cmp	r7, r3
 80087be:	d2fb      	bcs.n	80087b8 <__hexnan+0xcc>
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	b91b      	cbnz	r3, 80087cc <__hexnan+0xe0>
 80087c4:	4547      	cmp	r7, r8
 80087c6:	d128      	bne.n	800881a <__hexnan+0x12e>
 80087c8:	2301      	movs	r3, #1
 80087ca:	603b      	str	r3, [r7, #0]
 80087cc:	2005      	movs	r0, #5
 80087ce:	b007      	add	sp, #28
 80087d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d4:	3501      	adds	r5, #1
 80087d6:	2d08      	cmp	r5, #8
 80087d8:	f10b 0b01 	add.w	fp, fp, #1
 80087dc:	dd06      	ble.n	80087ec <__hexnan+0x100>
 80087de:	4544      	cmp	r4, r8
 80087e0:	d9c1      	bls.n	8008766 <__hexnan+0x7a>
 80087e2:	2300      	movs	r3, #0
 80087e4:	2501      	movs	r5, #1
 80087e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80087ea:	3c04      	subs	r4, #4
 80087ec:	6822      	ldr	r2, [r4, #0]
 80087ee:	f000 000f 	and.w	r0, r0, #15
 80087f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80087f6:	6020      	str	r0, [r4, #0]
 80087f8:	e7b5      	b.n	8008766 <__hexnan+0x7a>
 80087fa:	2508      	movs	r5, #8
 80087fc:	e7b3      	b.n	8008766 <__hexnan+0x7a>
 80087fe:	9b01      	ldr	r3, [sp, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d0dd      	beq.n	80087c0 <__hexnan+0xd4>
 8008804:	f04f 32ff 	mov.w	r2, #4294967295
 8008808:	f1c3 0320 	rsb	r3, r3, #32
 800880c:	40da      	lsrs	r2, r3
 800880e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008812:	4013      	ands	r3, r2
 8008814:	f846 3c04 	str.w	r3, [r6, #-4]
 8008818:	e7d2      	b.n	80087c0 <__hexnan+0xd4>
 800881a:	3f04      	subs	r7, #4
 800881c:	e7d0      	b.n	80087c0 <__hexnan+0xd4>
 800881e:	2004      	movs	r0, #4
 8008820:	e7d5      	b.n	80087ce <__hexnan+0xe2>

08008822 <__ascii_mbtowc>:
 8008822:	b082      	sub	sp, #8
 8008824:	b901      	cbnz	r1, 8008828 <__ascii_mbtowc+0x6>
 8008826:	a901      	add	r1, sp, #4
 8008828:	b142      	cbz	r2, 800883c <__ascii_mbtowc+0x1a>
 800882a:	b14b      	cbz	r3, 8008840 <__ascii_mbtowc+0x1e>
 800882c:	7813      	ldrb	r3, [r2, #0]
 800882e:	600b      	str	r3, [r1, #0]
 8008830:	7812      	ldrb	r2, [r2, #0]
 8008832:	1e10      	subs	r0, r2, #0
 8008834:	bf18      	it	ne
 8008836:	2001      	movne	r0, #1
 8008838:	b002      	add	sp, #8
 800883a:	4770      	bx	lr
 800883c:	4610      	mov	r0, r2
 800883e:	e7fb      	b.n	8008838 <__ascii_mbtowc+0x16>
 8008840:	f06f 0001 	mvn.w	r0, #1
 8008844:	e7f8      	b.n	8008838 <__ascii_mbtowc+0x16>

08008846 <_realloc_r>:
 8008846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800884a:	4607      	mov	r7, r0
 800884c:	4614      	mov	r4, r2
 800884e:	460d      	mov	r5, r1
 8008850:	b921      	cbnz	r1, 800885c <_realloc_r+0x16>
 8008852:	4611      	mov	r1, r2
 8008854:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008858:	f7fd bcac 	b.w	80061b4 <_malloc_r>
 800885c:	b92a      	cbnz	r2, 800886a <_realloc_r+0x24>
 800885e:	f7fd fc37 	bl	80060d0 <_free_r>
 8008862:	4625      	mov	r5, r4
 8008864:	4628      	mov	r0, r5
 8008866:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800886a:	f000 f8c4 	bl	80089f6 <_malloc_usable_size_r>
 800886e:	4284      	cmp	r4, r0
 8008870:	4606      	mov	r6, r0
 8008872:	d802      	bhi.n	800887a <_realloc_r+0x34>
 8008874:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008878:	d8f4      	bhi.n	8008864 <_realloc_r+0x1e>
 800887a:	4621      	mov	r1, r4
 800887c:	4638      	mov	r0, r7
 800887e:	f7fd fc99 	bl	80061b4 <_malloc_r>
 8008882:	4680      	mov	r8, r0
 8008884:	b908      	cbnz	r0, 800888a <_realloc_r+0x44>
 8008886:	4645      	mov	r5, r8
 8008888:	e7ec      	b.n	8008864 <_realloc_r+0x1e>
 800888a:	42b4      	cmp	r4, r6
 800888c:	4622      	mov	r2, r4
 800888e:	4629      	mov	r1, r5
 8008890:	bf28      	it	cs
 8008892:	4632      	movcs	r2, r6
 8008894:	f7ff fc46 	bl	8008124 <memcpy>
 8008898:	4629      	mov	r1, r5
 800889a:	4638      	mov	r0, r7
 800889c:	f7fd fc18 	bl	80060d0 <_free_r>
 80088a0:	e7f1      	b.n	8008886 <_realloc_r+0x40>

080088a2 <__ascii_wctomb>:
 80088a2:	4603      	mov	r3, r0
 80088a4:	4608      	mov	r0, r1
 80088a6:	b141      	cbz	r1, 80088ba <__ascii_wctomb+0x18>
 80088a8:	2aff      	cmp	r2, #255	@ 0xff
 80088aa:	d904      	bls.n	80088b6 <__ascii_wctomb+0x14>
 80088ac:	228a      	movs	r2, #138	@ 0x8a
 80088ae:	f04f 30ff 	mov.w	r0, #4294967295
 80088b2:	601a      	str	r2, [r3, #0]
 80088b4:	4770      	bx	lr
 80088b6:	2001      	movs	r0, #1
 80088b8:	700a      	strb	r2, [r1, #0]
 80088ba:	4770      	bx	lr

080088bc <fiprintf>:
 80088bc:	b40e      	push	{r1, r2, r3}
 80088be:	b503      	push	{r0, r1, lr}
 80088c0:	4601      	mov	r1, r0
 80088c2:	ab03      	add	r3, sp, #12
 80088c4:	4805      	ldr	r0, [pc, #20]	@ (80088dc <fiprintf+0x20>)
 80088c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ca:	6800      	ldr	r0, [r0, #0]
 80088cc:	9301      	str	r3, [sp, #4]
 80088ce:	f7ff f999 	bl	8007c04 <_vfiprintf_r>
 80088d2:	b002      	add	sp, #8
 80088d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80088d8:	b003      	add	sp, #12
 80088da:	4770      	bx	lr
 80088dc:	20000018 	.word	0x20000018

080088e0 <__swhatbuf_r>:
 80088e0:	b570      	push	{r4, r5, r6, lr}
 80088e2:	460c      	mov	r4, r1
 80088e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e8:	4615      	mov	r5, r2
 80088ea:	2900      	cmp	r1, #0
 80088ec:	461e      	mov	r6, r3
 80088ee:	b096      	sub	sp, #88	@ 0x58
 80088f0:	da0c      	bge.n	800890c <__swhatbuf_r+0x2c>
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	2100      	movs	r1, #0
 80088f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80088fa:	bf14      	ite	ne
 80088fc:	2340      	movne	r3, #64	@ 0x40
 80088fe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008902:	2000      	movs	r0, #0
 8008904:	6031      	str	r1, [r6, #0]
 8008906:	602b      	str	r3, [r5, #0]
 8008908:	b016      	add	sp, #88	@ 0x58
 800890a:	bd70      	pop	{r4, r5, r6, pc}
 800890c:	466a      	mov	r2, sp
 800890e:	f000 f849 	bl	80089a4 <_fstat_r>
 8008912:	2800      	cmp	r0, #0
 8008914:	dbed      	blt.n	80088f2 <__swhatbuf_r+0x12>
 8008916:	9901      	ldr	r1, [sp, #4]
 8008918:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800891c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008920:	4259      	negs	r1, r3
 8008922:	4159      	adcs	r1, r3
 8008924:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008928:	e7eb      	b.n	8008902 <__swhatbuf_r+0x22>

0800892a <__smakebuf_r>:
 800892a:	898b      	ldrh	r3, [r1, #12]
 800892c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800892e:	079d      	lsls	r5, r3, #30
 8008930:	4606      	mov	r6, r0
 8008932:	460c      	mov	r4, r1
 8008934:	d507      	bpl.n	8008946 <__smakebuf_r+0x1c>
 8008936:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800893a:	6023      	str	r3, [r4, #0]
 800893c:	6123      	str	r3, [r4, #16]
 800893e:	2301      	movs	r3, #1
 8008940:	6163      	str	r3, [r4, #20]
 8008942:	b003      	add	sp, #12
 8008944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008946:	466a      	mov	r2, sp
 8008948:	ab01      	add	r3, sp, #4
 800894a:	f7ff ffc9 	bl	80088e0 <__swhatbuf_r>
 800894e:	9f00      	ldr	r7, [sp, #0]
 8008950:	4605      	mov	r5, r0
 8008952:	4639      	mov	r1, r7
 8008954:	4630      	mov	r0, r6
 8008956:	f7fd fc2d 	bl	80061b4 <_malloc_r>
 800895a:	b948      	cbnz	r0, 8008970 <__smakebuf_r+0x46>
 800895c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008960:	059a      	lsls	r2, r3, #22
 8008962:	d4ee      	bmi.n	8008942 <__smakebuf_r+0x18>
 8008964:	f023 0303 	bic.w	r3, r3, #3
 8008968:	f043 0302 	orr.w	r3, r3, #2
 800896c:	81a3      	strh	r3, [r4, #12]
 800896e:	e7e2      	b.n	8008936 <__smakebuf_r+0xc>
 8008970:	89a3      	ldrh	r3, [r4, #12]
 8008972:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008976:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800897a:	81a3      	strh	r3, [r4, #12]
 800897c:	9b01      	ldr	r3, [sp, #4]
 800897e:	6020      	str	r0, [r4, #0]
 8008980:	b15b      	cbz	r3, 800899a <__smakebuf_r+0x70>
 8008982:	4630      	mov	r0, r6
 8008984:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008988:	f000 f81e 	bl	80089c8 <_isatty_r>
 800898c:	b128      	cbz	r0, 800899a <__smakebuf_r+0x70>
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	f023 0303 	bic.w	r3, r3, #3
 8008994:	f043 0301 	orr.w	r3, r3, #1
 8008998:	81a3      	strh	r3, [r4, #12]
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	431d      	orrs	r5, r3
 800899e:	81a5      	strh	r5, [r4, #12]
 80089a0:	e7cf      	b.n	8008942 <__smakebuf_r+0x18>
	...

080089a4 <_fstat_r>:
 80089a4:	b538      	push	{r3, r4, r5, lr}
 80089a6:	2300      	movs	r3, #0
 80089a8:	4d06      	ldr	r5, [pc, #24]	@ (80089c4 <_fstat_r+0x20>)
 80089aa:	4604      	mov	r4, r0
 80089ac:	4608      	mov	r0, r1
 80089ae:	4611      	mov	r1, r2
 80089b0:	602b      	str	r3, [r5, #0]
 80089b2:	f7f9 fa1f 	bl	8001df4 <_fstat>
 80089b6:	1c43      	adds	r3, r0, #1
 80089b8:	d102      	bne.n	80089c0 <_fstat_r+0x1c>
 80089ba:	682b      	ldr	r3, [r5, #0]
 80089bc:	b103      	cbz	r3, 80089c0 <_fstat_r+0x1c>
 80089be:	6023      	str	r3, [r4, #0]
 80089c0:	bd38      	pop	{r3, r4, r5, pc}
 80089c2:	bf00      	nop
 80089c4:	20000438 	.word	0x20000438

080089c8 <_isatty_r>:
 80089c8:	b538      	push	{r3, r4, r5, lr}
 80089ca:	2300      	movs	r3, #0
 80089cc:	4d05      	ldr	r5, [pc, #20]	@ (80089e4 <_isatty_r+0x1c>)
 80089ce:	4604      	mov	r4, r0
 80089d0:	4608      	mov	r0, r1
 80089d2:	602b      	str	r3, [r5, #0]
 80089d4:	f7f9 fa1d 	bl	8001e12 <_isatty>
 80089d8:	1c43      	adds	r3, r0, #1
 80089da:	d102      	bne.n	80089e2 <_isatty_r+0x1a>
 80089dc:	682b      	ldr	r3, [r5, #0]
 80089de:	b103      	cbz	r3, 80089e2 <_isatty_r+0x1a>
 80089e0:	6023      	str	r3, [r4, #0]
 80089e2:	bd38      	pop	{r3, r4, r5, pc}
 80089e4:	20000438 	.word	0x20000438

080089e8 <abort>:
 80089e8:	2006      	movs	r0, #6
 80089ea:	b508      	push	{r3, lr}
 80089ec:	f000 f834 	bl	8008a58 <raise>
 80089f0:	2001      	movs	r0, #1
 80089f2:	f7f9 f9b0 	bl	8001d56 <_exit>

080089f6 <_malloc_usable_size_r>:
 80089f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089fa:	1f18      	subs	r0, r3, #4
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	bfbc      	itt	lt
 8008a00:	580b      	ldrlt	r3, [r1, r0]
 8008a02:	18c0      	addlt	r0, r0, r3
 8008a04:	4770      	bx	lr

08008a06 <_raise_r>:
 8008a06:	291f      	cmp	r1, #31
 8008a08:	b538      	push	{r3, r4, r5, lr}
 8008a0a:	4605      	mov	r5, r0
 8008a0c:	460c      	mov	r4, r1
 8008a0e:	d904      	bls.n	8008a1a <_raise_r+0x14>
 8008a10:	2316      	movs	r3, #22
 8008a12:	6003      	str	r3, [r0, #0]
 8008a14:	f04f 30ff 	mov.w	r0, #4294967295
 8008a18:	bd38      	pop	{r3, r4, r5, pc}
 8008a1a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008a1c:	b112      	cbz	r2, 8008a24 <_raise_r+0x1e>
 8008a1e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a22:	b94b      	cbnz	r3, 8008a38 <_raise_r+0x32>
 8008a24:	4628      	mov	r0, r5
 8008a26:	f000 f831 	bl	8008a8c <_getpid_r>
 8008a2a:	4622      	mov	r2, r4
 8008a2c:	4601      	mov	r1, r0
 8008a2e:	4628      	mov	r0, r5
 8008a30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a34:	f000 b818 	b.w	8008a68 <_kill_r>
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d00a      	beq.n	8008a52 <_raise_r+0x4c>
 8008a3c:	1c59      	adds	r1, r3, #1
 8008a3e:	d103      	bne.n	8008a48 <_raise_r+0x42>
 8008a40:	2316      	movs	r3, #22
 8008a42:	6003      	str	r3, [r0, #0]
 8008a44:	2001      	movs	r0, #1
 8008a46:	e7e7      	b.n	8008a18 <_raise_r+0x12>
 8008a48:	2100      	movs	r1, #0
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008a50:	4798      	blx	r3
 8008a52:	2000      	movs	r0, #0
 8008a54:	e7e0      	b.n	8008a18 <_raise_r+0x12>
	...

08008a58 <raise>:
 8008a58:	4b02      	ldr	r3, [pc, #8]	@ (8008a64 <raise+0xc>)
 8008a5a:	4601      	mov	r1, r0
 8008a5c:	6818      	ldr	r0, [r3, #0]
 8008a5e:	f7ff bfd2 	b.w	8008a06 <_raise_r>
 8008a62:	bf00      	nop
 8008a64:	20000018 	.word	0x20000018

08008a68 <_kill_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	4d06      	ldr	r5, [pc, #24]	@ (8008a88 <_kill_r+0x20>)
 8008a6e:	4604      	mov	r4, r0
 8008a70:	4608      	mov	r0, r1
 8008a72:	4611      	mov	r1, r2
 8008a74:	602b      	str	r3, [r5, #0]
 8008a76:	f7f9 f95e 	bl	8001d36 <_kill>
 8008a7a:	1c43      	adds	r3, r0, #1
 8008a7c:	d102      	bne.n	8008a84 <_kill_r+0x1c>
 8008a7e:	682b      	ldr	r3, [r5, #0]
 8008a80:	b103      	cbz	r3, 8008a84 <_kill_r+0x1c>
 8008a82:	6023      	str	r3, [r4, #0]
 8008a84:	bd38      	pop	{r3, r4, r5, pc}
 8008a86:	bf00      	nop
 8008a88:	20000438 	.word	0x20000438

08008a8c <_getpid_r>:
 8008a8c:	f7f9 b94c 	b.w	8001d28 <_getpid>

08008a90 <_init>:
 8008a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a92:	bf00      	nop
 8008a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a96:	bc08      	pop	{r3}
 8008a98:	469e      	mov	lr, r3
 8008a9a:	4770      	bx	lr

08008a9c <_fini>:
 8008a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9e:	bf00      	nop
 8008aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa2:	bc08      	pop	{r3}
 8008aa4:	469e      	mov	lr, r3
 8008aa6:	4770      	bx	lr
