###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:38:42 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  0.887
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.148 | 
     | RST_N_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.348 |   0.348 |    0.200 | 
     | RST_N_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |    0.596 | 
     | RST_N_MUX/U1                  | B ^ -> Y ^ | MX2X2M    | 0.147 | 0.142 |   0.886 |    0.738 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.147 | 0.002 |   0.887 |    0.740 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.148 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.163 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.181 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.216 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.264 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.310 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.355 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.401 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.450 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.497 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.532 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.629 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.710 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.746 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.786 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    0.828 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    0.856 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.027 | 0.005 |   0.713 |    0.861 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.887
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.150 | 
     | RST_N_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.348 |   0.348 |    0.198 | 
     | RST_N_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |    0.594 | 
     | RST_N_MUX/U1                  | B ^ -> Y ^ | MX2X2M    | 0.147 | 0.142 |   0.886 |    0.736 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.147 | 0.002 |   0.887 |    0.738 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.150 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.165 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.183 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.219 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.266 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.312 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.357 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.403 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.452 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.499 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.534 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.631 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.712 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.748 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.788 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    0.830 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    0.858 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.711 |    0.861 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.700
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.727
  Arrival Time                  0.887
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.160 | 
     | RST_N_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.348 |   0.348 |    0.188 | 
     | RST_N_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |    0.584 | 
     | RST_N_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.147 | 0.142 |   0.886 |    0.726 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.147 | 0.002 |   0.887 |    0.727 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.160 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.175 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.193 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.048 | 0.070 |   0.103 |    0.263 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.060 |   0.163 |    0.323 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.050 |   0.213 |    0.373 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.260 |    0.420 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.051 |   0.310 |    0.470 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.359 |    0.519 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.407 |    0.567 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.454 |    0.614 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.502 |    0.662 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.050 |   0.552 |    0.712 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.602 |    0.762 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.054 |   0.655 |    0.815 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.679 |    0.839 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.022 | 0.021 |   0.700 |    0.860 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.022 | 0.001 |   0.700 |    0.860 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.700
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.723
  Arrival Time                  0.887
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.164 | 
     | RST_N_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.348 |   0.348 |    0.184 | 
     | RST_N_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |    0.580 | 
     | RST_N_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.147 | 0.142 |   0.886 |    0.722 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.147 | 0.001 |   0.887 |    0.723 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.164 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.179 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.197 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.048 | 0.070 |   0.103 |    0.267 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.060 |   0.163 |    0.327 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.050 |   0.213 |    0.376 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.260 |    0.423 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.051 |   0.310 |    0.474 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.359 |    0.523 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.407 |    0.571 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.454 |    0.618 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.502 |    0.666 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.050 |   0.552 |    0.715 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.602 |    0.766 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.054 |   0.655 |    0.819 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.679 |    0.842 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.022 | 0.021 |   0.700 |    0.864 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.022 | 0.001 |   0.700 |    0.864 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin UART_TX/U1_MUX_4x1/OUT_reg/CK 
Endpoint:   UART_TX/U1_MUX_4x1/OUT_reg/SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.873
  Arrival Time                  1.133
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.260 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |    0.081 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.471 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.867 | 
     | UART_TX/U1_MUX_4x1/OUT_reg            | SN ^       | SDFFSQX4M | 0.580 | 0.005 |   1.133 |    0.873 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.260 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.275 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.294 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.332 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.380 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.426 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.473 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.521 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.569 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.616 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.663 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.713 | 
     | scan_clk__L12_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.757 | 
     | TX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.843 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    0.910 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    0.946 | 
     | TX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    0.973 | 
     | UART_TX/U1_MUX_4x1/OUT_reg | CK ^       | SDFFSQX4M  | 0.024 | 0.000 |   0.714 |    0.974 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Data_SYNC/Pulse_FF_Out_reg/CK 
Endpoint:   Data_SYNC/Pulse_FF_Out_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.092
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.343 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.043 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.427 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.747 | 
     | Data_SYNC/Pulse_FF_Out_reg            | RN ^       | SDFFRQX2M | 0.497 | 0.002 |   1.092 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.343 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.358 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.376 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.412 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.459 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.505 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.550 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.596 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.645 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.692 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.727 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.824 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.563 |    0.905 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.941 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.981 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.023 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.051 | 
     | Data_SYNC/Pulse_FF_Out_reg | CK ^       | SDFFRQX2M  | 0.027 | 0.004 |   0.713 |    1.055 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[0] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.092
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.343 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.043 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.427 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.747 | 
     | Data_SYNC/\en_sync_reg_reg[0]         | RN ^       | SDFFRQX2M | 0.498 | 0.002 |   1.092 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.343 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.359 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.377 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.412 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.459 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.505 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.550 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.597 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.645 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.693 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.728 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.824 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.906 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.941 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.981 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.024 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.052 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.004 |   0.712 |    1.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[1] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.092
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.343 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.043 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.427 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.747 | 
     | Data_SYNC/\en_sync_reg_reg[1]         | RN ^       | SDFFRQX2M | 0.498 | 0.002 |   1.092 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.343 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.359 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.377 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.412 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.459 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.505 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.550 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.597 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.645 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.693 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.728 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.824 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.906 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.941 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.981 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.024 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.052 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.027 | 0.004 |   0.712 |    1.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Data_SYNC/enable_pulse_d_reg/CK 
Endpoint:   Data_SYNC/enable_pulse_d_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  1.095
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.347 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.039 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.423 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.743 | 
     | Data_SYNC/enable_pulse_d_reg          | RN ^       | SDFFRQX2M | 0.498 | 0.005 |   1.095 |    0.748 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.347 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.362 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.381 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.416 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.463 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.509 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.554 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.600 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.649 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.696 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.732 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.828 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.910 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.945 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.985 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.027 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.056 | 
     | Data_SYNC/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.712 |    1.059 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[0] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  1.098
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.350 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.036 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.420 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.740 | 
     | Data_SYNC/\sync_bus_reg[0]            | RN ^       | SDFFRQX2M | 0.499 | 0.008 |   1.098 |    0.748 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.350 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.365 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.384 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.419 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.466 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.512 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.557 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.603 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.652 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.699 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.735 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.831 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.913 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.948 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.988 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.030 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.059 | 
     | Data_SYNC/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.712 |    1.062 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[1] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.101
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.353 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.417 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.737 | 
     | Data_SYNC/\sync_bus_reg[1]            | RN ^       | SDFFRQX2M | 0.505 | 0.011 |   1.101 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.353 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.368 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.386 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.421 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.468 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.515 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.560 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.606 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.654 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.702 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.737 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.834 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.915 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.951 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.991 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.033 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.711 |    1.063 | 
     | Data_SYNC/\sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.712 |    1.065 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[6] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.715
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.106
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.353 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.033 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.417 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.737 | 
     | Data_SYNC/\sync_bus_reg[6]            | RN ^       | SDFFRQX2M | 0.513 | 0.016 |   1.106 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.353 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.369 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.387 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.422 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.469 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.515 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.560 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.607 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.655 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.703 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.738 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.834 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.563 |    0.916 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.951 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.991 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.034 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.713 |    1.066 | 
     | Data_SYNC/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.715 |    1.069 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[5] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.715
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.106
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.033 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.416 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.736 | 
     | Data_SYNC/\sync_bus_reg[5]            | RN ^       | SDFFRQX2M | 0.513 | 0.016 |   1.106 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.369 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.387 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.422 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.469 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.516 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.561 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.607 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.655 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.703 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.738 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.834 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.916 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.951 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.992 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.034 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.713 |    1.067 | 
     | Data_SYNC/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.715 |    1.069 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[2] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.104
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.355 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.031 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.415 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.735 | 
     | Data_SYNC/\sync_bus_reg[2]            | RN ^       | SDFFRQX2M | 0.510 | 0.014 |   1.104 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.355 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.370 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.388 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.423 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.471 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.517 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.562 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.608 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.656 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.704 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.739 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.836 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.917 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.953 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.993 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.035 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.711 |    1.065 | 
     | Data_SYNC/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.712 |    1.067 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[7] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.105
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.030 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.414 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.734 | 
     | Data_SYNC/\sync_bus_reg[7]            | RN ^       | SDFFRQX2M | 0.513 | 0.015 |   1.105 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.372 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.390 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.425 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.472 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.518 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.563 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.609 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.658 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.706 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.741 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.837 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.919 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.954 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.994 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.036 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.711 |    1.067 | 
     | Data_SYNC/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.712 |    1.069 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[3] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.105
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.030 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.414 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.734 | 
     | Data_SYNC/\sync_bus_reg[3]            | RN ^       | SDFFRQX2M | 0.513 | 0.016 |   1.105 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.372 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.390 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.425 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.472 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.518 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.563 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.609 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.658 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.706 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.741 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.837 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.919 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.954 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.994 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.036 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.711 |    1.067 | 
     | Data_SYNC/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.712 |    1.069 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[4] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.106
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.030 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.414 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.733 | 
     | Data_SYNC/\sync_bus_reg[4]            | RN ^       | SDFFRQX2M | 0.513 | 0.016 |   1.106 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.372 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.390 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.425 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.472 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.519 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.564 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.610 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.658 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.706 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.741 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.837 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.563 |    0.919 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.954 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.994 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.037 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.711 |    1.067 | 
     | Data_SYNC/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.712 |    1.069 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[6] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.108
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.359 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.027 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.411 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.730 | 
     | SYS_Cntroller/\Stored_Frame1_reg[6]   | RN ^       | SDFFRQX2M | 0.518 | 0.018 |   1.108 |    0.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.359 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.375 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.393 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.428 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.475 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.521 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.566 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.613 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.661 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.709 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.744 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.840 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.922 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.957 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    0.997 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.040 | 
     | REF_CLK_M__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.711 |    1.070 | 
     | SYS_Cntroller/\Stored_Frame1_reg[6] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.712 |    1.071 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[1] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.710
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.747
  Arrival Time                  1.113
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.366 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.020 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.404 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.724 | 
     | SYS_Cntroller/\Stored_Frame1_reg[1]   | RN ^       | SDFFRQX2M | 0.525 | 0.023 |   1.113 |    0.747 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.366 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.381 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.399 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.434 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.482 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.528 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.573 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.619 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.668 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.715 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.750 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.847 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.928 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.964 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    1.004 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.046 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.074 | 
     | SYS_Cntroller/\Stored_Frame1_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.710 |    1.075 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[2] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  1.116
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.367 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.019 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.403 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.722 | 
     | SYS_Cntroller/\Stored_Frame1_reg[2]   | RN ^       | SDFFRQX2M | 0.530 | 0.026 |   1.116 |    0.748 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.367 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.383 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.401 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.436 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.483 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.530 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.575 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.621 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.669 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.717 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.752 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.848 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.930 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.965 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    1.005 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.048 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.076 | 
     | SYS_Cntroller/\Stored_Frame1_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.711 |    1.078 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[5] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  1.116
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.368 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.019 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.402 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.722 | 
     | SYS_Cntroller/\Stored_Frame1_reg[5]   | RN ^       | SDFFRQX2M | 0.530 | 0.026 |   1.116 |    0.748 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.368 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.383 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.401 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.436 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.483 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.530 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.575 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.621 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.669 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.717 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.752 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.849 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.563 |    0.930 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.966 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    1.006 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.048 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.076 | 
     | SYS_Cntroller/\Stored_Frame1_reg[5] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.711 |    1.078 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[3] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  1.117
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.377 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M  | 0.112 | 0.386 |   0.386 |    0.009 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M  | 0.101 | 0.384 |   0.770 |    0.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M   | 0.497 | 0.320 |   1.090 |    0.713 | 
     | SYS_Cntroller/\Stored_Frame1_reg[3]   | RN ^       | SDFFRX1M | 0.532 | 0.028 |   1.117 |    0.740 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.392 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.411 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.446 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.493 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.539 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.584 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.630 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.679 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.726 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.762 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.858 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.563 |    0.940 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.975 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    1.015 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.680 |    1.057 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.708 |    1.085 | 
     | SYS_Cntroller/\Stored_Frame1_reg[3] | CK ^       | SDFFRX1M   | 0.026 | 0.002 |   0.711 |    1.088 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.130
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.377 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.036 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.354 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.750 | 
     | U0_PULSE_GEN/rcv_flop_reg             | RN ^       | SDFFRQX2M | 0.580 | 0.003 |   1.130 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.393 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.411 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.449 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.497 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.543 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.590 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.638 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.686 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.734 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.781 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.830 | 
     | scan_clk__L12_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.875 | 
     | TX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.960 | 
     | TX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.028 | 
     | TX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.063 | 
     | TX_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.090 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.714 |    1.091 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin UART_TX/U2_Parity_Calc/par_bit_reg/CK 
Endpoint:   UART_TX/U2_Parity_Calc/par_bit_reg/RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.131
  Slack Time                    0.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.378 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.037 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.353 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.749 | 
     | UART_TX/U2_Parity_Calc/par_bit_reg    | RN ^       | SDFFRQX2M | 0.580 | 0.003 |   1.131 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.378 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.394 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.412 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.450 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.498 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.544 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.591 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.639 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.687 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.735 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.782 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.831 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.875 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.961 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.028 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.064 | 
     | TX_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.091 | 
     | UART_TX/U2_Parity_Calc/par_bit_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.714 |    1.092 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  1.133
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.380 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.039 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.351 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.747 | 
     | U0_PULSE_GEN/pls_flop_reg             | RN ^       | SDFFRQX2M | 0.580 | 0.006 |   1.133 |    0.753 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.380 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.396 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.414 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.452 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.500 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.546 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.593 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.641 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.689 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.737 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.784 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.833 | 
     | scan_clk__L12_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.878 | 
     | TX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.963 | 
     | TX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.031 | 
     | TX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.066 | 
     | TX_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.093 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.714 |    1.094 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.133
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.039 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.350 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.747 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[6] | RN ^       | SDFFRQX2M | 0.580 | 0.006 |   1.133 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.396 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.414 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.453 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.500 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.547 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.593 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.641 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.690 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.737 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.784 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.833 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.878 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.963 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.031 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.066 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.093 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[6] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.094 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.133
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.039 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.350 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.746 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[5] | RN ^       | SDFFRQX2M | 0.580 | 0.006 |   1.133 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.396 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.414 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.453 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.500 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.547 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.594 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.641 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.690 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.737 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.784 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.833 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.878 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.963 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.031 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.066 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.093 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[5] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.094 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.134
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.040 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.745 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[4] | RN ^       | SDFFRQX2M | 0.580 | 0.007 |   1.134 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.397 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.415 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.454 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.501 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.548 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.595 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.643 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.691 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.738 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.785 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.835 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.879 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.965 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.032 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.067 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.094 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[4] | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.713 |    1.095 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  1.135
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.040 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.745 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.580 | 0.008 |   1.135 |    0.753 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.397 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.415 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.454 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.502 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.548 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.595 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.643 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.691 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.738 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.785 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.835 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.879 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.965 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.032 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.067 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.712 |    1.094 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.714 |    1.096 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\Address_reg[2] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\Address_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.135
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.041 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.745 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[2]   | RN ^       | SDFFRQX2M | 0.580 | 0.008 |   1.135 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.398 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.416 | 
     | scan_clk__L3_I1                     | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.455 | 
     | scan_clk__L4_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.502 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.549 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.595 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.643 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.691 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.739 | 
     | scan_clk__L10_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.786 | 
     | scan_clk__L11_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.835 | 
     | scan_clk__L12_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.880 | 
     | TX_CLK_MUX/U1                       | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.965 | 
     | TX_CLK_M__L1_I0                     | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.033 | 
     | TX_CLK_M__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.068 | 
     | TX_CLK_M__L3_I2                     | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.095 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[2] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.096 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.135
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.041 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.745 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.580 | 0.008 |   1.135 |    0.752 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.383 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.398 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.416 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.455 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.502 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.549 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.595 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.643 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.692 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.739 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.786 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.835 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.880 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.965 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.033 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.068 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.095 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.096 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.135
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.383 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.041 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.348 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.745 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.580 | 0.008 |   1.135 |    0.752 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.383 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.398 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.416 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.455 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.502 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.549 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.595 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.643 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.692 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.739 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.786 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.835 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.880 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.965 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.033 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.068 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.095 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.096 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.135
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.383 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.041 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.348 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.745 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.580 | 0.008 |   1.135 |    0.752 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.383 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.398 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.416 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.455 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.502 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.549 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.596 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.643 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.692 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.739 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.786 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.835 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.880 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.965 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.033 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.068 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.095 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.096 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\Address_reg[1] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\Address_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  1.134
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.383 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.042 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.348 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.744 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[1]   | RN ^       | SDFFRQX4M | 0.580 | 0.007 |   1.134 |    0.751 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.383 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.398 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.416 | 
     | scan_clk__L3_I1                     | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.455 | 
     | scan_clk__L4_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.503 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.549 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.596 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.644 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.692 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.739 | 
     | scan_clk__L10_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.786 | 
     | scan_clk__L11_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.836 | 
     | scan_clk__L12_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.880 | 
     | TX_CLK_MUX/U1                       | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.966 | 
     | TX_CLK_M__L1_I0                     | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.033 | 
     | TX_CLK_M__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.069 | 
     | TX_CLK_M__L3_I2                     | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.095 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[1] | CK ^       | SDFFRQX4M  | 0.024 | 0.001 |   0.713 |    1.096 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.136
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.043 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.347 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.743 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[7] | RN ^       | SDFFRQX2M | 0.580 | 0.009 |   1.136 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.384 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.400 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.418 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.456 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.504 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.550 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.597 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.645 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.693 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.740 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.788 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.837 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.881 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.967 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.034 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.070 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.026 |   0.712 |    1.096 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[7] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.097 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.136
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.043 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.743 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | RN ^       | SDFFRQX2M | 0.580 | 0.009 |   1.136 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.400 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.418 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.457 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.504 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.551 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.598 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.645 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.694 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.741 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.788 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.837 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.882 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.967 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.035 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.070 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.026 |   0.712 |    1.097 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.097 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.136
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.043 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.742 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[1] | RN ^       | SDFFRQX2M | 0.580 | 0.009 |   1.136 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.400 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.418 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.457 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.504 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.551 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.598 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.646 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.694 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.741 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.788 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.838 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.882 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.968 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.035 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.070 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.026 |   0.712 |    1.097 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.097 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.137
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.043 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.742 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[2] | RN ^       | SDFFRQX2M | 0.580 | 0.010 |   1.137 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.400 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.418 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.457 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.505 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.551 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.598 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.646 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.694 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.741 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.788 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.838 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.882 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.968 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.035 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.070 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.097 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[2] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.098 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  1.135
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.001 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.385 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.705 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] | RN ^       | SDFFRQX2M | 0.550 | 0.045 |   1.135 |    0.750 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.400 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.418 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.454 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.501 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.547 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.592 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.638 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.687 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.734 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.770 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.866 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.563 |    0.947 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.983 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    1.023 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.051 | 0.041 |   0.680 |    1.064 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.710 |    1.095 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.712 |    1.097 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_TX/U3_Serializer/\S_R_Data_reg[2] /CK 
Endpoint:   UART_TX/U3_Serializer/\S_R_Data_reg[2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.137
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.044 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.742 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[2] | RN ^       | SDFFRQX2M | 0.580 | 0.010 |   1.137 |    0.752 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.400 | 
     | scan_clk__L2_I0                        | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.419 | 
     | scan_clk__L3_I1                        | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.457 | 
     | scan_clk__L4_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.505 | 
     | scan_clk__L5_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.551 | 
     | scan_clk__L6_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.598 | 
     | scan_clk__L7_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.646 | 
     | scan_clk__L8_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.694 | 
     | scan_clk__L9_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.741 | 
     | scan_clk__L10_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.789 | 
     | scan_clk__L11_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.838 | 
     | scan_clk__L12_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.882 | 
     | TX_CLK_MUX/U1                          | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.968 | 
     | TX_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.035 | 
     | TX_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.071 | 
     | TX_CLK_M__L3_I1                        | A v -> Y ^ | CLKINVX24M | 0.024 | 0.026 |   0.712 |    1.097 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[2] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.098 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.137
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.044 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.742 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[3] | RN ^       | SDFFRQX2M | 0.580 | 0.010 |   1.137 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.401 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.419 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.457 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.505 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.551 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.598 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.646 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.694 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.742 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.789 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.838 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.882 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.968 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.035 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.071 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.098 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[3] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.098 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin UART_TX/U4_FSM/\current_state_reg[0] /CK 
Endpoint:   UART_TX/U4_FSM/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.138
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.044 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.742 | 
     | UART_TX/U4_FSM/\current_state_reg[0]  | RN ^       | SDFFRQX2M | 0.580 | 0.010 |   1.138 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.401 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.419 | 
     | scan_clk__L3_I1                      | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.457 | 
     | scan_clk__L4_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.505 | 
     | scan_clk__L5_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.552 | 
     | scan_clk__L6_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.598 | 
     | scan_clk__L7_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.646 | 
     | scan_clk__L8_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.694 | 
     | scan_clk__L9_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.742 | 
     | scan_clk__L10_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.789 | 
     | scan_clk__L11_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.838 | 
     | scan_clk__L12_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.883 | 
     | TX_CLK_MUX/U1                        | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.968 | 
     | TX_CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.036 | 
     | TX_CLK_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.071 | 
     | TX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.099 | 
     | UART_TX/U4_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.713 |    1.099 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_TX/U3_Serializer/\S_R_Data_reg[0] /CK 
Endpoint:   UART_TX/U3_Serializer/\S_R_Data_reg[0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.137
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.044 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.345 | 
     | Domain2_SYNC_RST_MUX/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.742 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[0] | RN ^       | SDFFRQX2M | 0.580 | 0.010 |   1.137 |    0.752 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.401 | 
     | scan_clk__L2_I0                        | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.419 | 
     | scan_clk__L3_I1                        | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.458 | 
     | scan_clk__L4_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.505 | 
     | scan_clk__L5_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.552 | 
     | scan_clk__L6_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.598 | 
     | scan_clk__L7_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.646 | 
     | scan_clk__L8_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.695 | 
     | scan_clk__L9_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.742 | 
     | scan_clk__L10_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.789 | 
     | scan_clk__L11_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.838 | 
     | scan_clk__L12_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.883 | 
     | TX_CLK_MUX/U1                          | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.968 | 
     | TX_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.036 | 
     | TX_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.071 | 
     | TX_CLK_M__L3_I1                        | A v -> Y ^ | CLKINVX24M | 0.024 | 0.026 |   0.712 |    1.098 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.713 |    1.098 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin UART_TX/U4_FSM/Basy_reg/CK 
Endpoint:   UART_TX/U4_FSM/Basy_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.138
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.045 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.345 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.741 | 
     | UART_TX/U4_FSM/Basy_reg               | RN ^       | SDFFRQX2M | 0.580 | 0.011 |   1.138 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.401 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.420 | 
     | scan_clk__L3_I1         | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.458 | 
     | scan_clk__L4_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.506 | 
     | scan_clk__L5_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.552 | 
     | scan_clk__L6_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.599 | 
     | scan_clk__L7_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.647 | 
     | scan_clk__L8_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.695 | 
     | scan_clk__L9_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.742 | 
     | scan_clk__L10_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.789 | 
     | scan_clk__L11_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.839 | 
     | scan_clk__L12_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.883 | 
     | TX_CLK_MUX/U1           | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.969 | 
     | TX_CLK_M__L1_I0         | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.036 | 
     | TX_CLK_M__L2_I0         | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.072 | 
     | TX_CLK_M__L3_I0         | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.099 | 
     | UART_TX/U4_FSM/Basy_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.714 |    1.100 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin UART_TX/U4_FSM/\current_state_reg[2] /CK 
Endpoint:   UART_TX/U4_FSM/\current_state_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  1.140
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.388 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.046 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.343 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.739 | 
     | UART_TX/U4_FSM/\current_state_reg[2]  | RN ^       | SDFFRQX2M | 0.580 | 0.013 |   1.140 |    0.753 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.403 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.421 | 
     | scan_clk__L3_I1                      | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.460 | 
     | scan_clk__L4_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.507 | 
     | scan_clk__L5_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.554 | 
     | scan_clk__L6_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.601 | 
     | scan_clk__L7_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.648 | 
     | scan_clk__L8_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.697 | 
     | scan_clk__L9_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.744 | 
     | scan_clk__L10_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.791 | 
     | scan_clk__L11_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.840 | 
     | scan_clk__L12_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.045 |   0.497 |    0.885 | 
     | TX_CLK_MUX/U1                        | B ^ -> Y ^ | MX2X2M     | 0.075 | 0.086 |   0.583 |    0.970 | 
     | TX_CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.067 |   0.650 |    1.038 | 
     | TX_CLK_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.034 | 0.035 |   0.686 |    1.073 | 
     | TX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.713 |    1.101 | 
     | UART_TX/U4_FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.714 |    1.101 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  1.140
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.389 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |   -0.003 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.381 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.700 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] | RN ^       | SDFFRQX2M | 0.553 | 0.050 |   1.140 |    0.750 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.389 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.405 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.423 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.458 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.505 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.552 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.597 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.643 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.691 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.739 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.774 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.870 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.562 |    0.952 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.987 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    1.027 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.051 | 0.041 |   0.679 |    1.069 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.710 |    1.100 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.712 |    1.102 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_RX/U4/Calc_parity_reg/CK 
Endpoint:   UART_RX/U4/Calc_parity_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  1.131
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.050 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.340 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.736 | 
     | UART_RX/U4/Calc_parity_reg            | RN ^       | SDFFRQX2M | 0.580 | 0.004 |   1.131 |    0.740 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.407 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.033 |    0.425 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.463 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.511 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.557 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.604 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.652 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.700 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.748 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.795 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.844 | 
     | scan_clk__L12_I1           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.045 |   0.498 |    0.889 | 
     | RX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.054 | 0.075 |   0.572 |    0.964 | 
     | RX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.067 |   0.639 |    1.031 | 
     | RX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.032 | 0.033 |   0.673 |    1.064 | 
     | RX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX32M | 0.025 | 0.027 |   0.700 |    1.091 | 
     | UART_RX/U4/Calc_parity_reg | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.701 |    1.092 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_RX/U2/\N_reg[0] /CK 
Endpoint:   UART_RX/U2/\N_reg[0] /RN (^) checked with  leading edge of 'DFTCLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  1.131
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.050 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.340 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.736 | 
     | UART_RX/U2/\N_reg[0]                  | RN ^       | SDFFRQX2M | 0.580 | 0.004 |   1.131 |    0.740 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.407 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.425 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.464 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.511 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.558 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.604 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.652 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.700 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.748 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.795 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.844 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.045 |   0.498 |    0.889 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.054 | 0.075 |   0.572 |    0.964 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.067 |   0.640 |    1.031 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.032 | 0.033 |   0.673 |    1.064 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.025 | 0.027 |   0.700 |    1.091 | 
     | UART_RX/U2/\N_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.701 |    1.092 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  1.142
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |   -0.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.384 |   0.770 |    0.379 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.497 | 0.320 |   1.090 |    0.698 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] | RN ^       | SDFFRQX2M | 0.554 | 0.052 |   1.142 |    0.750 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.407 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.425 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.023 | 0.035 |   0.069 |    0.460 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.116 |    0.507 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.046 |   0.162 |    0.554 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.207 |    0.599 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.253 |    0.645 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.302 |    0.693 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.349 |    0.741 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.021 | 0.035 |   0.385 |    0.776 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.096 |   0.481 |    0.872 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.058 | 0.082 |   0.563 |    0.954 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.036 | 0.036 |   0.598 |    0.989 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.036 | 0.040 |   0.638 |    1.029 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.051 | 0.041 |   0.680 |    1.071 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.710 |    1.102 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.712 |    1.104 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_RX/U2/\N_reg[1] /CK 
Endpoint:   UART_RX/U2/\N_reg[1] /RN (^) checked with  leading edge of 'DFTCLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.739
  Arrival Time                  1.131
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.341 |   0.341 |   -0.050 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.113 | 0.390 |   0.731 |    0.340 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.580 | 0.396 |   1.127 |    0.736 | 
     | UART_RX/U2/\N_reg[1]                  | RN ^       | SDFFRQX2M | 0.580 | 0.004 |   1.131 |    0.739 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.407 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.017 | 0.018 |   0.034 |    0.425 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.039 |   0.072 |    0.464 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.120 |    0.511 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.046 |   0.166 |    0.558 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.213 |    0.604 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.261 |    0.652 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.309 |    0.701 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.356 |    0.748 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.403 |    0.795 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.453 |    0.844 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.045 |   0.498 |    0.889 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.054 | 0.075 |   0.572 |    0.964 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.067 |   0.640 |    1.031 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.032 | 0.033 |   0.673 |    1.064 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.025 | 0.027 |   0.700 |    1.091 | 
     | UART_RX/U2/\N_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.701 |    1.092 | 
     +-------------------------------------------------------------------------------------+ 

