// Seed: 3967568061
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  assign id_6 = 1 * id_6;
  assign id_6 = 1;
endmodule
