#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov  1 13:38:09 2022
# Process ID: 15580
# Current directory: C:/Users/sco/Desktop/ass2-4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11060 C:\Users\sco\Desktop\ass2-4\ass2-4.xpr
# Log file: C:/Users/sco/Desktop/ass2-4/vivado.log
# Journal file: C:/Users/sco/Desktop/ass2-4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sco/Desktop/ass2-4/ass2-4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 745.176 ; gain = 42.598
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sim_1/new/a2t4_sim.v w ]
add_files -fileset sim_1 C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sim_1/new/a2t4_sim.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_mux_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_mux_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 487e9f0c37534d0ebb7b22090aabb4f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_mux_sim_behav xil_defaultlib.decoder_mux_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_mux_sim_behav -key {Behavioral:sim_1:Functional:decoder_mux_sim} -tclbatch {decoder_mux_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder_mux_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sim_1/new/decoder_mux_sim.v" Line 53
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 832.230 ; gain = 27.648
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_mux_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 832.230 ; gain = 27.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_mux_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_mux_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a2t4_dc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sim_1/new/a2t4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a2t4_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 487e9f0c37534d0ebb7b22090aabb4f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_mux_sim_behav xil_defaultlib.decoder_mux_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_mux_sim_behav -key {Behavioral:sim_1:Functional:decoder_mux_sim} -tclbatch {decoder_mux_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder_mux_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sim_1/new/decoder_mux_sim.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_mux_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 835.113 ; gain = 0.000
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/decoder_mux_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/decoder_mux_sim_behav_15580_1667288636.btree
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'a2t4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj a2t4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a2t4_dc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/d74139.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d74139
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sim_1/new/a2t4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a2t4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 487e9f0c37534d0ebb7b22090aabb4f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot a2t4_sim_behav xil_defaultlib.a2t4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:32]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:33]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:34]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:35]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:36]
WARNING: [VRFC 10-277] actual bit length 4 differs from formal bit length 1 [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'a2t4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj a2t4_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 487e9f0c37534d0ebb7b22090aabb4f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot a2t4_sim_behav xil_defaultlib.a2t4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:32]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:33]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:34]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:35]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:36]
WARNING: [VRFC 10-277] actual bit length 4 differs from formal bit length 1 [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/decoder_mux_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/decoder_mux_sim_behav_15580_1667288636.btree
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir/decoder_mux_sim_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
relaunch_sim
ERROR: unknown error occurred
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: unknown error occurred
