digraph "CFG for '_Z4scanPjS_S_ibb' function" {
	label="CFG for '_Z4scanPjS_S_ibb' function";

	Node0x464bfe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = bitcast i32 addrspace(1)* %1 to %struct.HIP_vector_type addrspace(1)*\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = shl nsw i32 %16, 2\l  %18 = add nuw nsw i32 %17, 3\l  %19 = icmp slt i32 %18, %3\l  %20 = select i1 %4, i1 true, i1 %19\l  br i1 %20, label %21, label %35\l|{<s0>T|<s1>F}}"];
	Node0x464bfe0:s0 -> Node0x464e1d0;
	Node0x464bfe0:s1 -> Node0x464e260;
	Node0x464e1d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%21:\l21:                                               \l  %22 = sext i32 %16 to i64\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %7, i64 %22, i32 0, i32 0, i32 0, i64 0\l  %24 = bitcast i32 addrspace(1)* %23 to \<2 x i32\> addrspace(1)*\l  %25 = load \<2 x i32\>, \<2 x i32\> addrspace(1)* %24, align 16\l  %26 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %7, i64 %22, i32 0, i32 0, i32 0, i64 2\l  %27 = load i32, i32 addrspace(1)* %26, align 8, !amdgpu.noclobber !5\l  %28 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %7, i64 %22, i32 0, i32 0, i32 0, i64 3\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !amdgpu.noclobber !5\l  %30 = extractelement \<2 x i32\> %25, i64 0\l  %31 = extractelement \<2 x i32\> %25, i64 1\l  %32 = add i32 %31, %30\l  %33 = add i32 %27, %32\l  %34 = add i32 %29, %33\l  br label %69\l}"];
	Node0x464e1d0 -> Node0x464df20;
	Node0x464e260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%35:\l35:                                               \l  %36 = icmp slt i32 %17, %3\l  br i1 %36, label %37, label %43\l|{<s0>T|<s1>F}}"];
	Node0x464e260:s0 -> Node0x464f5d0;
	Node0x464e260:s1 -> Node0x464f620;
	Node0x464f5d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%37:\l37:                                               \l  %38 = sext i32 %17 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %38\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %41 = uitofp i32 %40 to float\l  %42 = fptoui float %41 to i32\l  br label %43\l}"];
	Node0x464f5d0 -> Node0x464f620;
	Node0x464f620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%43:\l43:                                               \l  %44 = phi i32 [ %42, %37 ], [ 0, %35 ]\l  %45 = add nuw nsw i32 %17, 1\l  %46 = icmp slt i32 %45, %3\l  br i1 %46, label %47, label %52\l|{<s0>T|<s1>F}}"];
	Node0x464f620:s0 -> Node0x464fd40;
	Node0x464f620:s1 -> Node0x464fd90;
	Node0x464fd40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%47:\l47:                                               \l  %48 = sext i32 %45 to i64\l  %49 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %48\l  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %51 = uitofp i32 %50 to float\l  br label %52\l}"];
	Node0x464fd40 -> Node0x464fd90;
	Node0x464fd90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%52:\l52:                                               \l  %53 = phi contract float [ %51, %47 ], [ 0.000000e+00, %43 ]\l  %54 = uitofp i32 %44 to float\l  %55 = fadd contract float %53, %54\l  %56 = fptoui float %55 to i32\l  %57 = add nuw nsw i32 %17, 2\l  %58 = icmp slt i32 %57, %3\l  br i1 %58, label %59, label %64\l|{<s0>T|<s1>F}}"];
	Node0x464fd90:s0 -> Node0x4651490;
	Node0x464fd90:s1 -> Node0x4651520;
	Node0x4651490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%59:\l59:                                               \l  %60 = sext i32 %57 to i64\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %60\l  %62 = load i32, i32 addrspace(1)* %61, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %63 = uitofp i32 %62 to float\l  br label %64\l}"];
	Node0x4651490 -> Node0x4651520;
	Node0x4651520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%64:\l64:                                               \l  %65 = phi contract float [ %63, %59 ], [ 0.000000e+00, %52 ]\l  %66 = uitofp i32 %56 to float\l  %67 = fadd contract float %65, %66\l  %68 = fptoui float %67 to i32\l  br label %69\l}"];
	Node0x4651520 -> Node0x464df20;
	Node0x464df20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%69:\l69:                                               \l  %70 = phi i32 [ %33, %21 ], [ %68, %64 ]\l  %71 = phi i32 [ %32, %21 ], [ %56, %64 ]\l  %72 = phi i32 [ %30, %21 ], [ %44, %64 ]\l  %73 = phi i32 [ %34, %21 ], [ %68, %64 ]\l  %74 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %15\l  store i32 0, i32 addrspace(3)* %74, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %75 = add nuw nsw i32 %15, %13\l  %76 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %75\l  store i32 %73, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %77 = add nsw i32 %75, -1\l  %78 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %77\l  %79 = load i32, i32 addrspace(3)* %78, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %80 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %81 = add i32 %80, %79\l  store i32 %81, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %82 = add nsw i32 %75, -2\l  %83 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %82\l  %84 = load i32, i32 addrspace(3)* %83, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %85 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %86 = add i32 %85, %84\l  store i32 %86, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %87 = add nsw i32 %75, -4\l  %88 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %87\l  %89 = load i32, i32 addrspace(3)* %88, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %90 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %91 = add i32 %90, %89\l  store i32 %91, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %92 = add nsw i32 %75, -8\l  %93 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %92\l  %94 = load i32, i32 addrspace(3)* %93, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %95 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %96 = add i32 %95, %94\l  store i32 %96, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %97 = add nsw i32 %75, -16\l  %98 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %97\l  %99 = load i32, i32 addrspace(3)* %98, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %100 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %101 = add i32 %100, %99\l  store i32 %101, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %102 = add nsw i32 %75, -32\l  %103 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %102\l  %104 = load i32, i32 addrspace(3)* %103, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %105 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %106 = add i32 %105, %104\l  store i32 %106, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %107 = add nsw i32 %75, -64\l  %108 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %107\l  %109 = load i32, i32 addrspace(3)* %108, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %110 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %111 = add i32 %110, %109\l  store i32 %111, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %112 = add nsw i32 %75, -128\l  %113 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ4scanPjS_S_ibbE6s_data, i32 0, i32 %112\l  %114 = load i32, i32 addrspace(3)* %113, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %115 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !7\l  %116 = add i32 %115, %114\l  store i32 %116, i32 addrspace(3)* %76, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %117 = load i32, i32 addrspace(3)* %78, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %118 = add nsw i32 %13, -1\l  %119 = icmp eq i32 %15, %118\l  %120 = select i1 %5, i1 %119, i1 false\l  br i1 %120, label %121, label %125\l|{<s0>T|<s1>F}}"];
	Node0x464df20:s0 -> Node0x4655e60;
	Node0x464df20:s1 -> Node0x4655eb0;
	Node0x4655e60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%121:\l121:                                              \l  %122 = add i32 %117, %73\l  %123 = zext i32 %8 to i64\l  %124 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %123\l  store i32 %122, i32 addrspace(1)* %124, align 4, !tbaa !7\l  br label %125\l}"];
	Node0x4655e60 -> Node0x4655eb0;
	Node0x4655eb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%125:\l125:                                              \l  %126 = bitcast i32 addrspace(1)* %0 to %struct.HIP_vector_type addrspace(1)*\l  %127 = add i32 %117, %72\l  %128 = add i32 %117, %71\l  br i1 %20, label %129, label %136\l|{<s0>T|<s1>F}}"];
	Node0x4655eb0:s0 -> Node0x46518f0;
	Node0x4655eb0:s1 -> Node0x4651940;
	Node0x46518f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%129:\l129:                                              \l  %130 = add i32 %117, %70\l  %131 = sext i32 %16 to i64\l  %132 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %126, i64 %131, i32 0, i32 0, i32 0,\l... i64 0\l  store i32 %117, i32 addrspace(1)* %132, align 16\l  %133 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %126, i64 %131, i32 0, i32 0, i32 0,\l... i64 1\l  store i32 %127, i32 addrspace(1)* %133, align 4\l  %134 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %126, i64 %131, i32 0, i32 0, i32 0,\l... i64 2\l  store i32 %128, i32 addrspace(1)* %134, align 8\l  %135 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %126, i64 %131, i32 0, i32 0, i32 0,\l... i64 3\l  store i32 %130, i32 addrspace(1)* %135, align 4\l  br label %151\l}"];
	Node0x46518f0 -> Node0x4657170;
	Node0x4651940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%136:\l136:                                              \l  %137 = icmp slt i32 %17, %3\l  br i1 %137, label %138, label %151\l|{<s0>T|<s1>F}}"];
	Node0x4651940:s0 -> Node0x46572c0;
	Node0x4651940:s1 -> Node0x4657170;
	Node0x46572c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%138:\l138:                                              \l  %139 = sext i32 %17 to i64\l  %140 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %139\l  store i32 %117, i32 addrspace(1)* %140, align 4, !tbaa !7\l  %141 = add nuw nsw i32 %17, 1\l  %142 = icmp slt i32 %141, %3\l  br i1 %142, label %143, label %151\l|{<s0>T|<s1>F}}"];
	Node0x46572c0:s0 -> Node0x4657680;
	Node0x46572c0:s1 -> Node0x4657170;
	Node0x4657680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%143:\l143:                                              \l  %144 = sext i32 %141 to i64\l  %145 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %144\l  store i32 %127, i32 addrspace(1)* %145, align 4, !tbaa !7\l  %146 = add nuw nsw i32 %17, 2\l  %147 = icmp slt i32 %146, %3\l  br i1 %147, label %148, label %151\l|{<s0>T|<s1>F}}"];
	Node0x4657680:s0 -> Node0x4657a40;
	Node0x4657680:s1 -> Node0x4657170;
	Node0x4657a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%148:\l148:                                              \l  %149 = sext i32 %146 to i64\l  %150 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %149\l  store i32 %128, i32 addrspace(1)* %150, align 4, !tbaa !7\l  br label %151\l}"];
	Node0x4657a40 -> Node0x4657170;
	Node0x4657170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%151:\l151:                                              \l  ret void\l}"];
}
