
#####==========stderr_mid==========#####:
In file included from ./c_standard_lib-master/STRING/STRCOLL.c:2:
In file included from ./c_standard_lib-master/_HEADERS\xstrxfrm.h:2:
In file included from ./c_standard_lib-master/_HEADERS\string.h:5:
./c_standard_lib-master/_HEADERS\yvals.h:35:5: warning: declaration of built-in function 'setjmp' requires inclusion of the header <setjmp.h> [-Wbuiltin-requires-header]
int setjmp(int *);
    ^
In file included from ./c_standard_lib-master/STRING/STRCOLL.c:2:
In file included from ./c_standard_lib-master/_HEADERS\xstrxfrm.h:2:
./c_standard_lib-master/_HEADERS\string.h:15:7: warning: incompatible redeclaration of library function 'memchr' [-Wincompatible-library-redeclaration]
void *memchr(const void *, int, size_t);
      ^
./c_standard_lib-master/_HEADERS\string.h:15:7: note: 'memchr' is a builtin with type 'void *(const void *, int, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:16:5: warning: incompatible redeclaration of library function 'memcmp' [-Wincompatible-library-redeclaration]
int memcmp(const void *, const void *, size_t);
    ^
./c_standard_lib-master/_HEADERS\string.h:16:5: note: 'memcmp' is a builtin with type 'int (const void *, const void *, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:17:7: warning: incompatible redeclaration of library function 'memcpy' [-Wincompatible-library-redeclaration]
void *memcpy(void *, const void *, size_t);
      ^
./c_standard_lib-master/_HEADERS\string.h:17:7: note: 'memcpy' is a builtin with type 'void *(void *, const void *, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:18:7: warning: incompatible redeclaration of library function 'memmove' [-Wincompatible-library-redeclaration]
void *memmove(void *, const void *, size_t);
      ^
./c_standard_lib-master/_HEADERS\string.h:18:7: note: 'memmove' is a builtin with type 'void *(void *, const void *, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:19:7: warning: incompatible redeclaration of library function 'memset' [-Wincompatible-library-redeclaration]
void *memset(void *, int, size_t);
      ^
./c_standard_lib-master/_HEADERS\string.h:19:7: note: 'memset' is a builtin with type 'void *(void *, int, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:25:8: warning: incompatible redeclaration of library function 'strcspn' [-Wincompatible-library-redeclaration]
size_t strcspn(const char *, const char *);
       ^
./c_standard_lib-master/_HEADERS\string.h:25:8: note: 'strcspn' is a builtin with type 'unsigned long (const char *, const char *)'
./c_standard_lib-master/_HEADERS\string.h:27:8: warning: incompatible redeclaration of library function 'strlen' [-Wincompatible-library-redeclaration]
size_t strlen(const char *);
       ^
./c_standard_lib-master/_HEADERS\string.h:27:8: note: 'strlen' is a builtin with type 'unsigned long (const char *)'
./c_standard_lib-master/_HEADERS\string.h:28:7: warning: incompatible redeclaration of library function 'strncat' [-Wincompatible-library-redeclaration]
char *strncat(char *, const char *, size_t);
      ^
./c_standard_lib-master/_HEADERS\string.h:28:7: note: 'strncat' is a builtin with type 'char *(char *, const char *, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:29:5: warning: incompatible redeclaration of library function 'strncmp' [-Wincompatible-library-redeclaration]
int strncmp(const char *, const char *, size_t);
    ^
./c_standard_lib-master/_HEADERS\string.h:29:5: note: 'strncmp' is a builtin with type 'int (const char *, const char *, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:30:7: warning: incompatible redeclaration of library function 'strncpy' [-Wincompatible-library-redeclaration]
char *strncpy(char *, const char *, size_t);
      ^
./c_standard_lib-master/_HEADERS\string.h:30:7: note: 'strncpy' is a builtin with type 'char *(char *, const char *, unsigned long)'
./c_standard_lib-master/_HEADERS\string.h:33:8: warning: incompatible redeclaration of library function 'strspn' [-Wincompatible-library-redeclaration]
size_t strspn(const char *, const char *);
       ^
./c_standard_lib-master/_HEADERS\string.h:33:8: note: 'strspn' is a builtin with type 'unsigned long (const char *, const char *)'
./c_standard_lib-master/_HEADERS\string.h:36:8: warning: incompatible redeclaration of library function 'strxfrm' [-Wincompatible-library-redeclaration]
size_t strxfrm(char *, const char *, size_t);
       ^
./c_standard_lib-master/_HEADERS\string.h:36:8: note: 'strxfrm' is a builtin with type 'unsigned long (char *, const char *, unsigned long)'
'' is not a recognized processor for this target (ignoring processor)
13 warnings generated.

#####==========stderr_asm==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function strcoll: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=48, align=8, at location [SP]
  fi#6: size=48, align=8, at location [SP]
  fi#7: size=4, align=4, at location [SP]
  fi#8: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%s1.addr] CPURegs:%vreg0
	ST %vreg1, <fi#2>, 0; mem:ST4[%s2.addr] CPURegs:%vreg1
	%vreg2<def> = LD <fi#1>, 0; mem:LD4[%s1.addr] CPURegs:%vreg2
	ST %vreg2<kill>, <fi#5>, 32; mem:ST4[%s11](align=8) CPURegs:%vreg2
	%vreg3<def> = LD <fi#1>, 0; mem:LD4[%s1.addr] CPURegs:%vreg3
	ST %vreg3<kill>, <fi#5>, 36; mem:ST4[%s22] CPURegs:%vreg3
	%vreg4<def> = MovGR %ZERO, 0; CPURegs:%vreg4
	STH %vreg4, <fi#5>, 46; mem:ST2[%2+2] CPURegs:%vreg4
	STH %vreg4, <fi#5>, 44; mem:ST2[%2](align=4) CPURegs:%vreg4
	%vreg5<def> = LD <fi#2>, 0; mem:LD4[%s2.addr] CPURegs:%vreg5
	ST %vreg5<kill>, <fi#6>, 32; mem:ST4[%s13](align=8) CPURegs:%vreg5
	%vreg6<def> = LD <fi#2>, 0; mem:LD4[%s2.addr] CPURegs:%vreg6
	ST %vreg6<kill>, <fi#6>, 36; mem:ST4[%s24] CPURegs:%vreg6
	STH %vreg4, <fi#6>, 46; mem:ST2[%5+2] CPURegs:%vreg4
	STH %vreg4, <fi#6>, 44; mem:ST2[%5](align=4) CPURegs:%vreg4
	ST %vreg4, <fi#4>, 0; mem:ST4[%n2] CPURegs:%vreg4
	ST %vreg4, <fi#3>, 0; mem:ST4[%n1] CPURegs:%vreg4
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#16
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg7
	%vreg8<def> = NEQI %vreg7<kill>, 0; CPURegs:%vreg8,%vreg7
	JC %vreg8<kill>, <BB#3>; CPURegs:%vreg8
	Jmp <BB#2>
    Successors according to CFG: BB#2(12) BB#3(20)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%vreg9<def> = LEA <fi#5>, 0; CPURegs:%vreg9
	%A0<def> = COPY %vreg9; CPURegs:%vreg9
	CALL <ga:@getxfrm>, %A0, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %V0; CPURegs:%vreg10
	ST %vreg10, <fi#3>, 0; mem:ST4[%n1] CPURegs:%vreg10
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#1 BB#2
	%vreg11<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg11
	%vreg12<def> = NEQI %vreg11<kill>, 0; CPURegs:%vreg12,%vreg11
	JC %vreg12<kill>, <BB#5>; CPURegs:%vreg12
	Jmp <BB#4>
    Successors according to CFG: BB#4(12) BB#5(20)

BB#4: derived from LLVM BB %if.then7
    Predecessors according to CFG: BB#3
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%vreg13<def> = LEA <fi#6>, 0; CPURegs:%vreg13
	%A0<def> = COPY %vreg13; CPURegs:%vreg13
	CALL <ga:@getxfrm>, %A0, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg14<def> = COPY %V0; CPURegs:%vreg14
	ST %vreg14, <fi#4>, 0; mem:ST4[%n2] CPURegs:%vreg14
    Successors according to CFG: BB#5

BB#5: derived from LLVM BB %if.end9
    Predecessors according to CFG: BB#3 BB#4
	%vreg15<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg15
	%vreg16<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg16
	%vreg17<def> = GEU %vreg16<kill>, %vreg15<kill>; CPURegs:%vreg17,%vreg16,%vreg15
	JC %vreg17<kill>, <BB#7>; CPURegs:%vreg17
	Jmp <BB#6>
    Successors according to CFG: BB#6(16) BB#7(16)

BB#6: derived from LLVM BB %if.then11
    Predecessors according to CFG: BB#5
	%vreg19<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg19
	ST %vreg19<kill>, <fi#8>, 0; mem:ST4[%n] CPURegs:%vreg19
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#7: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#5
	%vreg18<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg18
	ST %vreg18<kill>, <fi#8>, 0; mem:ST4[%n] CPURegs:%vreg18
    Successors according to CFG: BB#8

BB#8: derived from LLVM BB %if.end12
    Predecessors according to CFG: BB#7 BB#6
	%vreg20<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg20
	%vreg21<def> = NEQI %vreg20<kill>, 0; CPURegs:%vreg21,%vreg20
	JC %vreg21<kill>, <BB#14>; CPURegs:%vreg21
	Jmp <BB#9>
    Successors according to CFG: BB#9(4) BB#14(124)

BB#9: derived from LLVM BB %if.then14
    Predecessors according to CFG: BB#8
	%vreg41<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg41
	%vreg42<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg42
	%vreg43<def> = NEQ %vreg42<kill>, %vreg41<kill>; CPURegs:%vreg43,%vreg42,%vreg41
	JC %vreg43<kill>, <BB#11>; CPURegs:%vreg43
	Jmp <BB#10>
    Successors according to CFG: BB#10(16) BB#11(16)

BB#10: derived from LLVM BB %if.then16
    Predecessors according to CFG: BB#9
	ST %vreg4, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg4
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#11: derived from LLVM BB %if.else17
    Predecessors according to CFG: BB#9
	%vreg44<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg44
	%vreg45<def> = EQI %vreg44<kill>, 0; CPURegs:%vreg45,%vreg44
	JC %vreg45<kill>, <BB#13>; CPURegs:%vreg45
	Jmp <BB#12>
    Successors according to CFG: BB#12(16) BB#13(16)

BB#12: derived from LLVM BB %if.then19
    Predecessors according to CFG: BB#11
	%vreg47<def> = MovGR %ZERO, -1; CPURegs:%vreg47
	ST %vreg47<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg47
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#13: derived from LLVM BB %if.else20
    Predecessors according to CFG: BB#11
	%vreg46<def> = MovGR %ZERO, 1; CPURegs:%vreg46
	ST %vreg46<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg46
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#14: derived from LLVM BB %if.else21
    Predecessors according to CFG: BB#8
	%vreg22<def> = LD <fi#6>, 40; mem:LD4[%sout22](align=8) CPURegs:%vreg22
	%vreg23<def> = LD <fi#5>, 40; mem:LD4[%sout](align=8) CPURegs:%vreg23
	%vreg24<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg24
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg25<def> = COPY %SP; CPURegs:%vreg25
	ST %vreg24<kill>, %vreg25, 8; mem:ST4[<unknown>] CPURegs:%vreg24,%vreg25
	%A0<def> = COPY %vreg23; CPURegs:%vreg23
	%A1<def> = COPY %vreg22; CPURegs:%vreg22
	CALL <ga:@memcmp>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg26<def> = COPY %V0; CPURegs:%vreg26
	ST %vreg26, <fi#7>, 0; mem:ST4[%ans] CPURegs:%vreg26
	%vreg27<def> = EQI %vreg26, 0; CPURegs:%vreg27,%vreg26
	JC %vreg27<kill>, <BB#16>; CPURegs:%vreg27
	Jmp <BB#15>
    Successors according to CFG: BB#15(4) BB#16(124)

BB#15: derived from LLVM BB %if.then25
    Predecessors according to CFG: BB#14
	%vreg40<def> = LD <fi#7>, 0; mem:LD4[%ans] CPURegs:%vreg40
	ST %vreg40<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg40
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#16: derived from LLVM BB %if.end27
    Predecessors according to CFG: BB#14
	%vreg28<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg28
	%vreg29<def> = LD <fi#5>, 40; mem:LD4[%sout28](align=8) CPURegs:%vreg29
	%vreg30<def> = ADDu %vreg29<kill>, %vreg28<kill>; CPURegs:%vreg30,%vreg29,%vreg28
	ST %vreg30<kill>, <fi#5>, 40; mem:ST4[%sout28](align=8) CPURegs:%vreg30
	%vreg31<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg31
	%vreg32<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg32
	%vreg33<def> = SUBu %vreg32<kill>, %vreg31<kill>; CPURegs:%vreg33,%vreg32,%vreg31
	ST %vreg33<kill>, <fi#3>, 0; mem:ST4[%n1] CPURegs:%vreg33
	%vreg34<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg34
	%vreg35<def> = LD <fi#6>, 40; mem:LD4[%sout29](align=8) CPURegs:%vreg35
	%vreg36<def> = ADDu %vreg35<kill>, %vreg34<kill>; CPURegs:%vreg36,%vreg35,%vreg34
	ST %vreg36<kill>, <fi#6>, 40; mem:ST4[%sout29](align=8) CPURegs:%vreg36
	%vreg37<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg37
	%vreg38<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg38
	%vreg39<def> = SUBu %vreg38<kill>, %vreg37<kill>; CPURegs:%vreg39,%vreg38,%vreg37
	ST %vreg39<kill>, <fi#4>, 0; mem:ST4[%n2] CPURegs:%vreg39
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#17: derived from LLVM BB %return
    Predecessors according to CFG: BB#15 BB#13 BB#12 BB#10
	%vreg49<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg49
	%V0<def> = COPY %vreg49; CPURegs:%vreg49
	RetLR %V0<imp-use>

# End machine code for function strcoll.

# Machine code for function getxfrm: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0

BB#0: derived from LLVM BB %entry
    Live Ins: %A0
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%p.addr] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %do.body
    Predecessors according to CFG: BB#0 BB#6
	%vreg1<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg1
	ST %vreg1, %vreg1, 40; mem:ST4[%sout] CPURegs:%vreg1
	%vreg2<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg2
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = COPY %SP; CPURegs:%vreg3
	%vreg4<def> = ADDiu %vreg2, 44; CPURegs:%vreg4,%vreg2
	ST %vreg4<kill>, %vreg3, 12; mem:ST4[<unknown>] CPURegs:%vreg4,%vreg3
	%vreg5<def> = MovGR %ZERO, 32; CPURegs:%vreg5
	ST %vreg5<kill>, %vreg3, 8; mem:ST4[<unknown>] CPURegs:%vreg5,%vreg3
	%vreg6<def> = ADDiu %vreg2, 32; CPURegs:%vreg6,%vreg2
	%A0<def> = COPY %vreg2; CPURegs:%vreg2
	%A1<def> = COPY %vreg6; CPURegs:%vreg6
	CALL <ga:@_Strxfrm>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg7<def> = COPY %V0; CPURegs:%vreg7
	ST %vreg7, <fi#2>, 0; mem:ST4[%i] CPURegs:%vreg7
	%vreg8<def> = EQI %vreg7, 0; CPURegs:%vreg8,%vreg7
	JC %vreg8<kill>, <BB#4>; CPURegs:%vreg8
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#4(16)

BB#2: derived from LLVM BB %land.lhs.true
    Predecessors according to CFG: BB#1
	%vreg9<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg9
	%vreg10<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg10
	%vreg11<def> = ADDu %vreg10<kill>, %vreg9<kill>; CPURegs:%vreg11,%vreg10,%vreg9
	%vreg12<def> = LDBS %vreg11<kill>, -1; mem:LD1[%arrayidx] CPURegs:%vreg12,%vreg11
	%vreg13<def> = NEQI %vreg12<kill>, 0; CPURegs:%vreg13,%vreg12
	JC %vreg13<kill>, <BB#4>; CPURegs:%vreg13
	Jmp <BB#3>
    Successors according to CFG: BB#3(4) BB#4(124)

BB#3: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#2
	%vreg23<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg23
	%vreg24<def> = ADDiu %vreg23<kill>, -1; CPURegs:%vreg24,%vreg23
	ST %vreg24<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg24
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#4: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#1 BB#2
	%vreg14<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg14
	%vreg15<def> = LD %vreg14<kill>, 32; mem:LD4[%s17] CPURegs:%vreg15,%vreg14
	%vreg16<def> = LDBZ %vreg15<kill>, 0; mem:LD1[%11] CPURegs:%vreg16,%vreg15
	%vreg17<def> = NEQI %vreg16<kill>, 0; CPURegs:%vreg17,%vreg16
	JC %vreg17<kill>, <BB#6>; CPURegs:%vreg17
	Jmp <BB#5>
    Successors according to CFG: BB#5(12) BB#6(20)

BB#5: derived from LLVM BB %if.then11
    Predecessors according to CFG: BB#4
	%vreg18<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg18
	%vreg19<def> = LD %vreg18, 36; mem:LD4[%s2] CPURegs:%vreg19,%vreg18
	ST %vreg19<kill>, %vreg18, 32; mem:ST4[%s112] CPURegs:%vreg19,%vreg18
    Successors according to CFG: BB#6

BB#6: derived from LLVM BB %do.cond
    Predecessors according to CFG: BB#4 BB#5
	%vreg20<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg20
	%vreg21<def> = EQI %vreg20<kill>, 0; CPURegs:%vreg21,%vreg20
	JC %vreg21<kill>, <BB#1>; CPURegs:%vreg21
	Jmp <BB#7>
    Successors according to CFG: BB#1(124) BB#7(4)

BB#7: derived from LLVM BB %do.end
    Predecessors according to CFG: BB#6
	%vreg22<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg22
	ST %vreg22<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg22
    Successors according to CFG: BB#8

BB#8: derived from LLVM BB %return
    Predecessors according to CFG: BB#7 BB#3
	%vreg25<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg25
	%V0<def> = COPY %vreg25; CPURegs:%vreg25
	RetLR %V0<imp-use>

# End machine code for function getxfrm.


#####==========stderr_obj==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function strcoll: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=48, align=8, at location [SP]
  fi#6: size=48, align=8, at location [SP]
  fi#7: size=4, align=4, at location [SP]
  fi#8: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%s1.addr] CPURegs:%vreg0
	ST %vreg1, <fi#2>, 0; mem:ST4[%s2.addr] CPURegs:%vreg1
	%vreg2<def> = LD <fi#1>, 0; mem:LD4[%s1.addr] CPURegs:%vreg2
	ST %vreg2<kill>, <fi#5>, 32; mem:ST4[%s11](align=8) CPURegs:%vreg2
	%vreg3<def> = LD <fi#1>, 0; mem:LD4[%s1.addr] CPURegs:%vreg3
	ST %vreg3<kill>, <fi#5>, 36; mem:ST4[%s22] CPURegs:%vreg3
	%vreg4<def> = MovGR %ZERO, 0; CPURegs:%vreg4
	STH %vreg4, <fi#5>, 46; mem:ST2[%2+2] CPURegs:%vreg4
	STH %vreg4, <fi#5>, 44; mem:ST2[%2](align=4) CPURegs:%vreg4
	%vreg5<def> = LD <fi#2>, 0; mem:LD4[%s2.addr] CPURegs:%vreg5
	ST %vreg5<kill>, <fi#6>, 32; mem:ST4[%s13](align=8) CPURegs:%vreg5
	%vreg6<def> = LD <fi#2>, 0; mem:LD4[%s2.addr] CPURegs:%vreg6
	ST %vreg6<kill>, <fi#6>, 36; mem:ST4[%s24] CPURegs:%vreg6
	STH %vreg4, <fi#6>, 46; mem:ST2[%5+2] CPURegs:%vreg4
	STH %vreg4, <fi#6>, 44; mem:ST2[%5](align=4) CPURegs:%vreg4
	ST %vreg4, <fi#4>, 0; mem:ST4[%n2] CPURegs:%vreg4
	ST %vreg4, <fi#3>, 0; mem:ST4[%n1] CPURegs:%vreg4
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#16
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg7
	%vreg8<def> = NEQI %vreg7<kill>, 0; CPURegs:%vreg8,%vreg7
	JC %vreg8<kill>, <BB#3>; CPURegs:%vreg8
	Jmp <BB#2>
    Successors according to CFG: BB#2(12) BB#3(20)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%vreg9<def> = LEA <fi#5>, 0; CPURegs:%vreg9
	%A0<def> = COPY %vreg9; CPURegs:%vreg9
	CALL <ga:@getxfrm>, %A0, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %V0; CPURegs:%vreg10
	ST %vreg10, <fi#3>, 0; mem:ST4[%n1] CPURegs:%vreg10
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#1 BB#2
	%vreg11<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg11
	%vreg12<def> = NEQI %vreg11<kill>, 0; CPURegs:%vreg12,%vreg11
	JC %vreg12<kill>, <BB#5>; CPURegs:%vreg12
	Jmp <BB#4>
    Successors according to CFG: BB#4(12) BB#5(20)

BB#4: derived from LLVM BB %if.then7
    Predecessors according to CFG: BB#3
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%vreg13<def> = LEA <fi#6>, 0; CPURegs:%vreg13
	%A0<def> = COPY %vreg13; CPURegs:%vreg13
	CALL <ga:@getxfrm>, %A0, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg14<def> = COPY %V0; CPURegs:%vreg14
	ST %vreg14, <fi#4>, 0; mem:ST4[%n2] CPURegs:%vreg14
    Successors according to CFG: BB#5

BB#5: derived from LLVM BB %if.end9
    Predecessors according to CFG: BB#3 BB#4
	%vreg15<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg15
	%vreg16<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg16
	%vreg17<def> = GEU %vreg16<kill>, %vreg15<kill>; CPURegs:%vreg17,%vreg16,%vreg15
	JC %vreg17<kill>, <BB#7>; CPURegs:%vreg17
	Jmp <BB#6>
    Successors according to CFG: BB#6(16) BB#7(16)

BB#6: derived from LLVM BB %if.then11
    Predecessors according to CFG: BB#5
	%vreg19<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg19
	ST %vreg19<kill>, <fi#8>, 0; mem:ST4[%n] CPURegs:%vreg19
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#7: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#5
	%vreg18<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg18
	ST %vreg18<kill>, <fi#8>, 0; mem:ST4[%n] CPURegs:%vreg18
    Successors according to CFG: BB#8

BB#8: derived from LLVM BB %if.end12
    Predecessors according to CFG: BB#7 BB#6
	%vreg20<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg20
	%vreg21<def> = NEQI %vreg20<kill>, 0; CPURegs:%vreg21,%vreg20
	JC %vreg21<kill>, <BB#14>; CPURegs:%vreg21
	Jmp <BB#9>
    Successors according to CFG: BB#9(4) BB#14(124)

BB#9: derived from LLVM BB %if.then14
    Predecessors according to CFG: BB#8
	%vreg41<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg41
	%vreg42<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg42
	%vreg43<def> = NEQ %vreg42<kill>, %vreg41<kill>; CPURegs:%vreg43,%vreg42,%vreg41
	JC %vreg43<kill>, <BB#11>; CPURegs:%vreg43
	Jmp <BB#10>
    Successors according to CFG: BB#10(16) BB#11(16)

BB#10: derived from LLVM BB %if.then16
    Predecessors according to CFG: BB#9
	ST %vreg4, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg4
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#11: derived from LLVM BB %if.else17
    Predecessors according to CFG: BB#9
	%vreg44<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg44
	%vreg45<def> = EQI %vreg44<kill>, 0; CPURegs:%vreg45,%vreg44
	JC %vreg45<kill>, <BB#13>; CPURegs:%vreg45
	Jmp <BB#12>
    Successors according to CFG: BB#12(16) BB#13(16)

BB#12: derived from LLVM BB %if.then19
    Predecessors according to CFG: BB#11
	%vreg47<def> = MovGR %ZERO, -1; CPURegs:%vreg47
	ST %vreg47<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg47
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#13: derived from LLVM BB %if.else20
    Predecessors according to CFG: BB#11
	%vreg46<def> = MovGR %ZERO, 1; CPURegs:%vreg46
	ST %vreg46<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg46
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#14: derived from LLVM BB %if.else21
    Predecessors according to CFG: BB#8
	%vreg22<def> = LD <fi#6>, 40; mem:LD4[%sout22](align=8) CPURegs:%vreg22
	%vreg23<def> = LD <fi#5>, 40; mem:LD4[%sout](align=8) CPURegs:%vreg23
	%vreg24<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg24
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg25<def> = COPY %SP; CPURegs:%vreg25
	ST %vreg24<kill>, %vreg25, 8; mem:ST4[<unknown>] CPURegs:%vreg24,%vreg25
	%A0<def> = COPY %vreg23; CPURegs:%vreg23
	%A1<def> = COPY %vreg22; CPURegs:%vreg22
	CALL <ga:@memcmp>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg26<def> = COPY %V0; CPURegs:%vreg26
	ST %vreg26, <fi#7>, 0; mem:ST4[%ans] CPURegs:%vreg26
	%vreg27<def> = EQI %vreg26, 0; CPURegs:%vreg27,%vreg26
	JC %vreg27<kill>, <BB#16>; CPURegs:%vreg27
	Jmp <BB#15>
    Successors according to CFG: BB#15(4) BB#16(124)

BB#15: derived from LLVM BB %if.then25
    Predecessors according to CFG: BB#14
	%vreg40<def> = LD <fi#7>, 0; mem:LD4[%ans] CPURegs:%vreg40
	ST %vreg40<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg40
	Jmp <BB#17>
    Successors according to CFG: BB#17

BB#16: derived from LLVM BB %if.end27
    Predecessors according to CFG: BB#14
	%vreg28<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg28
	%vreg29<def> = LD <fi#5>, 40; mem:LD4[%sout28](align=8) CPURegs:%vreg29
	%vreg30<def> = ADDu %vreg29<kill>, %vreg28<kill>; CPURegs:%vreg30,%vreg29,%vreg28
	ST %vreg30<kill>, <fi#5>, 40; mem:ST4[%sout28](align=8) CPURegs:%vreg30
	%vreg31<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg31
	%vreg32<def> = LD <fi#3>, 0; mem:LD4[%n1] CPURegs:%vreg32
	%vreg33<def> = SUBu %vreg32<kill>, %vreg31<kill>; CPURegs:%vreg33,%vreg32,%vreg31
	ST %vreg33<kill>, <fi#3>, 0; mem:ST4[%n1] CPURegs:%vreg33
	%vreg34<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg34
	%vreg35<def> = LD <fi#6>, 40; mem:LD4[%sout29](align=8) CPURegs:%vreg35
	%vreg36<def> = ADDu %vreg35<kill>, %vreg34<kill>; CPURegs:%vreg36,%vreg35,%vreg34
	ST %vreg36<kill>, <fi#6>, 40; mem:ST4[%sout29](align=8) CPURegs:%vreg36
	%vreg37<def> = LD <fi#8>, 0; mem:LD4[%n] CPURegs:%vreg37
	%vreg38<def> = LD <fi#4>, 0; mem:LD4[%n2] CPURegs:%vreg38
	%vreg39<def> = SUBu %vreg38<kill>, %vreg37<kill>; CPURegs:%vreg39,%vreg38,%vreg37
	ST %vreg39<kill>, <fi#4>, 0; mem:ST4[%n2] CPURegs:%vreg39
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#17: derived from LLVM BB %return
    Predecessors according to CFG: BB#15 BB#13 BB#12 BB#10
	%vreg49<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg49
	%V0<def> = COPY %vreg49; CPURegs:%vreg49
	RetLR %V0<imp-use>

# End machine code for function strcoll.

# Machine code for function getxfrm: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0

BB#0: derived from LLVM BB %entry
    Live Ins: %A0
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%p.addr] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %do.body
    Predecessors according to CFG: BB#0 BB#6
	%vreg1<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg1
	ST %vreg1, %vreg1, 40; mem:ST4[%sout] CPURegs:%vreg1
	%vreg2<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg2
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = COPY %SP; CPURegs:%vreg3
	%vreg4<def> = ADDiu %vreg2, 44; CPURegs:%vreg4,%vreg2
	ST %vreg4<kill>, %vreg3, 12; mem:ST4[<unknown>] CPURegs:%vreg4,%vreg3
	%vreg5<def> = MovGR %ZERO, 32; CPURegs:%vreg5
	ST %vreg5<kill>, %vreg3, 8; mem:ST4[<unknown>] CPURegs:%vreg5,%vreg3
	%vreg6<def> = ADDiu %vreg2, 32; CPURegs:%vreg6,%vreg2
	%A0<def> = COPY %vreg2; CPURegs:%vreg2
	%A1<def> = COPY %vreg6; CPURegs:%vreg6
	CALL <ga:@_Strxfrm>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg7<def> = COPY %V0; CPURegs:%vreg7
	ST %vreg7, <fi#2>, 0; mem:ST4[%i] CPURegs:%vreg7
	%vreg8<def> = EQI %vreg7, 0; CPURegs:%vreg8,%vreg7
	JC %vreg8<kill>, <BB#4>; CPURegs:%vreg8
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#4(16)

BB#2: derived from LLVM BB %land.lhs.true
    Predecessors according to CFG: BB#1
	%vreg9<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg9
	%vreg10<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg10
	%vreg11<def> = ADDu %vreg10<kill>, %vreg9<kill>; CPURegs:%vreg11,%vreg10,%vreg9
	%vreg12<def> = LDBS %vreg11<kill>, -1; mem:LD1[%arrayidx] CPURegs:%vreg12,%vreg11
	%vreg13<def> = NEQI %vreg12<kill>, 0; CPURegs:%vreg13,%vreg12
	JC %vreg13<kill>, <BB#4>; CPURegs:%vreg13
	Jmp <BB#3>
    Successors according to CFG: BB#3(4) BB#4(124)

BB#3: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#2
	%vreg23<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg23
	%vreg24<def> = ADDiu %vreg23<kill>, -1; CPURegs:%vreg24,%vreg23
	ST %vreg24<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg24
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#4: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#1 BB#2
	%vreg14<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg14
	%vreg15<def> = LD %vreg14<kill>, 32; mem:LD4[%s17] CPURegs:%vreg15,%vreg14
	%vreg16<def> = LDBZ %vreg15<kill>, 0; mem:LD1[%11] CPURegs:%vreg16,%vreg15
	%vreg17<def> = NEQI %vreg16<kill>, 0; CPURegs:%vreg17,%vreg16
	JC %vreg17<kill>, <BB#6>; CPURegs:%vreg17
	Jmp <BB#5>
    Successors according to CFG: BB#5(12) BB#6(20)

BB#5: derived from LLVM BB %if.then11
    Predecessors according to CFG: BB#4
	%vreg18<def> = LD <fi#1>, 0; mem:LD4[%p.addr] CPURegs:%vreg18
	%vreg19<def> = LD %vreg18, 36; mem:LD4[%s2] CPURegs:%vreg19,%vreg18
	ST %vreg19<kill>, %vreg18, 32; mem:ST4[%s112] CPURegs:%vreg19,%vreg18
    Successors according to CFG: BB#6

BB#6: derived from LLVM BB %do.cond
    Predecessors according to CFG: BB#4 BB#5
	%vreg20<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg20
	%vreg21<def> = EQI %vreg20<kill>, 0; CPURegs:%vreg21,%vreg20
	JC %vreg21<kill>, <BB#1>; CPURegs:%vreg21
	Jmp <BB#7>
    Successors according to CFG: BB#1(124) BB#7(4)

BB#7: derived from LLVM BB %do.end
    Predecessors according to CFG: BB#6
	%vreg22<def> = LD <fi#2>, 0; mem:LD4[%i] CPURegs:%vreg22
	ST %vreg22<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg22
    Successors according to CFG: BB#8

BB#8: derived from LLVM BB %return
    Predecessors according to CFG: BB#7 BB#3
	%vreg25<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg25
	%V0<def> = COPY %vreg25; CPURegs:%vreg25
	RetLR %V0<imp-use>

# End machine code for function getxfrm.

