{"vcs1":{"timestamp_begin":1681677189.745542633, "rt":0.96, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681677190.737594254, "rt":0.90, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681677191.663345636, "rt":0.61, "ut":0.07, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681677189.444020113}
{"VCS_COMP_START_TIME": 1681677189.444020113}
{"VCS_COMP_END_TIME": 1681677192.934434427}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222664}}
