

================================================================
== Synthesis Summary Report of 'flashattn'
================================================================
+ General Information: 
    * Date:           Wed Apr  9 14:21:25 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        flash_attn
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ flashattn                                           |     -|  0.04|     8212|  8.212e+04|         -|     8213|     -|        no|  24 (8%)|  4 (1%)|  881 (~0%)|  1589 (2%)|    -|
    | + flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1          |     -|  0.98|     4099|  4.099e+04|         -|     4099|     -|        no|        -|       -|   44 (~0%)|  167 (~0%)|    -|
    |  o Read_Q_VITIS_LOOP_25_1                            |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|       -|          -|          -|    -|
    | + flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2    |     -|  0.98|     4099|  4.099e+04|         -|     4099|     -|        no|        -|       -|   44 (~0%)|  178 (~0%)|    -|
    |  o Read_K_and_V_VITIS_LOOP_35_2                      |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|       -|          -|          -|    -|
    | + flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3  |     -|  0.04|     4110|  4.110e+04|         -|     4110|     -|        no|        -|  4 (1%)|  745 (~0%)|  1041 (1%)|    -|
    |  o Attention_Loop_VITIS_LOOP_48_3                    |     -|  7.30|     4108|  4.108e+04|        14|        1|  4096|       yes|        -|       -|          -|          -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface  | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| K_tile_in  | in        | off           | 32    | 4     | 1     | 1      | 4     | 1      |
| O_tile_out | out       | off           | 32    | 4     | 1     | 1      | 4     | 1      |
| Q_tile_in  | in        | off           | 32    | 4     | 1     | 1      | 4     | 1      |
| V_tile_in  | in        | off           | 32    | 4     | 1     | 1      | 4     | 1      |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------------+
| Argument   | Direction | Datatype                                          |
+------------+-----------+---------------------------------------------------+
| Q_tile_in  | in        | stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& |
| K_tile_in  | in        | stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& |
| V_tile_in  | in        | stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& |
| O_tile_out | out       | stream<hls::axis<float, 0, 0, 0, '8', false>, 0>& |
+------------+-----------+---------------------------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| Q_tile_in  | Q_tile_in    | interface |
| K_tile_in  | K_tile_in    | interface |
| V_tile_in  | V_tile_in    | interface |
| O_tile_out | O_tile_out   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                                 | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + flashattn                                          | 4   |        |               |        |          |         |
|  + flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1         | 0   |        |               |        |          |         |
|    icmp_ln23_fu_113_p2                               |     |        | icmp_ln23     | seteq  | auto     | 0       |
|    add_ln23_1_fu_119_p2                              |     |        | add_ln23_1    | add    | fabric   | 0       |
|    add_ln23_fu_136_p2                                |     |        | add_ln23      | add    | fabric   | 0       |
|    icmp_ln25_fu_142_p2                               |     |        | icmp_ln25     | seteq  | auto     | 0       |
|    select_ln23_fu_148_p3                             |     |        | select_ln23   | select | auto_sel | 0       |
|    select_ln23_1_fu_156_p3                           |     |        | select_ln23_1 | select | auto_sel | 0       |
|    add_ln28_fu_180_p2                                |     |        | add_ln28      | add    | fabric   | 0       |
|    add_ln25_fu_186_p2                                |     |        | add_ln25      | add    | fabric   | 0       |
|  + flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2   | 0   |        |               |        |          |         |
|    icmp_ln33_fu_150_p2                               |     |        | icmp_ln33     | seteq  | auto     | 0       |
|    add_ln33_1_fu_156_p2                              |     |        | add_ln33_1    | add    | fabric   | 0       |
|    add_ln33_fu_173_p2                                |     |        | add_ln33      | add    | fabric   | 0       |
|    icmp_ln35_fu_179_p2                               |     |        | icmp_ln35     | seteq  | auto     | 0       |
|    select_ln33_fu_185_p3                             |     |        | select_ln33   | select | auto_sel | 0       |
|    select_ln33_1_fu_193_p3                           |     |        | select_ln33_1 | select | auto_sel | 0       |
|    add_ln40_fu_217_p2                                |     |        | add_ln40      | add    | fabric   | 0       |
|    add_ln35_fu_223_p2                                |     |        | add_ln35      | add    | fabric   | 0       |
|  + flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 | 4   |        |               |        |          |         |
|    icmp_ln46_fu_163_p2                               |     |        | icmp_ln46     | seteq  | auto     | 0       |
|    add_ln46_1_fu_169_p2                              |     |        | add_ln46_1    | add    | fabric   | 0       |
|    add_ln46_fu_186_p2                                |     |        | add_ln46      | add    | fabric   | 0       |
|    icmp_ln48_fu_192_p2                               |     |        | icmp_ln48     | seteq  | auto     | 0       |
|    select_ln46_fu_198_p3                             |     |        | select_ln46   | select | auto_sel | 0       |
|    select_ln46_1_fu_206_p3                           |     |        | select_ln46_1 | select | auto_sel | 0       |
|    cmp73_fu_226_p2                                   |     |        | cmp73         | seteq  | auto     | 0       |
|    add_ln50_fu_236_p2                                |     |        | add_ln50      | add    | fabric   | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U16                | 2   |        | add           | fadd   | fulldsp  | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U17                | 2   |        | O_out_data    | fadd   | fulldsp  | 4       |
|    icmp_ln52_fu_242_p2                               |     |        | icmp_ln52     | seteq  | auto     | 0       |
|    O_out_last_fu_248_p2                              |     |        | O_out_last    | and    | auto     | 0       |
|    add_ln48_fu_254_p2                                |     |        | add_ln48      | add    | fabric   | 0       |
+------------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name        | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|             |              |      |      |      |        |          |      |         | Banks            |
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + flashattn |              |      | 24   | 0    |        |          |      |         |                  |
|   Q_tile_U  | ram_1p array |      | 8    |      |        | Q_tile   | auto | 1       | 32, 4096, 1      |
|   K_tile_U  | ram_1p array |      | 8    |      |        | K_tile   | auto | 1       | 32, 4096, 1      |
|   V_tile_U  | ram_1p array |      | 8    |      |        | V_tile   | auto | 1       | 32, 4096, 1      |
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+------------------------------------------+
| Type      | Options                                     | Location                                 |
+-----------+---------------------------------------------+------------------------------------------+
| interface | ap_ctrl_none port=return                    | flashattn.cpp:5 in flashattn, return     |
| interface | mode=AXIS port=Q_tile_in register_mode=off  | flashattn.cpp:6 in flashattn, Q_tile_in  |
| interface | mode=AXIS port=V_tile_in register_mode=off  | flashattn.cpp:7 in flashattn, V_tile_in  |
| interface | mode=AXIS port=K_tile_in register_mode=off  | flashattn.cpp:8 in flashattn, K_tile_in  |
| interface | mode=AXIS port=O_tile_out register_mode=off | flashattn.cpp:9 in flashattn, O_tile_out |
+-----------+---------------------------------------------+------------------------------------------+


