// Seed: 2854898150
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  wire  id_4;
endmodule
module module_0 (
    output wand  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  wire  id_6,
    output logic module_1,
    input  wand  id_8,
    input  tri0  id_9
);
  always @(negedge id_9 + id_4) begin : LABEL_0
    id_7 <= -1;
  end
  wire  id_11;
  logic id_12 [1 : -1] = id_11;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
