;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/20/2024 5:09:57 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EF84  	GOTO        776
_interrupt:
;FIRMWARE_SYA_ver_1_3_0.c,86 :: 		void interrupt(){
;FIRMWARE_SYA_ver_1_3_0.c,99 :: 		if((1 == IOCCF.B0) && (1 == IOCIE_bit)){
0x0008	0x010F      	MOVLB       15
0x000A	0xA11A      	BTFSS       IOCCF, 0, 1
0x000C	0xD006      	BRA         L_interrupt2
0x000E	0x010E      	MOVLB       14
0x0010	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0012	0xD003      	BRA         L_interrupt2
L__interrupt128:
;FIRMWARE_SYA_ver_1_3_0.c,100 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x0014	0x010F      	MOVLB       15
0x0016	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_1_3_0.c,101 :: 		interruptC0 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x0018	0x8018      	BSF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_1_3_0.c,102 :: 		}
L_interrupt2:
0x001A	0x010F      	MOVLB       15
;FIRMWARE_SYA_ver_1_3_0.c,104 :: 		if((1 == IOCCF.B1) && (1 == IOCIE_bit)){
0x001C	0xA31A      	BTFSS       IOCCF, 1, 1
0x001E	0xD006      	BRA         L_interrupt5
0x0020	0x010E      	MOVLB       14
0x0022	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0024	0xD003      	BRA         L_interrupt5
L__interrupt127:
;FIRMWARE_SYA_ver_1_3_0.c,105 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x0026	0x010F      	MOVLB       15
0x0028	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_1_3_0.c,106 :: 		interruptC1 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x002A	0x8E16      	BSF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,107 :: 		}
L_interrupt5:
0x002C	0x010F      	MOVLB       15
;FIRMWARE_SYA_ver_1_3_0.c,108 :: 		if((1 == IOCCF.B2) && (1 == IOCIE_bit)){
0x002E	0xA51A      	BTFSS       IOCCF, 2, 1
0x0030	0xD007      	BRA         L_interrupt8
0x0032	0x010E      	MOVLB       14
0x0034	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0036	0xD004      	BRA         L_interrupt8
L__interrupt126:
;FIRMWARE_SYA_ver_1_3_0.c,109 :: 		IOCCF.B2 = 0; // Limpiamos la bandera de IOC
0x0038	0x010F      	MOVLB       15
0x003A	0x951A      	BCF         IOCCF, 2, 1
;FIRMWARE_SYA_ver_1_3_0.c,110 :: 		interruptC2 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x003C	0x8418      	BSF         _interruptC2, BitPos(_interruptC2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,111 :: 		LED = ~LED;
0x003E	0x7883      	BTG         LATA, 4 
;FIRMWARE_SYA_ver_1_3_0.c,112 :: 		}
L_interrupt8:
;FIRMWARE_SYA_ver_1_3_0.c,114 :: 		}
L_end_interrupt:
L__interrupt150:
0x0040	0x0011      	RETFIE      1
; end of _interrupt
_InitMCU:
;FIRMWARE_SYA_ver_1_3_0.c,429 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_1_3_0.c,431 :: 		ADCON0 = 0x08; // Desactivamos ADC
0x0042	0x0E08      	MOVLW       8
0x0044	0x6E60      	MOVWF       ADCON0 
;FIRMWARE_SYA_ver_1_3_0.c,432 :: 		ANSELC = 0x00;    // Ponemos en modo digital al puerto C
0x0046	0x010F      	MOVLB       15
0x0048	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_1_3_0.c,433 :: 		ANSELE = 0x00;    //                ''                 E
0x004A	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_1_3_0.c,434 :: 		ANSELA = 0x00;    //                ''                 A
0x004C	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_1_3_0.c,435 :: 		ANSELD = 0x00;
0x004E	0x6B26      	CLRF        ANSELD, 1
;FIRMWARE_SYA_ver_1_3_0.c,437 :: 		TRISC = 0x0F;  // Ponemos en modo de entrada a C0, C1, c2 Y c3, los demas como salida
0x0050	0x0E0F      	MOVLW       15
0x0052	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_1_3_0.c,438 :: 		TRISD = 0x07;  // Ponemos en modo de entrada a D0 y D1
0x0054	0x0E07      	MOVLW       7
0x0056	0x6E8B      	MOVWF       TRISD 
;FIRMWARE_SYA_ver_1_3_0.c,439 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x0058	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_1_3_0.c,440 :: 		TRISA = 0x80;  //                ''                A
0x005A	0x0E80      	MOVLW       128
0x005C	0x6E88      	MOVWF       TRISA 
;FIRMWARE_SYA_ver_1_3_0.c,442 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x005E	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_1_3_0.c,443 :: 		PORTD = 0x00;
0x0060	0x6A90      	CLRF        PORTD 
;FIRMWARE_SYA_ver_1_3_0.c,444 :: 		PORTE = 0x00;  //                ''             E
0x0062	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_1_3_0.c,445 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x0064	0x0E10      	MOVLW       16
0x0066	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_1_3_0.c,447 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x0068	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_1_3_0.c,448 :: 		LATD = 0x00;
0x006A	0x6A86      	CLRF        LATD 
;FIRMWARE_SYA_ver_1_3_0.c,449 :: 		LATE = 0x00;   //                ''                      E
0x006C	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_1_3_0.c,450 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x006E	0x0E10      	MOVLW       16
0x0070	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_1_3_0.c,452 :: 		WPUC = 0x0F;   // Activamos el pull-up interno de C0 y C1
0x0072	0x0E0F      	MOVLW       15
0x0074	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_1_3_0.c,453 :: 		INLVLC = 0x0F; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x0076	0x0E0F      	MOVLW       15
0x0078	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_1_3_0.c,454 :: 		WPUD = 0x07;   // Activamos el pull-up interno de C0 y C1
0x007A	0x0E07      	MOVLW       7
0x007C	0x6F25      	MOVWF       WPUD, 1
;FIRMWARE_SYA_ver_1_3_0.c,455 :: 		INLVLD = 0x07; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x007E	0x0E07      	MOVLW       7
0x0080	0x6F22      	MOVWF       INLVLD, 1
;FIRMWARE_SYA_ver_1_3_0.c,456 :: 		CM1CON0 = 0x00; // Desactivamos el comparador 1
0x0082	0x6B39      	CLRF        CM1CON0, 1
;FIRMWARE_SYA_ver_1_3_0.c,457 :: 		CM2CON0 = 0x00; // Desactivamos el comparador 2
0x0084	0x6B35      	CLRF        CM2CON0, 1
;FIRMWARE_SYA_ver_1_3_0.c,459 :: 		}
L_end_InitMCU:
0x0086	0x0012      	RETURN      0
; end of _InitMCU
_Events:
;FIRMWARE_SYA_ver_1_3_0.c,352 :: 		void Events(){
;FIRMWARE_SYA_ver_1_3_0.c,354 :: 		if(1 == interruptC0){
0x0088	0xA018      	BTFSS       _interruptC0, BitPos(_interruptC0+0) 
0x008A	0xD009      	BRA         L_Events114
;FIRMWARE_SYA_ver_1_3_0.c,356 :: 		if(1 == SWITCH1){
0x008C	0xA08F      	BTFSS       PORTC, 0 
0x008E	0xD003      	BRA         L_Events115
;FIRMWARE_SYA_ver_1_3_0.c,358 :: 		sn_PosEdge_1 = 0;
0x0090	0x9218      	BCF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,359 :: 		sn_NegEdge_1 = 1;
0x0092	0x8C16      	BSF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,360 :: 		}
0x0094	0xD002      	BRA         L_Events116
L_Events115:
;FIRMWARE_SYA_ver_1_3_0.c,364 :: 		sn_PosEdge_1 = 1;
0x0096	0x8218      	BSF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,365 :: 		sn_NegEdge_1 = 0;
0x0098	0x9C16      	BCF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,366 :: 		}
L_Events116:
;FIRMWARE_SYA_ver_1_3_0.c,367 :: 		interruptC0 = 0; // Limpiamos la bandera de interrupcion en C0
0x009A	0x9018      	BCF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_1_3_0.c,368 :: 		}
0x009C	0xD019      	BRA         L_Events117
L_Events114:
;FIRMWARE_SYA_ver_1_3_0.c,370 :: 		else if(1 == interruptC1){
0x009E	0xAE16      	BTFSS       _interruptC1, BitPos(_interruptC1+0) 
0x00A0	0xD009      	BRA         L_Events118
;FIRMWARE_SYA_ver_1_3_0.c,372 :: 		if(1 == SWITCH2){
0x00A2	0xA28F      	BTFSS       PORTC, 1 
0x00A4	0xD003      	BRA         L_Events119
;FIRMWARE_SYA_ver_1_3_0.c,374 :: 		sn_PosEdge_2 = 0;
0x00A6	0x9818      	BCF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,375 :: 		sn_NegEdge_2 = 1;
0x00A8	0x8A18      	BSF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,376 :: 		}
0x00AA	0xD002      	BRA         L_Events120
L_Events119:
;FIRMWARE_SYA_ver_1_3_0.c,380 :: 		sn_PosEdge_2 = 1;
0x00AC	0x8818      	BSF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,381 :: 		sn_NegEdge_2 = 0;
0x00AE	0x9A18      	BCF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,382 :: 		}
L_Events120:
;FIRMWARE_SYA_ver_1_3_0.c,383 :: 		interruptC1 = 0; // Limpiamos la bandera de interrupcion en C1
0x00B0	0x9E16      	BCF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,384 :: 		}
0x00B2	0xD00E      	BRA         L_Events121
L_Events118:
;FIRMWARE_SYA_ver_1_3_0.c,385 :: 		else if(1 == interruptC2){
0x00B4	0xA418      	BTFSS       _interruptC2, BitPos(_interruptC2+0) 
0x00B6	0xD009      	BRA         L_Events122
;FIRMWARE_SYA_ver_1_3_0.c,386 :: 		if(1 == SWITCH3){
0x00B8	0xA48F      	BTFSS       PORTC, 2 
0x00BA	0xD003      	BRA         L_Events123
;FIRMWARE_SYA_ver_1_3_0.c,387 :: 		sn_PosEdge_3 = 0;
0x00BC	0x9618      	BCF         _sn_PosEdge_3, BitPos(_sn_PosEdge_3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,388 :: 		sn_NegEdge_3 = 1;
0x00BE	0x8216      	BSF         _sn_NegEdge_3, BitPos(_sn_NegEdge_3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,389 :: 		}
0x00C0	0xD002      	BRA         L_Events124
L_Events123:
;FIRMWARE_SYA_ver_1_3_0.c,391 :: 		sn_PosEdge_3 = 1;
0x00C2	0x8618      	BSF         _sn_PosEdge_3, BitPos(_sn_PosEdge_3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,392 :: 		sn_NegEdge_3 = 0;
0x00C4	0x9216      	BCF         _sn_NegEdge_3, BitPos(_sn_NegEdge_3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,393 :: 		}
L_Events124:
;FIRMWARE_SYA_ver_1_3_0.c,394 :: 		interruptC2 = 0;
0x00C6	0x9418      	BCF         _interruptC2, BitPos(_interruptC2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,395 :: 		}
0x00C8	0xD003      	BRA         L_Events125
L_Events122:
;FIRMWARE_SYA_ver_1_3_0.c,397 :: 		interruptC0 = 0;
0x00CA	0x9018      	BCF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_1_3_0.c,398 :: 		interruptC1 = 0;
0x00CC	0x9E16      	BCF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,399 :: 		interruptC2 = 0;
0x00CE	0x9418      	BCF         _interruptC2, BitPos(_interruptC2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,400 :: 		}
L_Events125:
L_Events121:
L_Events117:
;FIRMWARE_SYA_ver_1_3_0.c,401 :: 		return;
;FIRMWARE_SYA_ver_1_3_0.c,403 :: 		}
L_end_Events:
0x00D0	0x0012      	RETURN      0
; end of _Events
_FSM:
;FIRMWARE_SYA_ver_1_3_0.c,140 :: 		void FSM(){
;FIRMWARE_SYA_ver_1_3_0.c,141 :: 		clock0 = 1;
0x00D2	0x8416      	BSF         _clock0, BitPos(_clock0+0) 
;FIRMWARE_SYA_ver_1_3_0.c,142 :: 		switch(current_state){
0x00D4	0xD0E2      	BRA         L_FSM16
;FIRMWARE_SYA_ver_1_3_0.c,143 :: 		case 0: // S0 - Todo apagado
L_FSM18:
;FIRMWARE_SYA_ver_1_3_0.c,144 :: 		M1 = 0;
0x00D6	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,145 :: 		M2 = 0;
0x00D8	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,146 :: 		M3 = 0;
0x00DA	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,147 :: 		sn_GoTo = 0;
0x00DC	0x9016      	BCF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_1_3_0.c,149 :: 		if((1 == sn_PosEdge_1) && (1 == clock0)){
0x00DE	0xA218      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x00E0	0xD005      	BRA         L_FSM21
0x00E2	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x00E4	0xD003      	BRA         L_FSM21
L__FSM148:
;FIRMWARE_SYA_ver_1_3_0.c,150 :: 		next_state = 7; // Si, pasamos a estado 6
0x00E6	0x0E07      	MOVLW       7
0x00E8	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,151 :: 		}
0x00EA	0xD000      	BRA         L_FSM22
L_FSM21:
;FIRMWARE_SYA_ver_1_3_0.c,153 :: 		}
L_FSM22:
;FIRMWARE_SYA_ver_1_3_0.c,154 :: 		break;
0x00EC	0xD0F4      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,155 :: 		case 1: // S1 - Grupo de trabajo 1 110
L_FSM23:
;FIRMWARE_SYA_ver_1_3_0.c,156 :: 		M1 = 1;
0x00EE	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,157 :: 		M2 = 0;
0x00F0	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,158 :: 		M3 = 0;
0x00F2	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,159 :: 		GT1 = 1;
0x00F4	0x8A16      	BSF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,160 :: 		GT2 = 0;
0x00F6	0x9616      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,161 :: 		GT3 = 0;
0x00F8	0x9816      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,163 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x00FA	0xAC16      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x00FC	0xD004      	BRA         L_FSM26
0x00FE	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0100	0xD002      	BRA         L_FSM26
L__FSM147:
;FIRMWARE_SYA_ver_1_3_0.c,165 :: 		next_state = 0;
0x0102	0x6A17      	CLRF        _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,167 :: 		}
0x0104	0xD007      	BRA         L_FSM27
L_FSM26:
;FIRMWARE_SYA_ver_1_3_0.c,169 :: 		else if((1 == sn_PosEdge_2) && (1 == clock0)){
0x0106	0xA818      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0108	0xD005      	BRA         L_FSM30
0x010A	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x010C	0xD003      	BRA         L_FSM30
L__FSM146:
;FIRMWARE_SYA_ver_1_3_0.c,171 :: 		next_state = 4;
0x010E	0x0E04      	MOVLW       4
0x0110	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,172 :: 		}
0x0112	0xD000      	BRA         L_FSM31
L_FSM30:
;FIRMWARE_SYA_ver_1_3_0.c,175 :: 		}
L_FSM31:
L_FSM27:
;FIRMWARE_SYA_ver_1_3_0.c,176 :: 		break;
0x0114	0xD0E0      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,177 :: 		case 2: // S2 - Grupo de trabajo 2 011
L_FSM32:
;FIRMWARE_SYA_ver_1_3_0.c,178 :: 		M1 = 0;
0x0116	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,179 :: 		M2 = 1;
0x0118	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,180 :: 		M3 = 0;
0x011A	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,181 :: 		GT1 = 0;
0x011C	0x9A16      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,182 :: 		GT2 = 1;
0x011E	0x8616      	BSF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,183 :: 		GT3 = 0;
0x0120	0x9816      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,185 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x0122	0xAC16      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x0124	0xD004      	BRA         L_FSM35
0x0126	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0128	0xD002      	BRA         L_FSM35
L__FSM145:
;FIRMWARE_SYA_ver_1_3_0.c,187 :: 		next_state = 0;
0x012A	0x6A17      	CLRF        _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,188 :: 		}
0x012C	0xD007      	BRA         L_FSM36
L_FSM35:
;FIRMWARE_SYA_ver_1_3_0.c,190 :: 		else if((1 == sn_PosEdge_2) && (1 == clock0)){
0x012E	0xA818      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0130	0xD005      	BRA         L_FSM39
0x0132	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0134	0xD003      	BRA         L_FSM39
L__FSM144:
;FIRMWARE_SYA_ver_1_3_0.c,192 :: 		next_state = 4;
0x0136	0x0E04      	MOVLW       4
0x0138	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,193 :: 		}
0x013A	0xD000      	BRA         L_FSM40
L_FSM39:
;FIRMWARE_SYA_ver_1_3_0.c,196 :: 		}
L_FSM40:
L_FSM36:
;FIRMWARE_SYA_ver_1_3_0.c,197 :: 		break;
0x013C	0xD0CC      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,198 :: 		case 3: // S3 - Grupo de trabajo 3 101
L_FSM41:
;FIRMWARE_SYA_ver_1_3_0.c,199 :: 		M1 = 0;
0x013E	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,200 :: 		M2 = 0;
0x0140	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,201 :: 		M3 = 1;
0x0142	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,202 :: 		GT1 = 0;
0x0144	0x9A16      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,203 :: 		GT2 = 0;
0x0146	0x9616      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,204 :: 		GT3 = 1;
0x0148	0x8816      	BSF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,206 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x014A	0xAC16      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x014C	0xD004      	BRA         L_FSM44
0x014E	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0150	0xD002      	BRA         L_FSM44
L__FSM143:
;FIRMWARE_SYA_ver_1_3_0.c,208 :: 		next_state = 0;
0x0152	0x6A17      	CLRF        _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,209 :: 		}
0x0154	0xD007      	BRA         L_FSM45
L_FSM44:
;FIRMWARE_SYA_ver_1_3_0.c,211 :: 		else if((1 == sn_PosEdge_2) && (1 == clock0)){
0x0156	0xA818      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0158	0xD005      	BRA         L_FSM48
0x015A	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x015C	0xD003      	BRA         L_FSM48
L__FSM142:
;FIRMWARE_SYA_ver_1_3_0.c,213 :: 		next_state = 4;
0x015E	0x0E04      	MOVLW       4
0x0160	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,214 :: 		}
0x0162	0xD000      	BRA         L_FSM49
L_FSM48:
;FIRMWARE_SYA_ver_1_3_0.c,217 :: 		}
L_FSM49:
L_FSM45:
;FIRMWARE_SYA_ver_1_3_0.c,218 :: 		break;
0x0164	0xD0B8      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,219 :: 		case 4: // S4 - Grupo de trabajo 4 111
L_FSM50:
;FIRMWARE_SYA_ver_1_3_0.c,220 :: 		switch(GT1){
0x0166	0xD019      	BRA         L_FSM51
;FIRMWARE_SYA_ver_1_3_0.c,221 :: 		case 0:
L_FSM53:
;FIRMWARE_SYA_ver_1_3_0.c,222 :: 		switch(GT2){
0x0168	0xD00F      	BRA         L_FSM54
;FIRMWARE_SYA_ver_1_3_0.c,223 :: 		case 0:
L_FSM56:
;FIRMWARE_SYA_ver_1_3_0.c,224 :: 		switch(GT3){
0x016A	0xD005      	BRA         L_FSM57
;FIRMWARE_SYA_ver_1_3_0.c,225 :: 		case 0:
L_FSM59:
;FIRMWARE_SYA_ver_1_3_0.c,226 :: 		break;
0x016C	0xD008      	BRA         L_FSM58
;FIRMWARE_SYA_ver_1_3_0.c,227 :: 		case 1:
L_FSM60:
;FIRMWARE_SYA_ver_1_3_0.c,228 :: 		M1 = 1;
0x016E	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,229 :: 		M2 = 0;
0x0170	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,230 :: 		M3 = 1;
0x0172	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,231 :: 		break;
0x0174	0xD004      	BRA         L_FSM58
;FIRMWARE_SYA_ver_1_3_0.c,232 :: 		}
L_FSM57:
0x0176	0xA816      	BTFSS       _GT3, BitPos(_GT3+0) 
0x0178	0xD7F9      	BRA         L_FSM59
0x017A	0xB816      	BTFSC       _GT3, BitPos(_GT3+0) 
0x017C	0xD7F8      	BRA         L_FSM60
L_FSM58:
;FIRMWARE_SYA_ver_1_3_0.c,233 :: 		break;
0x017E	0xD008      	BRA         L_FSM55
;FIRMWARE_SYA_ver_1_3_0.c,234 :: 		case 1:
L_FSM61:
;FIRMWARE_SYA_ver_1_3_0.c,235 :: 		M1 = 0;
0x0180	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,236 :: 		M2 = 1;
0x0182	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,237 :: 		M3 = 1;
0x0184	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,238 :: 		break;
0x0186	0xD004      	BRA         L_FSM55
;FIRMWARE_SYA_ver_1_3_0.c,239 :: 		}
L_FSM54:
0x0188	0xA616      	BTFSS       _GT2, BitPos(_GT2+0) 
0x018A	0xD7EF      	BRA         L_FSM56
0x018C	0xB616      	BTFSC       _GT2, BitPos(_GT2+0) 
0x018E	0xD7F8      	BRA         L_FSM61
L_FSM55:
;FIRMWARE_SYA_ver_1_3_0.c,240 :: 		break;
0x0190	0xD008      	BRA         L_FSM52
;FIRMWARE_SYA_ver_1_3_0.c,241 :: 		case 1:
L_FSM62:
;FIRMWARE_SYA_ver_1_3_0.c,242 :: 		M1 = 1;
0x0192	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,243 :: 		M2 = 1;
0x0194	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,244 :: 		M3 = 0;
0x0196	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,245 :: 		break;
0x0198	0xD004      	BRA         L_FSM52
;FIRMWARE_SYA_ver_1_3_0.c,246 :: 		}
L_FSM51:
0x019A	0xAA16      	BTFSS       _GT1, BitPos(_GT1+0) 
0x019C	0xD7E5      	BRA         L_FSM53
0x019E	0xBA16      	BTFSC       _GT1, BitPos(_GT1+0) 
0x01A0	0xD7F8      	BRA         L_FSM62
L_FSM52:
;FIRMWARE_SYA_ver_1_3_0.c,248 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x01A2	0xAC16      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x01A4	0xD004      	BRA         L_FSM65
0x01A6	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01A8	0xD002      	BRA         L_FSM65
L__FSM141:
;FIRMWARE_SYA_ver_1_3_0.c,249 :: 		next_state = 0;
0x01AA	0x6A17      	CLRF        _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,250 :: 		}
0x01AC	0xD00F      	BRA         L_FSM66
L_FSM65:
;FIRMWARE_SYA_ver_1_3_0.c,251 :: 		else if((1 == sn_NegEdge_2) && (1 == clock0)){
0x01AE	0xAA18      	BTFSS       _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
0x01B0	0xD006      	BRA         L_FSM69
0x01B2	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01B4	0xD004      	BRA         L_FSM69
L__FSM140:
;FIRMWARE_SYA_ver_1_3_0.c,253 :: 		next_state = 1;
0x01B6	0x0E01      	MOVLW       1
0x01B8	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,254 :: 		sn_GoTo = 1; // Ponemos en 1 la señal de transicion
0x01BA	0x8016      	BSF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_1_3_0.c,255 :: 		}
0x01BC	0xD007      	BRA         L_FSM70
L_FSM69:
;FIRMWARE_SYA_ver_1_3_0.c,256 :: 		else if((1 == sn_PosEdge_3) && (1 == clock0)){
0x01BE	0xA618      	BTFSS       _sn_PosEdge_3, BitPos(_sn_PosEdge_3+0) 
0x01C0	0xD005      	BRA         L_FSM73
0x01C2	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01C4	0xD003      	BRA         L_FSM73
L__FSM139:
;FIRMWARE_SYA_ver_1_3_0.c,257 :: 		next_state = 5; // cambiar
0x01C6	0x0E05      	MOVLW       5
0x01C8	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,258 :: 		}
0x01CA	0xD000      	BRA         L_FSM74
L_FSM73:
;FIRMWARE_SYA_ver_1_3_0.c,261 :: 		}
L_FSM74:
L_FSM70:
L_FSM66:
;FIRMWARE_SYA_ver_1_3_0.c,262 :: 		break;
0x01CC	0xD084      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,263 :: 		case 5:
L_FSM75:
;FIRMWARE_SYA_ver_1_3_0.c,264 :: 		M1 = 1;
0x01CE	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,265 :: 		M2 = 1;
0x01D0	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,266 :: 		M3 = 1;
0x01D2	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,267 :: 		if(((1 == sn_NegEdge_1) || (1 == sn_NegEdge_2)) && (1 == clock0)){
0x01D4	0xBC16      	BTFSC       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x01D6	0xD003      	BRA         L__FSM138
0x01D8	0xBA18      	BTFSC       _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
0x01DA	0xD001      	BRA         L__FSM138
0x01DC	0xD004      	BRA         L_FSM80
L__FSM138:
0x01DE	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01E0	0xD002      	BRA         L_FSM80
L__FSM137:
;FIRMWARE_SYA_ver_1_3_0.c,268 :: 		next_state = 0;
0x01E2	0x6A17      	CLRF        _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,269 :: 		}
0x01E4	0xD007      	BRA         L_FSM81
L_FSM80:
;FIRMWARE_SYA_ver_1_3_0.c,270 :: 		else if((1 == sn_NegEdge_3) && (1 == clock0)){
0x01E6	0xA216      	BTFSS       _sn_NegEdge_3, BitPos(_sn_NegEdge_3+0) 
0x01E8	0xD005      	BRA         L_FSM84
0x01EA	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01EC	0xD003      	BRA         L_FSM84
L__FSM136:
;FIRMWARE_SYA_ver_1_3_0.c,271 :: 		next_state = 6;
0x01EE	0x0E06      	MOVLW       6
0x01F0	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,272 :: 		}
0x01F2	0xD000      	BRA         L_FSM85
L_FSM84:
;FIRMWARE_SYA_ver_1_3_0.c,274 :: 		}
L_FSM85:
L_FSM81:
;FIRMWARE_SYA_ver_1_3_0.c,275 :: 		break;
0x01F4	0xD070      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,276 :: 		case 6: // S5 - Estado de transicion para flanco negativo 2
L_FSM86:
;FIRMWARE_SYA_ver_1_3_0.c,278 :: 		if((1 == sn_GoTo) && (1 == GT1) && (1 == clock0)){
0x01F6	0xA016      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x01F8	0xD00A      	BRA         L_FSM89
0x01FA	0xAA16      	BTFSS       _GT1, BitPos(_GT1+0) 
0x01FC	0xD008      	BRA         L_FSM89
0x01FE	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0200	0xD006      	BRA         L_FSM89
L__FSM135:
;FIRMWARE_SYA_ver_1_3_0.c,279 :: 		GT2 = 1;
0x0202	0x8616      	BSF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,280 :: 		GT3 = 0;
0x0204	0x9816      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,281 :: 		GT1 = 0;
0x0206	0x9A16      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,282 :: 		next_state = 4;
0x0208	0x0E04      	MOVLW       4
0x020A	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,283 :: 		}
0x020C	0xD018      	BRA         L_FSM90
L_FSM89:
;FIRMWARE_SYA_ver_1_3_0.c,284 :: 		else if((1 == sn_GoTo) && (1 == GT2) && (1 == clock0)){
0x020E	0xA016      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x0210	0xD00A      	BRA         L_FSM93
0x0212	0xA616      	BTFSS       _GT2, BitPos(_GT2+0) 
0x0214	0xD008      	BRA         L_FSM93
0x0216	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0218	0xD006      	BRA         L_FSM93
L__FSM134:
;FIRMWARE_SYA_ver_1_3_0.c,285 :: 		GT2 = 0;
0x021A	0x9616      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,286 :: 		GT1 = 0;
0x021C	0x9A16      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,287 :: 		GT3 = 1;
0x021E	0x8816      	BSF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,288 :: 		next_state = 4;
0x0220	0x0E04      	MOVLW       4
0x0222	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,289 :: 		}
0x0224	0xD00C      	BRA         L_FSM94
L_FSM93:
;FIRMWARE_SYA_ver_1_3_0.c,290 :: 		else if((1 == sn_GoTo) && (1 == GT3) && (1 == clock0)){
0x0226	0xA016      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x0228	0xD00A      	BRA         L_FSM97
0x022A	0xA816      	BTFSS       _GT3, BitPos(_GT3+0) 
0x022C	0xD008      	BRA         L_FSM97
0x022E	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0230	0xD006      	BRA         L_FSM97
L__FSM133:
;FIRMWARE_SYA_ver_1_3_0.c,291 :: 		GT1 = 1;
0x0232	0x8A16      	BSF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,292 :: 		GT2 = 0;
0x0234	0x9616      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,293 :: 		GT3 = 0;
0x0236	0x9816      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,294 :: 		next_state = 4;
0x0238	0x0E04      	MOVLW       4
0x023A	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,295 :: 		}
0x023C	0xD000      	BRA         L_FSM98
L_FSM97:
;FIRMWARE_SYA_ver_1_3_0.c,298 :: 		}
L_FSM98:
L_FSM94:
L_FSM90:
;FIRMWARE_SYA_ver_1_3_0.c,299 :: 		break;
0x023E	0xD04B      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,300 :: 		case 7: // S6 - Estado de transicion para flanco positivo
L_FSM99:
;FIRMWARE_SYA_ver_1_3_0.c,301 :: 		if(1 == sn_PosEdge_1){
0x0240	0xA218      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x0242	0xD01B      	BRA         L_FSM100
;FIRMWARE_SYA_ver_1_3_0.c,303 :: 		if((1 == GT1) && (1 == clock0)){
0x0244	0xAA16      	BTFSS       _GT1, BitPos(_GT1+0) 
0x0246	0xD007      	BRA         L_FSM103
0x0248	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x024A	0xD005      	BRA         L_FSM103
L__FSM132:
;FIRMWARE_SYA_ver_1_3_0.c,305 :: 		next_state = 2;
0x024C	0x0E02      	MOVLW       2
0x024E	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,306 :: 		GT2 = 0; // DO NOT
0x0250	0x9616      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,307 :: 		GT3 = 0; // DELETE !!!!
0x0252	0x9816      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,308 :: 		}
0x0254	0xD012      	BRA         L_FSM104
L_FSM103:
;FIRMWARE_SYA_ver_1_3_0.c,310 :: 		else if((1 == GT2) && (1 == clock0)){
0x0256	0xA616      	BTFSS       _GT2, BitPos(_GT2+0) 
0x0258	0xD007      	BRA         L_FSM107
0x025A	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x025C	0xD005      	BRA         L_FSM107
L__FSM131:
;FIRMWARE_SYA_ver_1_3_0.c,312 :: 		next_state = 3;
0x025E	0x0E03      	MOVLW       3
0x0260	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,313 :: 		GT1 = 0; // DO NOT
0x0262	0x9A16      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,314 :: 		GT3 = 0; // DELETE !!!!
0x0264	0x9816      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,315 :: 		}
0x0266	0xD009      	BRA         L_FSM108
L_FSM107:
;FIRMWARE_SYA_ver_1_3_0.c,317 :: 		else if((1 == GT3) && (1 == clock0)){
0x0268	0xA816      	BTFSS       _GT3, BitPos(_GT3+0) 
0x026A	0xD007      	BRA         L_FSM111
0x026C	0xA416      	BTFSS       _clock0, BitPos(_clock0+0) 
0x026E	0xD005      	BRA         L_FSM111
L__FSM130:
;FIRMWARE_SYA_ver_1_3_0.c,319 :: 		next_state = 1;
0x0270	0x0E01      	MOVLW       1
0x0272	0x6E17      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,320 :: 		GT1 = 0; // DO NOT
0x0274	0x9A16      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,321 :: 		GT2 = 0; // DELETE !!!!
0x0276	0x9616      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,322 :: 		}
0x0278	0xD000      	BRA         L_FSM112
L_FSM111:
;FIRMWARE_SYA_ver_1_3_0.c,325 :: 		}
L_FSM112:
L_FSM108:
L_FSM104:
;FIRMWARE_SYA_ver_1_3_0.c,326 :: 		}
L_FSM100:
;FIRMWARE_SYA_ver_1_3_0.c,327 :: 		break;
0x027A	0xD02D      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,328 :: 		default:
L_FSM113:
;FIRMWARE_SYA_ver_1_3_0.c,329 :: 		GT1 = 0;
0x027C	0x9A16      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_1_3_0.c,330 :: 		GT2 = 0;
0x027E	0x9616      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_1_3_0.c,331 :: 		GT3 = 1;
0x0280	0x8816      	BSF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_1_3_0.c,332 :: 		GT1A = 1;
0x0282	0x8419      	BSF         _GT1A, BitPos(_GT1A+0) 
;FIRMWARE_SYA_ver_1_3_0.c,333 :: 		GT2A = 1;
0x0284	0x8619      	BSF         _GT2A, BitPos(_GT2A+0) 
;FIRMWARE_SYA_ver_1_3_0.c,334 :: 		GT3A = 1;
0x0286	0x8219      	BSF         _GT3A, BitPos(_GT3A+0) 
;FIRMWARE_SYA_ver_1_3_0.c,335 :: 		GT4 = 0;
0x0288	0x9C18      	BCF         _GT4, BitPos(_GT4+0) 
;FIRMWARE_SYA_ver_1_3_0.c,336 :: 		GT5 = 0;
0x028A	0x9E18      	BCF         _GT5, BitPos(_GT5+0) 
;FIRMWARE_SYA_ver_1_3_0.c,337 :: 		GT6 = 0;
0x028C	0x9019      	BCF         _GT6, BitPos(_GT6+0) 
;FIRMWARE_SYA_ver_1_3_0.c,338 :: 		M1 = 0;
0x028E	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_1_3_0.c,339 :: 		M2 = 0;
0x0290	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_1_3_0.c,340 :: 		M3 = 0;
0x0292	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_1_3_0.c,341 :: 		current_state = 0;
0x0294	0x6A15      	CLRF        _current_state 
;FIRMWARE_SYA_ver_1_3_0.c,342 :: 		next_state = 0;
0x0296	0x6A17      	CLRF        _next_state 
;FIRMWARE_SYA_ver_1_3_0.c,343 :: 		break;
0x0298	0xD01E      	BRA         L_FSM17
;FIRMWARE_SYA_ver_1_3_0.c,344 :: 		}
L_FSM16:
0x029A	0x5015      	MOVF        _current_state, 0 
0x029C	0x0A00      	XORLW       0
0x029E	0xB4D8      	BTFSC       STATUS, 2 
0x02A0	0xD71A      	BRA         L_FSM18
0x02A2	0x5015      	MOVF        _current_state, 0 
0x02A4	0x0A01      	XORLW       1
0x02A6	0xB4D8      	BTFSC       STATUS, 2 
0x02A8	0xD722      	BRA         L_FSM23
0x02AA	0x5015      	MOVF        _current_state, 0 
0x02AC	0x0A02      	XORLW       2
0x02AE	0xB4D8      	BTFSC       STATUS, 2 
0x02B0	0xD732      	BRA         L_FSM32
0x02B2	0x5015      	MOVF        _current_state, 0 
0x02B4	0x0A03      	XORLW       3
0x02B6	0xB4D8      	BTFSC       STATUS, 2 
0x02B8	0xD742      	BRA         L_FSM41
0x02BA	0x5015      	MOVF        _current_state, 0 
0x02BC	0x0A04      	XORLW       4
0x02BE	0xB4D8      	BTFSC       STATUS, 2 
0x02C0	0xD752      	BRA         L_FSM50
0x02C2	0x5015      	MOVF        _current_state, 0 
0x02C4	0x0A05      	XORLW       5
0x02C6	0xE083      	BZ          L_FSM75
0x02C8	0x5015      	MOVF        _current_state, 0 
0x02CA	0x0A06      	XORLW       6
0x02CC	0xE094      	BZ          L_FSM86
0x02CE	0x5015      	MOVF        _current_state, 0 
0x02D0	0x0A07      	XORLW       7
0x02D2	0xE0B6      	BZ          L_FSM99
0x02D4	0xD7D3      	BRA         L_FSM113
L_FSM17:
;FIRMWARE_SYA_ver_1_3_0.c,346 :: 		}
L_end_FSM:
0x02D6	0x0012      	RETURN      0
; end of _FSM
___CC2DW:
;__Lib_System_xxK40.c,22 :: 		
;__Lib_System_xxK40.c,24 :: 		
0x02D8	0x8E81      	BSF         NVMCON1, 7, 0
;__Lib_System_xxK40.c,25 :: 		
_CC2DL_Loop1:
;__Lib_System_xxK40.c,26 :: 		
0x02DA	0x0009      	TBLRD*+
;__Lib_System_xxK40.c,27 :: 		
0x02DC	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System_xxK40.c,28 :: 		
0x02E0	0x0600      	DECF        R0, 1, 0
;__Lib_System_xxK40.c,29 :: 		
0x02E2	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,30 :: 		
0x02E4	0x0601      	DECF        R1, 1, 0
;__Lib_System_xxK40.c,31 :: 		
0x02E6	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,33 :: 		
L_end___CC2DW:
0x02E8	0x0012      	RETURN      0
; end of ___CC2DW
_InitInterrupt:
;FIRMWARE_SYA_ver_1_3_0.c,409 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_1_3_0.c,411 :: 		PIE0 = 0x30;    // Enable bit de IOC (Interrupt on Change)
0x02EA	0x0E30      	MOVLW       48
0x02EC	0x010E      	MOVLB       14
0x02EE	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_1_3_0.c,412 :: 		PIR0 = 0x00;    // Limpiamos la bandera de IOC
0x02F0	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_1_3_0.c,417 :: 		IOCCN = 0x07;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x02F2	0x0E07      	MOVLW       7
0x02F4	0x010F      	MOVLB       15
0x02F6	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_1_3_0.c,418 :: 		IOCCP = 0x07;   // Activamos las banderas de IOC en Transicion positiva para C0 y C1
0x02F8	0x0E07      	MOVLW       7
0x02FA	0x6F1C      	MOVWF       IOCCP, 1
;FIRMWARE_SYA_ver_1_3_0.c,419 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x02FC	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_1_3_0.c,420 :: 		PIR0.TMR0IF = 0;
0x02FE	0x010E      	MOVLB       14
0x0300	0x9BCA      	BCF         PIR0, 5, 1
;FIRMWARE_SYA_ver_1_3_0.c,421 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x0302	0x0EC0      	MOVLW       192
0x0304	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_1_3_0.c,423 :: 		}
L_end_InitInterrupt:
0x0306	0x0012      	RETURN      0
; end of _InitInterrupt
_main:
;FIRMWARE_SYA_ver_1_3_0.c,120 :: 		void main(){
;FIRMWARE_SYA_ver_1_3_0.c,122 :: 		InitInterrupt(); // MCU interrupt config
0x0308	0xDFF0      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_1_3_0.c,123 :: 		InitMCU();       // MCU pin/reg config
0x030A	0xDE9B      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_1_3_0.c,125 :: 		do{
L_main9:
;FIRMWARE_SYA_ver_1_3_0.c,126 :: 		Events();
0x030C	0xDEBD      	RCALL       _Events
;FIRMWARE_SYA_ver_1_3_0.c,127 :: 		}while((1 == IOCCF.B0) || (1 == IOCCF.B1) || (1 == IOCCF.B2));
0x030E	0x010F      	MOVLB       15
0x0310	0xB11A      	BTFSC       IOCCF, 0, 1
0x0312	0xD7FC      	BRA         L_main9
0x0314	0xB31A      	BTFSC       IOCCF, 1, 1
0x0316	0xD7FA      	BRA         L_main9
0x0318	0xB51A      	BTFSC       IOCCF, 2, 1
0x031A	0xD7F8      	BRA         L_main9
L__main129:
;FIRMWARE_SYA_ver_1_3_0.c,129 :: 		while(1){
L_main14:
;FIRMWARE_SYA_ver_1_3_0.c,130 :: 		current_state = next_state; // Maybe move this with Events
0x031C	0xF015C017  	MOVFF       _next_state, _current_state
;FIRMWARE_SYA_ver_1_3_0.c,131 :: 		FSM();
0x0320	0xDED8      	RCALL       _FSM
;FIRMWARE_SYA_ver_1_3_0.c,132 :: 		}
0x0322	0xD7FC      	BRA         L_main14
;FIRMWARE_SYA_ver_1_3_0.c,134 :: 		}
L_end_main:
0x0324	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [58]    _interrupt
0x0042      [70]    _InitMCU
0x0088      [74]    _Events
0x00D2     [518]    _FSM
0x02D8      [18]    ___CC2DW
0x02EA      [30]    _InitInterrupt
0x0308      [30]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    _current_state
0x0016       [0]    _sn_NegEdge_3
0x0016       [0]    _interruptC1
0x0016       [0]    _GT3
0x0016       [0]    _sn_GoTo
0x0016       [0]    _clock0
0x0016       [0]    _GT2
0x0016       [0]    _GT1
0x0016       [0]    _sn_NegEdge_1
0x0017       [1]    _next_state
0x0018       [0]    _interruptC2
0x0018       [0]    _GT4
0x0018       [0]    _interruptC0
0x0018       [0]    _sn_PosEdge_2
0x0018       [0]    _sn_PosEdge_3
0x0018       [0]    _sn_PosEdge_1
0x0018       [0]    _GT5
0x0018       [0]    _sn_NegEdge_2
0x0019       [0]    _GT1A
0x0019       [0]    _GT3A
0x0019       [0]    _GT6
0x0019       [0]    _GT2A
0x0EC2       [0]    IOCIE_bit
0x0EC2       [1]    PIE0
0x0ECA       [1]    PIR0
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1C       [1]    IOCCP
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F22       [1]    INLVLD
0x0F25       [1]    WPUD
0x0F26       [1]    ANSELD
0x0F2E       [1]    ANSELE
0x0F35       [1]    CM2CON0
0x0F39       [1]    CM1CON0
0x0F60       [1]    ADCON0
0x0F81       [1]    NVMCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F86       [1]    LATD
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8B       [1]    TRISD
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F90       [1]    PORTD
0x0F91       [1]    PORTE
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
