//! **************************************************************************
// Written by: Map P.20131013 on Fri Jun 15 13:52:53 2018
//! **************************************************************************

SCHEMATIC START;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "led_out<0>" LOCATE = SITE "V5" LEVEL 1;
COMP "led_out<1>" LOCATE = SITE "R3" LEVEL 1;
COMP "key_in<0>" LOCATE = SITE "P7" LEVEL 1;
COMP "key_in<1>" LOCATE = SITE "R5" LEVEL 1;
COMP "led_out<2>" LOCATE = SITE "T3" LEVEL 1;
COMP "key_in<2>" LOCATE = SITE "T5" LEVEL 1;
COMP "led_out<3>" LOCATE = SITE "T4" LEVEL 1;
COMP "key_in<3>" LOCATE = SITE "U5" LEVEL 1;
COMP "rst_n" LOCATE = SITE "N4" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "key_scan_0" BEL "led_tmp_0" BEL "key_scan_old_0"
        BEL "clk_key_0" BEL "clk_key_1" BEL "clk_key_2" BEL "clk_key_3" BEL
        "clk_key_4" BEL "clk_key_5" BEL "clk_key_6" BEL "clk_key_7" BEL
        "clk_key_8" BEL "clk_key_9" BEL "clk_key_10" BEL "clk_key_11" BEL
        "clk_key_12" BEL "clk_key_13" BEL "clk_key_14" BEL "clk_key_15" BEL
        "clk_key_16" BEL "clk_key_17" BEL "clk_key_18" BEL "clk_key_19" BEL
        "clk_key_13_1" BEL "clk_key_15_1" BEL "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
SCHEMATIC END;

