
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/nguyen2604/my_designs/des_core/des_core.v
Parsing SystemVerilog input from `/home/nguyen2604/my_designs/des_core/des_core.v' to AST representation.
Storing AST representation for module `$abstract\des_core'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\des_core'.
Generating RTLIL representation for module `\des_core'.

4.1. Analyzing design hierarchy..
Top module:  \des_core

4.2. Analyzing design hierarchy..
Top module:  \des_core
Removing unused module `$abstract\des_core'.
Removed 1 unused modules.
Renaming module des_core to des_core.

5. Generating Graphviz representation of design.
Writing dot description to `/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/06-yosys-synthesis/hierarchy.dot'.
Dumping module des_core to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \des_core

7.2. Analyzing design hierarchy..
Top module:  \des_core
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:883$57 in module des_core.
Marked 2 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:876$54 in module des_core.
Marked 1 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:872$52 in module des_core.
Marked 1 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:864$43 in module des_core.
Marked 2 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:857$40 in module des_core.
Marked 1 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:846$23 in module des_core.
Marked 3 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:811$22 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:686$14 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:601$13 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:516$12 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:431$11 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:346$10 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:261$9 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:176$8 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyen2604/my_designs/des_core/des_core.v:91$7 in module des_core.
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 8 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:883$57'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:876$54'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:872$52'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:864$43'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:857$40'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:846$23'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 32 switches.
<suppressed ~20 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:883$57'.
     1/1: $0\decipher_process[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:876$54'.
     1/1: $0\encipher_process[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:872$52'.
     1/1: $0\encipher_en_sync[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:864$43'.
     1/1: $0\k16_calculation[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:857$40'.
     1/1: $0\key_process[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:846$23'.
     1/1: $0\rcounter[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:811$22'.
     1/2: $0\dn[27:0]
     2/2: $0\cn[27:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:781$15'.
     1/2: $0\rn[31:0]
     2/2: $0\ln[31:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:686$14'.
     1/5: $5\s8_out[3:0]
     2/5: $4\s8_out[3:0]
     3/5: $3\s8_out[3:0]
     4/5: $2\s8_out[3:0]
     5/5: $1\s8_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:601$13'.
     1/5: $5\s7_out[3:0]
     2/5: $4\s7_out[3:0]
     3/5: $3\s7_out[3:0]
     4/5: $2\s7_out[3:0]
     5/5: $1\s7_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:516$12'.
     1/5: $5\s6_out[3:0]
     2/5: $4\s6_out[3:0]
     3/5: $3\s6_out[3:0]
     4/5: $2\s6_out[3:0]
     5/5: $1\s6_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:431$11'.
     1/5: $5\s5_out[3:0]
     2/5: $4\s5_out[3:0]
     3/5: $3\s5_out[3:0]
     4/5: $2\s5_out[3:0]
     5/5: $1\s5_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:346$10'.
     1/5: $5\s4_out[3:0]
     2/5: $4\s4_out[3:0]
     3/5: $3\s4_out[3:0]
     4/5: $2\s4_out[3:0]
     5/5: $1\s4_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:261$9'.
     1/5: $5\s3_out[3:0]
     2/5: $4\s3_out[3:0]
     3/5: $3\s3_out[3:0]
     4/5: $2\s3_out[3:0]
     5/5: $1\s3_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:176$8'.
     1/5: $5\s2_out[3:0]
     2/5: $4\s2_out[3:0]
     3/5: $3\s2_out[3:0]
     4/5: $2\s2_out[3:0]
     5/5: $1\s2_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:91$7'.
     1/5: $5\s1_out[3:0]
     2/5: $4\s1_out[3:0]
     3/5: $3\s1_out[3:0]
     4/5: $2\s1_out[3:0]
     5/5: $1\s1_out[3:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\des_core.\s8_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:686$14'.
No latch inferred for signal `\des_core.\s7_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:601$13'.
No latch inferred for signal `\des_core.\s6_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:516$12'.
No latch inferred for signal `\des_core.\s5_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:431$11'.
No latch inferred for signal `\des_core.\s4_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:346$10'.
No latch inferred for signal `\des_core.\s3_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:261$9'.
No latch inferred for signal `\des_core.\s2_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:176$8'.
No latch inferred for signal `\des_core.\s1_out' from process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:91$7'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\des_core.\decipher_process' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:883$57'.
  created $adff cell `$procdff$444' with positive edge clock and positive level reset.
Creating register for signal `\des_core.\encipher_process' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:876$54'.
  created $adff cell `$procdff$449' with positive edge clock and positive level reset.
Creating register for signal `\des_core.\encipher_en_sync' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:872$52'.
  created $adff cell `$procdff$454' with positive edge clock and positive level reset.
Creating register for signal `\des_core.\k16_calculation' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:864$43'.
  created $adff cell `$procdff$459' with positive edge clock and positive level reset.
Creating register for signal `\des_core.\key_process' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:857$40'.
  created $adff cell `$procdff$464' with positive edge clock and positive level reset.
Creating register for signal `\des_core.\rcounter' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:846$23'.
  created $adff cell `$procdff$469' with positive edge clock and positive level reset.
Creating register for signal `\des_core.\cn' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:811$22'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\des_core.\dn' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:811$22'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\des_core.\ln' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:781$15'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\des_core.\rn' using process `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:781$15'.
  created $dff cell `$procdff$473' with positive edge clock.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:883$57'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:883$57'.
Found and cleaned up 2 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:876$54'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:876$54'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:872$52'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:864$43'.
Found and cleaned up 2 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:857$40'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:857$40'.
Found and cleaned up 1 empty switch in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:846$23'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:846$23'.
Found and cleaned up 4 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:811$22'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:811$22'.
Found and cleaned up 1 empty switch in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:781$15'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:781$15'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:686$14'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:686$14'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:601$13'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:601$13'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:516$12'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:516$12'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:431$11'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:431$11'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:346$10'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:346$10'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:261$9'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:261$9'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:176$8'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:176$8'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:91$7'.
Removing empty process `des_core.$proc$/home/nguyen2604/my_designs/des_core/des_core.v:91$7'.
Cleaned up 52 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module des_core...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~37 debug messages>

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 13 unused cells and 115 unused wires.
<suppressed ~14 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $procmux$234.
    dead port 2/4 on $pmux $procmux$234.
    dead port 3/4 on $pmux $procmux$234.
    dead port 2/2 on $mux $procmux$240.
    dead port 2/2 on $mux $procmux$245.
    dead port 2/2 on $mux $procmux$251.
    dead port 1/4 on $pmux $procmux$260.
    dead port 2/4 on $pmux $procmux$260.
    dead port 3/4 on $pmux $procmux$260.
    dead port 2/2 on $mux $procmux$266.
    dead port 2/2 on $mux $procmux$271.
    dead port 2/2 on $mux $procmux$277.
    dead port 1/4 on $pmux $procmux$286.
    dead port 2/4 on $pmux $procmux$286.
    dead port 3/4 on $pmux $procmux$286.
    dead port 2/2 on $mux $procmux$292.
    dead port 2/2 on $mux $procmux$297.
    dead port 2/2 on $mux $procmux$303.
    dead port 1/4 on $pmux $procmux$312.
    dead port 2/4 on $pmux $procmux$312.
    dead port 3/4 on $pmux $procmux$312.
    dead port 2/2 on $mux $procmux$318.
    dead port 2/2 on $mux $procmux$323.
    dead port 2/2 on $mux $procmux$329.
    dead port 1/4 on $pmux $procmux$338.
    dead port 2/4 on $pmux $procmux$338.
    dead port 3/4 on $pmux $procmux$338.
    dead port 2/2 on $mux $procmux$344.
    dead port 2/2 on $mux $procmux$349.
    dead port 2/2 on $mux $procmux$355.
    dead port 1/4 on $pmux $procmux$364.
    dead port 2/4 on $pmux $procmux$364.
    dead port 3/4 on $pmux $procmux$364.
    dead port 2/2 on $mux $procmux$370.
    dead port 2/2 on $mux $procmux$375.
    dead port 2/2 on $mux $procmux$381.
    dead port 1/4 on $pmux $procmux$390.
    dead port 2/4 on $pmux $procmux$390.
    dead port 3/4 on $pmux $procmux$390.
    dead port 2/2 on $mux $procmux$396.
    dead port 2/2 on $mux $procmux$401.
    dead port 2/2 on $mux $procmux$407.
    dead port 1/4 on $pmux $procmux$416.
    dead port 2/4 on $pmux $procmux$416.
    dead port 3/4 on $pmux $procmux$416.
    dead port 2/2 on $mux $procmux$422.
    dead port 2/2 on $mux $procmux$427.
    dead port 2/2 on $mux $procmux$433.
Removed 48 multiplexer ports.
<suppressed ~21 debug messages>

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

32. Rerunning OPT passes. (Maybe there is more to do…)

33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

36. Executing OPT_DFF pass (perform DFF optimizations).

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

39. Executing FSM pass (extract and optimize FSM).

39.1. Executing FSM_DETECT pass (finding FSMs in design).

39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

45. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$473 ($dff) from module des_core (D = $xor$/home/nguyen2604/my_designs/des_core/des_core.v:784$17_Y, Q = \rn).
Adding EN signal on $procdff$472 ($dff) from module des_core (D = \r_input, Q = \ln).
Adding EN signal on $procdff$471 ($dff) from module des_core (D = $0\dn[27:0], Q = \dn).
Adding EN signal on $procdff$470 ($dff) from module des_core (D = $0\cn[27:0], Q = \cn).
Adding EN signal on $procdff$469 ($adff) from module des_core (D = $add$/home/nguyen2604/my_designs/des_core/des_core.v:849$25_Y, Q = \rcounter).
Adding EN signal on $procdff$464 ($adff) from module des_core (D = $0\key_process[0:0], Q = \key_process).
Adding EN signal on $procdff$449 ($adff) from module des_core (D = $0\encipher_process[0:0], Q = \encipher_process).
Adding EN signal on $procdff$444 ($adff) from module des_core (D = $procmux$190_Y, Q = \decipher_process).

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~3 debug messages>

48. Rerunning OPT passes. (Maybe there is more to do…)

49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

52. Executing OPT_DFF pass (perform DFF optimizations).

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

54. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

55. Rerunning OPT passes. (Maybe there is more to do…)

56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

59. Executing OPT_DFF pass (perform DFF optimizations).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

62. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$100 ($auto$proc_rom.cc:155:do_switch$98).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$104 ($auto$proc_rom.cc:155:do_switch$102).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$108 ($auto$proc_rom.cc:155:do_switch$106).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$112 ($auto$proc_rom.cc:155:do_switch$110).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$116 ($auto$proc_rom.cc:155:do_switch$114).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$120 ($auto$proc_rom.cc:155:do_switch$118).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$124 ($auto$proc_rom.cc:155:do_switch$122).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$128 ($auto$proc_rom.cc:155:do_switch$126).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$132 ($auto$proc_rom.cc:155:do_switch$130).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$136 ($auto$proc_rom.cc:155:do_switch$134).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$140 ($auto$proc_rom.cc:155:do_switch$138).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$144 ($auto$proc_rom.cc:155:do_switch$142).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$148 ($auto$proc_rom.cc:155:do_switch$146).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$152 ($auto$proc_rom.cc:155:do_switch$150).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$156 ($auto$proc_rom.cc:155:do_switch$154).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$160 ($auto$proc_rom.cc:155:do_switch$158).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$164 ($auto$proc_rom.cc:155:do_switch$162).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$168 ($auto$proc_rom.cc:155:do_switch$166).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$172 ($auto$proc_rom.cc:155:do_switch$170).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$176 ($auto$proc_rom.cc:155:do_switch$174).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$180 ($auto$proc_rom.cc:155:do_switch$178).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$184 ($auto$proc_rom.cc:155:do_switch$182).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$188 ($auto$proc_rom.cc:155:do_switch$186).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$64 ($auto$proc_rom.cc:155:do_switch$62).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$68 ($auto$proc_rom.cc:155:do_switch$66).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$72 ($auto$proc_rom.cc:155:do_switch$70).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$76 ($auto$proc_rom.cc:155:do_switch$74).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$80 ($auto$proc_rom.cc:155:do_switch$78).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$84 ($auto$proc_rom.cc:155:do_switch$82).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$88 ($auto$proc_rom.cc:155:do_switch$86).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$92 ($auto$proc_rom.cc:155:do_switch$90).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$96 ($auto$proc_rom.cc:155:do_switch$94).
Removed top 3 bits (of 4) from port B of cell des_core.$eq$/home/nguyen2604/my_designs/des_core/des_core.v:67$1 ($eq).
Removed top 3 bits (of 4) from port B of cell des_core.$add$/home/nguyen2604/my_designs/des_core/des_core.v:849$25 ($add).
Removed top 1 bits (of 4) from port B of cell des_core.$eq$/home/nguyen2604/my_designs/des_core/des_core.v:855$34 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$auto$opt_dff.cc:195:make_patterns_logic$488 ($ne).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$236_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$262_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$288_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$314_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$366_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$392_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$418_CMP0 ($eq).

63. Executing PEEPOPT pass (run peephole optimizers).

64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

65. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module des_core:
  creating $macc model for $add$/home/nguyen2604/my_designs/des_core/des_core.v:849$25 ($add).
  creating $alu model for $macc $add$/home/nguyen2604/my_designs/des_core/des_core.v:849$25.
  creating $alu cell for $add$/home/nguyen2604/my_designs/des_core/des_core.v:849$25: $auto$alumacc.cc:485:replace_alu$490
  created 1 $alu and 0 $macc cells.

66. Executing SHARE pass (SAT-based resource sharing).
Found 32 cells in module des_core that may be considered for resource sharing.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$99 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$288_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$95 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$289_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$91 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$263_CMP $procmux$262_CMP $procmux$261_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$87 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$261_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$83 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$262_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$79 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$263_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$75 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$237_CMP $procmux$236_CMP $procmux$235_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$71 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$235_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$67 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$236_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$63 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$237_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$187 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$419_CMP $procmux$418_CMP $procmux$417_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$183 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$417_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$179 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$418_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$175 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$419_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$171 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$393_CMP $procmux$392_CMP $procmux$391_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$167 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$391_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$163 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$392_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$159 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$393_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$155 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$367_CMP $procmux$366_CMP $procmux$365_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$151 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$365_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$147 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$366_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$143 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$367_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$139 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$341_CMP $procmux$340_CMP $procmux$339_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$135 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$339_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$131 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$340_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$127 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$341_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$123 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$315_CMP $procmux$314_CMP $procmux$313_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$119 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$313_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$115 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$314_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$111 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$315_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$107 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$289_CMP $procmux$288_CMP $procmux$287_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$103 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$287_CMP.
    No candidates found.

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

72. Executing OPT_DFF pass (perform DFF optimizations).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

74. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

75. Executing MEMORY pass.

75.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

75.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

75.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

75.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

75.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:155:do_switch$102'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$106'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$110'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$114'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$118'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$122'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$126'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$130'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$134'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$138'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$142'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$146'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$150'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$154'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$158'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$162'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$166'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$170'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$174'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$178'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$182'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$186'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$62'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$66'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$70'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$74'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$78'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$82'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$86'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$90'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$94'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:155:do_switch$98'[0] in module `\des_core': no output FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$102'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$106'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$110'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$114'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$118'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$122'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$126'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$130'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$134'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$138'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$142'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$146'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$150'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$154'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$158'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$162'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$166'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$170'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$174'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$178'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$182'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$186'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$62'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$66'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$70'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$74'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$78'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$82'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$86'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$90'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$94'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$98'[0] in module `\des_core': no address FF found.

75.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

75.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

75.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

75.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

75.10. Executing MEMORY_COLLECT pass (generating $mem cells).

76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

77. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~9 debug messages>

78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

79. Executing OPT_DFF pass (perform DFF optimizations).

80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

81. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:155:do_switch$102 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$106 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$110 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$114 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$118 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$122 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$126 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$130 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$134 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$138 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$142 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$146 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$150 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$154 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$158 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$162 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$166 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$170 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$174 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$178 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$182 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$186 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$62 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$66 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$70 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$74 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$78 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$82 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$86 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$90 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$94 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:155:do_switch$98 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

82. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][6]$1991:
      Old ports: A=4'0000, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971 [0] 1'0 $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][5]$1988:
      Old ports: A=4'1101, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][2]$b$1969
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][2]$b$1969 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][2]$b$1969 [3:2] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][4]$1985:
      Old ports: A=4'0110, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][2]$a$1968
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][2]$a$1968 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][2]$a$1968 [3:2] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][2]$a$1968 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][3]$1982:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$b$1966
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$b$1966 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$b$1966 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][2]$1979:
      Old ports: A=4'0111, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$a$1965
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$a$1965 [3] $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$a$1965 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$a$1965 [2:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][1]$a$1965 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][1]$1976:
      Old ports: A=4'0100, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$b$1963
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$b$1963 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$b$1963 [3] $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$b$1963 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][0]$1973:
      Old ports: A=4'1010, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$a$1962
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$a$1962 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$a$1962 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][0]$a$1962 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][6]$1946:
      Old ports: A=4'1110, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$a$1926
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$a$1926 [3] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$a$1926 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$a$1926 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][5]$1943:
      Old ports: A=4'0011, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$b$1924
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$b$1924 [2] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$b$1924 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$b$1924 [3] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$b$1924 [1] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$b$1924 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][4]$1940:
      Old ports: A=4'0000, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$a$1923
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$a$1923 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$a$1923 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$a$1923 [0] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][2]$a$1923 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][3]$1937:
      Old ports: A=4'0110, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$b$1921
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$b$1921 [3] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$b$1921 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$b$1921 [2] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$b$1921 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$b$1921 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][2]$1934:
      Old ports: A=4'1001, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$a$1920
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$a$1920 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$a$1920 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][1]$a$1920 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][1]$1931:
      Old ports: A=4'1010, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$b$1918
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$b$1918 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$b$1918 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$b$1918 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][0]$1928:
      Old ports: A=4'1100, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$a$1917
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$a$1917 [2] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$a$1917 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$a$1917 [3] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$a$1917 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][0]$a$1917 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][6]$1901:
      Old ports: A=4'1110, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$a$1881
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$a$1881 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$a$1881 [3] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$a$1881 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$a$1881 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][5]$1898:
      Old ports: A=4'0000, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$b$1879
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$b$1879 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$b$1879 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$b$1879 [0] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$b$1879 [0] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$b$1879 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][4]$1895:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$a$1878
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$a$1878 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][2]$a$1878 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][3]$1892:
      Old ports: A=4'1010, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$b$1876
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$b$1876 [3] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$b$1876 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$b$1876 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$b$1876 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][2]$1889:
      Old ports: A=4'0001, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$a$1875
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$a$1875 [2] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$a$1875 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$a$1875 [3] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][1]$a$1875 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][1]$1886:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$b$1873
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$b$1873 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$b$1873 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$b$1873 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][0]$1883:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$a$1872
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$a$1872 [2] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$a$1872 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$a$1872 [3] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$a$1872 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][0]$a$1872 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][6]$1856:
      Old ports: A=4'0000, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$a$1836
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$a$1836 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$a$1836 [3:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$a$1836 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][5]$1853:
      Old ports: A=4'0110, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$b$1834
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$b$1834 [3] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$b$1834 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$b$1834 [2] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$b$1834 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$b$1834 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][4]$1850:
      Old ports: A=4'1010, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$a$1833
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$a$1833 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$a$1833 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][2]$a$1833 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][3]$1847:
      Old ports: A=4'0111, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$b$1831
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$b$1831 [3] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$b$1831 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$b$1831 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][2]$1844:
      Old ports: A=4'1100, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$a$1830
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$a$1830 [2] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$a$1830 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$a$1830 [3] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$a$1830 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$a$1830 [2] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][1]$a$1830 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][1]$1841:
      Old ports: A=4'1011, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$b$1828
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$b$1828 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$b$1828 [3] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$b$1828 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][0]$1838:
      Old ports: A=4'0001, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$a$1827
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$a$1827 [2] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$a$1827 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$a$1827 [3] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$a$1827 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][6]$1811:
      Old ports: A=4'0010, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$a$1791
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$a$1791 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$a$1791 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$a$1791 [0] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$a$1791 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][5]$1808:
      Old ports: A=4'0101, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$b$1789
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$b$1789 [3] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$b$1789 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$b$1789 [2:1] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][4]$1805:
      Old ports: A=4'1110, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$a$1788
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$a$1788 [2] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$a$1788 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$a$1788 [3] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$a$1788 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][2]$a$1788 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][3]$1802:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$b$1786
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$b$1786 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$b$1786 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$b$1786 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][2]$1799:
      Old ports: A=4'0100, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$a$1785
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$a$1785 [2] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$a$1785 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$a$1785 [3] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$a$1785 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][1]$a$1785 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][1]$1796:
      Old ports: A=4'1011, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$b$1783
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$b$1783 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$b$1783 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][0]$1793:
      Old ports: A=4'1101, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$a$1782
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$a$1782 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$a$1782 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$a$1782 [0] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][0]$a$1782 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][6]$1766:
      Old ports: A=4'0101, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$a$1746
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$a$1746 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$a$1746 [3:2] = $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$a$1746 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][5]$1763:
      Old ports: A=4'1001, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$b$1744
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$b$1744 [3] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$b$1744 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$b$1744 [2] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$b$1744 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$b$1744 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][4]$1760:
      Old ports: A=4'0011, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [2] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [3] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [2] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][3]$1757:
      Old ports: A=4'1000, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$b$1741
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$b$1741 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$b$1741 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$b$1741 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][2]$1754:
      Old ports: A=4'1111, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [0] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [0] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][1]$1751:
      Old ports: A=4'0010, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$b$1738
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$b$1738 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$b$1738 [3] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$b$1738 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$b$1738 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][0]$1748:
      Old ports: A=4'0100, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$a$1737
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$a$1737 [2] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$a$1737 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$a$1737 [3] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$a$1737 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$a$1737 [0] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][0]$a$1737 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][6]$1721:
      Old ports: A=4'0011, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$a$1701
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$a$1701 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$a$1701 [3] $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$a$1701 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][5]$1718:
      Old ports: A=4'1001, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$b$1699
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$b$1699 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$b$1699 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$b$1699 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][4]$1715:
      Old ports: A=4'1111, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$a$1698
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$a$1698 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$a$1698 [3:1] = { 2'11 $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$a$1698 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][3]$1712:
      Old ports: A=4'1000, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$b$1696
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$b$1696 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$b$1696 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$b$1696 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][2]$1709:
      Old ports: A=4'0100, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$a$1695
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$a$1695 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$a$1695 [3] $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$a$1695 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][1]$a$1695 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][1]$1706:
      Old ports: A=4'1110, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$b$1693
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$b$1693 [3] $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$b$1693 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$b$1693 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][0]$1703:
      Old ports: A=4'0010, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$a$1692
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$a$1692 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$a$1692 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][6]$1676:
      Old ports: A=4'1111, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$a$1656
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$a$1656 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$a$1656 [3] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$a$1656 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$a$1656 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][5]$1673:
      Old ports: A=4'1010, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$b$1654
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$b$1654 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$b$1654 [3:2] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$b$1654 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][4]$1670:
      Old ports: A=4'0000, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$a$1653
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$a$1653 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$a$1653 [3:2] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$a$1653 [0] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][2]$a$1653 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][3]$1667:
      Old ports: A=4'1110, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$b$1651
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$b$1651 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$b$1651 [3] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$b$1651 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$b$1651 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][2]$1664:
      Old ports: A=4'1001, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$a$1650
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$a$1650 [2] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$a$1650 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$a$1650 [3] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][1]$a$1650 [1] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][1]$1661:
      Old ports: A=4'0100, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$b$1648
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$b$1648 [2] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$b$1648 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$b$1648 [3] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$b$1648 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][0]$1658:
      Old ports: A=4'0111, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$a$1647
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$a$1647 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][0]$a$1647 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][6]$1631:
      Old ports: A=4'0000, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$a$1611
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$a$1611 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$a$1611 [3:2] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$a$1611 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$a$1611 [1] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$a$1611 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][5]$1628:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$b$1609
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$b$1609 [2] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$b$1609 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$b$1609 [3] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$b$1609 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$b$1609 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][4]$1625:
      Old ports: A=4'1100, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$a$1608
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$a$1608 [3] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$a$1608 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$a$1608 [2:1] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][3]$1622:
      Old ports: A=4'0111, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$b$1606
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$b$1606 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$b$1606 [3:1] = { 2'01 $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$b$1606 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][2]$1619:
      Old ports: A=4'1010, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$a$1605
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$a$1605 [3] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$a$1605 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][1]$a$1605 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][1]$1616:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$b$1603
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$b$1603 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$b$1603 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$b$1603 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][0]$1613:
      Old ports: A=4'0001, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$a$1602
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$a$1602 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$a$1602 [3:2] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$a$1602 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$a$1602 [1] $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][0]$a$1602 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][6]$1586:
      Old ports: A=4'0101, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$a$1566
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$a$1566 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$a$1566 [3:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$a$1566 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][5]$1583:
      Old ports: A=4'0011, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$b$1564
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$b$1564 [2] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$b$1564 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$b$1564 [3] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$b$1564 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$b$1564 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][4]$1580:
      Old ports: A=4'1010, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$a$1563
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$a$1563 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][2]$a$1563 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][3]$1577:
      Old ports: A=4'1011, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3:2] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][2]$1574:
      Old ports: A=4'0110, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$a$1560
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$a$1560 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$a$1560 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$a$1560 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][1]$1571:
      Old ports: A=4'1000, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][0]$1568:
      Old ports: A=4'1101, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$a$1557
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$a$1557 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$a$1557 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$a$1557 [0] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$a$1557 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][6]$1541:
      Old ports: A=4'1010, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$a$1521
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$a$1521 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$a$1521 [3:2] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$a$1521 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$a$1521 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][5]$1538:
      Old ports: A=4'0011, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$b$1519
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$b$1519 [2] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$b$1519 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$b$1519 [3] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$b$1519 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$b$1519 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][4]$1535:
      Old ports: A=4'0101, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$a$1518
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$a$1518 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$a$1518 [3] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$a$1518 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][2]$a$1518 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][3]$1532:
      Old ports: A=4'0001, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$b$1516
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$b$1516 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$b$1516 [3:2] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$b$1516 [0] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$b$1516 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][2]$1529:
      Old ports: A=4'0100, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$a$1515
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$a$1515 [2] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$a$1515 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$a$1515 [3] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$a$1515 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][1]$a$1515 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][1]$1526:
      Old ports: A=4'1000, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$b$1513
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$b$1513 [3] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$b$1513 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$b$1513 [2] $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$b$1513 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][0]$1523:
      Old ports: A=4'1111, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$a$1512
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$a$1512 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$a$1512 [3:1] = { 2'11 $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][0]$a$1512 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][6]$1496:
      Old ports: A=4'0011, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$a$1476
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$a$1476 [3] $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$a$1476 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$a$1476 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][5]$1493:
      Old ports: A=4'1001, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$b$1474
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$b$1474 [3] $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$b$1474 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$b$1474 [2] $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$b$1474 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$b$1474 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][4]$1490:
      Old ports: A=4'1111, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$a$1473
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$a$1473 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$a$1473 [3:1] = { 2'11 $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][2]$a$1473 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][3]$1487:
      Old ports: A=4'0010, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$b$1471
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$b$1471 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$b$1471 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$b$1471 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][2]$1484:
      Old ports: A=4'1101, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$a$1470
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$a$1470 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$a$1470 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$a$1470 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][1]$1481:
      Old ports: A=4'1110, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$b$1468
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$b$1468 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$b$1468 [3:2] $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$b$1468 [0] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$b$1468 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][0]$1478:
      Old ports: A=4'0100, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$a$1467
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$a$1467 [2] $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$a$1467 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$a$1467 [3] $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][0]$a$1467 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][6]$1451:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$a$1431
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$a$1431 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$a$1431 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][5]$1448:
      Old ports: A=4'1100, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$b$1429
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$b$1429 [2] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$b$1429 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$b$1429 [3] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$b$1429 [1] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$b$1429 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][4]$1445:
      Old ports: A=4'1010, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$a$1428
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$a$1428 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][2]$a$1428 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][3]$1442:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$b$1426
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$b$1426 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$b$1426 [3] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$b$1426 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$b$1426 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][2]$1439:
      Old ports: A=4'1110, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$a$1425
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$a$1425 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$a$1425 [3] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$a$1425 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$a$1425 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][1]$1436:
      Old ports: A=4'0111, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$b$1423
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$b$1423 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$b$1423 [3:1] = { 2'01 $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$b$1423 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][0]$1433:
      Old ports: A=4'0000, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [0] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [0] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][6]$1406:
      Old ports: A=4'0101, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$a$1386
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$a$1386 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$a$1386 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][5]$1403:
      Old ports: A=4'0110, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$b$1384
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$b$1384 [3] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$b$1384 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$b$1384 [2] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$b$1384 [0] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][4]$1400:
      Old ports: A=4'0011, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [3] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][3]$1397:
      Old ports: A=4'1011, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$b$1381
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$b$1381 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$b$1381 [3:1] = { 2'10 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$b$1381 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][2]$1394:
      Old ports: A=4'0010, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$a$1380
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$a$1380 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$a$1380 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$a$1380 [0] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][1]$a$1380 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][1]$1391:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$b$1378
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$b$1378 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$b$1378 [3] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$b$1378 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$b$1378 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][0]$1388:
      Old ports: A=4'1110, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3:2] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [1] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][6]$1361:
      Old ports: A=4'0000, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$a$1341
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$a$1341 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$a$1341 [3:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$a$1341 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][5]$1358:
      Old ports: A=4'0111, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$b$1339
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$b$1339 [3] $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$b$1339 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$b$1339 [2:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$b$1339 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][4]$1355:
      Old ports: A=4'1011, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$a$1338
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$a$1338 [2] $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$a$1338 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$a$1338 [3] $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$a$1338 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$a$1338 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][3]$1352:
      Old ports: A=4'0100, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$b$1336
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$b$1336 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$b$1336 [3] $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$b$1336 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][2]$1349:
      Old ports: A=4'0011, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$a$1335
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$a$1335 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$a$1335 [3] $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$a$1335 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][1]$a$1335 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][1]$1346:
      Old ports: A=4'1010, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$b$1333
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$b$1333 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$b$1333 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$b$1333 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][0]$1343:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$a$1332
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$a$1332 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$a$1332 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][0]$a$1332 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][6]$1316:
      Old ports: A=4'1001, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$a$1296
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$a$1296 [3] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$a$1296 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$a$1296 [2] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$a$1296 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][5]$1313:
      Old ports: A=4'1100, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$b$1294
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$b$1294 [3] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$b$1294 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$b$1294 [2] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$b$1294 [0] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][4]$1310:
      Old ports: A=4'0101, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$a$1293
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$a$1293 [3] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$a$1293 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$a$1293 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][2]$a$1293 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][3]$1307:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$b$1291
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$b$1291 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$b$1291 [3] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$b$1291 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$b$1291 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][2]$1304:
      Old ports: A=4'1010, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$a$1290
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$a$1290 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$a$1290 [3] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$a$1290 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][1]$a$1290 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][1]$1301:
      Old ports: A=4'0111, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$b$1288
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$b$1288 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$b$1288 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][0]$1298:
      Old ports: A=4'0000, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$a$1287
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$a$1287 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$a$1287 [3:2] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$a$1287 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$a$1287 [1] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][0]$a$1287 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][6]$1271:
      Old ports: A=4'0110, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$a$1251
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$a$1251 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$a$1251 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$a$1251 [0] $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$a$1251 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][5]$1268:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$b$1249
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$b$1249 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$b$1249 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$b$1249 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][4]$1265:
      Old ports: A=4'1100, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$a$1248
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$a$1248 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$a$1248 [3] $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$a$1248 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][2]$a$1248 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][3]$1262:
      Old ports: A=4'1000, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$b$1246
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$b$1246 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$b$1246 [3:2] $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$b$1246 [0] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$b$1246 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][2]$1259:
      Old ports: A=4'1111, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$a$1245
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$a$1245 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$a$1245 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$a$1245 [0] $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][1]$a$1245 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][1]$1256:
      Old ports: A=4'0100, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$b$1243
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$b$1243 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$b$1243 [3:1] = { 2'01 $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$b$1243 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][0]$1253:
      Old ports: A=4'0011, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$a$1242
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$a$1242 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$a$1242 [3] $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$a$1242 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][0]$a$1242 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][6]$1226:
      Old ports: A=4'1100, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$a$1206
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$a$1206 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$a$1206 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$a$1206 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$a$1206 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][5]$1223:
      Old ports: A=4'0010, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$b$1204
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$b$1204 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$b$1204 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$b$1204 [0] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$b$1204 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][4]$1220:
      Old ports: A=4'1001, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$a$1203
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$a$1203 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$a$1203 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$a$1203 [2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$a$1203 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$a$1203 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][3]$1217:
      Old ports: A=4'0011, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][2]$1214:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][1]$1211:
      Old ports: A=4'1000, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$b$1198
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$b$1198 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$b$1198 [3:2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$b$1198 [0] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$b$1198 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][0]$1208:
      Old ports: A=4'1111, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197 [3:2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197 [1] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][6]$1181:
      Old ports: A=4'1011, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$a$1161
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$a$1161 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$a$1161 [3] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$a$1161 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$a$1161 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][5]$1178:
      Old ports: A=4'1110, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$b$1159
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$b$1159 [2] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$b$1159 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$b$1159 [3] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$b$1159 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$b$1159 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][4]$1175:
      Old ports: A=4'0100, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$a$1158
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$a$1158 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$a$1158 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$a$1158 [0] 1'1 $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][2]$a$1158 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][3]$1172:
      Old ports: A=4'1000, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [3] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [0] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][2]$1169:
      Old ports: A=4'0110, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155 [0] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][1]$1166:
      Old ports: A=4'1101, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$b$1153
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$b$1153 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$b$1153 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$b$1153 [0] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$b$1153 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][0]$1163:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$a$1152
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$a$1152 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$a$1152 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][0]$a$1152 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][6]$1136:
      Old ports: A=4'0101, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$a$1116
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$a$1116 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$a$1116 [3:2] = $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$a$1116 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][5]$1133:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$b$1114
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$b$1114 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$b$1114 [3] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$b$1114 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$b$1114 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][4]$1130:
      Old ports: A=4'1011, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$a$1113
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$a$1113 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$a$1113 [3:2] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$a$1113 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][2]$a$1113 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][3]$1127:
      Old ports: A=4'0011, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$b$1111
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$b$1111 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$b$1111 [3:1] = { 2'00 $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$b$1111 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][2]$1124:
      Old ports: A=4'1000, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110 [0] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][1]$1121:
      Old ports: A=4'0100, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108 [2] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108 [3] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][0]$1118:
      Old ports: A=4'1101, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$a$1107
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$a$1107 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$a$1107 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$a$1107 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][6]$1091:
      Old ports: A=4'1100, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$a$1071
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$a$1071 [2] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$a$1071 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$a$1071 [3] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$a$1071 [1] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$a$1071 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][5]$1088:
      Old ports: A=4'0101, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$b$1069
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$b$1069 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$b$1069 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$b$1069 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][4]$1085:
      Old ports: A=4'0010, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$a$1068
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$a$1068 [3] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$a$1068 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$a$1068 [2] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$a$1068 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][3]$1082:
      Old ports: A=4'0110, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$b$1066
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$b$1066 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$b$1066 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][2]$1079:
      Old ports: A=4'0011, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$a$1065
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$a$1065 [2] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$a$1065 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$a$1065 [3] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$a$1065 [1] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][1]$a$1065 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][1]$1076:
      Old ports: A=4'0000, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$b$1063
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$b$1063 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$b$1063 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$b$1063 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][0]$1073:
      Old ports: A=4'1101, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$a$1062
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$a$1062 [3] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$a$1062 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$a$1062 [2] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][0]$a$1062 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][6]$1046:
      Old ports: A=4'1011, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$a$1026
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$a$1026 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$a$1026 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$a$1026 [3] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$a$1026 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$a$1026 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$a$1026 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][5]$1043:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$b$1024
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$b$1024 [3] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$b$1024 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$b$1024 [2:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$b$1024 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][4]$1040:
      Old ports: A=4'0001, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$a$1023
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$a$1023 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$a$1023 [3] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$a$1023 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][2]$a$1023 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][3]$1037:
      Old ports: A=4'1111, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$b$1021
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$b$1021 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$b$1021 [3:2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$b$1021 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$b$1021 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][2]$1034:
      Old ports: A=4'0110, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [3] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [1] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][1]$1031:
      Old ports: A=4'1001, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [3:2] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][0]$1028:
      Old ports: A=4'1010, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$a$1017
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$a$1017 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$a$1017 [3:2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$a$1017 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$a$1017 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][6]$1001:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$a$981
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$a$981 [3] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$a$981 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$a$981 [2:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$a$981 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][5]$998:
      Old ports: A=4'0101, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$b$979
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$b$979 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$b$979 [3] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$b$979 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$b$979 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][4]$995:
      Old ports: A=4'1001, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$a$978
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$a$978 [2] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$a$978 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$a$978 [3] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$a$978 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][2]$a$978 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][3]$992:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$b$976
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$b$976 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$b$976 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$b$976 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][2]$989:
      Old ports: A=4'1010, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$a$975
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$a$975 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$a$975 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][1]$a$975 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][1]$986:
      Old ports: A=4'0000, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$b$973
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$b$973 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$b$973 [3:2] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$b$973 [0] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$b$973 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][0]$983:
      Old ports: A=4'0011, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$a$972
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$a$972 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$a$972 [3] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$a$972 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$a$972 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][6]$956:
      Old ports: A=4'0101, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][3]$a$936
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][3]$a$936 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][3]$a$936 [3:2] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][3]$a$936 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][5]$953:
      Old ports: A=4'0011, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934 [2] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934 [3] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][4]$950:
      Old ports: A=4'1111, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933 [3:2] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933 [1] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][3]$947:
      Old ports: A=4'0111, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$b$931
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$b$931 [3] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$b$931 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$b$931 [2] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$b$931 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][2]$944:
      Old ports: A=4'1100, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$a$930
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$a$930 [2] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$a$930 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$a$930 [3] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$a$930 [1] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][1]$a$930 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][1]$941:
      Old ports: A=4'1001, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][0]$b$928
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][0]$b$928 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][0]$b$928 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][0]$b$928 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][0]$938:
      Old ports: A=4'1010, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][0]$a$927
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][0]$a$927 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][0]$a$927 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][6]$911:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$a$891
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$a$891 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$a$891 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$a$891 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][5]$908:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$b$889
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$b$889 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$b$889 [3] $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$b$889 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$b$889 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][4]$905:
      Old ports: A=4'0100, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$a$888
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$a$888 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$a$888 [3:1] = { 2'01 $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][2]$a$888 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][3]$902:
      Old ports: A=4'0000, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$b$886
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$b$886 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$b$886 [3:1] = { 2'00 $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$b$886 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][2]$899:
      Old ports: A=4'0110, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$a$885
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$a$885 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$a$885 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$a$885 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][1]$896:
      Old ports: A=4'1011, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$b$883
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$b$883 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$b$883 [3] $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$b$883 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$b$883 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][0]$893:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$a$882
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$a$882 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$a$882 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][0]$a$882 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][6]$866:
      Old ports: A=4'1011, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846 [2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846 [3] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846 [1] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][5]$863:
      Old ports: A=4'1000, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$b$844
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$b$844 [3] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$b$844 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$b$844 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$b$844 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][4]$860:
      Old ports: A=4'0001, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$a$843
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$a$843 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][2]$a$843 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][3]$857:
      Old ports: A=4'1001, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$b$841
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$b$841 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$b$841 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][2]$854:
      Old ports: A=4'0000, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [3:2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [0] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][1]$851:
      Old ports: A=4'1110, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$b$838
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$b$838 [2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$b$838 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$b$838 [3] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$b$838 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$b$838 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][0]$848:
      Old ports: A=4'0111, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$a$837
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$a$837 [3] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$a$837 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$a$837 [2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][0]$a$837 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][6]$821:
      Old ports: A=4'1010, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$a$801
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$a$801 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$a$801 [3] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$a$801 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$a$801 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][5]$818:
      Old ports: A=4'0000, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$b$799
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$b$799 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$b$799 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$b$799 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][4]$815:
      Old ports: A=4'0110, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$a$798
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$a$798 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$a$798 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$a$798 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][3]$812:
      Old ports: A=4'0010, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796 [0] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][2]$809:
      Old ports: A=4'0001, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795 [1] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][1]$806:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793 [3] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793 [2:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][0]$803:
      Old ports: A=4'1011, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$a$792
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$a$792 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$a$792 [3:1] = { 2'10 $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$a$792 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][6]$776:
      Old ports: A=4'0110, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$a$756
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$a$756 [2] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$a$756 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$a$756 [3] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$a$756 [1] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][5]$773:
      Old ports: A=4'1100, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$b$754
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$b$754 [3] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$b$754 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$b$754 [2:1] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][4]$770:
      Old ports: A=4'1111, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$a$753
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$a$753 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$a$753 [3:2] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$a$753 [0] } = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][2]$a$753 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][3]$767:
      Old ports: A=4'0111, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [3] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [0] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][2]$764:
      Old ports: A=4'1010, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$a$750
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$a$750 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$a$750 [3:2] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$a$750 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][1]$761:
      Old ports: A=4'0001, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$b$748
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$b$748 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$b$748 [3:2] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$b$748 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$b$748 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][0]$758:
      Old ports: A=4'0100, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$a$747
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$a$747 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$a$747 [3] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][0]$a$747 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][6]$731:
      Old ports: A=4'0011, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$a$711
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$a$711 [3] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$a$711 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$a$711 [2] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$a$711 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][5]$728:
      Old ports: A=4'1111, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$b$709
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$b$709 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$b$709 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$b$709 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][4]$725:
      Old ports: A=4'0101, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$a$708
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$a$708 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$a$708 [3:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$a$708 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][3]$722:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$b$706
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$b$706 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$b$706 [3] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$b$706 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$b$706 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][2]$719:
      Old ports: A=4'0100, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$a$705
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$a$705 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$a$705 [3:1] = { 2'01 $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][1]$a$705 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][1]$716:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$b$703
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$b$703 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$b$703 [3] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$b$703 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$b$703 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][0]$713:
      Old ports: A=4'1110, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$a$702
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$a$702 [2] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$a$702 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$a$702 [3] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][0]$a$702 [1] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][6]$686:
      Old ports: A=4'1101, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666 [0] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][5]$683:
      Old ports: A=4'0011, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$b$664
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$b$664 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$b$664 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$b$664 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$b$664 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][4]$680:
      Old ports: A=4'1000, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$a$663
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$a$663 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$a$663 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$a$663 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$a$663 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][3]$677:
      Old ports: A=4'1011, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [2] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][2]$674:
      Old ports: A=4'0111, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][1]$671:
      Old ports: A=4'0100, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$b$658
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$b$658 [2] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$b$658 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$b$658 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$b$658 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][0]$668:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][6]$641:
      Old ports: A=4'0110, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$a$621
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$a$621 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$a$621 [3:2] $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$a$621 [0] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$a$621 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][5]$638:
      Old ports: A=4'0001, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$b$619
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$b$619 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$b$619 [3:2] $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$b$619 [0] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$b$619 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][4]$635:
      Old ports: A=4'1011, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$a$618
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$a$618 [2] $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$a$618 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$a$618 [3] $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][2]$a$618 [1] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][3]$632:
      Old ports: A=4'1111, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][1]$b$616
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][1]$b$616 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][1]$b$616 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][1]$b$616 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][2]$629:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][1]$a$615
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][1]$a$615 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][1]$a$615 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][1]$626:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$b$613
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$b$613 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$b$613 [3] $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$b$613 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$b$613 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][0]$623:
      Old ports: A=4'0100, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$a$612
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$a$612 [2] $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$a$612 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$a$612 [3] $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$a$612 [1] } = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][0]$a$612 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][6]$596:
      Old ports: A=4'0001, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$a$576
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$a$576 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$a$576 [3] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$a$576 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$a$576 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][5]$593:
      Old ports: A=4'0100, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$b$574
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$b$574 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$b$574 [3] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$b$574 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$b$574 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][4]$590:
      Old ports: A=4'0111, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$a$573
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$a$573 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$a$573 [3:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$a$573 [0] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][2]$a$573 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][3]$587:
      Old ports: A=4'1100, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$b$571
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$b$571 [2] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$b$571 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$b$571 [3] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$b$571 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$b$571 [2] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$b$571 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][2]$584:
      Old ports: A=4'0010, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$a$570
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$a$570 [3] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$a$570 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$a$570 [2] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][1]$a$570 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][1]$581:
      Old ports: A=4'1111, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$b$568
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$b$568 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$b$568 [3:2] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$b$568 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$b$568 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][0]$578:
      Old ports: A=4'1001, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$a$567
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$a$567 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$a$567 [3:2] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][0]$a$567 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][3][7]$599:
      Old ports: A=4'1011, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$b$577
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$b$577 [2] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$b$577 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$b$577 [3] $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$b$577 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$102$rdmux[0][2][3]$b$577 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][3][7]$644:
      Old ports: A=4'1000, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$b$622
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$b$622 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$b$622 [3:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$106$rdmux[0][2][3]$b$622 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][3][7]$689:
      Old ports: A=4'1110, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$b$667
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$b$667 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$b$667 [3:2] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$b$667 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][3][7]$734:
      Old ports: A=4'1000, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$b$712
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$b$712 [3] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$b$712 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$b$712 [2] $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$b$712 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][3]$b$712 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][3][7]$779:
      Old ports: A=4'0000, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$b$757
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$b$757 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$b$757 [3:2] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$b$757 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$b$757 [1] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][3]$b$757 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][3][7]$824:
      Old ports: A=4'0101, B=4'0011, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$b$802
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$b$802 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$b$802 [3] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][3]$b$802 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][3][7]$869:
      Old ports: A=4'0100, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847 [0] 1'1 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][3][7]$914:
      Old ports: A=4'1110, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$b$892
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$b$892 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$b$892 [3:2] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][3]$b$892 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][3][7]$959:
      Old ports: A=4'1000, B=4'0100, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][3]$b$937
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][3]$b$937 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][3]$b$937 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][3][7]$1004:
      Old ports: A=4'0010, B=4'1110, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$b$982
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$b$982 [2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$b$982 [3] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$b$982 [1:0] } = { $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][3]$b$982 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][3][7]$1049:
      Old ports: A=4'0010, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$b$1027
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$b$1027 [3] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$b$1027 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$b$1027 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$b$1027 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][3][7]$1094:
      Old ports: A=4'1111, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$b$1072
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$b$1072 [1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$b$1072 [3:2] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$b$1072 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$b$1072 [1] $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][3]$b$1072 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][3][7]$1139:
      Old ports: A=4'1110, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$b$1117
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$b$1117 [3] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$b$1117 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][3]$b$1117 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][3][7]$1184:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$b$1162
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$b$1162 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$b$1162 [3] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$b$1162 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$b$1162 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][3][7]$1229:
      Old ports: A=4'0101, B=4'1010, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$b$1207
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$b$1207 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$b$1207 [3:2] = $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][3]$b$1207 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][3][7]$1274:
      Old ports: A=4'1011, B=4'0101, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$b$1252
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$b$1252 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$b$1252 [3] $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$b$1252 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$162$rdmux[0][2][3]$b$1252 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][3][7]$1319:
      Old ports: A=4'0010, B=4'1111, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$b$1297
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$b$1297 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$b$1297 [3:1] = { $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$b$1297 [0] $memory$auto$proc_rom.cc:155:do_switch$166$rdmux[0][2][3]$b$1297 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][3][7]$1364:
      Old ports: A=4'1110, B=4'1001, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$b$1342
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$b$1342 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$b$1342 [3:2] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][3]$b$1342 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][3][7]$1409:
      Old ports: A=4'0000, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$b$1387
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$b$1387 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$b$1387 [3:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$b$1387 [0] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][3]$b$1387 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][3][7]$1454:
      Old ports: A=4'0011, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$b$1432
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$b$1432 [3] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$b$1432 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$b$1432 [2:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][3]$b$1432 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][3][7]$1499:
      Old ports: A=4'0101, B=4'0000, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$b$1477
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$b$1477 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$b$1477 [3:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][3]$b$1477 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][3][7]$1544:
      Old ports: A=4'0110, B=4'1101, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$b$1522
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$b$1522 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$b$1522 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$186$rdmux[0][2][3]$b$1522 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][3][7]$1589:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$b$1567
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$b$1567 [3] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$b$1567 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$b$1567 [2:1] = { 1'1 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][3]$b$1567 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][3][7]$1634:
      Old ports: A=4'1001, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$b$1612
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$b$1612 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$b$1612 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][3]$b$1612 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][3][7]$1679:
      Old ports: A=4'0101, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$b$1657
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$b$1657 [3] $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$b$1657 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$b$1657 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$70$rdmux[0][2][3]$b$1657 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][3][7]$1724:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$b$1702
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$b$1702 [2] $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$b$1702 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$b$1702 [3] $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$b$1702 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][3]$b$1702 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][3][7]$1769:
      Old ports: A=4'0110, B=4'0001, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$b$1747
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$b$1747 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$b$1747 [3:2] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][3]$b$1747 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][3][7]$1814:
      Old ports: A=4'1000, B=4'0110, Y=$memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$b$1792
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$b$1792 [3] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$b$1792 [1] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$b$1792 [2] $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$b$1792 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$82$rdmux[0][2][3]$b$1792 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][3][7]$1859:
      Old ports: A=4'1001, B=4'0010, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$b$1837
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$b$1837 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$b$1837 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][3]$b$1837 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][3][7]$1904:
      Old ports: A=4'0011, B=4'1100, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [2] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [3] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [2] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][3][7]$1949:
      Old ports: A=4'0101, B=4'1011, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$b$1927
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$b$1927 [2:1]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$b$1927 [3] $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$b$1927 [0] } = { $memory$auto$proc_rom.cc:155:do_switch$94$rdmux[0][2][3]$b$1927 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][3][7]$1994:
      Old ports: A=4'0011, B=4'1000, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972 [3] $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972 [2:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972 [0] }
  Optimizing cells in module \des_core.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$1970:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971, B=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972, Y=$memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][1][1]$b$1960
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971 [0] $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$a$1971 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972 [3] $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][2][3]$b$1972 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][1][1]$b$1960 [3] $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][1][1]$b$1960 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][1][1]$b$1960 [2:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$98$rdmux[0][1][1]$b$1960 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$1880:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$a$1881, B=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][1][1]$b$1870
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$a$1881 [2] 2'10 }, B={ $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [2] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [0] $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][2][3]$b$1882 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][1][1]$b$1870 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][1][1]$b$1870 [3] = $memory$auto$proc_rom.cc:155:do_switch$90$rdmux[0][1][1]$b$1870 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$1739:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740, B=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$b$1741, Y=$memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][1][0]$b$1732
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [0] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [0] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$a$1740 [0] }, B={ 2'10 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][1]$b$1741 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][1][0]$b$1732 [3] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][1][0]$b$1732 [1:0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][1][0]$b$1732 [2] = $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][1][0]$b$1732 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$1469:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$a$1470, B=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$b$1471, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][1][0]$b$1462
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$a$1470 [1:0] }, B={ 2'01 $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][2][1]$b$1471 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][1][0]$b$1462 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][1][0]$b$1462 [3] = $memory$auto$proc_rom.cc:155:do_switch$182$rdmux[0][1][0]$b$1462 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$1424:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$a$1425, B=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$b$1426, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$a$1425 [2] 2'10 }, B={ $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$b$1426 [2] 2'01 }, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417 [3] = $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$1421:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422, B=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$b$1423, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$a$1416
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [0] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [0] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$a$1422 [0] }, B={ 2'01 $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][0]$b$1423 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$a$1416 [3:2] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$a$1416 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$a$1416 [1] = $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$a$1416 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$1196:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197, B=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$b$1198, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][0]$a$1191
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197 [1] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$a$1197 [1] 1'1 }, B={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][0]$b$1198 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][0]$a$1191 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][0]$a$1191 [1:0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][0]$a$1191 [2] = $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][0]$a$1191 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$1154:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155, B=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155 [0] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$a$1155 [1:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [3] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [0] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$b$1156 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [3] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [1:0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [2] = $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$1109:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110, B=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$b$1111, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$b$1102
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110 [0] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$a$1110 [0] }, B={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][1]$b$1111 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$b$1102 [3:2] $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$b$1102 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$b$1102 [1] = $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$b$1102 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$1106:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$a$1107, B=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$a$1101
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$a$1107 [1:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108 [2] 1'0 $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][2][0]$b$1108 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$a$1101 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$a$1101 [3] = $memory$auto$proc_rom.cc:155:do_switch$150$rdmux[0][1][0]$a$1101 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$932:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933, B=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][1][1]$a$924
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933 [1] $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$a$933 [1] 1'1 }, B={ $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934 [2] 1'1 $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][2][2]$b$934 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][1][1]$a$924 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][1][1]$a$924 [3] = $memory$auto$proc_rom.cc:155:do_switch$134$rdmux[0][1][1]$a$924 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$845:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846, B=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847, Y=$memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][1][1]$b$835
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846 [2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$a$846 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847 [0] 1'1 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][3]$b$847 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][1][1]$b$835 [3:2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][1][1]$b$835 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][1][1]$b$835 [1] = $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][1][1]$b$835 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$797:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$a$798, B=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$b$799, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$a$798 [0] }, B={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$b$799 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [3:2] = { $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [0] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$794:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795, B=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$b$787
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795 [1] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$a$795 [1:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796 [0] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][1]$b$796 [1:0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$b$787 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$b$787 [3] = $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$b$787 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$791:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$a$792, B=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$a$786
      New ports: A={ 2'10 $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$a$792 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793 [3] 1'1 $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][0]$b$793 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$a$786 [3:2] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$a$786 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$a$786 [1] = $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][0]$a$786 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$749:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$a$750, B=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751, Y=$memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][1][0]$b$742
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$a$750 [1:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [3] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [0] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][2][1]$b$751 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][1][0]$b$742 [3] $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][1][0]$b$742 [1:0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][1][0]$b$742 [2] = $memory$auto$proc_rom.cc:155:do_switch$118$rdmux[0][1][0]$b$742 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$707:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$a$708, B=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$b$709, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][1][1]$a$699
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$a$708 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$b$709 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][1][1]$a$699 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][1][1]$a$699 [3:2] = $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][1][1]$a$699 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$659:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660, B=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660 [0] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$a$660 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [0] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [2] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$b$661 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652 [3:2] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652 [1] = 1'1
  Optimizing cells in module \des_core.
Performed a total of 274 changes.

86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~672 debug messages>
Removed a total of 224 cells.

87. Executing OPT_SHARE pass.

88. Executing OPT_DFF pass (perform DFF optimizations).

89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 736 unused wires.
<suppressed ~1 debug messages>

90. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~16 debug messages>

91. Rerunning OPT passes. (Maybe there is more to do…)

92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][1]$659:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [1] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [1] }, B={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [1] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [1] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652 [3:2] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652 [0] }
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [3] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [1] }, B={ $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [1] $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [3] }, Y=$memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][1][0]$b$652 [0] = $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][0]$a$657 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][2][2]$707:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666 [3] }, B={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666 [3] }, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][1][1]$a$699 [3:2]
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][1][1]$a$699 [3]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$114$rdmux[0][1][1]$a$699 [2] = $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][3]$a$666 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][2][2]$797:
      Old ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$b$664 [3] }, B={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$110$rdmux[0][2][2]$b$664 [3] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [2] $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [3] }
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$122$rdmux[0][1][1]$a$789 [3] = \re_xor_key [19]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][2][1]$884:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] 2'11 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] }, B={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] }, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][1][0]$b$877
      New ports: A={ \re_xor_key [25] 2'11 }, B={ 2'00 \re_xor_key [25] }, Y=$memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][1][0]$b$877 [3:1]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$130$rdmux[0][1][0]$b$877 [0] = \re_xor_key [25]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][2][0]$971:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] 2'11 }, B={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] $memory$auto$proc_rom.cc:155:do_switch$126$rdmux[0][2][1]$a$840 [2] 1'0 }, Y=$memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][1][0]$a$966
      New ports: A={ \re_xor_key [25] 2'11 }, B={ 1'0 \re_xor_key [25] 1'0 }, Y={ $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][1][0]$a$966 [3] $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][1][0]$a$966 [1:0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$138$rdmux[0][1][0]$a$966 [2] = \re_xor_key [25]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][3]$1025:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] 1'0 $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][1][1]$b$1015
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] 2'00 }, Y={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][1][1]$b$1015 [3:2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][1][1]$b$1015 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][1][1]$b$1015 [1] = $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][2][2]$1067:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] 1'0 $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] 1'0 }, B={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] 1'1 $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][1][1]$a$1059
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] 1'0 }, B={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][1][1]$a$1059 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$146$rdmux[0][1][1]$a$1059 [3] = $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][1]$1154:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [3:2] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [0] }
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [2] }, B={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0] }, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [3:2]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][0]$b$1147 [0] = $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][1]$a$1020 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][2][3]$1160:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] 1'1 }, B={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][1]$b$1150
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] 1'1 }, B={ $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] 1'0 }, Y={ $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][1]$b$1150 [3] $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][1]$b$1150 [0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$154$rdmux[0][1][1]$b$1150 [2:1] = { $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [2] $memory$auto$proc_rom.cc:155:do_switch$142$rdmux[0][2][0]$b$1018 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][2]$1202:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3] 1'1 }, B={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3:2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3] }, Y=$memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][1]$a$1194
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3] 1'1 }, B={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3:2] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][1]$a$1194 [3] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][1]$a$1194 [1:0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][1][1]$a$1194 [2] = $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$a$1200 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][2][2]$1337:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [2] 1'1 $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1] }, B={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [2] 1'1 $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1] }, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][1][1]$a$1329
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1] $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [2] 1'1 }, B={ $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [2] 1'1 $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1] }, Y=$memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][1][1]$a$1329 [3:1]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$170$rdmux[0][1][1]$a$1329 [0] = $memory$auto$proc_rom.cc:155:do_switch$158$rdmux[0][2][1]$b$1201 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$1376:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] 1'1 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] 1'0 }, B={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] 2'01 }, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][1][0]$a$1371
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] 1'0 }, B={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] 2'01 }, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][1][0]$a$1371 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][1][0]$a$1371 [3] = $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$1382:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [3] 2'01 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [3] 1'1 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][1][1]$a$1374
      New ports: A={ 2'01 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][1][1]$a$1374 [2:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][1][1]$a$1374 [3] = $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][2]$a$1383 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][2][1]$1424:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] 2'10 }, B={ $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3] 2'01 }, Y={ $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417 [3] $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417 [1:0] }
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$178$rdmux[0][1][0]$b$1417 [3] = $memory$auto$proc_rom.cc:155:do_switch$174$rdmux[0][2][0]$a$1377 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][2][2]$1607:
      Old ports: A={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3] 2'10 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [2] }, B={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [2] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3] 1'1 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [2] }, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][1][1]$a$1599
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3] 2'10 }, B={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [2] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3] 1'1 }, Y=$memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][1][1]$a$1599 [3:1]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$66$rdmux[0][1][1]$a$1599 [0] = $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][0]$1691:
      Old ports: A={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3:2] }, B={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3] 2'11 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [2] }, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][1][0]$a$1686
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3] }, B={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [3] 2'11 }, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][1][0]$a$1686 [3:1]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][1][0]$a$1686 [0] = $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][0]$b$1558 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][2][2]$1697:
      Old ports: A={ 2'11 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3] $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3] }, B={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3] 2'00 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3] }, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][1][1]$a$1689
      New ports: A={ 2'11 $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3] }, B={ $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3] 2'00 }, Y=$memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][1][1]$a$1689 [3:1]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$74$rdmux[0][1][1]$a$1689 [0] = $memory$auto$proc_rom.cc:155:do_switch$62$rdmux[0][2][1]$b$1561 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][2][0]$1826:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [3] 1'0 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [1] }, B={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [3] $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [1] 1'1 }, Y=$memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][1][0]$a$1821
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [1] }, B={ 1'1 $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][1][0]$a$1821 [3] $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][1][0]$a$1821 [1:0] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$86$rdmux[0][1][0]$a$1821 [2] = $memory$auto$proc_rom.cc:155:do_switch$78$rdmux[0][2][2]$a$1743 [3]
  Optimizing cells in module \des_core.
Performed a total of 18 changes.

94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

95. Executing OPT_SHARE pass.

96. Executing OPT_DFF pass (perform DFF optimizations).

97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

98. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~2 debug messages>

99. Rerunning OPT passes. (Maybe there is more to do…)

100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

103. Executing OPT_SHARE pass.

104. Executing OPT_DFF pass (perform DFF optimizations).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

106. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

107. Rerunning OPT passes. (Maybe there is more to do…)

108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

111. Executing OPT_SHARE pass.

112. Executing OPT_DFF pass (perform DFF optimizations).

113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

114. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

115. Executing TECHMAP pass (map to technology primitives).

115.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

115.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~634 debug messages>

116. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~136 debug messages>

117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~1215 debug messages>
Removed a total of 405 cells.

118. Executing OPT_DFF pass (perform DFF optimizations).

119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 380 unused wires.
<suppressed ~1 debug messages>

120. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~16 debug messages>

121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

122. Executing OPT_DFF pass (perform DFF optimizations).

123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

124. Executing ABC pass (technology mapping using ABC).

124.1. Extracting gate netlist of module `\des_core' to `<abc-temp-dir>/input.blif'..
Extracted 1112 gates and 1364 wires to a netlist network with 250 inputs and 132 outputs.

124.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

124.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:      100
ABC RESULTS:                OR cells:       58
ABC RESULTS:               MUX cells:      635
ABC RESULTS:              XNOR cells:       70
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:               NOR cells:        7
ABC RESULTS:            ANDNOT cells:      177
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               AND cells:       17
ABC RESULTS:               XOR cells:       60
ABC RESULTS:        internal signals:      982
ABC RESULTS:           input signals:      250
ABC RESULTS:          output signals:      132
Removing temp directory.

125. Executing OPT pass (performing simple optimizations).

125.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~57 debug messages>

125.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

125.3. Executing OPT_DFF pass (perform DFF optimizations).

125.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 649 unused wires.
<suppressed ~30 debug messages>

125.5. Finished fast OPT passes.

126. Executing HIERARCHY pass (managing design hierarchy).

126.1. Analyzing design hierarchy..
Top module:  \des_core

126.2. Analyzing design hierarchy..
Top module:  \des_core
Removed 0 unused modules.

127. Executing CHECK pass (checking for obvious problems).
Checking module des_core...
Found and reported 0 problems.

128. Printing statistics.

=== des_core ===

   Number of wires:               1092
   Number of wire bits:           1882
   Number of public wires:          28
   Number of public wire bits:     758
   Number of ports:                  8
   Number of port bits:            197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1282
     $_ANDNOT_                     177
     $_AND_                         17
     $_DFFE_PN0P_                    7
     $_DFFE_PP_                    120
     $_DFF_PN0_                      2
     $_MUX_                        635
     $_NAND_                        12
     $_NOR_                          7
     $_NOT_                        100
     $_ORNOT_                       17
     $_OR_                          58
     $_XNOR_                        70
     $_XOR_                         60

129. Generating Graphviz representation of design.
Writing dot description to `/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module des_core to page 1.

130. Executing OPT pass (performing simple optimizations).

130.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

130.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

130.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

130.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

130.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

130.6. Executing OPT_DFF pass (perform DFF optimizations).

130.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

130.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

130.9. Finished OPT passes. (There is nothing left to do.)

131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 11 unused wires.
<suppressed ~11 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/tmp/3a7e168837f24033a105382f55f64964.lib ",
   "modules": {
      "\\des_core": {
         "num_wires":         1081,
         "num_wire_bits":     1446,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_ports":         8,
         "num_port_bits":     197,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1282,
         "num_cells_by_type": {
            "$_ANDNOT_": 177,
            "$_AND_": 17,
            "$_DFFE_PN0P_": 7,
            "$_DFFE_PP_": 120,
            "$_DFF_PN0_": 2,
            "$_MUX_": 635,
            "$_NAND_": 12,
            "$_NOR_": 7,
            "$_NOT_": 100,
            "$_ORNOT_": 17,
            "$_OR_": 58,
            "$_XNOR_": 70,
            "$_XOR_": 60
         }
      }
   },
      "design": {
         "num_wires":         1081,
         "num_wire_bits":     1446,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_ports":         8,
         "num_port_bits":     197,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1282,
         "num_cells_by_type": {
            "$_ANDNOT_": 177,
            "$_AND_": 17,
            "$_DFFE_PN0P_": 7,
            "$_DFFE_PP_": 120,
            "$_DFF_PN0_": 2,
            "$_MUX_": 635,
            "$_NAND_": 12,
            "$_NOR_": 7,
            "$_NOT_": 100,
            "$_ORNOT_": 17,
            "$_OR_": 58,
            "$_XNOR_": 70,
            "$_XOR_": 60
         }
      }
}

132. Printing statistics.

=== des_core ===

   Number of wires:               1081
   Number of wire bits:           1446
   Number of public wires:          17
   Number of public wire bits:     322
   Number of ports:                  8
   Number of port bits:            197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1282
     $_ANDNOT_                     177
     $_AND_                         17
     $_DFFE_PN0P_                    7
     $_DFFE_PP_                    120
     $_DFF_PN0_                      2
     $_MUX_                        635
     $_NAND_                        12
     $_NOR_                          7
     $_NOT_                        100
     $_ORNOT_                       17
     $_OR_                          58
     $_XNOR_                        70
     $_XOR_                         60

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

133. Executing TECHMAP pass (map to technology primitives).

133.1. Executing Verilog-2005 frontend: /home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

133.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

134. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

135. Executing TECHMAP pass (map to technology primitives).

135.1. Executing Verilog-2005 frontend: /home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

135.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

136. Executing SIMPLEMAP pass (map simple cells to gate primitives).

137. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

137.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\des_core':
  mapped 9 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 120 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/tmp/3a7e168837f24033a105382f55f64964.lib ",
   "modules": {
      "\\des_core": {
         "num_wires":         1208,
         "num_wire_bits":     1573,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_ports":         8,
         "num_port_bits":     197,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1409,
         "area":              2788.924800,
         "num_cells_by_type": {
            "$_ANDNOT_": 177,
            "$_AND_": 17,
            "$_MUX_": 762,
            "$_NAND_": 12,
            "$_NOR_": 7,
            "$_NOT_": 100,
            "$_ORNOT_": 17,
            "$_OR_": 58,
            "$_XNOR_": 70,
            "$_XOR_": 60,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120
         }
      }
   },
      "design": {
         "num_wires":         1208,
         "num_wire_bits":     1573,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_ports":         8,
         "num_port_bits":     197,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1409,
         "area":              2788.924800,
         "num_cells_by_type": {
            "$_ANDNOT_": 177,
            "$_AND_": 17,
            "$_MUX_": 762,
            "$_NAND_": 12,
            "$_NOR_": 7,
            "$_NOT_": 100,
            "$_ORNOT_": 17,
            "$_OR_": 58,
            "$_XNOR_": 70,
            "$_XOR_": 60,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120
         }
      }
}

138. Printing statistics.

=== des_core ===

   Number of wires:               1208
   Number of wire bits:           1573
   Number of public wires:          17
   Number of public wire bits:     322
   Number of ports:                  8
   Number of port bits:            197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1409
     $_ANDNOT_                     177
     $_AND_                         17
     $_MUX_                        762
     $_NAND_                        12
     $_NOR_                          7
     $_NOT_                        100
     $_ORNOT_                       17
     $_OR_                          58
     $_XNOR_                        70
     $_XOR_                         60
     sky130_fd_sc_hd__dfrtp_2        9
     sky130_fd_sc_hd__dfxtp_2      120

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\des_core': 2788.924800
     of which used for sequential elements: 2788.924800 (100.00%)

[INFO] Using generated ABC script '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/06-yosys-synthesis/AREA_0.abc'…

139. Executing ABC pass (technology mapping using ABC).

139.1. Extracting gate netlist of module `\des_core' to `/tmp/yosys-abc-IT68hC/input.blif'..
Extracted 1280 gates and 1531 wires to a netlist network with 251 inputs and 129 outputs.

139.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-IT68hC/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-IT68hC/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-IT68hC/input.blif 
ABC: + read_lib -w /home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/tmp/3a7e168837f24033a105382f55f64964.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/tmp/3a7e168837f24033a105382f55f64964.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =   1108 (  0.7 %)   Cap = 10.3 ff (  8.9 %)   Area =    11383.42 ( 64.4 %)   Delay =  4967.57 ps  (  2.3 %)               
ABC: Path  0 --       7 : 0    5 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  14.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     386 : 3   18 sky130_fd_sc_hd__or3_2   A =   7.51  Df = 572.9 -381.5 ps  S = 171.9 ps  Cin =  1.5 ff  Cout =  33.4 ff  Cmax = 310.4 ff  G = 2092  
ABC: Path  2 --     389 : 2   43 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =1803.4-1104.6 ps  S =1568.1 ps  Cin =  4.4 ff  Cout = 151.4 ff  Cmax = 141.9 ff  G = 3310  
ABC: Path  3 --     681 : 3    3 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =2496.0-1304.0 ps  S = 185.3 ps  Cin =  2.3 ff  Cout =  18.9 ff  Cmax = 173.0 ff  G =  802  
ABC: Path  4 --     682 : 2    6 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =2886.0-1464.9 ps  S = 405.3 ps  Cin =  8.6 ff  Cout =  31.4 ff  Cmax = 130.0 ff  G =  352  
ABC: Path  5 --     879 : 2    3 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =3154.9-1241.6 ps  S = 137.8 ps  Cin =  8.5 ff  Cout =   6.0 ff  Cmax = 121.8 ff  G =   66  
ABC: Path  6 --     882 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =3751.0 -573.7 ps  S =  91.5 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 265.5 ff  G =  103  
ABC: Path  7 --     883 : 3    1 sky130_fd_sc_hd__and3_2  A =   7.51  Df =3969.6 -445.9 ps  S =  41.5 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 309.5 ff  G =  155  
ABC: Path  8 --     886 : 5    1 sky130_fd_sc_hd__o41a_2  A =  12.51  Df =4361.8 -653.5 ps  S =  81.4 ps  Cin =  2.4 ff  Cout =   9.4 ff  Cmax = 305.8 ff  G =  381  
ABC: Path  9 --     888 : 2    1 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =4532.8 -689.8 ps  S =  82.4 ps  Cin =  8.6 ff  Cout =   2.0 ff  Cmax = 130.0 ff  G =   21  
ABC: Path 10 --     889 : 3    1 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =4967.6 -804.8 ps  S = 302.6 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 173.0 ff  G = 1465  
ABC: Start-point = pi6 (\rcounter [2]).  End-point = po13 ($auto$rtlil.cc:2739:MuxGate$5328).
ABC: netlist                       : i/o =  251/  129  lat =    0  nd =  1108  edge =   3267  area =11384.55  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-IT68hC/output.blif 

139.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      385
ABC RESULTS:        internal signals:     1151
ABC RESULTS:           input signals:      251
ABC RESULTS:          output signals:      129
Removing temp directory.

140. Executing SETUNDEF pass (replace undef values with defined constants).

141. Executing HILOMAP pass (mapping to constant drivers).

142. Executing SPLITNETS pass (splitting up multi-bit signals).

143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 1563 unused wires.
<suppressed ~61 debug messages>

144. Executing INSBUF pass (insert buffer cells for connected wires).

145. Executing CHECK pass (checking for obvious problems).
Checking module des_core...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/tmp/3a7e168837f24033a105382f55f64964.lib ",
   "modules": {
      "\\des_core": {
         "num_wires":         1180,
         "num_wire_bits":     1369,
         "num_pub_wires":     73,
         "num_pub_wire_bits": 262,
         "num_ports":         8,
         "num_port_bits":     197,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1237,
         "area":              14172.342400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 20,
            "sky130_fd_sc_hd__a211oi_2": 3,
            "sky130_fd_sc_hd__a21bo_2": 5,
            "sky130_fd_sc_hd__a21boi_2": 13,
            "sky130_fd_sc_hd__a21o_2": 48,
            "sky130_fd_sc_hd__a21oi_2": 35,
            "sky130_fd_sc_hd__a221o_2": 12,
            "sky130_fd_sc_hd__a22o_2": 9,
            "sky130_fd_sc_hd__a2bb2o_2": 7,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__a311oi_2": 1,
            "sky130_fd_sc_hd__a31o_2": 31,
            "sky130_fd_sc_hd__a31oi_2": 2,
            "sky130_fd_sc_hd__a32o_2": 6,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 30,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 19,
            "sky130_fd_sc_hd__and3b_2": 20,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120,
            "sky130_fd_sc_hd__inv_2": 8,
            "sky130_fd_sc_hd__mux2_1": 385,
            "sky130_fd_sc_hd__nand2_2": 51,
            "sky130_fd_sc_hd__nand2b_2": 2,
            "sky130_fd_sc_hd__nand3_2": 3,
            "sky130_fd_sc_hd__nand3b_2": 3,
            "sky130_fd_sc_hd__nor2_2": 67,
            "sky130_fd_sc_hd__nor3_2": 7,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 22,
            "sky130_fd_sc_hd__o211ai_2": 8,
            "sky130_fd_sc_hd__o21a_2": 14,
            "sky130_fd_sc_hd__o21ai_2": 20,
            "sky130_fd_sc_hd__o21ba_2": 3,
            "sky130_fd_sc_hd__o221a_2": 5,
            "sky130_fd_sc_hd__o221ai_2": 1,
            "sky130_fd_sc_hd__o22a_2": 10,
            "sky130_fd_sc_hd__o22ai_2": 4,
            "sky130_fd_sc_hd__o2bb2a_2": 2,
            "sky130_fd_sc_hd__o2bb2ai_2": 2,
            "sky130_fd_sc_hd__o311a_2": 11,
            "sky130_fd_sc_hd__o31a_2": 13,
            "sky130_fd_sc_hd__o31ai_2": 3,
            "sky130_fd_sc_hd__o32a_2": 5,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 29,
            "sky130_fd_sc_hd__or3_2": 32,
            "sky130_fd_sc_hd__or3b_2": 9,
            "sky130_fd_sc_hd__or4_2": 7,
            "sky130_fd_sc_hd__or4b_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 59,
            "sky130_fd_sc_hd__xor2_2": 45
         }
      }
   },
      "design": {
         "num_wires":         1180,
         "num_wire_bits":     1369,
         "num_pub_wires":     73,
         "num_pub_wire_bits": 262,
         "num_ports":         8,
         "num_port_bits":     197,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1237,
         "area":              14172.342400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 20,
            "sky130_fd_sc_hd__a211oi_2": 3,
            "sky130_fd_sc_hd__a21bo_2": 5,
            "sky130_fd_sc_hd__a21boi_2": 13,
            "sky130_fd_sc_hd__a21o_2": 48,
            "sky130_fd_sc_hd__a21oi_2": 35,
            "sky130_fd_sc_hd__a221o_2": 12,
            "sky130_fd_sc_hd__a22o_2": 9,
            "sky130_fd_sc_hd__a2bb2o_2": 7,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__a311oi_2": 1,
            "sky130_fd_sc_hd__a31o_2": 31,
            "sky130_fd_sc_hd__a31oi_2": 2,
            "sky130_fd_sc_hd__a32o_2": 6,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 30,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 19,
            "sky130_fd_sc_hd__and3b_2": 20,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120,
            "sky130_fd_sc_hd__inv_2": 8,
            "sky130_fd_sc_hd__mux2_1": 385,
            "sky130_fd_sc_hd__nand2_2": 51,
            "sky130_fd_sc_hd__nand2b_2": 2,
            "sky130_fd_sc_hd__nand3_2": 3,
            "sky130_fd_sc_hd__nand3b_2": 3,
            "sky130_fd_sc_hd__nor2_2": 67,
            "sky130_fd_sc_hd__nor3_2": 7,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 22,
            "sky130_fd_sc_hd__o211ai_2": 8,
            "sky130_fd_sc_hd__o21a_2": 14,
            "sky130_fd_sc_hd__o21ai_2": 20,
            "sky130_fd_sc_hd__o21ba_2": 3,
            "sky130_fd_sc_hd__o221a_2": 5,
            "sky130_fd_sc_hd__o221ai_2": 1,
            "sky130_fd_sc_hd__o22a_2": 10,
            "sky130_fd_sc_hd__o22ai_2": 4,
            "sky130_fd_sc_hd__o2bb2a_2": 2,
            "sky130_fd_sc_hd__o2bb2ai_2": 2,
            "sky130_fd_sc_hd__o311a_2": 11,
            "sky130_fd_sc_hd__o31a_2": 13,
            "sky130_fd_sc_hd__o31ai_2": 3,
            "sky130_fd_sc_hd__o32a_2": 5,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 29,
            "sky130_fd_sc_hd__or3_2": 32,
            "sky130_fd_sc_hd__or3b_2": 9,
            "sky130_fd_sc_hd__or4_2": 7,
            "sky130_fd_sc_hd__or4b_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 59,
            "sky130_fd_sc_hd__xor2_2": 45
         }
      }
}

146. Printing statistics.

=== des_core ===

   Number of wires:               1180
   Number of wire bits:           1369
   Number of public wires:          73
   Number of public wire bits:     262
   Number of ports:                  8
   Number of port bits:            197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1237
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2       20
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21bo_2        5
     sky130_fd_sc_hd__a21boi_2      13
     sky130_fd_sc_hd__a21o_2        48
     sky130_fd_sc_hd__a21oi_2       35
     sky130_fd_sc_hd__a221o_2       12
     sky130_fd_sc_hd__a22o_2         9
     sky130_fd_sc_hd__a2bb2o_2       7
     sky130_fd_sc_hd__a311o_2        3
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        31
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32o_2         6
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__and2_2        30
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        19
     sky130_fd_sc_hd__and3b_2       20
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__dfrtp_2        9
     sky130_fd_sc_hd__dfxtp_2      120
     sky130_fd_sc_hd__inv_2          8
     sky130_fd_sc_hd__mux2_1       385
     sky130_fd_sc_hd__nand2_2       51
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nor2_2        67
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2       22
     sky130_fd_sc_hd__o211ai_2       8
     sky130_fd_sc_hd__o21a_2        14
     sky130_fd_sc_hd__o21ai_2       20
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o221a_2        5
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2        10
     sky130_fd_sc_hd__o22ai_2        4
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o2bb2ai_2      2
     sky130_fd_sc_hd__o311a_2       11
     sky130_fd_sc_hd__o31a_2        13
     sky130_fd_sc_hd__o31ai_2        3
     sky130_fd_sc_hd__o32a_2         5
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         29
     sky130_fd_sc_hd__or3_2         32
     sky130_fd_sc_hd__or3b_2         9
     sky130_fd_sc_hd__or4_2          7
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__xnor2_2       59
     sky130_fd_sc_hd__xor2_2        45

   Chip area for module '\des_core': 14172.342400
     of which used for sequential elements: 2788.924800 (19.68%)

147. Executing Verilog backend.
Dumping module `\des_core'.

148. Executing JSON backend.
