{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747180991775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747180991775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 07:03:11 2025 " "Processing started: Wed May 14 07:03:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747180991775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747180991775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_sta frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747180991776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747180991803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747180991871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747180991871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180991914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180991914 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_counter_assembly.sdc " "Synopsys Design Constraints File file not found: 'frequency_counter_assembly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747180992133 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992133 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180992135 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180992135 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180992135 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180992135 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180992135 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992135 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name measure_signal_i measure_signal_i " "create_clock -period 1.000 -name measure_signal_i measure_signal_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747180992136 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "create_clock -period 1.000 -name uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747180992136 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180992136 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747180992138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180992139 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747180992140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747180992143 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1747180992147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747180992149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.885 " "Worst-case setup slack is -2.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885             -12.926 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -2.885             -12.926 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337            -117.930 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.337            -117.930 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898            -111.867 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.898            -111.867 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679             -14.480 clk_i_ext  " "   -1.679             -14.480 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -6.668 measure_signal_i  " "   -1.205              -6.668 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.326               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_i_ext  " "    0.340               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.340               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 measure_signal_i  " "    0.378               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.728               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180992152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180992152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 measure_signal_i  " "   -3.000             -11.418 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.687               0.000 clk_i_ext  " "    9.687               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   24.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992153 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747180992173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747180992193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747180992551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180992611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747180992617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.584 " "Worst-case setup slack is -2.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.584             -11.438 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -2.584             -11.438 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107            -106.651 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.107            -106.651 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.707            -101.056 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.707            -101.056 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516             -13.201 clk_i_ext  " "   -1.516             -13.201 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -5.691 measure_signal_i  " "   -1.047              -5.691 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.249               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_i_ext  " "    0.305               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.305               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 measure_signal_i  " "    0.325               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.628               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180992620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180992620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 measure_signal_i  " "   -3.000             -11.418 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 clk_i_ext  " "    9.710               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.698               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   24.698               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.701               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.701               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992621 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747180992638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180992752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747180992754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.673 " "Worst-case setup slack is -0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -2.226 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -0.673              -2.226 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -0.488 clk_i_ext  " "   -0.488              -0.488 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -4.800 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.178              -4.800 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.224 measure_signal_i  " "   -0.050              -0.224 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.003               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.135               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.147               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_i_ext  " "    0.148               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 measure_signal_i  " "    0.166               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180992758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180992758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.762 measure_signal_i  " "   -3.000             -11.762 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.000              -6.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461               0.000 clk_i_ext  " "    9.461               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.799               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   24.799               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.798               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.798               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180992759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180992759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747180993285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747180993285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747180993305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 07:03:13 2025 " "Processing ended: Wed May 14 07:03:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747180993305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747180993305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747180993305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747180993305 ""}
