INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sources_1/new/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sources_1/new/fake_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sim_1/new/regfile_unittest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_unittest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sim_1/new/decoder_unittests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_unittests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
