<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p291" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_291{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_291{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_291{left:407px;bottom:1141px;letter-spacing:-0.13px;}
#t4_291{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_291{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t6_291{left:70px;bottom:1012px;letter-spacing:0.14px;}
#t7_291{left:152px;bottom:1012px;letter-spacing:0.14px;word-spacing:0.01px;}
#t8_291{left:70px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_291{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_291{left:70px;bottom:947px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_291{left:70px;bottom:930px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tc_291{left:638px;bottom:930px;}
#td_291{left:651px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#te_291{left:70px;bottom:914px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#tf_291{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_291{left:70px;bottom:872px;letter-spacing:-0.21px;}
#th_291{left:141px;bottom:872px;}
#ti_291{left:154px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_291{left:70px;bottom:855px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tk_291{left:70px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#tl_291{left:540px;bottom:839px;}
#tm_291{left:553px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tn_291{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_291{left:70px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_291{left:70px;bottom:781px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_291{left:70px;bottom:764px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tr_291{left:70px;bottom:747px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ts_291{left:70px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tt_291{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_291{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tv_291{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_291{left:70px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_291{left:70px;bottom:629px;}
#ty_291{left:96px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_291{left:70px;bottom:606px;}
#t10_291{left:96px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_291{left:70px;bottom:583px;}
#t12_291{left:96px;bottom:587px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t13_291{left:70px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_291{left:70px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_291{left:70px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_291{left:70px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_291{left:70px;bottom:495px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t18_291{left:70px;bottom:436px;letter-spacing:0.14px;}
#t19_291{left:152px;bottom:436px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1a_291{left:70px;bottom:412px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#t1b_291{left:70px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_291{left:70px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_291{left:70px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_291{left:70px;bottom:328px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t1f_291{left:442px;bottom:335px;}
#t1g_291{left:457px;bottom:328px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t1h_291{left:70px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_291{left:441px;bottom:271px;letter-spacing:-0.13px;}
#t1j_291{left:124px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_291{left:124px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_291{left:124px;bottom:217px;letter-spacing:-0.18px;word-spacing:-0.45px;}

.s1_291{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_291{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_291{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_291{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_291{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s6_291{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_291{font-size:11px;font-family:Verdana_13-;color:#000;}
.s8_291{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts291" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg291Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg291" style="-webkit-user-select: none;"><object width="935" height="1210" data="291/291.svg" type="image/svg+xml" id="pdf291" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_291" class="t s1_291">Vol. 1 </span><span id="t2_291" class="t s1_291">11-25 </span>
<span id="t3_291" class="t s2_291">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_291" class="t s3_291">The COMISD and UCOMISD instructions update the EFLAGS as the result of a scalar comparison. A conditional </span>
<span id="t5_291" class="t s3_291">branch can then be scheduled immediately following COMISD/UCOMISD. </span>
<span id="t6_291" class="t s4_291">11.6.13 </span><span id="t7_291" class="t s4_291">Cacheability Hint Instructions </span>
<span id="t8_291" class="t s3_291">Intel SSE and SSE2 cacheability control instructions enable the programmer to control prefetching, caching, </span>
<span id="t9_291" class="t s3_291">loading, and storing of data. When correctly used, these instructions improve application performance. </span>
<span id="ta_291" class="t s3_291">To make efficient use of the processor’s super-scalar microarchitecture, a program needs to provide a steady </span>
<span id="tb_291" class="t s3_291">stream of data to the executing program to avoid stalling the processor. PREFETCH</span><span id="tc_291" class="t s5_291">h </span><span id="td_291" class="t s3_291">instructions minimize the </span>
<span id="te_291" class="t s3_291">latency of data accesses in performance-critical sections of application code by allowing data to be fetched into the </span>
<span id="tf_291" class="t s3_291">processor cache hierarchy in advance of actual usage. </span>
<span id="tg_291" class="t s3_291">PREFETCH</span><span id="th_291" class="t s5_291">h </span><span id="ti_291" class="t s3_291">instructions do not change the user-visible semantics of a program, although they may affect perfor- </span>
<span id="tj_291" class="t s3_291">mance. The operation of these instructions is implementation-dependent. Programmers may need to tune code for </span>
<span id="tk_291" class="t s3_291">each IA-32 processor implementation. Excessive usage of PREFETCH</span><span id="tl_291" class="t s5_291">h </span><span id="tm_291" class="t s3_291">instructions may waste memory bandwidth </span>
<span id="tn_291" class="t s3_291">and reduce performance. For more detailed information on the use of prefetch hints, refer to Chapter 7, “Opti- </span>
<span id="to_291" class="t s3_291">mizing Cache Usage,” in the Intel® 64 and IA-32 Architectures Optimization Reference Manual. </span>
<span id="tp_291" class="t s3_291">The non-temporal store instructions (MOVNTI, MOVNTPD, MOVNTPS, MOVNTDQ, MOVNTQ, MASKMOVQ, and </span>
<span id="tq_291" class="t s3_291">MASKMOVDQU) minimize cache pollution when writing non-temporal data to memory (see Section 10.4.6.1, </span>
<span id="tr_291" class="t s3_291">“Cacheability Control Instructions,” and Section 10.4.6.2, “Caching of Temporal vs. Non-Temporal Data”). They </span>
<span id="ts_291" class="t s3_291">prevent non-temporal data from being written into processor caches on a store operation. </span>
<span id="tt_291" class="t s3_291">Besides reducing cache pollution, the use of weakly-ordered memory types can be important under certain data </span>
<span id="tu_291" class="t s3_291">sharing relationships, such as a producer-consumer relationship. The use of weakly ordered memory can make the </span>
<span id="tv_291" class="t s3_291">assembling of data more efficient; but care must be taken to ensure that the consumer obtains the data that the </span>
<span id="tw_291" class="t s3_291">producer intended. Some common usage models that may be affected in this way by weakly-ordered stores are: </span>
<span id="tx_291" class="t s6_291">• </span><span id="ty_291" class="t s3_291">Library functions that use weakly ordered memory to write results. </span>
<span id="tz_291" class="t s6_291">• </span><span id="t10_291" class="t s3_291">Compiler-generated code that writes weakly-ordered results. </span>
<span id="t11_291" class="t s6_291">• </span><span id="t12_291" class="t s3_291">Hand-crafted code. </span>
<span id="t13_291" class="t s3_291">The degree to which a consumer of data knows that the data is weakly ordered can vary for these cases. As a </span>
<span id="t14_291" class="t s3_291">result, the SFENCE or MFENCE instruction should be used to ensure ordering between routines that produce </span>
<span id="t15_291" class="t s3_291">weakly-ordered data and routines that consume the data. SFENCE and MFENCE provide a performance-efficient </span>
<span id="t16_291" class="t s3_291">way to ensure ordering by guaranteeing that every store instruction that precedes SFENCE/MFENCE in program </span>
<span id="t17_291" class="t s3_291">order is globally visible before a store instruction that follows the fence. </span>
<span id="t18_291" class="t s4_291">11.6.14 </span><span id="t19_291" class="t s4_291">Effect of Instruction Prefixes on Intel® SSE and SSE2 Instructions </span>
<span id="t1a_291" class="t s3_291">Table 11-3 describes the effects of instruction prefixes on Intel SSE and SSE2 instructions. (Table 11-3 also applies </span>
<span id="t1b_291" class="t s3_291">to SIMD integer and SIMD floating-point instructions in Intel SSE3.) Unpredictable behavior can range from </span>
<span id="t1c_291" class="t s3_291">prefixes being treated as a reserved operation on one generation of IA-32 processors to generating an invalid </span>
<span id="t1d_291" class="t s3_291">opcode exception on another generation of processors. </span>
<span id="t1e_291" class="t s3_291">See also “Instruction Prefixes” in Chapter 2 of the Intel </span>
<span id="t1f_291" class="t s7_291">® </span>
<span id="t1g_291" class="t s3_291">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t1h_291" class="t s3_291">Volume 2A, for complete description of instruction prefixes. </span>
<span id="t1i_291" class="t s8_291">NOTE </span>
<span id="t1j_291" class="t s3_291">Some Intel SSE, SSE2, and SSE3 instructions have two-byte opcodes that are either 2 bytes or 3 </span>
<span id="t1k_291" class="t s3_291">bytes in length. Two-byte opcodes that are 3 bytes in length consist of: a mandatory prefix (F2H, </span>
<span id="t1l_291" class="t s3_291">F3H, or 66H), 0FH, and an opcode byte. See Table 11-3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
