INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
WARNING: [VRFC 10-2938] 'mm_write_addr' is already implicitly declared on line 97 [D:/Projects/BConv/BConv.srcs/sources_1/new/CU.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/DIV2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/ModAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/ModMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/ModSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModSub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/RBU_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RBU_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/dsp_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/dsp_preadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_preadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/step_replay_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_replay_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:497]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:531]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:564]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:597]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:630]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:663]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:696]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Projects/BConv/BConv.srcs/sim_1/new/CU_tb.v:729]
