Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.57 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.60 secs
 
--> Reading design: filter_opt_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "filter_opt_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "filter_opt_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : filter_opt_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\sumador.v" into library work
Parsing module <sumador>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\resgister_fil.v" into library work
Parsing module <resgister_fil>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\multiplicador.v" into library work
Parsing module <multiplicador>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_1.v" into library work
Parsing module <filter_1>.
Analyzing Verilog file "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_opt_top.v" into library work
Parsing module <filter_opt_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <filter_opt_top>.

Elaborating module <filter_1(largo=22,mag=6,pres=16)>.

Elaborating module <sumador(largo=22)>.

Elaborating module <multiplicador(largo=22,mag=6,pres=16)>.

Elaborating module <resgister_fil(largo=22)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <filter_opt_top>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_opt_top.v".
        largo = 22
        mag = 6
        pres = 16
    Summary:
	no macro.
Unit <filter_opt_top> synthesized.

Synthesizing Unit <filter_1>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\filter_1.v".
        largo = 22
        mag = 6
        pres = 16
    Found 23-bit subtractor for signal <a1[22]_unary_minus_1_OUT> created at line 84.
    Found 23-bit subtractor for signal <a2[22]_unary_minus_2_OUT> created at line 90.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <filter_1> synthesized.

Synthesizing Unit <sumador>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\sumador.v".
        largo = 22
    Found 24-bit adder for signal <y1> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <sumador> synthesized.

Synthesizing Unit <multiplicador>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\multiplicador.v".
        largo = 22
        mag = 6
        pres = 16
    Found 23x23-bit multiplier for signal <y1> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Multiplexer(s).
Unit <multiplicador> synthesized.

Synthesizing Unit <resgister_fil>.
    Related source file is "C:\Users\javier\Documents\Proyectos Xilinx\LabDigitales\Proyecto1Filtro\resgister_fil.v".
        largo = 22
    Found 23-bit register for signal <data>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <resgister_fil> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 23x23-bit multiplier                                  : 5
# Adders/Subtractors                                   : 6
 23-bit subtractor                                     : 2
 24-bit adder                                          : 4
# Registers                                            : 2
 23-bit register                                       : 2
# Multiplexers                                         : 28
 23-bit 2-to-1 multiplexer                             : 28

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 23x23-bit multiplier                                  : 5
# Adders/Subtractors                                   : 6
 23-bit subtractor                                     : 2
 24-bit adder                                          : 4
# Registers                                            : 46
 Flip-Flops                                            : 46
# Multiplexers                                         : 28
 23-bit 2-to-1 multiplexer                             : 28

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <filter_opt_top> ...

Optimizing unit <resgister_fil> ...

Optimizing unit <filter_1> ...

Optimizing unit <multiplicador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block filter_opt_top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : filter_opt_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 429
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 26
#      LUT4                        : 50
#      LUT5                        : 24
#      LUT6                        : 135
#      MUXCY                       : 92
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 46
#      FDCE                        : 46
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 48
#      IBUF                        : 25
#      OBUF                        : 23
# DSPs                             : 20
#      DSP48A1                     : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  18224     0%  
 Number of Slice LUTs:                  239  out of   9112     2%  
    Number used as Logic:               239  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    262
   Number with an unused Flip Flop:     216  out of    262    82%  
   Number with an unused LUT:            23  out of    262     8%  
   Number of fully used LUT-FF pairs:    23  out of    262     8%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    232    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     20  out of     32    62%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 26.649ns (Maximum Frequency: 37.524MHz)
   Minimum input arrival time before clock: 6.370ns
   Maximum output required time after clock: 53.348ns
   Maximum combinational path delay: 33.068ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 26.649ns (frequency: 37.524MHz)
  Total number of paths / destination ports: 529898817377 / 46
-------------------------------------------------------------------------
Delay:               26.649ns (Levels of Logic = 36)
  Source:            filter_pb_200/R2/data_16 (FF)
  Destination:       filter_pb_200/R1/data_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: filter_pb_200/R2/data_16 to filter_pb_200/R1/data_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   0.840  filter_pb_200/R2/data_16 (filter_pb_200/R2/data_16)
     DSP48A1:A16->P47     18   5.220   1.234  filter_pb_200/Multi_a2/Mmult_y1 (filter_pb_200/Multi_a2/Mmult_y1_P47_to_Mmult_y11)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  filter_pb_200/Multi_a2/Mmult_y11 (filter_pb_200/Multi_a2/Mmult_y11_PCOUT_to_Mmult_y12_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  filter_pb_200/Multi_a2/Mmult_y12 (filter_pb_200/Multi_a2/Mmult_y12_P47_to_Mmult_y13)
     DSP48A1:C30->P4      72   3.141   1.992  filter_pb_200/Multi_a2/Mmult_y13 (filter_pb_200/Multi_a2/y1<38>)
     LUT6:I5->O            4   0.254   0.804  filter_pb_200/Multi_a2/Mmux_y1115 (filter_pb_200/Multi_a2/Mmux_y111)
     LUT6:I5->O            1   0.254   0.000  filter_pb_200/Suma_a/Madd_y1_lut<18> (filter_pb_200/Suma_a/Madd_y1_lut<18>)
     MUXCY:S->O            1   0.215   0.000  filter_pb_200/Suma_a/Madd_y1_cy<18> (filter_pb_200/Suma_a/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_a/Madd_y1_cy<19> (filter_pb_200/Suma_a/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_a/Madd_y1_cy<20> (filter_pb_200/Suma_a/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_a/Madd_y1_cy<21> (filter_pb_200/Suma_a/Madd_y1_cy<21>)
     XORCY:CI->O          24   0.206   1.488  filter_pb_200/Suma_a/Madd_y1_xor<22> (filter_pb_200/Suma_a/y1<22>)
     LUT6:I4->O            1   0.250   0.000  filter_pb_200/Suma_in/Madd_y1_lut<0> (filter_pb_200/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.215   0.000  filter_pb_200/Suma_in/Madd_y1_cy<0> (filter_pb_200/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<1> (filter_pb_200/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<2> (filter_pb_200/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<3> (filter_pb_200/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<4> (filter_pb_200/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<5> (filter_pb_200/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<6> (filter_pb_200/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<7> (filter_pb_200/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<8> (filter_pb_200/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<9> (filter_pb_200/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<10> (filter_pb_200/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<11> (filter_pb_200/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<12> (filter_pb_200/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<13> (filter_pb_200/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<14> (filter_pb_200/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<15> (filter_pb_200/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<16> (filter_pb_200/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<17> (filter_pb_200/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<18> (filter_pb_200/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<19> (filter_pb_200/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<20> (filter_pb_200/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<21> (filter_pb_200/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O          48   0.206   1.896  filter_pb_200/Suma_in/Madd_y1_xor<22> (filter_pb_200/Suma_in/y1<22>)
     LUT4:I2->O            3   0.250   0.000  filter_pb_200/Suma_in/Mmux_y24 (filter_pb_200/data_fk<10>)
     FDCE:D                    0.074          filter_pb_200/R1/data_10
    ----------------------------------------
    Total                     26.649ns (17.162ns logic, 9.487ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2715 / 115
-------------------------------------------------------------------------
Offset:              6.370ns (Levels of Logic = 5)
  Source:            data_i<22> (PAD)
  Destination:       filter_pb_200/R1/data_22 (FF)
  Destination Clock: clk rising

  Data Path: data_i<22> to filter_pb_200/R1/data_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.328   2.251  data_i_22_IBUF (data_i_22_IBUF)
     LUT5:I0->O            1   0.254   0.000  filter_pb_200/Suma_in/Madd_y1_lut<22> (filter_pb_200/Suma_in/Madd_y1_lut<22>)
     MUXCY:S->O            0   0.215   0.000  filter_pb_200/Suma_in/Madd_y1_cy<22> (filter_pb_200/Suma_in/Madd_y1_cy<22>)
     XORCY:CI->O          48   0.206   1.788  filter_pb_200/Suma_in/Madd_y1_xor<23> (filter_pb_200/Suma_in/y1<23>)
     LUT4:I3->O            3   0.254   0.000  filter_pb_200/Suma_in/Mmux_y24 (filter_pb_200/data_fk<10>)
     FDCE:D                    0.074          filter_pb_200/R1/data_10
    ----------------------------------------
    Total                      6.370ns (2.331ns logic, 4.039ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 129846209783511020000 / 23
-------------------------------------------------------------------------
Offset:              53.348ns (Levels of Logic = 45)
  Source:            filter_pb_200/R2/data_16 (FF)
  Destination:       data_out<0> (PAD)
  Source Clock:      clk rising

  Data Path: filter_pb_200/R2/data_16 to data_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   0.840  filter_pb_200/R2/data_16 (filter_pb_200/R2/data_16)
     DSP48A1:A16->P47     18   5.220   1.234  filter_pb_200/Multi_a2/Mmult_y1 (filter_pb_200/Multi_a2/Mmult_y1_P47_to_Mmult_y11)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  filter_pb_200/Multi_a2/Mmult_y11 (filter_pb_200/Multi_a2/Mmult_y11_PCOUT_to_Mmult_y12_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  filter_pb_200/Multi_a2/Mmult_y12 (filter_pb_200/Multi_a2/Mmult_y12_P47_to_Mmult_y13)
     DSP48A1:C30->P4      72   3.141   1.992  filter_pb_200/Multi_a2/Mmult_y13 (filter_pb_200/Multi_a2/y1<38>)
     LUT6:I5->O            4   0.254   0.804  filter_pb_200/Multi_a2/Mmux_y1115 (filter_pb_200/Multi_a2/Mmux_y111)
     LUT6:I5->O            1   0.254   0.000  filter_pb_200/Suma_a/Madd_y1_lut<18> (filter_pb_200/Suma_a/Madd_y1_lut<18>)
     MUXCY:S->O            1   0.215   0.000  filter_pb_200/Suma_a/Madd_y1_cy<18> (filter_pb_200/Suma_a/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_a/Madd_y1_cy<19> (filter_pb_200/Suma_a/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_a/Madd_y1_cy<20> (filter_pb_200/Suma_a/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_a/Madd_y1_cy<21> (filter_pb_200/Suma_a/Madd_y1_cy<21>)
     XORCY:CI->O          24   0.206   1.488  filter_pb_200/Suma_a/Madd_y1_xor<22> (filter_pb_200/Suma_a/y1<22>)
     LUT6:I4->O            1   0.250   0.000  filter_pb_200/Suma_in/Madd_y1_lut<0> (filter_pb_200/Suma_in/Madd_y1_lut<0>)
     MUXCY:S->O            1   0.215   0.000  filter_pb_200/Suma_in/Madd_y1_cy<0> (filter_pb_200/Suma_in/Madd_y1_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<1> (filter_pb_200/Suma_in/Madd_y1_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<2> (filter_pb_200/Suma_in/Madd_y1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<3> (filter_pb_200/Suma_in/Madd_y1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<4> (filter_pb_200/Suma_in/Madd_y1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<5> (filter_pb_200/Suma_in/Madd_y1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<6> (filter_pb_200/Suma_in/Madd_y1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<7> (filter_pb_200/Suma_in/Madd_y1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<8> (filter_pb_200/Suma_in/Madd_y1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<9> (filter_pb_200/Suma_in/Madd_y1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<10> (filter_pb_200/Suma_in/Madd_y1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<11> (filter_pb_200/Suma_in/Madd_y1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<12> (filter_pb_200/Suma_in/Madd_y1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<13> (filter_pb_200/Suma_in/Madd_y1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<14> (filter_pb_200/Suma_in/Madd_y1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<15> (filter_pb_200/Suma_in/Madd_y1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<16> (filter_pb_200/Suma_in/Madd_y1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<17> (filter_pb_200/Suma_in/Madd_y1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<18> (filter_pb_200/Suma_in/Madd_y1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<19> (filter_pb_200/Suma_in/Madd_y1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<20> (filter_pb_200/Suma_in/Madd_y1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  filter_pb_200/Suma_in/Madd_y1_cy<21> (filter_pb_200/Suma_in/Madd_y1_cy<21>)
     XORCY:CI->O          48   0.206   1.896  filter_pb_200/Suma_in/Madd_y1_xor<22> (filter_pb_200/Suma_in/y1<22>)
     LUT4:I2->O            3   0.250   0.765  filter_pb_200/Suma_in/Mmux_y24 (filter_pb_200/data_fk<10>)
     DSP48A1:A10->P47     18   5.220   1.234  filter_pb_200/Multi_b0/Mmult_y1 (filter_pb_200/Multi_b0/Mmult_y1_P47_to_Mmult_y11)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  filter_pb_200/Multi_b0/Mmult_y11 (filter_pb_200/Multi_b0/Mmult_y11_PCOUT_to_Mmult_y12_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  filter_pb_200/Multi_b0/Mmult_y12 (filter_pb_200/Multi_b0/Mmult_y12_P47_to_Mmult_y13)
     DSP48A1:C30->P4      48   3.141   2.016  filter_pb_200/Multi_b0/Mmult_y13 (filter_pb_200/Multi_b0/y1<38>)
     LUT4:I1->O           22   0.235   1.333  filter_pb_200/Multi_b0/Mmux_y151 (filter_pb_200/data_n1<22>)
     MUXCY:DI->O           0   0.181   0.000  filter_pb_200/Suma_out/Madd_y1_cy<22> (filter_pb_200/Suma_out/Madd_y1_cy<22>)
     XORCY:CI->O          23   0.206   1.586  filter_pb_200/Suma_out/Madd_y1_xor<23> (filter_pb_200/Suma_out/y1<23>)
     LUT4:I1->O            1   0.235   0.681  filter_pb_200/Suma_out/Mmux_y11 (data_out_0_OBUF)
     OBUF:I->O                 2.912          data_out_0_OBUF (data_out<0>)
    ----------------------------------------
    Total                     53.348ns (35.012ns logic, 18.336ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 643845188622 / 23
-------------------------------------------------------------------------
Delay:               33.068ns (Levels of Logic = 14)
  Source:            data_i<22> (PAD)
  Destination:       data_out<0> (PAD)

  Data Path: data_i<22> to data_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.328   2.251  data_i_22_IBUF (data_i_22_IBUF)
     LUT5:I0->O            1   0.254   0.000  filter_pb_200/Suma_in/Madd_y1_lut<22> (filter_pb_200/Suma_in/Madd_y1_lut<22>)
     MUXCY:S->O            0   0.215   0.000  filter_pb_200/Suma_in/Madd_y1_cy<22> (filter_pb_200/Suma_in/Madd_y1_cy<22>)
     XORCY:CI->O          48   0.206   1.788  filter_pb_200/Suma_in/Madd_y1_xor<23> (filter_pb_200/Suma_in/y1<23>)
     LUT4:I3->O            3   0.254   0.765  filter_pb_200/Suma_in/Mmux_y24 (filter_pb_200/data_fk<10>)
     DSP48A1:A10->P47     18   5.220   1.234  filter_pb_200/Multi_b0/Mmult_y1 (filter_pb_200/Multi_b0/Mmult_y1_P47_to_Mmult_y11)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  filter_pb_200/Multi_b0/Mmult_y11 (filter_pb_200/Multi_b0/Mmult_y11_PCOUT_to_Mmult_y12_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  filter_pb_200/Multi_b0/Mmult_y12 (filter_pb_200/Multi_b0/Mmult_y12_P47_to_Mmult_y13)
     DSP48A1:C30->P4      48   3.141   2.016  filter_pb_200/Multi_b0/Mmult_y13 (filter_pb_200/Multi_b0/y1<38>)
     LUT4:I1->O           22   0.235   1.333  filter_pb_200/Multi_b0/Mmux_y151 (filter_pb_200/data_n1<22>)
     MUXCY:DI->O           0   0.181   0.000  filter_pb_200/Suma_out/Madd_y1_cy<22> (filter_pb_200/Suma_out/Madd_y1_cy<22>)
     XORCY:CI->O          23   0.206   1.586  filter_pb_200/Suma_out/Madd_y1_xor<23> (filter_pb_200/Suma_out/y1<23>)
     LUT4:I1->O            1   0.235   0.681  filter_pb_200/Suma_out/Mmux_y11 (data_out_0_OBUF)
     OBUF:I->O                 2.912          data_out_0_OBUF (data_out<0>)
    ----------------------------------------
    Total                     33.068ns (20.181ns logic, 12.887ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.649|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.54 secs
 
--> 

Total memory usage is 270444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

