Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Thu Dec  3 10:06:48 2015
| Host         : mp-akulapd.ziti.uni-heidelberg.de running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.458        0.000                      0                 3576        0.046        0.000                      0                 3576        4.020        0.000                       0                  1482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.458        0.000                      0                 3576        0.046        0.000                      0                 3576        4.020        0.000                       0                  1482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.905ns (50.037%)  route 2.901ns (49.963%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.646     2.940    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/Q
                         net (fo=3, routed)           0.722     4.118    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[4]
    SLICE_X37Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.242 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4/O
                         net (fo=1, routed)           0.000     4.242    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.774    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.888    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.222 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[1]
                         net (fo=2, routed)           0.740     5.962    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[13]
    SLICE_X35Y85         LUT4 (Prop_lut4_I3_O)        0.303     6.265 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4/O
                         net (fo=1, routed)           0.000     6.265    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.663 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.663    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.934 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.618     7.552    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.373     7.925 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.821     8.746    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.474    12.653    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.905ns (50.037%)  route 2.901ns (49.963%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.646     2.940    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/Q
                         net (fo=3, routed)           0.722     4.118    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[4]
    SLICE_X37Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.242 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4/O
                         net (fo=1, routed)           0.000     4.242    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.774    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.888    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.222 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[1]
                         net (fo=2, routed)           0.740     5.962    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[13]
    SLICE_X35Y85         LUT4 (Prop_lut4_I3_O)        0.303     6.265 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4/O
                         net (fo=1, routed)           0.000     6.265    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.663 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.663    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.934 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.618     7.552    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.373     7.925 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.821     8.746    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.474    12.653    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.905ns (50.037%)  route 2.901ns (49.963%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.646     2.940    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/Q
                         net (fo=3, routed)           0.722     4.118    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[4]
    SLICE_X37Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.242 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4/O
                         net (fo=1, routed)           0.000     4.242    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.774    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.888    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.222 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[1]
                         net (fo=2, routed)           0.740     5.962    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[13]
    SLICE_X35Y85         LUT4 (Prop_lut4_I3_O)        0.303     6.265 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4/O
                         net (fo=1, routed)           0.000     6.265    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.663 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.663    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.934 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.618     7.552    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.373     7.925 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.821     8.746    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.474    12.653    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.905ns (50.037%)  route 2.901ns (49.963%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.646     2.940    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/Q
                         net (fo=3, routed)           0.722     4.118    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[4]
    SLICE_X37Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.242 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4/O
                         net (fo=1, routed)           0.000     4.242    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.774    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.888    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.222 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[1]
                         net (fo=2, routed)           0.740     5.962    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[13]
    SLICE_X35Y85         LUT4 (Prop_lut4_I3_O)        0.303     6.265 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4/O
                         net (fo=1, routed)           0.000     6.265    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.663 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.663    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.934 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.618     7.552    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.373     7.925 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.821     8.746    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.474    12.653    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X32Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.905ns (50.035%)  route 2.901ns (49.965%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.646     2.940    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y86         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg11_reg[4]/Q
                         net (fo=3, routed)           0.722     4.118    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/steps[4]
    SLICE_X37Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.242 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4/O
                         net (fo=1, routed)           0.000     4.242    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_59__4_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.774    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.888    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.222 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_36/O[1]
                         net (fo=2, routed)           0.740     5.962    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/done1[13]
    SLICE_X35Y85         LUT4 (Prop_lut4_I3_O)        0.303     6.265 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4/O
                         net (fo=1, routed)           0.000     6.265    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_15__4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.663 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.663    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.934 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.618     7.552    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.373     7.925 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.821     8.746    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X32Y87         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.475    12.654    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524    12.205    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.808ns (45.914%)  route 3.308ns (54.086%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.649     2.943    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y89         FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDSE (Prop_fdse_C_Q)         0.518     3.461 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[9]/Q
                         net (fo=3, routed)           1.225     4.686    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/steps[9]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.810 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_53__3/O
                         net (fo=1, routed)           0.000     4.810    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_53__3_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.360 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_36_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.673 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_35/O[3]
                         net (fo=2, routed)           0.680     6.352    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/done1[15]
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.306     6.658 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_13__3/O
                         net (fo=1, routed)           0.000     6.658    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_13__3_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.034 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.034    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_2__3/CO[0]
                         net (fo=3, routed)           0.450     7.738    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[0]_0[0]
    SLICE_X37Y82         LUT3 (Prop_lut3_I1_O)        0.367     8.105 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i[15]_i_1__3/O
                         net (fo=16, routed)          0.954     9.059    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i[15]_i_1__3_n_0
    SLICE_X36Y88         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.476    12.655    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/s00_axi_aclk
    SLICE_X36Y88         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[11]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.169    12.561    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.986ns (50.966%)  route 2.873ns (49.034%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.645     2.939    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/Q
                         net (fo=3, routed)           0.781     4.238    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/steps[1]
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.362 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61/O
                         net (fo=1, routed)           0.000     4.362    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.895 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.251 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.943     6.194    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/done1[10]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.301     6.495 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.028    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.282 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_2/CO[0]
                         net (fo=3, routed)           0.497     7.780    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/CO[0]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.367     8.147 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1/O
                         net (fo=17, routed)          0.651     8.798    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1_n_0
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.478    12.657    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/s00_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[12]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    12.303    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.986ns (50.966%)  route 2.873ns (49.034%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.645     2.939    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/Q
                         net (fo=3, routed)           0.781     4.238    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/steps[1]
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.362 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61/O
                         net (fo=1, routed)           0.000     4.362    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.895 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.251 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.943     6.194    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/done1[10]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.301     6.495 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.028    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.282 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_2/CO[0]
                         net (fo=3, routed)           0.497     7.780    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/CO[0]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.367     8.147 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1/O
                         net (fo=17, routed)          0.651     8.798    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1_n_0
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.478    12.657    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/s00_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[13]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    12.303    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.986ns (50.966%)  route 2.873ns (49.034%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.645     2.939    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/Q
                         net (fo=3, routed)           0.781     4.238    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/steps[1]
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.362 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61/O
                         net (fo=1, routed)           0.000     4.362    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.895 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.251 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.943     6.194    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/done1[10]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.301     6.495 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.028    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.282 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_2/CO[0]
                         net (fo=3, routed)           0.497     7.780    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/CO[0]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.367     8.147 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1/O
                         net (fo=17, routed)          0.651     8.798    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1_n_0
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.478    12.657    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/s00_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[14]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    12.303    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.986ns (50.966%)  route 2.873ns (49.034%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.645     2.939    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[1]/Q
                         net (fo=3, routed)           0.781     4.238    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/steps[1]
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.362 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61/O
                         net (fo=1, routed)           0.000     4.362    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_61_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.895 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_46_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_45_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.251 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_36/O[2]
                         net (fo=2, routed)           0.943     6.194    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/done1[10]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.301     6.495 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_i_15_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.028    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_4_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.282 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/pulse_reg_i_2/CO[0]
                         net (fo=3, routed)           0.497     7.780    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/CO[0]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.367     8.147 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1/O
                         net (fo=17, routed)          0.651     8.798    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt[0]__0_i_1_n_0
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.478    12.657    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/s00_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[15]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    12.303    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  3.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.136%)  route 0.112ns (34.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.112     1.268    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X27Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.313 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.555     0.891    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.167     1.198    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.001%)  route 0.179ns (55.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.179     1.312    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.556     0.892    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.160     1.192    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X36Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.300%)  route 0.199ns (51.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.199     1.335    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X27Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.380 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.931%)  route 0.210ns (53.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.638     0.974    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y103        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.210     1.325    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[88]
    SLICE_X39Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.370 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1/O
                         net (fo=2, routed)           0.000     1.370    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[27]
    SLICE_X39Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.575     0.911    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.110    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X28Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.113     1.166    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



