(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : FPMemory.brd                                  )
(    Software Version : 17.2S045                                      )
(    Date/Time        : Fri Oct 05 02:45:03 2018                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'E:/Project/FPMemory/Schmatic/allegro'
Design Directory:            'E:/Project/FPMemory/PCB/lib/ColorView'
Old design name:             'E:/Project/FPMemory/PCB/lib/ColorView/FPMemory.brd'
New design name:             'E:/Project/FPMemory/PCB/lib/ColorView/FPMemory.brd'

CmdLine: netrev -$ -i E:/Project/FPMemory/Schmatic/allegro -y 1 -h -z -q netrev_constraint_report.xml E:/Project/FPMemory/PCB/lib/ColorView/#Taaaaha15812.tmp

------ Preparing to read pst files ------

Starting to read E:/Project/FPMemory/Schmatic/allegro/pstchip.dat 
   Finished reading E:/Project/FPMemory/Schmatic/allegro/pstchip.dat (00:00:00.03)
Starting to read E:/Project/FPMemory/Schmatic/allegro/pstxprt.dat 
   Finished reading E:/Project/FPMemory/Schmatic/allegro/pstxprt.dat (00:00:00.00)
Starting to read E:/Project/FPMemory/Schmatic/allegro/pstxnet.dat 
   Finished reading E:/Project/FPMemory/Schmatic/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           D:/Cadence/Cadence_SPB_17.2-2016/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/Cadence_SPB_17.2-2016/share/local/pcb/symbols 
           D:/Cadence/Cadence_SPB_17.2-2016/share/pcb/pcb_lib/symbols 
           D:/Cadence/Cadence_SPB_17.2-2016/share/pcb/allegrolib/symbols 
           E:/Project/FPMemory/PCB/lib/padlib 
           E:/Project/FPMemory/PCB/lib 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/Cadence_SPB_17.2-2016/share/local/pcb/padstacks 
           D:/Cadence/Cadence_SPB_17.2-2016/share/pcb/pcb_lib/symbols 
           D:/Cadence/Cadence_SPB_17.2-2016/share/pcb/allegrolib/symbols 
           E:/Project/FPMemory/PCB/lib 
           E:/Project/FPMemory/PCB/lib/padlib 


------ Summary Statistics ------


netrev run on Oct 5 2:45:03 2018
   DESIGN NAME : 'FPMEMORY'
   PACKAGING ON Jul 31 2018 12:22:04

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:53
elapsed time  0:00:00

