$date
	Mon Jun 29 20:48:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dev_tb $end
$var wire 1 ! RESULT $end
$var reg 32 " F1 [31:0] $end
$var reg 32 # F2 [31:0] $end
$scope module uut $end
$var wire 32 $ f1 [31:0] $end
$var wire 32 % f2 [31:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000001010000000000000000000000 %
b1000001010000000000000000000000 $
b11000001010000000000000000000000 #
b1000001010000000000000000000000 "
1!
$end
#100000000
0!
b1000001010000000000000000000000 #
b1000001010000000000000000000000 %
b11000001010000000000000000000000 "
b11000001010000000000000000000000 $
#200000000
b1000001010101100110011001100110 #
b1000001010101100110011001100110 %
b0 "
b0 $
#300000000
1!
b0 #
b0 %
b1000001010101100110011001100110 "
b1000001010101100110011001100110 $
#400000000
b11000001001000111010111000010100 #
b11000001001000111010111000010100 %
b0 "
b0 $
#500000000
0!
b0 #
b0 %
b11000001001000111010111000010100 "
b11000001001000111010111000010100 $
#600000000
1!
b1000001001000111010111000010100 #
b1000001001000111010111000010100 %
b1000001110001000111101011100001 "
b1000001110001000111101011100001 $
#700000000
0!
b1000001110001000111101011100001 #
b1000001110001000111101011100001 %
b1000001001000111010111000010100 "
b1000001001000111010111000010100 $
#800000000
b11000001011001010111000010100100 #
b11000001011001010111000010100100 %
b11000010000010100011110101110001 "
b11000010000010100011110101110001 $
#900000000
1!
b11000010000010100011110101110001 #
b11000010000010100011110101110001 %
b11000001011001010111000010100100 "
b11000001011001010111000010100100 $
#1000000000
