{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508940086995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508940086997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 09:01:26 2017 " "Processing started: Wed Oct 25 09:01:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508940086997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940086997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pract4 -c pract4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pract4 -c pract4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940086997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508940087453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508940087453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/div_freq.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104564 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/div_freq.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_to_1-function_table " "Found design unit 1: multiplexer_4_to_1-function_table" {  } { { "mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104566 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104566 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/decoder_2_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104567 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/decoder_2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Practica2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Practica2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104568 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadFuncional-bdf_type " "Found design unit 1: unidadFuncional-bdf_type" {  } { { "UF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104569 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadFuncional " "Found entity 1: unidadFuncional" {  } { { "UF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/binary_to_bcd.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104570 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/binary_to_bcd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera-bdf_type " "Found design unit 1: Altera-bdf_type" {  } { { "Altera.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Altera.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera " "Found entity 1: Altera" {  } { { "Altera.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Altera.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicCircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicCircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-bdf_type " "Found design unit 1: logic_circuit-bdf_type" {  } { { "LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/LogicCircuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104571 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/LogicCircuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-bdf_type " "Found design unit 1: shifter-bdf_type" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104571 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-function_table " "Found design unit 1: arithmetic_circuit-function_table" {  } { { "UA.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104572 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "UA.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pract4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pract4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract4-bdf_type " "Found design unit 1: pract4-bdf_type" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104573 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract4 " "Found entity 1: pract4" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_to_1-function_table " "Found design unit 1: multiplexer_2_to_1-function_table" {  } { { "mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104573 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_to_1 " "Found entity 1: multiplexer_2_to_1" {  } { { "mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508940104573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940104573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract4 " "Elaborating entity \"pract4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508940104701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:b2v_inst1 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:b2v_inst1\"" {  } { { "pract4.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd_digit binary_to_bcd:b2v_inst1\|binary_to_bcd_digit:\\bcd_digits:1:digit_0 " "Elaborating entity \"binary_to_bcd_digit\" for hierarchy \"binary_to_bcd:b2v_inst1\|binary_to_bcd_digit:\\bcd_digits:1:digit_0\"" {  } { { "binary_to_bcd.vhd" "\\bcd_digits:1:digit_0" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/binary_to_bcd.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 Practica2:b2v_inst2 " "Elaborating entity \"Practica2\" for hierarchy \"Practica2:b2v_inst2\"" {  } { { "pract4.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 Practica2:b2v_inst2\|multiplexer_4_to_1:b2v_inst " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"Practica2:b2v_inst2\|multiplexer_4_to_1:b2v_inst\"" {  } { { "Practica2.vhd" "b2v_inst" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Practica2.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 Practica2:b2v_inst2\|cont2:b2v_inst3 " "Elaborating entity \"cont2\" for hierarchy \"Practica2:b2v_inst2\|cont2:b2v_inst3\"" {  } { { "Practica2.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Practica2.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 Practica2:b2v_inst2\|decoder_2_to_4:b2v_inst6 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"Practica2:b2v_inst2\|decoder_2_to_4:b2v_inst6\"" {  } { { "Practica2.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Practica2.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera Practica2:b2v_inst2\|Altera:b2v_inst7 " "Elaborating entity \"Altera\" for hierarchy \"Practica2:b2v_inst2\|Altera:b2v_inst7\"" {  } { { "Practica2.vhd" "b2v_inst7" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Practica2.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq Practica2:b2v_inst2\|div_freq:b2v_inst8 " "Elaborating entity \"div_freq\" for hierarchy \"Practica2:b2v_inst2\|div_freq:b2v_inst8\"" {  } { { "Practica2.vhd" "b2v_inst8" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/Practica2.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadFuncional unidadFuncional:b2v_inst3 " "Elaborating entity \"unidadFuncional\" for hierarchy \"unidadFuncional:b2v_inst3\"" {  } { { "pract4.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit unidadFuncional:b2v_inst3\|arithmetic_circuit:b2v_inst1 " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"unidadFuncional:b2v_inst3\|arithmetic_circuit:b2v_inst1\"" {  } { { "UF.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UF.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit unidadFuncional:b2v_inst3\|logic_circuit:b2v_inst2 " "Elaborating entity \"logic_circuit\" for hierarchy \"unidadFuncional:b2v_inst3\|logic_circuit:b2v_inst2\"" {  } { { "UF.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UF.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 unidadFuncional:b2v_inst3\|multiplexer_2_to_1:b2v_inst3 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"unidadFuncional:b2v_inst3\|multiplexer_2_to_1:b2v_inst3\"" {  } { { "UF.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter unidadFuncional:b2v_inst3\|shifter:b2v_inst5 " "Elaborating entity \"shifter\" for hierarchy \"unidadFuncional:b2v_inst3\|shifter:b2v_inst5\"" {  } { { "UF.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UF.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940104778 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508940105952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508940106966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508940106966 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[9\] " "No output dependent on input pin \"A\[9\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[10\] " "No output dependent on input pin \"A\[10\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[11\] " "No output dependent on input pin \"A\[11\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[12\] " "No output dependent on input pin \"A\[12\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[13\] " "No output dependent on input pin \"A\[13\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[14\] " "No output dependent on input pin \"A\[14\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[15\] " "No output dependent on input pin \"A\[15\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|A[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[10\] " "No output dependent on input pin \"B\[10\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[11\] " "No output dependent on input pin \"B\[11\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[12\] " "No output dependent on input pin \"B\[12\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[13\] " "No output dependent on input pin \"B\[13\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[14\] " "No output dependent on input pin \"B\[14\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "No output dependent on input pin \"B\[15\]\"" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508940107562 "|pract4|B[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508940107562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508940107569 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508940107569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508940107569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508940107569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508940107583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 09:01:47 2017 " "Processing ended: Wed Oct 25 09:01:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508940107583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508940107583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508940107583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508940107583 ""}
