{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 16:08:28 2022 " "Info: Processing started: Tue Mar 08 16:08:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Info: Found entity 1: task2" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "task2 " "Info: Elaborating entity \"task2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "task2.v(10) " "Warning (10935): Verilog HDL Casex/Casez warning at task2.v(10): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 10 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "task2.v(11) " "Warning (10935): Verilog HDL Casex/Casez warning at task2.v(11): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 11 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "task2.v(12) " "Warning (10935): Verilog HDL Casex/Casez warning at task2.v(12): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 12 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "task2.v(8) " "Warning (10763): Verilog HDL warning at task2.v(8): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "task2.v(8) " "Warning (10270): Verilog HDL Case Statement warning at task2.v(8): incomplete case statement has no default case item" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A task2.v(6) " "Warning (10240): Verilog HDL Always Construct warning at task2.v(6): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] task2.v(6) " "Info (10041): Inferred latch for \"A\[0\]\" at task2.v(6)" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] task2.v(6) " "Info (10041): Inferred latch for \"A\[1\]\" at task2.v(6)" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "A\[0\]\$latch " "Warning: Latch A\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Y\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Y\[0\]" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "A\[1\]\$latch " "Warning: Latch A\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Y\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Y\[0\]" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 16:08:28 2022 " "Info: Processing ended: Tue Mar 08 16:08:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
