arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
shorted_flyover_wires.xml	raygentop.v	common	21.34	odin	1.51 GiB		10.42	1588180	-1	-1	3	0.82	-1	-1	40256	-1	-1	123	214	0	8	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	88708	214	305	2963	2869	1	1441	650	19	19	361	io clb	auto	46.6 MiB	2.19	24028	11417	245468	84522	140289	20657	86.6 MiB	0.91	0.01	5.44161	4.44985	-2711.83	-4.44985	4.44985	0.22	0.0036036	0.00332323	0.350101	0.321011	-1	-1	-1	-1	62	24833	45	1.65001e+07	9.79696e+06	1.07728e+06	2984.15	3.72	1.37948	1.27017	35161	217957	-1	21028	18	6730	15878	2433481	654279	5.215	5.215	-3026.13	-5.215	0	0	1.33769e+06	3705.50	0.04	0.49	0.13	-1	-1	0.04	0.202402	0.191487	
buffered_flyover_wires.xml	raygentop.v	common	21.52	odin	1.54 GiB		10.85	1614668	-1	-1	3	0.83	-1	-1	40260	-1	-1	123	214	0	8	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	88816	214	305	2963	2869	1	1441	650	19	19	361	io clb	auto	46.7 MiB	2.17	24520	12150	245468	84299	140070	21099	86.7 MiB	0.91	0.01	5.76052	4.50441	-2846.22	-4.50441	4.50441	0.22	0.0036495	0.00331524	0.34963	0.320924	-1	-1	-1	-1	64	25856	29	1.65001e+07	9.79696e+06	1.15406e+06	3196.84	3.52	1.26975	1.16892	35881	226057	-1	21156	15	6633	15933	2219536	617587	4.97633	4.97633	-3163.74	-4.97633	0	0	1.44847e+06	4012.38	0.04	0.44	0.14	-1	-1	0.04	0.182386	0.172674	
