/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_28z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  reg [7:0] celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  reg [10:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [18:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [17:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~celloutsig_0_3z;
  assign celloutsig_0_4z = ~celloutsig_0_2z[0];
  assign celloutsig_0_16z = ~celloutsig_0_7z;
  assign celloutsig_0_6z = ~celloutsig_0_0z[1];
  assign celloutsig_0_75z = ~celloutsig_0_12z[7];
  assign celloutsig_1_10z = ~celloutsig_1_4z;
  assign celloutsig_0_11z = ~in_data[55];
  assign celloutsig_0_3z = in_data[9] ^ celloutsig_0_0z[3];
  assign celloutsig_1_9z = celloutsig_1_10z ^ celloutsig_1_6z[1];
  assign celloutsig_1_4z = ~(celloutsig_1_3z[0] ^ celloutsig_1_2z[3]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z[7] ^ celloutsig_1_9z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z[2] ^ celloutsig_1_18z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] ^ celloutsig_0_0z[3]);
  assign celloutsig_0_19z = ~(celloutsig_0_12z[2] ^ celloutsig_0_16z);
  assign celloutsig_0_28z = ~(celloutsig_0_20z[3] ^ celloutsig_0_3z);
  assign celloutsig_0_0z = in_data[39:34] % { 1'h1, in_data[93:89] };
  assign celloutsig_0_74z = { in_data[78:77], celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_41z, celloutsig_0_66z, celloutsig_0_28z } % { 1'h1, in_data[77:73], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[159:151] % { 1'h1, in_data[164:157] };
  assign celloutsig_1_12z = in_data[164:146] % { 1'h1, celloutsig_1_5z[12:1], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_8z = { in_data[76], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z } * { in_data[92:91], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_10z } * { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_1z = celloutsig_1_0z[6:1] ^ celloutsig_1_0z[5:0];
  assign celloutsig_1_2z = celloutsig_1_0z[6:2] ^ celloutsig_1_1z[4:0];
  assign celloutsig_1_3z = celloutsig_1_2z[2:0] ^ in_data[136:134];
  assign celloutsig_1_6z = celloutsig_1_2z ^ celloutsig_1_1z[5:1];
  assign celloutsig_0_10z = in_data[43:39] ^ { in_data[14:11], celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z } ^ { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_9z[5:0], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_1z } ^ celloutsig_0_8z[11:0];
  assign celloutsig_0_66z = ~((celloutsig_0_60z[1] & celloutsig_0_7z) | celloutsig_0_16z);
  assign celloutsig_0_7z = ~((celloutsig_0_0z[2] & in_data[54]) | celloutsig_0_6z);
  assign celloutsig_0_15z = ~((celloutsig_0_4z & celloutsig_0_3z) | celloutsig_0_13z[1]);
  assign celloutsig_0_17z = ~((celloutsig_0_9z[2] & celloutsig_0_16z) | celloutsig_0_0z[5]);
  assign celloutsig_0_32z = ~((celloutsig_0_2z[1] & celloutsig_0_15z) | celloutsig_0_12z[8]);
  always_latch
    if (!clkin_data[96]) celloutsig_0_60z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_60z = { celloutsig_0_13z[6:1], celloutsig_0_16z, celloutsig_0_16z };
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 18'h00000;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_0z[8:2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_2z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_2z = celloutsig_0_0z[2:0];
  assign { celloutsig_0_5z[2:0], celloutsig_0_5z[6] } = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z[0] } ^ { celloutsig_0_2z, celloutsig_0_0z[0] };
  assign celloutsig_0_5z[5:3] = 3'h0;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
