
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder"</param>
    <param name="designGeneratorVersion">"22.4 b "</param>
    <param name="fastSimGenerationEnabled">false</param>
    <param name="generateAbsoluteOutputPath">"/mnt/media/Projects/5g/preethi/Gen3/low_phy_ul/../../rtl/low_phy_ul_rtl"</param>
    <param name="generateLanguage">SystemVerilog</param>
    <param name="generateOutputPath">"../../rtl/low_phy_ul_rtl"</param>
    <param name="generateSingleConduitInterface">true</param>
    <param name="generateSubPath">streamtoblock_fft</param>
    <param name="libWrapperDefaultInstanceCount">1</param>
    <param name="libWrapperFunctionName">""</param>
    <param name="libWrapperGenerationEnabled">false</param>
    <param name="libWrapperIsVariableLatency">false</param>
    <param name="libWrapperPackValidInData">false</param>
    <param name="libWrapperTarget">libWrapperTargetOCL</param>
    <param name="libWrapperType">libWrapperTypeStateful</param>
    <model name="FiniteStateMachine">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^6)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_12">
        <param name="0">[/FiniteStateMachine/signalIn_0/1]</param>
        <param name="1">[/FiniteStateMachine/signalIn_0/2]</param>
        <param name="2">[/FiniteStateMachine/reg_11/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_2">
        <param name="0">[/FiniteStateMachine/reg_6/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/signalIn_0/0]</param>
        <param name="2">[/FiniteStateMachine/nor_1/primWireOut]</param>
        <param name="3">[/FiniteStateMachine/signalIn_0/3]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_7">
        <param name="0">[/FiniteStateMachine/signalIn_0/3]</param>
        <param name="1">[/FiniteStateMachine/bitSelect_4/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_14">
        <param name="0">[/FiniteStateMachine/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/FiniteStateMachine/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/FiniteStateMachine/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_4">
        <param name="0">[/FiniteStateMachine/lut_3/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 WbaNERba)"/>
        <wire name="(3 LastRd)"/>
        <wire name="(4 ena)"/>
      </block>
      <block name="lut_13">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 3 0 3 1 1 4 4)</param>
        <param name="lutPortAddr">[/FiniteStateMachine/bitJoin_12/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_3">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/FiniteStateMachine/bitJoin_2/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_9">
        <param name="0">[/FiniteStateMachine/reg_11/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/const_8/primWireOut]</param>
        <param name="2">[/FiniteStateMachine/reg_11/primWireOut]</param>
        <param name="3">[/FiniteStateMachine/bitSelect_14/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/FiniteStateMachine/bitJoin_7/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_1">
        <param name="0">[/FiniteStateMachine/bitSelect_14/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 S2B_ToggleRba)">[/FiniteStateMachine/signalOut_17/0]</param>
        <param name="(2 S2B_Go)">[/FiniteStateMachine/signalOut_17/1]</param>
      </block>
      <block name="reg_11">
        <param name="0">[/FiniteStateMachine/mux_9/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_6">
        <param name="0">[/FiniteStateMachine/bitSelect_4/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_0">
        <param name="0">[/FiniteStateMachine/input/(1 go)]</param>
        <param name="1">[/FiniteStateMachine/input/(2 WbaNERba)]</param>
        <param name="2">[/FiniteStateMachine/input/(3 LastRd)]</param>
        <param name="3">[/FiniteStateMachine/input/(4 ena)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/FiniteStateMachine/bitSelect_15/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="typepin_10">
        <param name="0">[/FiniteStateMachine/mux_9/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin LastRd)">
        <param name="0">[/FiniteStateMachine/input/(3 LastRd)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin WbaNERba)">
        <param name="0">[/FiniteStateMachine/input/(2 WbaNERba)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin ena)">
        <param name="0">[/FiniteStateMachine/input/(4 ena)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/FiniteStateMachine/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT"</param>
      <param name="simulinkPortData">(((13 CP_EN true false false false 1 0 1) (12 DC_SC_EN true false false false 1 0 1) (5 cp_in false ^4 16 0 1) (8 fft_gain false ^4 16 14 1) (9 fft_gain_im false ^4 16 14 1) (4 fft_in false ^4 4 0 1) (10 fft_shift false ^4 4 0 1) (7 hcs_bypass true false false false 1 0 1) (6 nprb false ^4 16 0 1) (15 rc_bw_sel true false false false 1 0 1) (14 ripple_comp_en true false false false 1 0 1) (2 rx_chin false ^4 8 0 1) (3 rx_din false true false true 16 14 1) (1 rx_vin true false false false 1 0 1) (16 sym_metadata_in false ^4 64 0 1) (17 sym_metadata_in_valid true false false false 1 0 1) (11 time_ref_in false ^4 64 0 1)) ((14 eAxCout false ^4 2 0 1) (16 eop_eAxC false ^4 1 0 1) (17 eop_sym true false false false 1 0 1) (12 fd_data_c false ^4 8 0 1) (13 fd_data_q false true false true 16 12 1) (11 fd_data_v true false false false 1 0 1) (6 fft_chout false ^4 8 0 1) (7 fft_dout false true false true 16 14 1) (5 fft_vout true false false false 1 0 1) (8 nsc_out false ^4 16 0 1) (2 rx_chout false ^4 8 0 1) (3 rx_dout false true false true 16 11 1) (4 rx_time_out false ^4 64 0 1) (1 rx_valid true false false false 1 0 1) (9 size_out false ^4 4 0 1) (18 sop_eAxC false ^4 1 0 1) (19 sop_sym true false false false 1 0 1) (15 symmetadataout false ^4 64 0 1) (10 td_time_out false ^4 64 0 1) (20 version_out1 false ^4 32 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <param name="synthTopLevel">true</param>
      <block name="RegField4">
        <param name="AMMregisterDesc">version_out</param>
        <param name="AMMregisterInitValue">256</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">reg_mem_offset_version</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">7</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="S2B_FFT_PC">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 rx_vin1)">[/streamtoblock_fft_DUT/inputBlock/(1 rx_vin)]</param>
        <param name="(2 rx_chin1)">[/streamtoblock_fft_DUT/inputBlock/(2 rx_chin)]</param>
        <param name="(3 rx_din1)">[/streamtoblock_fft_DUT/inputBlock/(3 rx_din)]</param>
        <param name="(4 fft_in1)">[/streamtoblock_fft_DUT/inputBlock/(4 fft_in)]</param>
        <param name="(5 cp_in1)">[/streamtoblock_fft_DUT/inputBlock/(5 cp_in)]</param>
        <param name="(6 nprb1)">[/streamtoblock_fft_DUT/inputBlock/(6 nprb)]</param>
        <param name="(7 hcs_bypass_l1)">[/streamtoblock_fft_DUT/inputBlock/(7 hcs_bypass)]</param>
        <param name="(8 fft_gain_l1)">[/streamtoblock_fft_DUT/inputBlock/(8 fft_gain)]</param>
        <param name="(9 fft_gain_im_l1)">[/streamtoblock_fft_DUT/inputBlock/(9 fft_gain_im)]</param>
        <param name="(10 fft_shift_l1)">[/streamtoblock_fft_DUT/inputBlock/(10 fft_shift)]</param>
        <param name="(11 time_ref_in1)">[/streamtoblock_fft_DUT/inputBlock/(11 time_ref_in)]</param>
        <param name="(12 DC_SC_EN)">[/streamtoblock_fft_DUT/inputBlock/(12 DC_SC_EN)]</param>
        <param name="(13 CP_EN1)">[/streamtoblock_fft_DUT/inputBlock/(13 CP_EN)]</param>
        <param name="(14 ripple_comp_en)">[/streamtoblock_fft_DUT/inputBlock/(14 ripple_comp_en)]</param>
        <param name="(15 rc_bw_sel)">[/streamtoblock_fft_DUT/inputBlock/(15 rc_bw_sel)]</param>
        <param name="(16 sym_metadata_in)">[/streamtoblock_fft_DUT/inputBlock/(16 sym_metadata_in)]</param>
        <param name="(17 sym_metadata_in_valid)">[/streamtoblock_fft_DUT/inputBlock/(17 sym_metadata_in_valid)]</param>
        <wire name="(1 rx_valid)"/>
        <wire name="(2 rx_chout)"/>
        <wire name="(3 rx_dout)"/>
        <wire name="(4 rx_time_out)"/>
        <wire name="(5 td_fft_in_v)"/>
        <wire name="(6 td_fft_in_chout)"/>
        <wire name="(7 td_fft_in_d)"/>
        <wire name="(8 nsc_out)"/>
        <wire name="(9 size_out)"/>
        <wire name="(10 td_time_out)"/>
        <wire name="(11 fd_data_v)"/>
        <wire name="(12 fd_data_c)"/>
        <wire name="(13 fd_data_q)"/>
        <wire name="(14 eAxCout)"/>
        <wire name="(15 symmetadataout)"/>
        <wire name="(16 eop_eAxC)"/>
        <wire name="(17 eop_sym)"/>
        <wire name="(18 sop_eAxC)"/>
        <wire name="(19 sop_sym)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 rx_vin)"/>
        <wire name="(2 rx_chin)"/>
        <wire name="(3 rx_din)"/>
        <wire name="(4 fft_in)"/>
        <wire name="(5 cp_in)"/>
        <wire name="(6 nprb)"/>
        <wire name="(7 hcs_bypass)"/>
        <wire name="(8 fft_gain)"/>
        <wire name="(9 fft_gain_im)"/>
        <wire name="(10 fft_shift)"/>
        <wire name="(11 time_ref_in)"/>
        <wire name="(12 DC_SC_EN)"/>
        <wire name="(13 CP_EN)"/>
        <wire name="(14 ripple_comp_en)"/>
        <wire name="(15 rc_bw_sel)"/>
        <wire name="(16 sym_metadata_in)"/>
        <wire name="(17 sym_metadata_in_valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="(1 rx_valid)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(1 rx_valid)]</param>
        <param name="(2 rx_chout)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(2 rx_chout)]</param>
        <param name="(3 rx_dout)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(3 rx_dout)]</param>
        <param name="(4 rx_time_out)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(4 rx_time_out)]</param>
        <param name="(5 fft_vout)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(5 td_fft_in_v)]</param>
        <param name="(6 fft_chout)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(6 td_fft_in_chout)]</param>
        <param name="(7 fft_dout)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(7 td_fft_in_d)]</param>
        <param name="(8 nsc_out)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(8 nsc_out)]</param>
        <param name="(9 size_out)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(9 size_out)]</param>
        <param name="(10 td_time_out)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(10 td_time_out)]</param>
        <param name="(11 fd_data_v)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(11 fd_data_v)]</param>
        <param name="(12 fd_data_c)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(12 fd_data_c)]</param>
        <param name="(13 fd_data_q)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(13 fd_data_q)]</param>
        <param name="(14 eAxCout)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(14 eAxCout)]</param>
        <param name="(15 symmetadataout)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(15 symmetadataout)]</param>
        <param name="(16 eop_eAxC)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(16 eop_eAxC)]</param>
        <param name="(17 eop_sym)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(17 eop_sym)]</param>
        <param name="(18 sop_eAxC)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(18 sop_eAxC)]</param>
        <param name="(19 sop_sym)">[/streamtoblock_fft_DUT/S2B_FFT_PC/(19 sop_sym)]</param>
        <param name="(20 version_out1)">[/streamtoblock_fft_DUT/RegField4/AMMregisterWireData]</param>
      </block>
      <block name="(pin (1 rx_valid))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(1 rx_valid)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (1 rx_vin))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(1 rx_vin)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (2 rx_chin))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(2 rx_chin)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (2 rx_chout))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(2 rx_chout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (3 rx_din))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(3 rx_din)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (3 rx_dout))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(3 rx_dout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 5 11))</param>
      </block>
      <block name="(pin (4 fft_in))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(4 fft_in)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="(pin (4 rx_time_out))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(4 rx_time_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
      <block name="(pin (5 cp_in))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(5 cp_in)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (5 fft_vout))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(5 td_fft_in_v)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (6 fft_chout))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(6 td_fft_in_chout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (6 nprb))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(6 nprb)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (7 fft_dout))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(7 td_fft_in_d)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (7 hcs_bypass))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(7 hcs_bypass)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (8 fft_gain))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(8 fft_gain)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
      <block name="(pin (8 nsc_out))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(8 nsc_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (9 fft_gain_im))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(9 fft_gain_im)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
      <block name="(pin (9 size_out))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(9 size_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="(pin (10 fft_shift))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(10 fft_shift)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="(pin (10 td_time_out))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(10 td_time_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
      <block name="(pin (11 fd_data_v))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(11 fd_data_v)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (11 time_ref_in))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(11 time_ref_in)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
      <block name="(pin (12 DC_SC_EN))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(12 DC_SC_EN)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (12 fd_data_c))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(12 fd_data_c)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (13 CP_EN))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(13 CP_EN)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (13 fd_data_q))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(13 fd_data_q)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 4 12))</param>
      </block>
      <block name="(pin (14 eAxCout))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(14 eAxCout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin (14 ripple_comp_en))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(14 ripple_comp_en)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (15 rc_bw_sel))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(15 rc_bw_sel)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (15 symmetadataout))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(15 symmetadataout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
      <block name="(pin (16 eop_eAxC))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(16 eop_eAxC)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (16 sym_metadata_in))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(16 sym_metadata_in)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
      <block name="(pin (17 eop_sym))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(17 eop_sym)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (17 sym_metadata_in_valid))">
        <param name="0">[/streamtoblock_fft_DUT/inputBlock/(17 sym_metadata_in_valid)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (18 sop_eAxC))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(18 sop_eAxC)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (19 sop_sym))">
        <param name="0">[/streamtoblock_fft_DUT/S2B_FFT_PC/(19 sop_sym)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (20 version_out1))">
        <param name="0">[/streamtoblock_fft_DUT/RegField4/AMMregisterWireData]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 32 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC"</param>
      <param name="simulinkPortData">(((13 CP_EN1 true false false false 1 0 1) (12 DC_SC_EN true false false false 1 0 1) (5 cp_in1 false ^4 16 0 1) (9 fft_gain_im_l1 false ^4 16 14 1) (8 fft_gain_l1 false ^4 16 14 1) (4 fft_in1 false ^4 4 0 1) (10 fft_shift_l1 false ^4 4 0 1) (7 hcs_bypass_l1 true false false false 1 0 1) (6 nprb1 false ^4 16 0 1) (15 rc_bw_sel true false false false 1 0 1) (14 ripple_comp_en true false false false 1 0 1) (2 rx_chin1 false ^4 8 0 1) (3 rx_din1 false true false true 16 14 1) (1 rx_vin1 true false false false 1 0 1) (16 sym_metadata_in false ^4 64 0 1) (17 sym_metadata_in_valid true false false false 1 0 1) (11 time_ref_in1 false ^4 64 0 1)) ((14 eAxCout false ^4 2 0 1) (16 eop_eAxC false ^4 1 0 1) (17 eop_sym true false false false 1 0 1) (12 fd_data_c false ^4 8 0 1) (13 fd_data_q false true false true 16 12 1) (11 fd_data_v true false false false 1 0 1) (8 nsc_out false ^4 16 0 1) (2 rx_chout false ^4 8 0 1) (3 rx_dout false true false true 16 11 1) (4 rx_time_out false ^4 64 0 1) (1 rx_valid true false false false 1 0 1) (9 size_out false ^4 4 0 1) (18 sop_eAxC false ^4 1 0 1) (19 sop_sym true false false false 1 0 1) (15 symmetadataout false ^4 64 0 1) (6 td_fft_in_chout false ^4 8 0 1) (7 td_fft_in_d false true false true 16 14 1) (5 td_fft_in_v true false false false 1 0 1) (10 td_time_out false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Constant">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFloatIEEE 52 11)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 64 52 1 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FFT_S2B">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 rx_vin1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(1 rx_vin1)]</param>
        <param name="(2 rx_din1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(3 rx_din1)]</param>
        <param name="(3 fft_in1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(4 fft_in1)]</param>
        <param name="(4 cp_in1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(5 cp_in1)]</param>
        <param name="(5 nprb1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(6 nprb1)]</param>
        <param name="(6 hcs_bypass_l1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(7 hcs_bypass_l1)]</param>
        <param name="(7 fft_gain_re_l1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(8 fft_gain_l1)]</param>
        <param name="(8 fft_gain_im_l1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(9 fft_gain_im_l1)]</param>
        <param name="(9 fft_shift_l1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(10 fft_shift_l1)]</param>
        <param name="(10 time_in1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(11 time_ref_in1)]</param>
        <param name="(11 DC_SC_EN)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(12 DC_SC_EN)]</param>
        <param name="(12 rx_ch_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(2 rx_chin1)]</param>
        <param name="(13 ripple_comp_en)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(14 ripple_comp_en)]</param>
        <param name="(14 rc_bw_sel)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(15 rc_bw_sel)]</param>
        <param name="(15 sym_metadata_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(16 sym_metadata_in)]</param>
        <param name="(16 sym_metadata_in_valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(17 sym_metadata_in_valid)]</param>
        <wire name="(1 rx_valid)"/>
        <wire name="(2 rx_chout)"/>
        <wire name="(3 rx_dout)"/>
        <wire name="(4 rx_time_out)"/>
        <wire name="(5 td_fft_in_v)"/>
        <wire name="(6 td_fft_in_ch)"/>
        <wire name="(7 td_fft_in_d)"/>
        <wire name="(8 nsc_out)"/>
        <wire name="(9 size_out)"/>
        <wire name="(10 td_time_out)"/>
        <wire name="(11 fd_data_v)"/>
        <wire name="(12 fd_data_c)"/>
        <wire name="(13 fd_data_q)"/>
        <wire name="(14 eAxC)"/>
        <wire name="(15 metadata_sym_out)"/>
      </block>
      <block name="PhaseCompensation_lite">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(1 rx_valid)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(2 rx_chout)]</param>
        <param name="(3 d1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(3 rx_dout)]</param>
        <param name="(4 CP_EN1)">[/streamtoblock_fft_DUT_S2B_FFT_PC/inputBlock/(13 CP_EN1)]</param>
        <param name="(5 fft_size)">[/streamtoblock_fft_DUT_S2B_FFT_PC/Constant/primWireOut]</param>
        <param name="(6 CPLen)">[/streamtoblock_fft_DUT_S2B_FFT_PC/Constant/primWireOut]</param>
        <param name="(7 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC/Constant/primWireOut]</param>
        <param name="(8 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(14 eAxC)]</param>
        <param name="(9 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(15 metadata_sym_out)]</param>
        <param name="(10 timerefin)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(4 rx_time_out)]</param>
        <wire name="(1 dout1)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 fft_size_out)"/>
        <wire name="(5 CPLenout)"/>
        <wire name="(6 nsc_out)"/>
        <wire name="(7 eAxCout)"/>
        <wire name="(8 sym_metadataout)"/>
        <wire name="(9 timeref_out)"/>
        <wire name="(10 eop_eAxC)"/>
        <wire name="(11 eop_sym)"/>
        <wire name="(12 sop_eAxC)"/>
        <wire name="(13 sop_sym)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 rx_vin1)"/>
        <wire name="(2 rx_chin1)"/>
        <wire name="(3 rx_din1)"/>
        <wire name="(4 fft_in1)"/>
        <wire name="(5 cp_in1)"/>
        <wire name="(6 nprb1)"/>
        <wire name="(7 hcs_bypass_l1)"/>
        <wire name="(8 fft_gain_l1)"/>
        <wire name="(9 fft_gain_im_l1)"/>
        <wire name="(10 fft_shift_l1)"/>
        <wire name="(11 time_ref_in1)"/>
        <wire name="(12 DC_SC_EN)"/>
        <wire name="(13 CP_EN1)"/>
        <wire name="(14 ripple_comp_en)"/>
        <wire name="(15 rc_bw_sel)"/>
        <wire name="(16 sym_metadata_in)"/>
        <wire name="(17 sym_metadata_in_valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 rx_valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(2 vout)]</param>
        <param name="(2 rx_chout)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(3 cout)]</param>
        <param name="(3 rx_dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(1 dout1)]</param>
        <param name="(4 rx_time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(9 timeref_out)]</param>
        <param name="(5 td_fft_in_v)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(5 td_fft_in_v)]</param>
        <param name="(6 td_fft_in_chout)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(6 td_fft_in_ch)]</param>
        <param name="(7 td_fft_in_d)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(7 td_fft_in_d)]</param>
        <param name="(8 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(8 nsc_out)]</param>
        <param name="(9 size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(9 size_out)]</param>
        <param name="(10 td_time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(10 td_time_out)]</param>
        <param name="(11 fd_data_v)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(11 fd_data_v)]</param>
        <param name="(12 fd_data_c)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(12 fd_data_c)]</param>
        <param name="(13 fd_data_q)">[/streamtoblock_fft_DUT_S2B_FFT_PC/FFT_S2B/(13 fd_data_q)]</param>
        <param name="(14 eAxCout)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(7 eAxCout)]</param>
        <param name="(15 symmetadataout)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(8 sym_metadataout)]</param>
        <param name="(16 eop_eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(10 eop_eAxC)]</param>
        <param name="(17 eop_sym)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(11 eop_sym)]</param>
        <param name="(18 sop_eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(12 sop_eAxC)]</param>
        <param name="(19 sop_sym)">[/streamtoblock_fft_DUT_S2B_FFT_PC/PhaseCompensation_lite/(13 sop_sym)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B"</param>
      <param name="simulinkPortData">(((11 DC_SC_EN true false false false 1 0 1) (4 cp_in1 false ^4 16 0 1) (8 fft_gain_im_l1 false ^4 16 14 1) (7 fft_gain_re_l1 false ^4 16 14 1) (3 fft_in1 false ^4 4 0 1) (9 fft_shift_l1 false ^4 4 0 1) (6 hcs_bypass_l1 true false false false 1 0 1) (5 nprb1 false ^4 16 0 1) (14 rc_bw_sel true false false false 1 0 1) (13 ripple_comp_en true false false false 1 0 1) (12 rx_ch_in false ^4 8 0 1) (2 rx_din1 false true false true 16 14 1) (1 rx_vin1 true false false false 1 0 1) (15 sym_metadata_in false ^4 64 0 1) (16 sym_metadata_in_valid true false false false 1 0 1) (10 time_in1 false ^4 64 0 1)) ((14 eAxC false ^4 2 0 1) (12 fd_data_c false ^4 8 0 1) (13 fd_data_q false true false true 16 12 1) (11 fd_data_v true false false false 1 0 1) (15 metadata_sym_out false ^4 64 0 1) (8 nsc_out false ^4 16 0 1) (2 rx_chout false ^4 8 0 1) (3 rx_dout false true false true 16 11 1) (4 rx_time_out false ^4 64 0 1) (1 rx_valid true false false false 1 0 1) (9 size_out false ^4 4 0 1) (6 td_fft_in_ch false ^4 8 0 1) (7 td_fft_in_d false true false true 16 14 1) (5 td_fft_in_v true false false false 1 0 1) (10 td_time_out false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CPRemoval">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 3 0 ^4) (1 64 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 datain)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(2 rx_din1)]</param>
        <param name="(2 vin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(1 rx_vin1)]</param>
        <param name="(3 cin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(12 rx_ch_in)]</param>
        <param name="(4 CPlen)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(4 cp_in1)]</param>
        <param name="(5 fftlen)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(3 fft_in1)]</param>
        <param name="(6 NumAxc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/Const/primWireOut]</param>
        <param name="(7 time_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(10 time_in1)]</param>
        <param name="(8 nprb_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(5 nprb1)]</param>
        <param name="(9 sym_metadata_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(15 sym_metadata_in)]</param>
        <param name="(10 sym_metadata_in_valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(16 sym_metadata_in_valid)]</param>
        <wire name="(1 &quot;vout&#xA;&quot;)"/>
        <wire name="(2 cout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 time_out)"/>
        <wire name="(5 nprb_out)"/>
        <wire name="(6 fft_size_out)"/>
        <wire name="(7 eAxC_no)"/>
        <wire name="(8 sym_metadata)"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">2</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SignalProcessing">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 fft_v_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(1 "vout
")]</param>
        <param name="(2 cin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(2 cout)]</param>
        <param name="(3 din)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(3 dout)]</param>
        <param name="(4 sync)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(1 "vout
")]</param>
        <param name="(5 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(5 nprb_out)]</param>
        <param name="(6 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(6 fft_size_out)]</param>
        <param name="(7 SFNin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(4 time_out)]</param>
        <param name="(8 fft_gain_re)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(7 fft_gain_re_l1)]</param>
        <param name="(9 fft_gain_im)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(8 fft_gain_im_l1)]</param>
        <param name="(10 hcs_bypass)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(6 hcs_bypass_l1)]</param>
        <param name="(11 fft_shift)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(9 fft_shift_l1)]</param>
        <param name="(12 DC_SC_EN)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(11 DC_SC_EN)]</param>
        <param name="(13 ripple_comp_en)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(13 ripple_comp_en)]</param>
        <param name="(14 rc_bw_sel)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/inputBlock/(14 rc_bw_sel)]</param>
        <param name="(15 eAxc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(7 eAxC_no)]</param>
        <param name="(16 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/CPRemoval/(8 sym_metadata)]</param>
        <wire name="(1 rxnat_vout)"/>
        <wire name="(2 rxnat_chout)"/>
        <wire name="(3 rxnat_dout)"/>
        <wire name="(4 rx_time_out)"/>
        <wire name="(5 td_fft_in_v)"/>
        <wire name="(6 td_fft_in_ch)"/>
        <wire name="(7 td_fft_in_d)"/>
        <wire name="(8 nsc_out)"/>
        <wire name="(9 size_out)"/>
        <wire name="(10 td_time_out)"/>
        <wire name="(11 fd_v)"/>
        <wire name="(12 fd_c)"/>
        <wire name="(13 fd_q)"/>
        <wire name="(14 eAxC)"/>
        <wire name="(15 metadata_sym_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 rx_vin1)"/>
        <wire name="(2 rx_din1)"/>
        <wire name="(3 fft_in1)"/>
        <wire name="(4 cp_in1)"/>
        <wire name="(5 nprb1)"/>
        <wire name="(6 hcs_bypass_l1)"/>
        <wire name="(7 fft_gain_re_l1)"/>
        <wire name="(8 fft_gain_im_l1)"/>
        <wire name="(9 fft_shift_l1)"/>
        <wire name="(10 time_in1)"/>
        <wire name="(11 DC_SC_EN)"/>
        <wire name="(12 rx_ch_in)"/>
        <wire name="(13 ripple_comp_en)"/>
        <wire name="(14 rc_bw_sel)"/>
        <wire name="(15 sym_metadata_in)"/>
        <wire name="(16 sym_metadata_in_valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 rx_valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(1 rxnat_vout)]</param>
        <param name="(2 rx_chout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(2 rxnat_chout)]</param>
        <param name="(3 rx_dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(3 rxnat_dout)]</param>
        <param name="(4 rx_time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(4 rx_time_out)]</param>
        <param name="(5 td_fft_in_v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(5 td_fft_in_v)]</param>
        <param name="(6 td_fft_in_ch)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(6 td_fft_in_ch)]</param>
        <param name="(7 td_fft_in_d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(7 td_fft_in_d)]</param>
        <param name="(8 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(8 nsc_out)]</param>
        <param name="(9 size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(9 size_out)]</param>
        <param name="(10 td_time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(10 td_time_out)]</param>
        <param name="(11 fd_data_v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(11 fd_v)]</param>
        <param name="(12 fd_data_c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(12 fd_c)]</param>
        <param name="(13 fd_data_q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(13 fd_q)]</param>
        <param name="(14 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(14 eAxC)]</param>
        <param name="(15 metadata_sym_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B/SignalProcessing/(15 metadata_sym_out)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 3 0 ^4) (1 64 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval"</param>
      <param name="simulinkPortData">(((4 CPlen false ^4 16 0 1) (6 NumAxc false ^4 3 0 1) (3 cin false ^4 8 0 1) (1 datain false true false true 16 14 1) (5 fftlen false ^4 4 0 1) (8 nprb_in false ^4 16 0 1) (9 sym_metadata_in false ^4 64 0 1) (10 sym_metadata_in_valid true false false false 1 0 1) (7 time_in false ^4 64 0 1) (2 vin true false false false 1 0 1)) ((2 cout false ^4 8 0 1) (3 dout false true false true 16 14 1) (7 eAxC_no false ^4 2 0 1) (6 fft_size_out false ^4 4 0 1) (5 nprb_out false ^4 16 0 1) (8 sym_metadata false ^4 64 0 1) (4 time_out false ^4 64 0 1) (1 "vout
" true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/datablkwrite/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(3 wba)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(1 datain)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(4 CPlen)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(5 fftlen)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(6 NumAxc)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(7 time_in)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(8 nprb_in)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(9 sym_metadata_in)]</param>
        <param name="7">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(10 sym_metadata_in_valid)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(3 cin)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/inputBlock/(2 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 3 0 ^4) (1 64 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 3 0 ^4) (1 64 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/DualMem/dualMemWireData2]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/timeref_reg/(1 q)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Nprb_fifo/(1 q)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/fft_size_fifo/(1 q)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/"Data Type Conversion1"/primWireOut]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/sym_metadata_fffo/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(5 Sym_No_out)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(1 validout)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 13 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(2 rd_addr)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 0 1 0) (1 12 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion1&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(3 rd_addr_mem_bank)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^32768)</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Wr_addr_final/primWireOut]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/rd_addr_final/primWireOut]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/0]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(1 validout)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 15 0 ^4) (1 1 0 ^4) (1 15 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Incr_Symbol_out_val">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 dv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(1 validout)]</param>
        <wire name="(1 Sym_out_meta)"/>
      </block>
      <block name="LShift">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Const/primWireOut]</param>
        <param name="barrelOutputType">(typeSFixed 16 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/2]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 4 0 ^4) (1 16 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mem_rd_sub1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 19 0 0 1 0) (1 3 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 fft_size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/LShift/primWireOut]</param>
        <param name="(2 wba)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(3 wba)]</param>
        <wire name="(1 validout)"/>
        <wire name="(2 rd_addr)"/>
        <wire name="(3 rd_addr_mem_bank)"/>
        <wire name="(4 rba)"/>
        <wire name="(5 Sym_No_out)"/>
        <wire name="(6 rd_start)"/>
        <wire name="(7 sym_rd_end)"/>
      </block>
      <block name="Mem_wr_subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 0 1 0) (1 3 0 ^4) (1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/wireValid]</param>
        <param name="(2 CPlen)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/cp_len/(1 cp_out)]</param>
        <param name="(3 FFTlen)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/LShift/primWireOut]</param>
        <param name="(4 NumAxc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/3]</param>
        <wire name="(1 validout)"/>
        <wire name="(2 Wr_addr)"/>
        <wire name="(3 wba)"/>
        <wire name="(4 sym_wr_start)"/>
      </block>
      <block name="Nprb_fifo">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(1 validout)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(1 validout)]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/5]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Incr_Symbol_out_val/(1 Sym_out_meta)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_addr_final">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/wraddr/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/BitCombine/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 3 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cp_len">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 cplen)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/1]</param>
        <param name="(2 sym_det)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/SampleDelay1/primWireOut]</param>
        <param name="(3 fftsize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/2]</param>
        <wire name="(1 cp_out)"/>
      </block>
      <block name="datablkwrite">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(2 Wr_addr)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="fft_size_fifo">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(1 validout)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(1 validout)]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/2]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 3 0 ^4) (1 64 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 datain)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 CPlen)"/>
        <wire name="(5 fftlen)"/>
        <wire name="(6 NumAxc)"/>
        <wire name="(7 time_in)"/>
        <wire name="(8 nprb_in)"/>
        <wire name="(9 sym_metadata_in)"/>
        <wire name="(10 sym_metadata_in_valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 &quot;vout&#xA;&quot;)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/wireValid]</param>
        <param name="(2 cout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/wireChannel]</param>
        <param name="(3 dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/0]</param>
        <param name="(4 time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/1]</param>
        <param name="(5 nprb_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/2]</param>
        <param name="(6 fft_size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/3]</param>
        <param name="(7 eAxC_no)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/4]</param>
        <param name="(8 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelOut/5]</param>
      </block>
      <block name="rd">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/"Data Type Conversion"/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/"Data Type Conversion1"/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 2 0 ^4) (1 14 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="rd_addr_final">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/rd/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(4 rba)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 1 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="sym_metadata_fffo">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(7 sym_rd_end)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/7]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/6]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="timeref_reg">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_rd_sub1/(7 sym_rd_end)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(4 sym_wr_start)]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/4]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="wraddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/Mem_wr_subsystem/(2 Wr_addr)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/ChannelIn/3]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 3 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Incr_Symbol_out_val"</param>
      <param name="simulinkPortData">(((1 dv true false false false 1 0 1)) ((1 Sym_out_meta false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Sym_counter_meta_data">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 Data_write_valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val/inputBlock/(1 dv)]</param>
        <wire name="(1 Sym_out_meta)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 dv)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 Sym_out_meta)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val/Sym_counter_meta_data/(1 Sym_out_meta)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Incr_Symbol_out_val/Sym_counter_meta_data"</param>
      <param name="simulinkPortData">(((1 Data_write_valid true false false false 1 0 1)) ((1 Sym_out_meta false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">14</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LoadableCounter1">
        <param name="blockType">ldCounterBlock</param>
        <param name="ldCounterInitial">0</param>
        <param name="ldCounterLimit">14</param>
        <param name="ldCounterPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/"Rising edge1"/(1 q)]</param>
        <param name="ldCounterPortInitial">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/Const3/primWireOut]</param>
        <param name="ldCounterPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/Const5/primWireOut]</param>
        <param name="ldCounterPortLoad">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/SampleDelay3/primWireOut]</param>
        <param name="ldCounterPortStep">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/Const4/primWireOut]</param>
        <param name="ldCounterStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4 (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LoadableCounter1_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/LoadableCounter1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Rising edge1&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/inputBlock/(1 Data_write_valid)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/Subsystem/(1 sym1_det)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 cntr)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/LoadableCounter1_PostCast_primWireOut/primWireOut]</param>
        <wire name="(1 sym1_det)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 Data_write_valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 Sym_out_meta)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/LoadableCounter1_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Incr_Symbol_out_val/Sym_counter_meta_data/Rising edge1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/Not1/primWireOut]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Incr_Symbol_out_val/Sym_counter_meta_data/Subsystem"</param>
      <param name="simulinkPortData">(((1 cntr false ^4 4 0 1)) ((1 sym1_det true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/CmpEQ1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/SampleDelay2/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/inputBlock/(1 cntr)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/Const5/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/inputBlock/(1 cntr)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/Const13/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const13">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">13</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/CmpEQ3/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 cntr)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 sym1_det)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 19 0 0 1 0) (1 3 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1"</param>
      <param name="simulinkPortData">(((1 fft_size false true false false 16 0 1) (2 wba true false false false 1 0 1)) ((5 Sym_No_out false ^4 4 0 1) (4 rba true false false false 1 0 1) (2 rd_addr false true false false 19 0 1) (3 rd_addr_mem_bank false ^4 3 0 1) (6 rd_start true false false false 1 0 1) (7 sym_rd_end true false false false 1 0 1) (1 validout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt2_databank/loopWireLastIter]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay5/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Xor_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt2_databank/loopWireLastIter]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Not2/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt1_membank/loopWireValue]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Const4/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">3</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion1&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/"Finite State Machine"/(2 S2B_Go)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion3&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/"Finite State Machine"/(1 S2B_ToggleRba)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/FiniteStateMachine]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^6)</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Const3/primWireOut]</param>
        <param name="(2 WbaNERba)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/WbaNERba/primWireOut]</param>
        <param name="(3 LastRd)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/LastRd/primWireOut]</param>
        <param name="(4 ena)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Const3/primWireOut]</param>
        <wire name="(1 S2B_ToggleRba)"/>
        <wire name="(2 S2B_Go)"/>
      </block>
      <block name="Incr_Symbol_out_val">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 dv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt1_membank/loopWireLastIter]</param>
        <wire name="(1 Sym_out_meta)"/>
      </block>
      <block name="LastRd">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay4/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/inputBlock/(1 fft_size)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Const1/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0) (1 3 0 ^4) (1 19 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Not/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/"Data Type Conversion1"/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt2_databank/loopWireValid]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/CmpEQ/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/"Data Type Conversion3"/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Sig_dealy/(1 Out1)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/And2/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">288</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt1_membank/loopWireValid]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayEquivGroup">"0.000000"</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Not1/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">10</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sig_dealy">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/And2/primWireOut]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="WbaNERba">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/And1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/inputBlock/(2 wba)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Xor/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cnt1_membank">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Or/primWireOut]</param>
        <param name="loopPortGo">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/"Data Type Conversion3"/primWireOut]</param>
        <param name="loopPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Const2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 3 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="cnt2_databank">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Const/primWireOut]</param>
        <param name="loopPortGo">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay2/primWireOut]</param>
        <param name="loopPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/latch_0L/(1 q)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 19 0 0 1 0) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="(1 fft_size)"/>
        <wire name="(2 wba)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 0 1 0) (1 19 0 0 1 0))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/"Data Type Conversion3"/primWireOut]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Mult/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_1L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt2_databank/loopWireLastIter]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/Incr_Symbol_out_val/(1 Sym_out_meta)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 0 1 0) (1 3 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 validout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt2_databank/loopWireValid]</param>
        <param name="(2 rd_addr)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt2_databank/loopWireValue]</param>
        <param name="(3 rd_addr_mem_bank)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/cnt1_membank/loopWireValue]</param>
        <param name="(4 rba)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="(5 Sym_No_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/latch_1L/(1 q)]</param>
        <param name="(6 rd_start)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/"Data Type Conversion3"/primWireOut]</param>
        <param name="(7 sym_rd_end)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay4 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay4/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay5 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1/SampleDelay5/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/Incr_Symbol_out_val"</param>
      <param name="simulinkPortData">(((1 dv true false false false 1 0 1)) ((1 Sym_out_meta false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Sym_counter_meta_data">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 Data_write_valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val/inputBlock/(1 dv)]</param>
        <wire name="(1 Sym_out_meta)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 dv)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 Sym_out_meta)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val/Sym_counter_meta_data/(1 Sym_out_meta)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/Incr_Symbol_out_val/Sym_counter_meta_data"</param>
      <param name="simulinkPortData">(((1 Data_write_valid true false false false 1 0 1)) ((1 Sym_out_meta false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">14</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LoadableCounter1">
        <param name="blockType">ldCounterBlock</param>
        <param name="ldCounterInitial">0</param>
        <param name="ldCounterLimit">14</param>
        <param name="ldCounterPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/"Rising edge1"/(1 q)]</param>
        <param name="ldCounterPortInitial">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/Const3/primWireOut]</param>
        <param name="ldCounterPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/Const5/primWireOut]</param>
        <param name="ldCounterPortLoad">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/SampleDelay3/primWireOut]</param>
        <param name="ldCounterPortStep">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/Const4/primWireOut]</param>
        <param name="ldCounterStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4 (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LoadableCounter1_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/LoadableCounter1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Rising edge1&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/inputBlock/(1 Data_write_valid)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/Subsystem/(1 sym1_det)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 cntr)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/LoadableCounter1_PostCast_primWireOut/primWireOut]</param>
        <wire name="(1 sym1_det)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 Data_write_valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 Sym_out_meta)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/LoadableCounter1_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/Incr_Symbol_out_val/Sym_counter_meta_data/Rising edge1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/Not1/primWireOut]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Rising edge1"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/Incr_Symbol_out_val/Sym_counter_meta_data/Subsystem"</param>
      <param name="simulinkPortData">(((1 cntr false ^4 4 0 1)) ((1 sym1_det true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/CmpEQ1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/SampleDelay2/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/inputBlock/(1 cntr)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/Const5/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/inputBlock/(1 cntr)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/Const13/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const13">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">13</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/CmpEQ3/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 cntr)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 sym1_det)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Incr_Symbol_out_val_Sym_counter_meta_data_Subsystem/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/Sig_dealy"</param>
      <param name="simulinkPortData">(((1 In1 true false false false 1 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/cnt2_databank1/loopWireValid]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/cnt2_databank1/loopWireLastIter]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">288</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/And3/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">10</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cnt2_databank1">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/Const5/primWireOut]</param>
        <param name="loopPortGo">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/inputBlock/(1 In1)]</param>
        <param name="loopPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/Const6/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/SampleDelay2/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Sig_dealy/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 0 1 0) (1 19 0 0 1 0))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false true false false 19 0 1) (1 e true false false false 1 0 1)) ((1 q false true false false 19 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 0 1 0) (1 19 0 0 1 0) (1 19 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 0 1 0) (1 19 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 19 0) (typeSFixed 19 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 0 1 0) (1 19 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 0 1 0))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 19 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_rd_sub1/latch_1L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_latch_1L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 0 1 0) (1 3 0 ^4) (1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem"</param>
      <param name="simulinkPortData">(((2 CPlen false ^4 16 0 1) (3 FFTlen false true false false 16 0 1) (4 NumAxc false ^4 3 0 1) (1 valid true false false false 1 0 1)) ((2 Wr_addr false ^4 17 0 1) (4 sym_wr_start true false false false 1 0 1) (1 validout true false false false 1 0 1) (3 wba true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/inputBlock/(1 valid)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion1&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Finite State Machine"/(3 S2B_We)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion2&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Finite State Machine"/(4 S2B_latch)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion3&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Finite State Machine"/(1 S2B_cnt2E)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 0 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^10)</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Const2/primWireOut]</param>
        <param name="(2 Valid_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Data Type Conversion"/primWireOut]</param>
        <param name="(3 Cmp1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cmp1in/primWireOut]</param>
        <param name="(4 Cmp2)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cmpin2/primWireOut]</param>
        <param name="(5 ena)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Const2/primWireOut]</param>
        <wire name="(1 S2B_cnt2E)"/>
        <wire name="(2 S2B_cnt1E)"/>
        <wire name="(3 S2B_We)"/>
        <wire name="(4 S2B_latch)"/>
        <wire name="(5 S2B_waitdone)"/>
      </block>
      <block name="LShift">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/latch_0L/(1 q)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/inputBlock/(4 NumAxc)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 3 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/latch_0L1/(1 q)]</param>
        <param name="barrelOutputType">(typeUFixed 17 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/inputBlock/(4 NumAxc)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0) (1 3 0 ^4) (1 17 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lastsig_gen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 CountMax)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/LShift/primWireOut]</param>
        <param name="(2 latch)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Data Type Conversion1"/primWireOut]</param>
        <param name="(3 Runningcnt)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cnt1_cpcnt/loopWireValue]</param>
        <param name="(4 valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cnt1_cpcnt/loopWireValid]</param>
        <wire name="(1 Lastsig)"/>
      </block>
      <block name="Lastsig_gen1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1]</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 CountMax)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/LShift1/primWireOut]</param>
        <param name="(2 latch)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Data Type Conversion2"/primWireOut]</param>
        <param name="(3 Runningcnt)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cnt2_datalen/loopWireValue]</param>
        <param name="(4 valid)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cnt2_datalen/loopWireValid]</param>
        <wire name="(1 Lastsig)"/>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Not/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Lastsig_gen1/(1 Lastsig)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/SampleDelay3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cmp1in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Lastsig_gen/(1 Lastsig)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cmpin2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Lastsig_gen1/(1 Lastsig)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cnt1_cpcnt">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Const/primWireOut]</param>
        <param name="loopPortGo">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Data Type Conversion1"/primWireOut]</param>
        <param name="loopPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/LShift/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="cnt2_datalen">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/Const1/primWireOut]</param>
        <param name="loopPortGo">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Data Type Conversion2"/primWireOut]</param>
        <param name="loopPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/LShift1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 0 1 0) (1 3 0 ^4))</param>
        <wire name="(1 valid)"/>
        <wire name="(2 CPlen)"/>
        <wire name="(3 FFTlen)"/>
        <wire name="(4 NumAxc)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Data Type Conversion3"/primWireOut]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/inputBlock/(2 CPlen)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 0 1 0) (1 16 0 0 1 0))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/"Data Type Conversion3"/primWireOut]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/inputBlock/(3 FFTlen)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 validout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cnt2_datalen/loopWireValid]</param>
        <param name="(2 Wr_addr)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cnt2_datalen/loopWireValue]</param>
        <param name="(3 wba)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="(4 sym_wr_start)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem/cnt1_cpcnt/loopWireLastIter]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/Lastsig_gen"</param>
      <param name="simulinkPortData">(((1 CountMax false ^4 12 0 1) (3 Runningcnt false ^4 12 0 1) (2 latch true false false false 1 0 1) (4 valid true false false false 1 0 1)) ((1 Lastsig true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/CmpEQ/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/inputBlock/(4 valid)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/inputBlock/(3 Runningcnt)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/Sub/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 13 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">12</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">12</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/latch_0L2/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/Const3/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 5 0 ^4) (1 13 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 CountMax)"/>
        <wire name="(2 latch)"/>
        <wire name="(3 Runningcnt)"/>
        <wire name="(4 valid)"/>
      </block>
      <block name="latch_0L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/inputBlock/(2 latch)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/inputBlock/(1 CountMax)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Lastsig)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/SampleDelay2/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/Lastsig_gen1"</param>
      <param name="simulinkPortData">(((1 CountMax false ^4 17 0 1) (3 Runningcnt false ^4 17 0 1) (2 latch true false false false 1 0 1) (4 valid true false false false 1 0 1)) ((1 Lastsig true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/CmpEQ/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/inputBlock/(4 valid)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/inputBlock/(3 Runningcnt)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/Sub/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 18 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">12</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">12</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/latch_0L2/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/Const3/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 5 0 ^4) (1 18 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 1 0 ^4) (1 17 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 CountMax)"/>
        <wire name="(2 latch)"/>
        <wire name="(3 Runningcnt)"/>
        <wire name="(4 valid)"/>
      </block>
      <block name="latch_0L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 0 ^4) (1 17 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/inputBlock/(2 latch)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/inputBlock/(1 CountMax)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Lastsig)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/SampleDelay2/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 0 ^4) (1 17 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/Lastsig_gen1/latch_0L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 17 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 17 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 0 ^4) (1 17 0 ^4) (1 17 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 17 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 17 0) (typeUFixed 17 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 17 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen1_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 17 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/Lastsig_gen/latch_0L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 12 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 12 0) (typeUFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Lastsig_gen_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 0 1 0) (1 16 0 0 1 0))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/latch_0L1"</param>
      <param name="simulinkPortData">(((2 d false true false false 16 0 1) (1 e true false false false 1 0 1)) ((1 q false true false false 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 0 1 0) (1 16 0 0 1 0) (1 16 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0) (1 16 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 16 0) (typeSFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0) (1 16 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 0 1 0))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 16 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Nprb_fifo"</param>
      <param name="simulinkPortData">(((3 d false ^4 16 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/RISING_EDGE3/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo/latch_0L3/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Nprb_fifo/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Nprb_fifo/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Nprb_fifo/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Nprb_fifo_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/cp_len"</param>
      <param name="simulinkPortData">(((1 cplen false ^4 16 0 1) (3 fftsize false ^4 4 0 1) (2 sym_det false ^4 4 0 1)) ((1 cp_out false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/inputBlock/(2 sym_det)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Const2/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/inputBlock/(3 fftsize)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Const3/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 0 53)</param>
        <param name="constValue">0xE.6666666666668p-4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 53 53 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const12">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 0 52)</param>
        <param name="constValue">0xD.16f0068db8bbp-4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 52 52 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">12</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 69 53 0 0 0) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/inputBlock/(1 cplen)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Mux1/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 53 53 0 0 0) (1 69 53 0 0 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Const1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Const12/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/CmpEQ1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 53 53 0 0 0) (1 52 52 0 0 0) (1 53 53 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/inputBlock/(1 cplen)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/CmpEQ/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 cplen)"/>
        <wire name="(2 sym_det)"/>
        <wire name="(3 fftsize)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 cp_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_cp_len/Mux2/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/fft_size_fifo"</param>
      <param name="simulinkPortData">(((3 d false ^4 4 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/RISING_EDGE3/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo/latch_0L3/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/fft_size_fifo/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/fft_size_fifo/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/fft_size_fifo/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_fft_size_fifo_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/sym_metadata_fffo"</param>
      <param name="simulinkPortData">(((3 d false ^4 64 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo/FIFO/fifoWireData]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/sym_metadata_fffo/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/sym_metadata_fffo/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_sym_metadata_fffo_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/timeref_reg"</param>
      <param name="simulinkPortData">(((3 d false ^4 64 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg/FIFO/fifoWireData]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/timeref_reg/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/timeref_reg/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_timeref_reg_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing"</param>
      <param name="simulinkPortData">(((12 DC_SC_EN true false false false 1 0 1) (7 SFNin false ^4 64 0 1) (2 cin false ^4 8 0 1) (3 din false true false true 16 14 1) (15 eAxc false ^4 2 0 1) (9 fft_gain_im false ^4 16 14 1) (8 fft_gain_re false ^4 16 14 1) (11 fft_shift false ^4 4 0 1) (1 fft_v_in true false false false 1 0 1) (10 hcs_bypass true false false false 1 0 1) (5 nsc false ^4 16 0 1) (14 rc_bw_sel true false false false 1 0 1) (13 ripple_comp_en true false false false 1 0 1) (6 size false ^4 4 0 1) (16 sym_metadata false ^4 64 0 1) (4 sync true false false false 1 0 1)) ((14 eAxC false ^4 2 0 1) (12 fd_c false ^4 8 0 1) (13 fd_q false true false true 16 12 1) (11 fd_v true false false false 1 0 1) (15 metadata_sym_out false ^4 64 0 1) (8 nsc_out false ^4 16 0 1) (4 rx_time_out false ^4 64 0 1) (2 rxnat_chout false ^4 8 0 1) (3 rxnat_dout false true false true 16 11 1) (1 rxnat_vout true false false false 1 0 1) (9 size_out false ^4 4 0 1) (6 td_fft_in_ch false ^4 8 0 1) (7 td_fft_in_d false true false true 16 14 1) (5 td_fft_in_v true false false false 1 0 1) (10 td_time_out false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BRandSCSelect1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(1 vout)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(2 chout)]</param>
        <param name="(3 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(3 dout)]</param>
        <param name="(4 FFTSize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(4 size_out)]</param>
        <param name="(5 NSubCarr)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(5 nsc_out)]</param>
        <param name="(6 time_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(6 time_out)]</param>
        <param name="(7 DC_SC_EN)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(12 DC_SC_EN)]</param>
        <param name="(8 ripple_comp_en)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(13 ripple_comp_en)]</param>
        <param name="(9 rc_bw_sel)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(14 rc_bw_sel)]</param>
        <param name="(10 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(7 eAxCout)]</param>
        <param name="(11 metadata_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(8 sym_metadataout)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 q)"/>
        <wire name="(4 qsizeout)"/>
        <wire name="(5 time_out)"/>
        <wire name="(6 eAxC_out)"/>
        <wire name="(7 meatadata_sym_out)"/>
      </block>
      <block name="HCShift">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 vin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(1 fft_v_in)]</param>
        <param name="(2 cin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(2 cin)]</param>
        <param name="(3 din)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(3 din)]</param>
        <param name="(4 sync)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(4 sync)]</param>
        <param name="(5 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(6 size)]</param>
        <param name="(6 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(5 nsc)]</param>
        <param name="(7 hcs_bypass)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(10 hcs_bypass)]</param>
        <param name="(8 SFNin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(7 SFNin)]</param>
        <param name="(9 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(15 eAxc)]</param>
        <param name="(10 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(16 sym_metadata)]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 cout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 nsc_out)"/>
        <wire name="(5 size_out)"/>
        <wire name="(6 SFNout)"/>
        <wire name="(7 eAxC_out)"/>
        <wire name="(8 sym_metadataout)"/>
      </block>
      <block name="RXGainComp">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 vin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(1 vout)]</param>
        <param name="(2 chin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(2 cout)]</param>
        <param name="(3 din)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(3 dout)]</param>
        <param name="(4 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(4 nsc_out)]</param>
        <param name="(5 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(5 size_out)]</param>
        <param name="(6 fft_gain_re)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(8 fft_gain_re)]</param>
        <param name="(7 fft_gain_im)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(9 fft_gain_im)]</param>
        <param name="(8 time_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(6 SFNout)]</param>
        <param name="(9 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(7 eAxC_out)]</param>
        <param name="(10 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/HCShift/(8 sym_metadataout)]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 chout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 nsc_out)"/>
        <wire name="(5 size_out)"/>
        <wire name="(6 time_out)"/>
        <wire name="(7 eAxC_out)"/>
        <wire name="(8 sym_metadata_out)"/>
      </block>
      <block name="RXScaling">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 vin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(1 qv)]</param>
        <param name="(2 chin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(2 qc)]</param>
        <param name="(3 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(5 qsize)]</param>
        <param name="(4 din)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(6 q)]</param>
        <param name="(5 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(7 qnsc)]</param>
        <param name="(6 fft_shift)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/inputBlock/(11 fft_shift)]</param>
        <param name="(7 time_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(8 time_out)]</param>
        <param name="(8 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(9 eAxC)]</param>
        <param name="(9 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/VFFT_btb/(10 metadata_sym)]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 chout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 size_out)"/>
        <wire name="(5 nsc_out)"/>
        <wire name="(6 time_out)"/>
        <wire name="(7 eAxCout)"/>
        <wire name="(8 sym_metadataout)"/>
      </block>
      <block name="VFFT_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(1 vout)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(2 chout)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(1 vout)]</param>
        <param name="(4 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(3 dout)]</param>
        <param name="(5 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(4 nsc_out)]</param>
        <param name="(6 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(5 size_out)]</param>
        <param name="(7 time_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(6 time_out)]</param>
        <param name="(8 eAxC_no)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(7 eAxC_out)]</param>
        <param name="(9 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(8 sym_metadata_out)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qeop)"/>
        <wire name="(5 qsize)"/>
        <wire name="(6 q)"/>
        <wire name="(7 qnsc)"/>
        <wire name="(8 time_out)"/>
        <wire name="(9 eAxC)"/>
        <wire name="(10 metadata_sym)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 fft_v_in)"/>
        <wire name="(2 cin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 sync)"/>
        <wire name="(5 nsc)"/>
        <wire name="(6 size)"/>
        <wire name="(7 SFNin)"/>
        <wire name="(8 fft_gain_re)"/>
        <wire name="(9 fft_gain_im)"/>
        <wire name="(10 hcs_bypass)"/>
        <wire name="(11 fft_shift)"/>
        <wire name="(12 DC_SC_EN)"/>
        <wire name="(13 ripple_comp_en)"/>
        <wire name="(14 rc_bw_sel)"/>
        <wire name="(15 eAxc)"/>
        <wire name="(16 sym_metadata)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 rxnat_vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/BRandSCSelect1/(1 qv)]</param>
        <param name="(2 rxnat_chout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/BRandSCSelect1/(2 qc)]</param>
        <param name="(3 rxnat_dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/BRandSCSelect1/(3 q)]</param>
        <param name="(4 rx_time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/BRandSCSelect1/(5 time_out)]</param>
        <param name="(5 td_fft_in_v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(1 vout)]</param>
        <param name="(6 td_fft_in_ch)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(2 chout)]</param>
        <param name="(7 td_fft_in_d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(3 dout)]</param>
        <param name="(8 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(4 nsc_out)]</param>
        <param name="(9 size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(5 size_out)]</param>
        <param name="(10 td_time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXGainComp/(6 time_out)]</param>
        <param name="(11 fd_v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(1 vout)]</param>
        <param name="(12 fd_c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(2 chout)]</param>
        <param name="(13 fd_q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/RXScaling/(3 dout)]</param>
        <param name="(14 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/BRandSCSelect1/(6 eAxC_out)]</param>
        <param name="(15 metadata_sym_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing/BRandSCSelect1/(7 meatadata_sym_out)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1"</param>
      <param name="simulinkPortData">(((7 DC_SC_EN true false false false 1 0 1) (4 FFTSize false ^4 4 0 1) (5 NSubCarr false ^4 16 0 1) (2 c false ^4 8 0 1) (10 eAxC false ^4 2 0 1) (11 metadata_in false ^4 64 0 1) (9 rc_bw_sel true false false false 1 0 1) (8 ripple_comp_en true false false false 1 0 1) (6 time_in false ^4 64 0 1) (1 v true false false false 1 0 1) (3 x false true false true 16 12 1)) ((6 eAxC_out false ^4 2 0 1) (7 meatadata_sym_out false ^4 64 0 1) (3 q false true false true 16 11 1) (2 qc false ^4 8 0 1) (4 qsizeout false ^4 4 0 1) (1 qv true false false false 1 0 1) (5 time_out false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Transpose/(1 qv)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/latch_0L/(1 q)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/7]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge1/(1 rising_edge)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge/(1 rising_edge)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO1">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/8]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge1/(1 rising_edge)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge/(1 rising_edge)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO2">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/3]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge1/(1 rising_edge)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge/(1 rising_edge)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="Rising_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/wireValid]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Rising_edge1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Transpose/(1 qv)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Transpose">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 12 0 1 1) (1 1 0 ^4) ^4 (1 16 11 0 1 1) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/wireValid]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/0]</param>
        <param name="(3 DC_SC_EN)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/4]</param>
        <param name="(4 ripple_comp_en)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/5]</param>
        <param name="(5 rc_bw_sel)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/6]</param>
        <param name="(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/1]</param>
        <param name="(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 NSubCarrs)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/2]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 g)"/>
      </block>
      <block name="channel_BRSC1_in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(3 x)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(4 FFTSize)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(5 NSubCarr)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(6 time_in)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(7 DC_SC_EN)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(8 ripple_comp_en)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(9 rc_bw_sel)]</param>
        <param name="7">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(10 eAxC)]</param>
        <param name="8">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(11 metadata_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(2 c)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/inputBlock/(1 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/channel_BRSC1_in"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_BRSC1_out">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Transpose/(2 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/latch_0L1/(1 q)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/latch_0L2/(1 q)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/latch_0L3/(1 q)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/latch_0L4/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/latch_0L/(1 q)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Transpose/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/channel_BRSC1_out"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 x)"/>
        <wire name="(4 FFTSize)"/>
        <wire name="(5 NSubCarr)"/>
        <wire name="(6 time_in)"/>
        <wire name="(7 DC_SC_EN)"/>
        <wire name="(8 ripple_comp_en)"/>
        <wire name="(9 rc_bw_sel)"/>
        <wire name="(10 eAxC)"/>
        <wire name="(11 metadata_in)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Transpose/(3 g)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/wireChannel]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Transpose/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_in/1]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/And/primWireOut]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/latch_0L5/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge1/(1 rising_edge)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge1/(1 rising_edge)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/FIFO1/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/Rising_edge1/(1 rising_edge)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/FIFO2/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_out/wireValid]</param>
        <param name="(2 qc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_out/wireChannel]</param>
        <param name="(3 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_out/0]</param>
        <param name="(4 qsizeout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_out/1]</param>
        <param name="(5 time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_out/2]</param>
        <param name="(6 eAxC_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_out/3]</param>
        <param name="(7 meatadata_sym_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1/channel_BRSC1_out/4]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Rising_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 1 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Rising_edge1"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge1/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 2 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge1/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge1/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_edge1/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 12 0 1 1) (1 1 0 ^4) ^4 (1 16 11 0 1 1) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose"</param>
      <param name="simulinkPortData">(((3 DC_SC_EN true false false false 1 0 1) (2 d false true false true 16 12 1) (5 rc_bw_sel true false false false 1 0 1) (4 ripple_comp_en true false false false 1 0 1) (1 v true false false false 1 0 1)) ((3 g true false false false 1 0 1) (2 q false true false true 16 11 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SRlatch/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SRlatch1/(1 q)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BankCounter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">2</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SampleDelay1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/LShift3/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/BankCounter/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/rd_addr_manipulation/(1 addrout)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/WriteCounter3/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">12</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^8192)</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/BitCombine/primWireOut]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/BitCombine1/primWireOut]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(2 d)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(1 v)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 16 12 0 1 1) (1 16 12 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 NSubCarrs)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge1/(1 rising_edge)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge/(1 rising_edge)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO1">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge1/(1 rising_edge)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge/(1 rising_edge)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="LShift3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SampleCounter/(1 count)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SampleDelay5/primWireOut]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Const7/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(3 DC_SC_EN)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/rd_addr_manipulation_with_no_offset/(1 addrout)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/rd_addr_manipulation/(1 addrout)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(3 DC_SC_EN)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ReadCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 enable)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/StretchPulse/(1 q)]</param>
        <param name="(2 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/latch_0L2/(1 q)]</param>
        <wire name="(1 rd_addr)"/>
        <wire name="(2 rd_done)"/>
      </block>
      <block name="Rising_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(1 v)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Rising_edge1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge3/(1 rising_edge)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Rising_edge2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/ReadCounter/(2 rd_done)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Rising_edge3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/And/primWireOut]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Rising_edge4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/StretchPulse/(1 q)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="SRlatch">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/falling_edge/(1 falling_edge)]</param>
        <param name="(2 r)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge3/(1 rising_edge)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SRlatch1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge2/(1 rising_edge)]</param>
        <param name="(2 r)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge3/(1 rising_edge)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 enable)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(1 v)]</param>
        <param name="(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)]</param>
        <wire name="(1 count)"/>
        <wire name="(2 lastval)"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SampleCounter/(2 lastval)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Sub3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StretchPulse">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge3/(1 rising_edge)]</param>
        <param name="(2 count)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/latch_0L2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Sub3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Const2/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Sub3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="WriteCounter3">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">2</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge4/(1 rising_edge)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="falling_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_falling_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(1 v)]</param>
        <wire name="(1 falling_edge)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 12 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 DC_SC_EN)"/>
        <wire name="(4 ripple_comp_en)"/>
        <wire name="(5 rc_bw_sel)"/>
        <wire name="(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)"/>
        <wire name="(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 NSubCarrs)"/>
      </block>
      <block name="latch_0L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge1/(1 rising_edge)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/FIFO1/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Rising_edge1/(1 rising_edge)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/StretchPulse/(1 q)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/ripple_comp/(1 dout)]</param>
        <param name="(3 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SampleCounter/(2 lastval)]</param>
      </block>
      <block name="rd_addr_manipulation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 cnt)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/ReadCounter/(1 rd_addr)]</param>
        <param name="(2 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/latch_0L2/(1 q)]</param>
        <param name="(3 shift_offset)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Mux/primWireOut]</param>
        <param name="(4 fftsize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/latch_0L1/(1 q)]</param>
        <wire name="(1 addrout)"/>
      </block>
      <block name="rd_addr_manipulation_with_no_offset">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 cnt)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/ReadCounter/(1 rd_addr)]</param>
        <param name="(2 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/latch_0L2/(1 q)]</param>
        <param name="(3 shift_offset)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Const1/primWireOut]</param>
        <param name="(4 fftsize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/latch_0L1/(1 q)]</param>
        <wire name="(1 addrout)"/>
      </block>
      <block name="ripple_comp">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 12 0 1 1) (1 1 0 ^4) (1 12 0 ^4) (1 16 11 0 1 1))</param>
        <param name="(1 ripple_comp_en)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(4 ripple_comp_en)]</param>
        <param name="(2 din)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/DualMem/dualMemWireData2]</param>
        <param name="(3 rc_bw_sel)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/inputBlock/(5 rc_bw_sel)]</param>
        <param name="(4 addr_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/Mux1/primWireOut]</param>
        <wire name="(1 dout)"/>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay5 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose/SampleDelay5/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/ReadCounter"</param>
      <param name="simulinkPortData">(((1 enable true false false false 1 0 1) (2 nsc false ^4 16 0 1)) ((1 rd_addr false ^4 16 0 1) (2 rd_done true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Address Comparison&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 rd_addr)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/LoadableCounter/primWireOut]</param>
        <param name="(2 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/Sub_PostCast_primWireOut/primWireOut]</param>
        <wire name="(1 rd_done)"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LoadableCounter">
        <param name="blockType">ldCounterBlock</param>
        <param name="ldCounterInitial">0</param>
        <param name="ldCounterLimit">2048</param>
        <param name="ldCounterPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/inputBlock/(1 enable)]</param>
        <param name="ldCounterPortInitial">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/Const1/primWireOut]</param>
        <param name="ldCounterPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/inputBlock/(2 nsc)]</param>
        <param name="ldCounterPortLoad">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/RISING_EDGE/(1 q)]</param>
        <param name="ldCounterPortStep">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/Const2/primWireOut]</param>
        <param name="ldCounterStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RISING_EDGE">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/inputBlock/(1 enable)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/"Address Comparison"/(1 rd_done)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">10</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/inputBlock/(2 nsc)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/Const4/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 enable)"/>
        <wire name="(2 nsc)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 rd_addr)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/LoadableCounter/primWireOut]</param>
        <param name="(2 rd_done)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/SampleDelay4/primWireOut]</param>
      </block>
      <block name="(SampleDelay4 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter/SampleDelay4/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/ReadCounter/Address Comparison"</param>
      <param name="simulinkPortData">(((2 nsc false ^4 12 0 1) (1 rd_addr false ^4 16 0 1)) ((1 rd_done true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"/inputBlock/(1 rd_addr)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"/Const6/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ2">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"/inputBlock/(1 rd_addr)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"/inputBlock/(2 nsc)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"/CmpEQ2/primWireOut]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"/CmpEQ1/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 rd_addr)"/>
        <wire name="(2 nsc)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rd_done)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_Address Comparison"/Or1/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/ReadCounter/RISING_EDGE"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ReadCounter_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 3 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge1"</param>
      <param name="simulinkPortData">(((1 in false ^4 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge1/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 4 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge1/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge1/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge1/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge2"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge2/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 5 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge2/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge2/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge2/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge3"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge3/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 6 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge3/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge3/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge3/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge4"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge4/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 7 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge4/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge4/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_Rising_edge4/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/SRlatch"</param>
      <param name="simulinkPortData">(((2 r false ^4 1 0 1) (1 s false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/Or/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/SRlatch1"</param>
      <param name="simulinkPortData">(((2 r false ^4 1 0 1) (1 s false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/Or/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SRlatch1/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/SampleCounter"</param>
      <param name="simulinkPortData">(((1 enable true false false false 1 0 1)) ((1 count false ^4 13 0 1) (2 lastval true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/inputBlock/(1 enable)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/LoadableCounter/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/Const1/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 13 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/inputBlock/(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/Const3/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 13 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/inputBlock/(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LoadableCounter">
        <param name="blockType">ldCounterBlock</param>
        <param name="ldCounterInitial">0</param>
        <param name="ldCounterLimit">2048</param>
        <param name="ldCounterPortEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/inputBlock/(1 enable)]</param>
        <param name="ldCounterPortInitial">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/Const5/primWireOut]</param>
        <param name="ldCounterPortLimit">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/LShift/primWireOut]</param>
        <param name="ldCounterPortLoad">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/RISING_EDGE/(1 q)]</param>
        <param name="ldCounterPortStep">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/Const2/primWireOut]</param>
        <param name="ldCounterStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RISING_EDGE">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/inputBlock/(1 enable)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/LShift1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/Const4/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 enable)"/>
        <wire name="(route scoped streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1 FFTSize)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 count)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/LoadableCounter/primWireOut]</param>
        <param name="(2 lastval)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter/And/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/SampleCounter/RISING_EDGE"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_SampleCounter_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/StretchPulse"</param>
      <param name="simulinkPortData">(((2 count false ^4 16 0 1) (1 go false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/Mux/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/inputBlock/(1 go)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/inputBlock/(2 count)]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 0 1 0) (1 2 0 0 1 0) (1 1 0 ^4) (1 16 0 ^4) (1 17 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeSFixed 17 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/latch_0L/(1 q)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="bitSelectBitOffset">-1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/Const1/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 0 1 0) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 0)</param>
        <param name="constValue">-1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type&#xA;Propagation&quot;">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/inputBlock/(2 count)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/Mux/primWireOut]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 2 0 0 1 0) (1 17 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeSFixed 2 0) (typeSFixed 17 0))</param>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/Const5/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/Const6/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/BitExtract/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 0 1 0) (1 1 0 ^4) (1 2 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 0 1 0) (1 17 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 go)"/>
        <wire name="(2 count)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/inputBlock/(1 go)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/inputBlock/(1 go)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 17 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/StretchPulse/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 1 0 1) (1 e false ^4 1 0 1)) ((1 q false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_StretchPulse_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_falling_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/falling_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 falling_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_falling_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 8 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_falling_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_falling_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 falling_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_falling_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/latch_0L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e false ^4 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/latch_0L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e false ^4 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/rd_addr_manipulation"</param>
      <param name="simulinkPortData">(((1 cnt false ^4 16 0 1) (4 fftsize false ^4 4 0 1) (2 nsc false ^4 16 0 1) (3 shift_offset false ^4 1 0 1)) ((1 addrout false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/inputBlock/(1 cnt)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Select/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 17 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Add/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/inputBlock/(1 cnt)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/DivBy2/primWireOut]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DivBy2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/inputBlock/(2 nsc)]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Const6/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 13 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/inputBlock/(4 fftsize)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Perm2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/BitExtract1/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(11 10 9 8 7 6 5 4 3 2 1 0)</param>
        <param name="chooseBitsOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Select">
        <param name="blockType">selectBlock</param>
        <param name="selectPortDefaultData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (0 ^6))</param>
        <param name="(selectPortkeyCtrl 0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/CmpLT_PostCast_primWireOut/primWireOut]</param>
        <param name="(selectPortkeyData 0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Sub1_PostCast_primWireOut/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/inputBlock/(3 shift_offset)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/DivBy2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/LShift1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/DivBy2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Sub1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 cnt)"/>
        <wire name="(2 nsc)"/>
        <wire name="(3 shift_offset)"/>
        <wire name="(4 fftsize)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 addrout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation/Perm2/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/rd_addr_manipulation_with_no_offset"</param>
      <param name="simulinkPortData">(((1 cnt false ^4 16 0 1) (4 fftsize false ^4 4 0 1) (2 nsc false ^4 16 0 1) (3 shift_offset false ^4 1 0 1)) ((1 addrout false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/inputBlock/(1 cnt)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Select/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 17 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Add/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/inputBlock/(1 cnt)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/DivBy2/primWireOut]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DivBy2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/inputBlock/(2 nsc)]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Const6/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 13 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/inputBlock/(4 fftsize)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Perm2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/BitExtract1/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(11 10 9 8 7 6 5 4 3 2 1 0)</param>
        <param name="chooseBitsOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Select">
        <param name="blockType">selectBlock</param>
        <param name="selectPortDefaultData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (0 ^6))</param>
        <param name="(selectPortkeyCtrl 0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/CmpLT_PostCast_primWireOut/primWireOut]</param>
        <param name="(selectPortkeyData 0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Sub1_PostCast_primWireOut/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/inputBlock/(3 shift_offset)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/DivBy2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/LShift1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/DivBy2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Sub1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 cnt)"/>
        <wire name="(2 nsc)"/>
        <wire name="(3 shift_offset)"/>
        <wire name="(4 fftsize)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 addrout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_rd_addr_manipulation_with_no_offset/Perm2/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 12 0 1 1) (1 1 0 ^4) (1 12 0 ^4) (1 16 11 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/ripple_comp"</param>
      <param name="simulinkPortData">(((4 addr_in false ^4 12 0 1) (2 din false true false true 16 12 1) (3 rc_bw_sel true false false false 1 0 1) (1 ripple_comp_en true false false false 1 0 1)) ((1 dout false true false true 16 11 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Mux1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 5 11))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 16 11 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LookupTable_100MHz">
        <param name="blockType">sharedMemBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">100</param>
        <param name="sharedMemDesc">"Shared Memory Lookup Table - initial contents ripple compensation 100MHZ UL"</param>
        <param name="sharedMemInitialData">(0xF.eb2p-4 0 0x1.008cp+0 0x1.010ep+0 0x1.00eep+0 0xF.f0ep-4 0xF.eb8p-4 0x1.005ep+0 0x1.0064p+0 0 0x1.009ap+0 0xF.eb4p-4 0xF.eacp-4 0xF.ffcp-4 0 0x1.00f2p+0 0xF.f12p-4 0 0x1.015cp+0 0xF.fbap-4 0xF.f94p-4 0xF.ecp-4 0 0x1.0152p+0 0x1.0152p+0 0 0xF.f1cp-4 0xF.f0ap-4 0xF.f28p-4 0x1.013cp+0 0 0xF.f9ep-4 0x1.014ep+0 0 0xF.ee4p-4 0xF.f8cp-4 0xF.fb6p-4 0x1.0154p+0 0x1.0114p+0 0xF.f08p-4 0xF.f04p-4 0 0x1.002ap+0 0x1.0152p+0 0x1.0146p+0 0xF.f46p-4 0 0xF.faep-4 0x1.0052p+0 0 0xF.ed6p-4 0x1.00ecp+0 0x1.0106p+0 0x1.00c4p+0 0 0xF.eb4p-4 0xF.eb6p-4 0x1.008ep+0 0x1.0152p+0 0x1.0058p+0 0x1.002ep+0 0xF.eaap-4 0 0x1.00fcp+0 0xF.ff8p-4 0 0xF.ef6p-4 0x1.011cp+0 0x1.0134p+0 0x1.00acp+0 0xF.f48p-4 0xF.ed8p-4 0xF.edap-4 0 0x1.0158p+0 0x1.0006p+0 0xF.fe4p-4 0xF.eb4p-4 0 0x1.0132p+0 0xF.edp-4 0 0x1.0054p+0 0x1.0136p+0 0x1.0124p+0 0xF.f26p-4 0 0x1.0006p+0 0x1.000ap+0 0x1.008cp+0 0x1.00b8p+0 0xF.ed4p-4 0xF.ec4p-4 0xF.fcap-4 0 0x1.012ap+0 0x1.00b6p+0 0 0x1.006cp+0 0xF.ea8p-4 0xF.ea6p-4 0x1.001cp+0 0xF.fa2p-4 0x1.00a8p+0 0x1.00a4p+0 0 0xF.ec4p-4 0x1.00acp+0 0x1.00cap+0 0x1.00e6p+0 0 0xF.ea6p-4 0x1.015ep+0 0 0xF.f04p-4 0xF.f4ap-4 0xF.f68p-4 0x1.014cp+0 0 0xF.f4cp-4 0xF.f48p-4 0xF.ed6p-4 0x1.000ep+0 0x1.015cp+0 0x1.0158p+0 0xF.f78p-4 0 0xF.f5ap-4 0x1.00dap+0 0 0x1.005p+0 0xF.ea8p-4 0xF.eacp-4 0x1.002cp+0 0x1.014ap+0 0x1.008p+0 0x1.007cp+0 0 0xF.eccp-4 0x1.00cep+0 0x1.00eap+0 0x1.00d4p+0 0 0xF.eaap-4 0x1.015ap+0 0 0xF.ef4p-4 0xF.f6ap-4 0xF.f8ep-4 0x1.0152p+0 0 0xF.f28p-4 0xF.f26p-4 0 0x1.001cp+0 0x1.015ap+0 0x1.0152p+0 0xF.f5cp-4 0 0xF.f84p-4 0xF.ebep-4 0 0x1.007p+0 0x1.0122p+0 0x1.010ap+0 0xF.f1ep-4 0xF.eb2p-4 0x1.0032p+0 0x1.0038p+0 0 0x1.00aap+0 0xF.ec2p-4 0xF.eb6p-4 0xF.fe4p-4 0 0x1.011p+0 0xF.ef2p-4 0 0x1.015ap+0 0xF.fep-4 0xF.fbcp-4 0xF.ebap-4 0 0x1.0146p+0 0x1.0146p+0 0x1.0074p+0 0xF.f26p-4 0xF.efp-4 0xF.f0ep-4 0x1.012ep+0 0 0xF.fcap-4 0xF.f34p-4 0 0x1.015cp+0 0xF.f98p-4 0xF.f6ep-4 0xF.ec4p-4 0xF.fcep-4 0x1.015ap+0 0x1.015cp+0 0 0xF.f12p-4 0xF.f28p-4 0xF.f46p-4 0x1.0146p+0 0 0xF.f72p-4 0x1.008ep+0 0 0x1.0086p+0 0xF.eacp-4 0xF.ea8p-4 0x1.000ep+0 0 0x1.00dp+0 0x1.00cap+0 0xF.ebp-4 0xF.ecp-4 0x1.0086p+0 0x1.00aap+0 0x1.00fap+0 0 0xF.ea8p-4 0x1.0026p+0 0 0xF.ee4p-4 0x1.0106p+0 0x1.012p+0 0x1.00b6p+0 0 0xF.ec4p-4 0xF.ec6p-4 0 0x1.0156p+0 0x1.003p+0 0x1.000ap+0 0xF.eaep-4 0 0x1.011ap+0 0xF.ee8p-4 0 0x1.003ep+0 0x1.0146p+0 0x1.0138p+0 0xF.f34p-4 0 0xF.fdap-4 0xF.fdep-4 0x1.0158p+0 0x1.00c4p+0 0xF.eecp-4 0xF.ed2p-4 0xF.facp-4 0 0x1.013ep+0 0x1.00bap+0 0 0xF.ea8p-4 0x1.007ap+0 0x1.00a6p+0 0x1.013ap+0 1 0xF.ea8p-4 0xF.ea6p-4 0 0x1.00f6p+0 0x1.00c6p+0 0x1.00acp+0 0xF.ebap-4 0 0x1.00ap+0 0xF.f6p-4 0 0xF.f86p-4 0x1.015ap+0 0x1.015cp+0 0xF.fecp-4 0 0xF.f44p-4 0xF.f48p-4 0 0x1.014p+0 0xF.f68p-4 0xF.f46p-4 0xF.f12p-4 0 0x1.015cp+0 0xF.ff2p-4 0 0x1.0116p+0 0xF.efp-4 0xF.ed8p-4 0xF.f5p-4 0x1.004ep+0 0x1.0136p+0 0x1.0134p+0 0 0xF.eaep-4 0xF.fe6p-4 0x1.0008p+0 0x1.0152p+0 0 0xF.edcp-4 0x1.0126p+0 0 0xF.fb8p-4 0xF.ec4p-4 0xF.ed4p-4 0x1.00d4p+0 0 0x1.001p+0 0x1.000ap+0 0xF.ea6p-4 0xF.f46p-4 0x1.0122p+0 0x1.013ap+0 0x1.0044p+0 0 0xF.ecep-4 0x1.014ep+0 0 0xF.f82p-4 0xF.eeap-4 0xF.f06p-4 0x1.00eap+0 0x1.0154p+0 0xF.fb8p-4 0xF.fb4p-4 0 0xF.f5ep-4 0x1.0148p+0 0x1.0152p+0 0x1.000ep+0 0 0xF.f02p-4 0x1.01p+0 0 0xF.ea8p-4 0x1.0034p+0 0x1.0058p+0 0x1.0146p+0 0 0xF.eb6p-4 0xF.eb4p-4 0x1.007p+0 0x1.00e2p+0 0x1.0106p+0 0x1.00e8p+0 0xF.eccp-4 0 0x1.004cp+0 0xF.ebp-4 0 0x1.0118p+0 0x1.0084p+0 0x1.005ep+0 0xF.ebp-4 0 0x1.00ecp+0 0x1.00eep+0 0 0xF.fdcp-4 0xF.eaep-4 0xF.eb4p-4 0x1.00bp+0 0 0x1.0068p+0 0xF.f98p-4 0 0x1.0132p+0 0xF.f24p-4 0xF.f0cp-4 0xF.f38p-4 0 0x1.0154p+0 0x1.0152p+0 0xF.fbep-4 0xF.eb4p-4 0xF.f92p-4 0xF.fc2p-4 0x1.015cp+0 0 0xF.f16p-4 0xF.ebcp-4 0 0x1.0128p+0 0x1.0064p+0 0x1.0036p+0 0xF.eaep-4 0xF.f2ap-4 0x1.0108p+0 0x1.010cp+0 0 0xF.fccp-4 0xF.eb8p-4 0xF.ec2p-4 0x1.00c4p+0 0 0x1.003cp+0 0xF.fc6p-4 0 0x1.0126p+0 0xF.f06p-4 0xF.efp-4 0xF.f44p-4 0 0x1.0148p+0 0x1.0148p+0 0 0xF.ebp-4 0xF.fbcp-4 0xF.fe4p-4 0x1.0158p+0 0 0xF.ef8p-4 0x1.00dep+0 0 0xF.ea6p-4 0x1.0058p+0 0x1.008p+0 0x1.0142p+0 0x1.011p+0 0xF.eacp-4 0xF.eacp-4 0 0x1.00eap+0 0x1.00e8p+0 0x1.00ccp+0 0xF.ec2p-4 0 0x1.0076p+0 0xF.f88p-4 0 0xF.f6ep-4 0x1.0154p+0 0x1.015ap+0 0xF.ffap-4 0 0xF.f22p-4 0xF.f26p-4 0x1.010ap+0 0x1.0146p+0 0xF.f8ep-4 0xF.f64p-4 0xF.efep-4 0 0x1.0158p+0 0xF.f38p-4 0 0xF.fa2p-4 0x1.015cp+0 0x1.015ap+0 0xF.fdep-4 0xF.ed4p-4 0xF.f6ap-4 0xF.f7p-4 0 0x1.013ap+0 0xF.f44p-4 0xF.f28p-4 0xF.f26p-4 0 0x1.015ap+0 0xF.ea8p-4 0 0x1.0106p+0 0x1.00a6p+0 0x1.0086p+0 0xF.eb4p-4 0 0x1.00c8p+0 0x1.00ccp+0 0x1.00e8p+0 0xF.feap-4 0xF.ea8p-4 0xF.eacp-4 0x1.0098p+0 0 0x1.0092p+0 0x1.013cp+0 0 0xF.f9ep-4 0xF.ed6p-4 0xF.eecp-4 0x1.00ep+0 0 0xF.fe2p-4 0xF.fdep-4 0 0xF.f5p-4 0x1.0138p+0 0x1.0148p+0 0x1.0028p+0 0 0xF.ee6p-4 0x1.011cp+0 0 0xF.eaap-4 0x1.000ep+0 0x1.002ep+0 0x1.014cp+0 0 0xF.ec6p-4 0xF.ec4p-4 0xF.f62p-4 0x1.00d2p+0 0x1.012p+0 0x1.01p+0 0xF.edcp-4 0 0x1.002p+0 0xF.f7ep-4 0 0xF.f5p-4 0x1.015p+0 0x1.015cp+0 0x1.003cp+0 0xF.ee8p-4 0xF.f28p-4 0xF.f2cp-4 0 0x1.0158p+0 0xF.f8cp-4 0xF.f6ep-4 0xF.ee6p-4 0 0x1.015ap+0 0xF.eaap-4 0 0x1.00cp+0 0x1.00ecp+0 0x1.00cep+0 0xF.edep-4 0 0x1.008p+0 0x1.0084p+0 0 0x1.004ep+0 0xF.eacp-4 0xF.ea8p-4 0x1.004p+0 0 0x1.00d6p+0 0x1.0112p+0 0 0xF.ff8p-4 0xF.eb4p-4 0xF.ec2p-4 0x1.008ap+0 0x1.014ap+0 0x1.0034p+0 0x1.002ep+0 0 0xF.f04p-4 0x1.010cp+0 0x1.012p+0 0x1.008p+0 0 0xF.ecp-4 0x1.0142p+0 0 0xF.ec4p-4 0xF.fbap-4 0xF.fdep-4 0x1.015cp+0 0 0xF.efp-4 0xF.eeep-4 0xF.f46p-4 0x1.007ep+0 0x1.0146p+0 0x1.0134p+0 0xF.f16p-4 0 0xF.fdp-4 0x1.0116p+0 0 0xF.eb2p-4 0x1.0002p+0 0x1.003p+0 0x1.015cp+0 0x1.0086p+0 0xF.ec4p-4 0xF.ec2p-4 0 0x1.0098p+0 0x1.011ep+0 0x1.010ap+0 0xF.efp-4 0 0x1.002ap+0 0xF.fd4p-4 0 0xF.f22p-4 0x1.0136p+0 0x1.0146p+0 0x1.005ap+0 0 0xF.eeap-4 0xF.eecp-4 0x1.015cp+0 0x1.015cp+0 0xF.fdep-4 0xF.fb6p-4 0xF.eccp-4 0 0x1.014p+0 0xF.f7ap-4 0 0x1.014cp+0 0xF.f4ap-4 0xF.f28p-4 0xF.efap-4 0xF.ebap-4 0x1.015cp+0 0x1.015ap+0 0 0xF.ed4p-4 0xF.f7p-4 0xF.f9p-4 0x1.015cp+0 0 0xF.f3p-4 0x1.00d2p+0 0 0x1.002cp+0 0xF.ea8p-4 0xF.eacp-4 0x1.006ep+0 0 0x1.0088p+0 0x1.0084p+0 0xF.ec6p-4 0xF.efp-4 0x1.00ccp+0 0x1.00fp+0 0x1.00b4p+0 0 0xF.eaap-4 0xF.fa2p-4 0 0x1.0142p+0 0xF.f2ep-4 0xF.f08p-4 0xF.f02p-4 0x1.0062p+0 0x1.0152p+0 0x1.015p+0 0 0xF.ecep-4 0xF.f94p-4 0xF.fb6p-4 0x1.015ep+0 0 0xF.f0cp-4 0x1.00f6p+0 0 0x1.0014p+0 0xF.eaap-4 0xF.eb6p-4 0x1.007ep+0 0 0x1.005ep+0 0x1.005cp+0 0 0xF.efap-4 0x1.00eep+0 0x1.0108p+0 0x1.009ap+0 0 0xF.eb2p-4 0xF.fa8p-4 0 0xF.f36p-4 0x1.0144p+0 0x1.0152p+0 0x1.005p+0 0xF.fb2p-4 0xF.f06p-4 0xF.f0ap-4 0 0x1.015ap+0 0xF.fb4p-4 0xF.f92p-4 0xF.ed8p-4 0 0x1.015p+0 0xF.eb4p-4 0 0x1.00aap+0 0x1.0106p+0 0x1.00eep+0 0xF.ee4p-4 0 0x1.0056p+0 0x1.005cp+0 0x1.015p+0 0x1.005cp+0 0xF.eb6p-4 0xF.eacp-4 0x1.0024p+0 0 0x1.00f8p+0 0xF.ea6p-4 0 0x1.00dap+0 0x1.00dp+0 0x1.00aap+0 0xF.ed6p-4 0xF.ecap-4 0x1.00a8p+0 0x1.00acp+0 0 0x1.004p+0 0xF.ea8p-4 0xF.ea8p-4 0x1.005ap+0 0 0x1.00bp+0 0xF.f52p-4 0 0x1.0154p+0 0xF.f6ap-4 0xF.f4ap-4 0xF.efp-4 0 0x1.015ep+0 0x1.015ep+0 0xF.f9ep-4 0xF.edcp-4 0xF.f4ap-4 0xF.f6ep-4 0x1.0158p+0 0 0xF.f56p-4 0x1.013p+0 0 0xF.ebap-4 0xF.fdep-4 0x1.0006p+0 0x1.015cp+0 0 0xF.ed8p-4 0xF.ed6p-4 0 0x1.008cp+0 0x1.0134p+0 0x1.012p+0 0xF.fp-4 0 0xF.ffep-4 0x1.0002p+0 0 0xF.f1p-4 0x1.0124p+0 0x1.0134p+0 0x1.006cp+0 0 0xF.ed2p-4 0xF.ed6p-4 0x1.00ap+0 0x1.015cp+0 0x1.0008p+0 0xF.fd8p-4 0xF.ebep-4 0 0x1.012cp+0 0x1.015cp+0 0 0xF.f1cp-4 0xF.f4p-4 0xF.f6ap-4 0x1.0132p+0 0x1.011cp+0 0xF.f46p-4 0xF.f42p-4 0 0xF.fcap-4 0x1.015cp+0 0x1.015cp+0 0xF.f9cp-4 0 0xF.f62p-4 0x1.009cp+0 0 0xF.eb4p-4 0x1.00a8p+0 0x1.00c8p+0 0x1.010ep+0 0 0xF.ea8p-4 0xF.ea8p-4 0 0x1.012ap+0 0x1.00a4p+0 0x1.008p+0 0xF.eaap-4 0 0x1.00cp+0 0xF.eep-4 0 0x1.014ep+0 0x1.000ep+0 0xF.fe4p-4 0xF.ea8p-4 0xF.f08p-4 0x1.0136p+0 0x1.0138p+0 0 0xF.f7p-4 0xF.ed8p-4 0xF.eecp-4 0x1.010ap+0 0 0xF.fecp-4 0x1.0014p+0 0 0x1.00eap+0 0xF.ed6p-4 0xF.ec6p-4 0xF.f9ep-4 0 0x1.0124p+0 0x1.012p+0 0xF.f34p-4 0xF.ea8p-4 0x1.000ep+0 0x1.003ap+0 0x1.013ep+0 0 0xF.eccp-4 0x1.006ep+0 0 0x1.00bep+0 0xF.eb8p-4 0xF.eaep-4 0xF.fbap-4 0x1.00fep+0 0x1.00eap+0 0x1.00e8p+0 0 0xF.eaap-4 0x1.005ep+0 0x1.0082p+0 0x1.0122p+0 0 0xF.eaep-4 0x1.0156p+0 0 0xF.f4ap-4 0xF.f08p-4 0xF.f22p-4 0x1.0122p+0 0 0xF.f96p-4 0xF.f9p-4 0xF.f1p-4 0xF.faep-4 0x1.0154p+0 0x1.015ap+0 0xF.fcep-4 0 0xF.f1ap-4 0xF.efep-4 0 0xF.ffap-4 0x1.0152p+0 0x1.0148p+0 0xF.f7cp-4 0 0xF.fb8p-4 0xF.fbcp-4 0 0x1.0104p+0 0xF.f06p-4 0xF.eecp-4 0xF.f74p-4 0 0x1.014cp+0 0xF.eb8p-4 0 0x1.013cp+0 0x1.0058p+0 0x1.0036p+0 0xF.ea8p-4 0 0x1.0104p+0 0x1.0106p+0 0x1.00fp+0 0xF.f8ap-4 0xF.eb6p-4 0xF.ec8p-4 0x1.00e2p+0 0 0x1.0046p+0 0xF.ee2p-4 0 0x1.0018p+0 0x1.014ap+0 0x1.0138p+0 0xF.f7p-4 0xF.ea8p-4 0xF.fe2p-4 0xF.fe8p-4 0 0x1.00fap+0 0xF.eecp-4 0xF.ed8p-4 0xF.f8ap-4 0 0x1.013ap+0 0xF.ecap-4 0 0x1.0144p+0 0x1.0032p+0 0x1.001p+0 0xF.ea6p-4 0 0x1.012p+0 0x1.0122p+0 0xF.ed8p-4 0xF.f7cp-4 0xF.ec4p-4 0xF.ed8p-4 0x1.00f8p+0 0 0x1.001ap+0 0x1.015cp+0 0 0xF.f34p-4 0xF.f24p-4 0xF.f44p-4 0x1.012ap+0 0x1.013p+0 0xF.f6cp-4 0xF.f68p-4 0 0xF.fb8p-4 0x1.015ap+0 0x1.015cp+0 0xF.fb2p-4 0 0xF.f3cp-4 0x1.00c4p+0 0 0xF.eacp-4 0x1.0084p+0 0x1.00a4p+0 0x1.0116p+0 0 0xF.ea8p-4 0xF.ea8p-4 0xF.fe2p-4 0x1.0124p+0 0x1.00c8p+0 0x1.00a2p+0 0xF.ebp-4 0 0x1.0098p+0 0x1.0072p+0 0 0xF.ebcp-4 0x1.00c6p+0 0x1.00e8p+0 0x1.0104p+0 0xF.fe6p-4 0xF.eacp-4 0xF.eacp-4 0 0x1.0132p+0 0x1.008p+0 0x1.005cp+0 0xF.ea8p-4 0 0x1.00e2p+0 0xF.f1ep-4 0 0xF.fep-4 0x1.015ap+0 0x1.0154p+0 0xF.f8ap-4 0 0xF.f8cp-4 0xF.f92p-4 0x1.0158p+0 0x1.010cp+0 0xF.f24p-4 0xF.f04p-4 0xF.f5cp-4 0 0x1.0156p+0 0x1.004p+0 0 0x1.00d6p+0 0xF.ec4p-4 0xF.eb8p-4 0xF.facp-4 0 0x1.0108p+0 0x1.0106p+0 0 0xF.eaap-4 0x1.0036p+0 0x1.005ep+0 0x1.013p+0 0 0xF.ebap-4 0x1.014ap+0 0 0xF.f5ep-4 0xF.efp-4 0xF.f06p-4 0x1.0118p+0 0 0xF.fcp-4 0xF.fbcp-4 0xF.eaap-4 0xF.f9ap-4 0x1.0148p+0 0x1.0154p+0 0xF.fecp-4 0 0xF.efap-4 0xF.efap-4 0 0xF.fecp-4 0x1.0154p+0 0x1.0148p+0 0xF.f9ap-4 0xF.eaap-4 0xF.fbcp-4 0xF.fcp-4 0 0x1.0118p+0 0xF.f06p-4 0xF.efp-4 0xF.f5ep-4 0 0x1.014ap+0 0xF.ebap-4 0 0x1.013p+0 0x1.005ep+0 0x1.0036p+0 0xF.eaap-4 0 0x1.0106p+0 0x1.0108p+0 0 0xF.facp-4 0xF.eb8p-4 0xF.ec4p-4 0x1.00d6p+0 0 0x1.004p+0 0x1.0156p+0 0 0xF.f5cp-4 0xF.f04p-4 0xF.f24p-4 0x1.010cp+0 0x1.0158p+0 0xF.f92p-4 0xF.f8cp-4 0 0xF.f8ap-4 0x1.0154p+0 0x1.015ap+0 0xF.fep-4 0 0xF.f1ep-4 0x1.00e2p+0 0 0xF.ea8p-4 0x1.005cp+0 0x1.008p+0 0x1.0132p+0 0 0xF.eacp-4 0xF.eacp-4 0xF.fe6p-4 0x1.0104p+0 0x1.00e8p+0 0x1.00c6p+0 0xF.ebcp-4 0 0x1.0072p+0 0x1.0098p+0 0 0xF.ebp-4 0x1.00a2p+0 0x1.00c8p+0 0x1.0124p+0 0xF.fe2p-4 0xF.ea8p-4 0xF.ea8p-4 0 0x1.0116p+0 0x1.00a4p+0 0x1.0084p+0 0xF.eacp-4 0 0x1.00c4p+0 0xF.f3cp-4 0 0xF.fb2p-4 0x1.015cp+0 0x1.015ap+0 0xF.fb8p-4 0 0xF.f68p-4 0xF.f6cp-4 0x1.013p+0 0x1.012ap+0 0xF.f44p-4 0xF.f24p-4 0xF.f34p-4 0 0x1.015cp+0 0x1.001ap+0 0 0x1.00f8p+0 0xF.ed8p-4 0xF.ec4p-4 0xF.f7cp-4 0xF.ed8p-4 0x1.0122p+0 0x1.012p+0 0 0xF.ea6p-4 0x1.001p+0 0x1.0032p+0 0x1.0144p+0 0 0xF.ecap-4 0x1.013ap+0 0 0xF.f8ap-4 0xF.ed8p-4 0xF.eecp-4 0x1.00fap+0 0 0xF.fe8p-4 0xF.fe2p-4 0xF.ea8p-4 0xF.f7p-4 0x1.0138p+0 0x1.014ap+0 0x1.0018p+0 0 0xF.ee2p-4 0x1.0046p+0 0 0x1.00e2p+0 0xF.ec8p-4 0xF.eb6p-4 0xF.f8ap-4 0x1.00fp+0 0x1.0106p+0 0x1.0104p+0 0 0xF.ea8p-4 0x1.0036p+0 0x1.0058p+0 0x1.013cp+0 0 0xF.eb8p-4 0x1.014cp+0 0 0xF.f74p-4 0xF.eecp-4 0xF.f06p-4 0x1.0104p+0 0 0xF.fbcp-4 0xF.fb8p-4 0 0xF.f7cp-4 0x1.0148p+0 0x1.0152p+0 0xF.ffap-4 0 0xF.efep-4 0xF.f1ap-4 0 0xF.fcep-4 0x1.015ap+0 0x1.0154p+0 0xF.faep-4 0xF.f1p-4 0xF.f9p-4 0xF.f96p-4 0 0x1.0122p+0 0xF.f22p-4 0xF.f08p-4 0xF.f4ap-4 0 0x1.0156p+0 0xF.eaep-4 0 0x1.0122p+0 0x1.0082p+0 0x1.005ep+0 0xF.eaap-4 0 0x1.00e8p+0 0x1.00eap+0 0x1.00fep+0 0xF.fbap-4 0xF.eaep-4 0xF.eb8p-4 0x1.00bep+0 0 0x1.006ep+0 0xF.eccp-4 0 0x1.013ep+0 0x1.003ap+0 0x1.000ep+0 0xF.ea8p-4 0xF.f34p-4 0x1.012p+0 0x1.0124p+0 0 0xF.f9ep-4 0xF.ec6p-4 0xF.ed6p-4 0x1.00eap+0 0 0x1.0014p+0 0xF.fecp-4 0 0x1.010ap+0 0xF.eecp-4 0xF.ed8p-4 0xF.f7p-4 0 0x1.0138p+0 0x1.0136p+0 0xF.f08p-4 0xF.ea8p-4 0xF.fe4p-4 0x1.000ep+0 0x1.014ep+0 0 0xF.eep-4 0x1.00cp+0 0 0xF.eaap-4 0x1.008p+0 0x1.00a4p+0 0x1.012ap+0 0 0xF.ea8p-4 0xF.ea8p-4 0 0x1.010ep+0 0x1.00c8p+0 0x1.00a8p+0 0xF.eb4p-4 0 0x1.009cp+0 0xF.f62p-4 0 0xF.f9cp-4 0x1.015cp+0 0x1.015cp+0 0xF.fcap-4 0 0xF.f42p-4 0xF.f46p-4 0x1.011cp+0 0x1.0132p+0 0xF.f6ap-4 0xF.f4p-4 0xF.f1cp-4 0 0x1.015cp+0 0x1.012cp+0 0 0xF.ebep-4 0xF.fd8p-4 0x1.0008p+0 0x1.015cp+0 0x1.00ap+0 0xF.ed6p-4 0xF.ed2p-4 0 0x1.006cp+0 0x1.0134p+0 0x1.0124p+0 0xF.f1p-4 0 0x1.0002p+0 0xF.ffep-4 0 0xF.fp-4 0x1.012p+0 0x1.0134p+0 0x1.008cp+0 0 0xF.ed6p-4 0xF.ed8p-4 0 0x1.015cp+0 0x1.0006p+0 0xF.fdep-4 0xF.ebap-4 0 0x1.013p+0 0xF.f56p-4 0 0x1.0158p+0 0xF.f6ep-4 0xF.f4ap-4 0xF.edcp-4 0xF.f9ep-4 0x1.015ep+0 0x1.015ep+0 0 0xF.efp-4 0xF.f4ap-4 0xF.f6ap-4 0x1.0154p+0 0 0xF.f52p-4 0x1.00bp+0 0 0x1.005ap+0 0xF.ea8p-4 0xF.ea8p-4 0x1.004p+0 0 0x1.00acp+0 0x1.00a8p+0 0xF.ecap-4 0xF.ed6p-4 0x1.00aap+0 0x1.00dp+0 0x1.00dap+0 0 0xF.ea6p-4 0x1.00f8p+0 0 0x1.0024p+0 0xF.eacp-4 0xF.eb6p-4 0x1.005cp+0 0x1.015p+0 0x1.005cp+0 0x1.0056p+0 0 0xF.ee4p-4 0x1.00eep+0 0x1.0106p+0 0x1.00aap+0 0 0xF.eb4p-4 0x1.015p+0 0 0xF.ed8p-4 0xF.f92p-4 0xF.fb4p-4 0x1.015ap+0 0 0xF.f0ap-4 0xF.f06p-4 0xF.fb2p-4 0x1.005p+0 0x1.0152p+0 0x1.0144p+0 0xF.f36p-4 0 0xF.fa8p-4 0xF.eb2p-4 0 0x1.009ap+0 0x1.0108p+0 0x1.00eep+0 0xF.efap-4 0 0x1.005cp+0 0x1.005ep+0 0 0x1.007ep+0 0xF.eb6p-4 0xF.eaap-4 0x1.0014p+0 0 0x1.00f6p+0 0xF.f0cp-4 0 0x1.015ep+0 0xF.fb6p-4 0xF.f94p-4 0xF.ecep-4 0 0x1.015p+0 0x1.0152p+0 0x1.0062p+0 0xF.f02p-4 0xF.f08p-4 0xF.f2ep-4 0x1.0142p+0 0 0xF.fa2p-4 0xF.eaap-4 0 0x1.00b4p+0 0x1.00fp+0 0x1.00ccp+0 0xF.efp-4 0xF.ec6p-4 0x1.0084p+0 0x1.0088p+0 0 0x1.006ep+0 0xF.eacp-4 0xF.ea8p-4 0x1.002cp+0 0 0x1.00d2p+0 0xF.f3p-4 0 0x1.015cp+0 0xF.f9p-4 0xF.f7p-4 0xF.ed4p-4 0 0x1.015ap+0 0x1.015cp+0 0xF.ebap-4 0xF.efap-4 0xF.f28p-4 0xF.f4ap-4 0x1.014cp+0 0 0xF.f7ap-4 0x1.014p+0 0 0xF.eccp-4 0xF.fb6p-4 0xF.fdep-4 0x1.015cp+0 0x1.015cp+0 0xF.eecp-4 0xF.eeap-4 0 0x1.005ap+0 0x1.0146p+0 0x1.0136p+0 0xF.f22p-4 0 0xF.fd4p-4 0x1.002ap+0 0 0xF.efp-4 0x1.010ap+0 0x1.011ep+0 0x1.0098p+0 0 0xF.ec2p-4 0xF.ec4p-4 0x1.0086p+0 0x1.015cp+0 0x1.003p+0 0x1.0002p+0 0xF.eb2p-4 0 0x1.0116p+0 0xF.fdp-4 0 0xF.f16p-4 0x1.0134p+0 0x1.0146p+0 0x1.007ep+0 0xF.f46p-4 0xF.eeep-4 0xF.efp-4 0 0x1.015cp+0 0xF.fdep-4 0xF.fbap-4 0xF.ec4p-4 0 0x1.0142p+0 0xF.ecp-4 0 0x1.008p+0 0x1.012p+0 0x1.010cp+0 0xF.f04p-4 0 0x1.002ep+0 0x1.0034p+0 0x1.014ap+0 0x1.008ap+0 0xF.ec2p-4 0xF.eb4p-4 0xF.ff8p-4 0 0x1.0112p+0 0x1.00d6p+0 0 0x1.004p+0 0xF.ea8p-4 0xF.eacp-4 0x1.004ep+0 0 0x1.0084p+0 0x1.008p+0 0 0xF.edep-4 0x1.00cep+0 0x1.00ecp+0 0x1.00cp+0 0 0xF.eaap-4 0x1.015ap+0 0 0xF.ee6p-4 0xF.f6ep-4 0xF.f8cp-4 0x1.0158p+0 0 0xF.f2cp-4 0xF.f28p-4 0xF.ee8p-4 0x1.003cp+0 0x1.015cp+0 0x1.015p+0 0xF.f5p-4 0 0xF.f7ep-4 0x1.002p+0 0 0xF.edcp-4 0x1.01p+0 0x1.012p+0 0x1.00d2p+0 0xF.f62p-4 0xF.ec4p-4 0xF.ec6p-4 0 0x1.014cp+0 0x1.002ep+0 0x1.000ep+0 0xF.eaap-4 0 0x1.011cp+0 0xF.ee6p-4 0 0x1.0028p+0 0x1.0148p+0 0x1.0138p+0 0xF.f5p-4 0 0xF.fdep-4 0xF.fe2p-4 0 0x1.00ep+0 0xF.eecp-4 0xF.ed6p-4 0xF.f9ep-4 0 0x1.013cp+0 0x1.0092p+0 0 0x1.0098p+0 0xF.eacp-4 0xF.ea8p-4 0xF.feap-4 0x1.00e8p+0 0x1.00ccp+0 0x1.00c8p+0 0 0xF.eb4p-4 0x1.0086p+0 0x1.00a6p+0 0x1.0106p+0 0 0xF.ea8p-4 0x1.015ap+0 0 0xF.f26p-4 0xF.f28p-4 0xF.f44p-4 0x1.013ap+0 0 0xF.f7p-4 0xF.f6ap-4 0xF.ed4p-4 0xF.fdep-4 0x1.015ap+0 0x1.015cp+0 0xF.fa2p-4 0 0xF.f38p-4 0x1.0158p+0 0 0xF.efep-4 0xF.f64p-4 0xF.f8ep-4 0x1.0146p+0 0x1.010ap+0 0xF.f26p-4 0xF.f22p-4 0 0xF.ffap-4 0x1.015ap+0 0x1.0154p+0 0xF.f6ep-4 0 0xF.f88p-4 0x1.0076p+0 0 0xF.ec2p-4 0x1.00ccp+0 0x1.00e8p+0 0x1.00eap+0 0 0xF.eacp-4 0xF.eacp-4 0x1.011p+0 0x1.0142p+0 0x1.008p+0 0x1.0058p+0 0xF.ea6p-4 0 0x1.00dep+0 0xF.ef8p-4 0 0x1.0158p+0 0xF.fe4p-4 0xF.fbcp-4 0xF.ebp-4 0 0x1.0148p+0 0x1.0148p+0 0 0xF.f44p-4 0xF.efp-4 0xF.f06p-4 0x1.0126p+0 0 0xF.fc6p-4 0x1.003cp+0 0 0x1.00c4p+0 0xF.ec2p-4 0xF.eb8p-4 0xF.fccp-4 0 0x1.010cp+0 0x1.0108p+0 0xF.f2ap-4 0xF.eaep-4 0x1.0036p+0 0x1.0064p+0 0x1.0128p+0 0 0xF.ebcp-4 0xF.f16p-4 0 0x1.015cp+0 0xF.fc2p-4 0xF.f92p-4 0xF.eb4p-4 0xF.fbep-4 0x1.0152p+0 0x1.0154p+0 0 0xF.f38p-4 0xF.f0cp-4 0xF.f24p-4 0x1.0132p+0 0 0xF.f98p-4 0x1.0068p+0 0 0x1.00bp+0 0xF.eb4p-4 0xF.eaep-4 0xF.fdcp-4 0 0x1.00eep+0 0x1.00ecp+0 0 0xF.ebp-4 0x1.005ep+0 0x1.0084p+0 0x1.0118p+0 0 0xF.ebp-4 0x1.004cp+0 0 0xF.eccp-4 0x1.00e8p+0 0x1.0106p+0 0x1.00e2p+0 0x1.007p+0 0xF.eb4p-4 0xF.eb6p-4 0 0x1.0146p+0 0x1.0058p+0 0x1.0034p+0 0xF.ea8p-4 0 0x1.01p+0 0xF.f02p-4 0 0x1.000ep+0 0x1.0152p+0 0x1.0148p+0 0xF.f5ep-4 0 0xF.fb4p-4 0xF.fb8p-4 0x1.0154p+0 0x1.00eap+0 0xF.f06p-4 0xF.eeap-4 0xF.f82p-4 0 0x1.014ep+0 0xF.ecep-4 0 0x1.0044p+0 0x1.013ap+0 0x1.0122p+0 0xF.f46p-4 0xF.ea6p-4 0x1.000ap+0 0x1.001p+0 0 0x1.00d4p+0 0xF.ed4p-4 0xF.ec4p-4 0xF.fb8p-4 0 0x1.0126p+0 0xF.edcp-4 0 0x1.0152p+0 0x1.0008p+0 0xF.fe6p-4 0xF.eaep-4 0 0x1.0134p+0 0x1.0136p+0 0x1.004ep+0 0xF.f5p-4 0xF.ed8p-4 0xF.efp-4 0x1.0116p+0 0 0xF.ff2p-4 0x1.015cp+0 0 0xF.f12p-4 0xF.f46p-4 0xF.f68p-4 0x1.014p+0 0 0xF.f48p-4 0xF.f44p-4 0 0xF.fecp-4 0x1.015cp+0 0x1.015ap+0 0xF.f86p-4 0 0xF.f6p-4 0x1.00ap+0 0 0xF.ebap-4 0x1.00acp+0 0x1.00c6p+0 0x1.00f6p+0 0 0xF.ea6p-4 0xF.ea8p-4 1 0x1.013ap+0 0x1.00a6p+0 0x1.007ap+0 0xF.ea8p-4 0 0x1.00bap+0 0x1.013ep+0 0 0xF.facp-4 0xF.ed2p-4 0xF.eecp-4 0x1.00c4p+0 0x1.0158p+0 0xF.fdep-4 0xF.fdap-4 0 0xF.f34p-4 0x1.0138p+0 0x1.0146p+0 0x1.003ep+0 0 0xF.ee8p-4 0x1.011ap+0 0 0xF.eaep-4 0x1.000ap+0 0x1.003p+0 0x1.0156p+0 0 0xF.ec6p-4 0xF.ec4p-4 0 0x1.00b6p+0 0x1.012p+0 0x1.0106p+0 0xF.ee4p-4 0 0x1.0026p+0 0xF.ea8p-4 0 0x1.00fap+0 0x1.00aap+0 0x1.0086p+0 0xF.ecp-4 0xF.ebp-4 0x1.00cap+0 0x1.00dp+0 0 0x1.000ep+0 0xF.ea8p-4 0xF.eacp-4 0x1.0086p+0 0 0x1.008ep+0 0xF.f72p-4 0 0x1.0146p+0 0xF.f46p-4 0xF.f28p-4 0xF.f12p-4 0 0x1.015cp+0 0x1.015ap+0 0xF.fcep-4 0xF.ec4p-4 0xF.f6ep-4 0xF.f98p-4 0x1.015cp+0 0 0xF.f34p-4 0xF.fcap-4 0 0x1.012ep+0 0xF.f0ep-4 0xF.efp-4 0xF.f26p-4 0x1.0074p+0 0x1.0146p+0 0x1.0146p+0 0 0xF.ebap-4 0xF.fbcp-4 0xF.fep-4 0x1.015ap+0 0 0xF.ef2p-4 0x1.011p+0 0 0xF.fe4p-4 0xF.eb6p-4 0xF.ec2p-4 0x1.00aap+0 0 0x1.0038p+0 0x1.0032p+0 0xF.eb2p-4 0xF.f1ep-4 0x1.010ap+0 0x1.0122p+0 0x1.007p+0 0 0xF.ebep-4 0xF.f84p-4 0 0xF.f5cp-4 0x1.0152p+0 0x1.015ap+0 0x1.001cp+0 0 0xF.f26p-4 0xF.f28p-4 0 0x1.0152p+0 0xF.f8ep-4 0xF.f6ap-4 0xF.ef4p-4 0 0x1.015ap+0 0xF.eaap-4 0 0x1.00d4p+0 0x1.00eap+0 0x1.00cep+0 0xF.eccp-4 0 0x1.007cp+0 0x1.008p+0 0x1.014ap+0 0x1.002cp+0 0xF.eacp-4 0xF.ea8p-4 0x1.005p+0 0 0x1.00dap+0 0xF.f5ap-4 0 0xF.f78p-4 0x1.0158p+0 0x1.015cp+0 0x1.000ep+0 0xF.ed6p-4 0xF.f48p-4 0xF.f4cp-4 0 0x1.014cp+0 0xF.f68p-4 0xF.f4ap-4 0xF.f04p-4 0 0x1.015ep+0 0xF.ea6p-4 0 0x1.00e6p+0 0x1.00cap+0 0x1.00acp+0 0xF.ec4p-4 0 0x1.00a4p+0 0x1.00a8p+0 0xF.fa2p-4 0x1.001cp+0 0xF.ea6p-4 0xF.ea8p-4 0x1.006cp+0 0 0x1.00b6p+0 0x1.012ap+0 0 0xF.fcap-4 0xF.ec4p-4 0xF.ed4p-4 0x1.00b8p+0 0x1.008cp+0 0x1.000ap+0 0x1.0006p+0 0 0xF.f26p-4 0x1.0124p+0 0x1.0136p+0 0x1.0054p+0 0 0xF.edp-4 0x1.0132p+0 0 0xF.eb4p-4 0xF.fe4p-4 0x1.0006p+0 0x1.0158p+0 0 0xF.edap-4 0xF.ed8p-4 0xF.f48p-4 0x1.00acp+0 0x1.0134p+0 0x1.011cp+0 0xF.ef6p-4 0 0xF.ff8p-4 0x1.00fcp+0 0 0xF.eaap-4 0x1.002ep+0 0x1.0058p+0 0x1.0152p+0 0x1.008ep+0 0xF.eb6p-4 0xF.eb4p-4 0 0x1.00c4p+0 0x1.0106p+0 0x1.00ecp+0 0xF.ed6p-4 0 0x1.0052p+0 0xF.faep-4 0 0xF.f46p-4 0x1.0146p+0 0x1.0152p+0 0x1.002ap+0 0 0xF.f04p-4 0xF.f08p-4 0x1.0114p+0 0x1.0154p+0 0xF.fb6p-4 0xF.f8cp-4 0xF.ee4p-4 0 0x1.014ep+0 0xF.f9ep-4 0 0x1.013cp+0 0xF.f28p-4 0xF.f0ap-4 0xF.f1cp-4 0 0x1.0152p+0 0x1.0152p+0 0 0xF.ecp-4 0xF.f94p-4 0xF.fbap-4 0x1.015cp+0 0 0xF.f12p-4 0x1.00f2p+0 0 0xF.ffcp-4 0xF.eacp-4 0xF.eb4p-4 0x1.009ap+0 0 0x1.0064p+0 0x1.005ep+0 0xF.eb8p-4 0xF.f0ep-4 0x1.00eep+0 0x1.010ep+0 0x1.008cp+0 0 0xF.eb2p-4 0xF.ea8p-4 0 0x1.00d2p+0 0x1.00d2p+0 0x1.00aap+0 0xF.edcp-4 0xF.edcp-4 0x1.00aap+0 0x1.00aep+0 0 0x1.004cp+0 0xF.ea8p-4 0xF.ea8p-4 0x1.004cp+0 0 0x1.00aep+0 0xF.f52p-4 0 0x1.0156p+0 0xF.f6ep-4 0xF.f4ap-4 0xF.ee6p-4 0 0x1.015cp+0 0x1.015cp+0 0 0xF.ee6p-4 0xF.f4ap-4 0xF.f6ep-4 0x1.0156p+0 0 0xF.f52p-4 0x1.012ep+0 0 0xF.ebep-4 0xF.fdcp-4 0x1.0006p+0 0x1.015cp+0 0x1.00d8p+0 0xF.ed6p-4 0xF.ed4p-4 0 0x1.007ap+0 0x1.0134p+0 0x1.0122p+0 0xF.f08p-4 0 1 1 0 0xF.f08p-4 0x1.0122p+0 0x1.0134p+0 0x1.007ap+0 0 0xF.ed4p-4 0xF.ed6p-4 0x1.00d8p+0 0x1.015cp+0 0x1.0006p+0 0xF.fdcp-4 0xF.ebep-4 0 0x1.012ep+0 0xF.fa6p-4 0 0xF.f32p-4 0x1.0144p+0 0x1.0152p+0 0x1.006p+0 0xF.f08p-4 0xF.f0ap-4 0xF.f0cp-4 0 0x1.015cp+0 0xF.fb6p-4 0xF.f94p-4 0xF.ed4p-4 0 0x1.0152p+0 0xF.eb2p-4 0 0x1.00a2p+0 0x1.0108p+0 0x1.00eep+0 0xF.eeep-4 0 0x1.0058p+0 0x1.005cp+0 0x1.001ap+0 0x1.006ep+0 0xF.eb4p-4 0xF.eacp-4 0x1.001cp+0 0 0x1.00f6p+0 0x1.00f6p+0 0 0x1.001cp+0 0xF.eacp-4 0xF.eb4p-4 0x1.006ep+0 0x1.001ap+0 0x1.005cp+0 0x1.0058p+0 0 0xF.eeep-4 0x1.00eep+0 0x1.0108p+0 0x1.00a2p+0 0 0xF.eb2p-4 0x1.0152p+0 0 0xF.ed4p-4 0xF.f94p-4 0xF.fb6p-4 0x1.015cp+0 0 0xF.f0cp-4 0xF.f0ap-4 0xF.f08p-4 0x1.006p+0 0x1.0152p+0 0x1.0144p+0 0xF.f32p-4 0 0xF.fa6p-4 0x1.0114p+0 0 0xF.ffep-4 0xF.eb4p-4 0xF.ec2p-4 0x1.007cp+0 0x1.015ap+0 0x1.003p+0 0x1.002cp+0 0 0xF.efap-4 0x1.010ap+0 0x1.012p+0 0x1.008cp+0 0 0xF.ecp-4 0x1.0144p+0 0 0xF.ec8p-4 0xF.fb8p-4 0xF.fdep-4 0x1.015ep+0 0 0xF.efp-4 0xF.eeep-4 0 0x1.006cp+0 0x1.0146p+0 0x1.0134p+0 0xF.f1ap-4 0 0xF.fd4p-4 0xF.eaap-4 0 0x1.00bap+0 0x1.00eep+0 0x1.00cep+0 0xF.ee8p-4 0xF.ea6p-4 0x1.0082p+0 0x1.0088p+0 0 0x1.006p+0 0xF.eacp-4 0xF.ea8p-4 0x1.0036p+0 0 0x1.00d4p+0 0xF.f2cp-4 0 0x1.015ap+0 0xF.f9p-4 0xF.f6ep-4 0xF.edep-4 0 0x1.015ap+0 0x1.015ap+0 0x1.0022p+0 0xF.eeep-4 0xF.f28p-4 0xF.f4ep-4 0x1.015p+0 0 0xF.f7cp-4 0xF.f7cp-4 0 0x1.015p+0 0xF.f4ep-4 0xF.f28p-4 0xF.eeep-4 0x1.0022p+0 0x1.015ap+0 0x1.015ap+0 0 0xF.edep-4 0xF.f6ep-4 0xF.f9p-4 0x1.015ap+0 0 0xF.f2cp-4 0x1.00d4p+0 0 0x1.0036p+0 0xF.ea8p-4 0xF.eacp-4 0x1.006p+0 0 0x1.0088p+0 0x1.0082p+0 0xF.ea6p-4 0xF.ee8p-4 0x1.00cep+0 0x1.00eep+0 0x1.00bap+0 0 0xF.eaap-4 0xF.fd4p-4 0 0xF.f1ap-4 0x1.0134p+0 0x1.0146p+0 0x1.006cp+0 0 0xF.eeep-4 0xF.efp-4 0 0x1.015ep+0 0xF.fdep-4 0xF.fb8p-4 0xF.ec8p-4 0 0x1.0144p+0 0xF.ecp-4 0 0x1.008cp+0 0x1.012p+0 0x1.010ap+0 0xF.efap-4 0 0x1.002cp+0 0x1.003p+0 0x1.015ap+0 0x1.007cp+0 0xF.ec2p-4 0xF.eb4p-4 0xF.ffep-4 0 0x1.0114p+0 0x1.007p+0 0 0xF.eb8p-4 0x1.00c2p+0 0x1.00eap+0 0x1.010ep+0 0xF.fbp-4 0xF.eacp-4 0xF.eaep-4 0 0x1.012ap+0 0x1.007ep+0 0x1.006p+0 0xF.ea8p-4 0 0x1.00e6p+0 0xF.f1cp-4 0 0xF.fd6p-4 0x1.015ap+0 0x1.0154p+0 0xF.f9cp-4 0 0xF.f8ep-4 0xF.f92p-4 0 0x1.0118p+0 0xF.f24p-4 0xF.f06p-4 0xF.f52p-4 0 0x1.0156p+0 0x1.0044p+0 0 0x1.00dep+0 0xF.ec6p-4 0xF.eb6p-4 0xF.f9ap-4 0x1.00ap+0 0x1.0108p+0 0x1.0106p+0 0 0xF.ea8p-4 0x1.0038p+0 0x1.005ap+0 0x1.0134p+0 0 0xF.ebap-4 0x1.014ap+0 0 0xF.f6ap-4 0xF.eeep-4 0xF.f06p-4 0x1.011p+0 0 0xF.fbep-4 0xF.fb8p-4 0xF.eb4p-4 0xF.f8ep-4 0x1.0148p+0 0x1.0154p+0 0xF.ff4p-4 0 0xF.efcp-4 0x1.015cp+0 0 0xF.f3ap-4 0xF.f22p-4 0xF.f46p-4 0x1.012p+0 0x1.0138p+0 0xF.f6ap-4 0xF.f66p-4 0 0xF.fa8p-4 0x1.015ap+0 0x1.015ep+0 0xF.fbcp-4 0 0xF.f4p-4 0x1.00cp+0 0 0xF.eaap-4 0x1.0084p+0 0x1.00a4p+0 0x1.012p+0 0 0xF.ea8p-4 0xF.ea6p-4 0x1.00c8p+0 0x1.011ap+0 0x1.00c8p+0 0x1.00a4p+0 0xF.ebp-4 0 0x1.009ap+0 0xF.ecap-4 0 0x1.014p+0 0x1.0036p+0 0x1.000ep+0 0xF.ea8p-4 0 0x1.0122p+0 0x1.0122p+0 0 0xF.f8cp-4 0xF.ec6p-4 0xF.ed6p-4 0x1.00f2p+0 0 0x1.0018p+0 0xF.feap-4 0 0x1.0104p+0 0xF.eecp-4 0xF.edap-4 0xF.f7ep-4 0 0x1.0138p+0 0x1.0136p+0 0xF.f7p-4 0xF.ea6p-4 0xF.fe2p-4 0x1.0012p+0 0x1.014cp+0 0 0xF.eep-4 0xF.eep-4 0 0x1.014cp+0 0x1.0012p+0 0xF.fe2p-4 0xF.ea6p-4 0xF.f7p-4 0x1.0136p+0 0x1.0138p+0 0 0xF.f7ep-4 0xF.edap-4 0xF.eecp-4 0x1.0104p+0 0 0xF.feap-4 0x1.0018p+0 0 0x1.00f2p+0 0xF.ed6p-4 0xF.ec6p-4 0xF.f8cp-4 0 0x1.0122p+0 0x1.0122p+0 0 0xF.ea8p-4 0x1.000ep+0 0x1.0036p+0 0x1.014p+0 0 0xF.ecap-4 0x1.009ap+0 0 0xF.ebp-4 0x1.00a4p+0 0x1.00c8p+0 0x1.011ap+0 0x1.00c8p+0 0xF.ea6p-4 0xF.ea8p-4 0 0x1.012p+0 0x1.00a4p+0 0x1.0084p+0 0xF.eaap-4 0 0x1.00cp+0 0xF.f4p-4 0 0xF.fbcp-4 0x1.015ep+0 0x1.015ap+0 0xF.fa8p-4 0 0xF.f66p-4 0xF.f6ap-4 0x1.0138p+0 0x1.012p+0 0xF.f46p-4 0xF.f22p-4 0xF.f3ap-4 0 0x1.015cp+0 0xF.efcp-4 0 0xF.ff4p-4 0x1.0154p+0 0x1.0148p+0 0xF.f8ep-4 0xF.eb4p-4 0xF.fb8p-4 0xF.fbep-4 0 0x1.011p+0 0xF.f06p-4 0xF.eeep-4 0xF.f6ap-4 0 0x1.014ap+0 0xF.ebap-4 0 0x1.0134p+0 0x1.005ap+0 0x1.0038p+0 0xF.ea8p-4 0 0x1.0106p+0 0x1.0108p+0 0x1.00ap+0 0xF.f9ap-4 0xF.eb6p-4 0xF.ec6p-4 0x1.00dep+0 0 0x1.0044p+0 0x1.0156p+0 0 0xF.f52p-4 0xF.f06p-4 0xF.f24p-4 0x1.0118p+0 0 0xF.f92p-4 0xF.f8ep-4 0 0xF.f9cp-4 0x1.0154p+0 0x1.015ap+0 0xF.fd6p-4 0 0xF.f1cp-4 0x1.00e6p+0 0 0xF.ea8p-4 0x1.006p+0 0x1.007ep+0 0x1.012ap+0 0 0xF.eaep-4 0xF.eacp-4 0xF.fbp-4 0x1.010ep+0 0x1.00eap+0 0x1.00c2p+0 0xF.eb8p-4 0 0x1.007p+0 0xF.f38p-4 0 0xF.f9ap-4 0x1.015cp+0 0x1.015cp+0 0xF.feap-4 0xF.ecp-4 0xF.f6ep-4 0xF.f72p-4 0 0x1.014p+0 0xF.f44p-4 0xF.f2ap-4 0xF.f1cp-4 0 0x1.015cp+0 0xF.ea8p-4 0 0x1.01p+0 0x1.00aap+0 0x1.0086p+0 0xF.ebap-4 0 0x1.00c8p+0 0x1.00ccp+0 0 0xF.ffcp-4 0xF.ea8p-4 0xF.eacp-4 0x1.008ep+0 0 0x1.009p+0 0x1.013ep+0 0 0xF.fa8p-4 0xF.ed4p-4 0xF.eecp-4 0x1.00dp+0 0x1.015cp+0 0xF.fe2p-4 0xF.fdcp-4 0 0xF.f42p-4 0x1.0138p+0 0x1.0146p+0 0x1.0032p+0 0 0xF.ee8p-4 0x1.011ap+0 0 0xF.eacp-4 0x1.000cp+0 0x1.003p+0 0x1.015p+0 0 0xF.ec6p-4 0xF.ec4p-4 0xF.f94p-4 0x1.00c8p+0 0x1.011ep+0 0x1.0104p+0 0xF.eep-4 0 0x1.0022p+0 0x1.00dep+0 0 0xF.ea6p-4 0x1.0054p+0 0x1.008p+0 0x1.0148p+0 0x1.0036p+0 0xF.eacp-4 0xF.eacp-4 0 0x1.00dep+0 0x1.00e8p+0 0x1.00ccp+0 0xF.ec6p-4 0 0x1.007ap+0 0xF.f86p-4 0 0xF.f66p-4 0x1.0152p+0 0x1.015ap+0 0x1.000ap+0 0 0xF.f22p-4 0xF.f26p-4 0x1.0156p+0 0x1.014ep+0 0xF.f8ep-4 0xF.f68p-4 0xF.ef8p-4 0 0x1.0158p+0 0xF.fc8p-4 0 0x1.012ap+0 0xF.f0ap-4 0xF.eeep-4 0xF.f36p-4 0xF.ea8p-4 0x1.0148p+0 0x1.0146p+0 0 0xF.eb4p-4 0xF.fbep-4 0xF.fep-4 0x1.015ap+0 0 0xF.ef6p-4 0x1.010ep+0 0 0xF.fdap-4 0xF.eb6p-4 0xF.ec4p-4 0x1.00b8p+0 0 0x1.003ap+0 0x1.0034p+0 0xF.eacp-4 0xF.f2ap-4 0x1.010ap+0 0x1.0126p+0 0x1.006ap+0 0 0xF.ebep-4 0xF.ff4p-4 0 0x1.011ap+0 0xF.ef4p-4 0xF.ed8p-4 0xF.f4p-4 0x1.00aep+0 0x1.0134p+0 0x1.0132p+0 0 0xF.eb2p-4 0xF.fe4p-4 0x1.0008p+0 0x1.0156p+0 0 0xF.edap-4 0x1.012ap+0 0 0xF.fc2p-4 0xF.ec2p-4 0xF.ed6p-4 0x1.00c6p+0 0 0x1.000ep+0 0x1.000ap+0 0 0xF.f36p-4 0x1.0122p+0 0x1.0136p+0 0x1.004cp+0 0 0xF.edp-4 0xF.f5cp-4 0 0xF.f7ep-4 0x1.015ap+0 0x1.015ep+0 0xF.ffep-4 0xF.f5ap-4 0xF.f46p-4 0xF.f4ap-4 0 0x1.0148p+0 0xF.f68p-4 0xF.f48p-4 0xF.f0ap-4 0 0x1.015cp+0 0xF.ea6p-4 0 0x1.00ecp+0 0x1.00cap+0 0x1.00aap+0 0xF.ebep-4 0 0x1.00a4p+0 0x1.00a8p+0 0x1.013p+0 0x1.000ap+0 0xF.ea8p-4 0xF.ea8p-4 0x1.0074p+0 0 0x1.00b8p+0 0xF.ebp-4 0 0x1.0114p+0 0x1.0088p+0 0x1.005ep+0 0xF.eb6p-4 0xF.ef8p-4 0x1.00eap+0 0x1.00eep+0 0 0xF.feep-4 0xF.eacp-4 0xF.eb6p-4 0x1.00a6p+0 0 0x1.0064p+0 0xF.f9cp-4 0 0x1.0138p+0 0xF.f26p-4 0xF.f0ap-4 0xF.f2ap-4 0 0x1.0154p+0 0x1.0154p+0 0xF.f4cp-4 0xF.ebap-4 0xF.f94p-4 0xF.fbcp-4 0x1.015ep+0 0 0xF.f14p-4 0x1.00fep+0 0 0xF.ea8p-4 0x1.003p+0 0x1.0058p+0 0x1.014cp+0 0 0xF.eb6p-4 0xF.eb4p-4 0 0x1.00d2p+0 0x1.0106p+0 0x1.00eap+0 0xF.ed2p-4 0 0x1.005p+0 0xF.fbp-4 0 0xF.f5p-4 0x1.0148p+0 0x1.0152p+0 0x1.001cp+0 0 0xF.f02p-4 0xF.f06p-4 0x1.00e4p+0 0x1.015p+0 0xF.fb6p-4 0xF.f88p-4 0xF.ee6p-4 0 0x1.014ep+0 0x1.014ep+0 0 0xF.ee6p-4 0xF.f88p-4 0xF.fb6p-4 0x1.015p+0 0x1.00e4p+0 0xF.f06p-4 0xF.f02p-4 0 0x1.001cp+0 0x1.0152p+0 0x1.0148p+0 0xF.f5p-4 0 0xF.fbp-4 0x1.005p+0 0 0xF.ed2p-4 0x1.00eap+0 0x1.0106p+0 0x1.00d2p+0 0 0xF.eb4p-4 0xF.eb6p-4 0 0x1.014cp+0 0x1.0058p+0 0x1.003p+0 0xF.ea8p-4 0 0x1.00fep+0 0xF.f14p-4 0 0x1.015ep+0 0xF.fbcp-4 0xF.f94p-4 0xF.ebap-4 0xF.f4cp-4 0x1.0154p+0 0x1.0154p+0 0 0xF.f2ap-4 0xF.f0ap-4 0xF.f26p-4 0x1.0138p+0 0 0xF.f9cp-4 0x1.0064p+0 0 0x1.00a6p+0 0xF.eb6p-4 0xF.eacp-4 0xF.feep-4 0 0x1.00eep+0 0x1.00eap+0 0xF.ef8p-4 0xF.eb6p-4 0x1.005ep+0 0x1.0088p+0 0x1.0114p+0 0 0xF.ebp-4 0x1.00b8p+0 0 0x1.0074p+0 0xF.ea8p-4 0xF.ea8p-4 0x1.000ap+0 0x1.013p+0 0x1.00a8p+0 0x1.00a4p+0 0 0xF.ebep-4 0x1.00aap+0 0x1.00cap+0 0x1.00ecp+0 0 0xF.ea6p-4 0x1.015cp+0 0 0xF.f0ap-4 0xF.f48p-4 0xF.f68p-4 0x1.0148p+0 0 0xF.f4ap-4 0xF.f46p-4 0xF.f5ap-4 0xF.ffep-4 0x1.015ep+0 0x1.015ap+0 0xF.f7ep-4 0 0xF.f5cp-4 0xF.edp-4 0 0x1.004cp+0 0x1.0136p+0 0x1.0122p+0 0xF.f36p-4 0 0x1.000ap+0 0x1.000ep+0 0 0x1.00c6p+0 0xF.ed6p-4 0xF.ec2p-4 0xF.fc2p-4 0 0x1.012ap+0 0xF.edap-4 0 0x1.0156p+0 0x1.0008p+0 0xF.fe4p-4 0xF.eb2p-4 0 0x1.0132p+0 0x1.0134p+0 0x1.00aep+0 0xF.f4p-4 0xF.ed8p-4 0xF.ef4p-4 0x1.011ap+0 0 0xF.ff4p-4 0xF.ebep-4 0 0x1.006ap+0 0x1.0126p+0 0x1.010ap+0 0xF.f2ap-4 0xF.eacp-4 0x1.0034p+0 0x1.003ap+0 0 0x1.00b8p+0 0xF.ec4p-4 0xF.eb6p-4 0xF.fdap-4 0 0x1.010ep+0 0xF.ef6p-4 0 0x1.015ap+0 0xF.fep-4 0xF.fbep-4 0xF.eb4p-4 0 0x1.0146p+0 0x1.0148p+0 0xF.ea8p-4 0xF.f36p-4 0xF.eeep-4 0xF.f0ap-4 0x1.012ap+0 0 0xF.fc8p-4 0x1.0158p+0 0 0xF.ef8p-4 0xF.f68p-4 0xF.f8ep-4 0x1.014ep+0 0x1.0156p+0 0xF.f26p-4 0xF.f22p-4 0 0x1.000ap+0 0x1.015ap+0 0x1.0152p+0 0xF.f66p-4 0 0xF.f86p-4 0x1.007ap+0 0 0xF.ec6p-4 0x1.00ccp+0 0x1.00e8p+0 0x1.00dep+0 0 0xF.eacp-4 0xF.eacp-4 0x1.0036p+0 0x1.0148p+0 0x1.008p+0 0x1.0054p+0 0xF.ea6p-4 0 0x1.00dep+0 0x1.0022p+0 0 0xF.eep-4 0x1.0104p+0 0x1.011ep+0 0x1.00c8p+0 0xF.f94p-4 0xF.ec4p-4 0xF.ec6p-4 0 0x1.015p+0 0x1.003p+0 0x1.000cp+0 0xF.eacp-4 0 0x1.011ap+0 0xF.ee8p-4 0 0x1.0032p+0 0x1.0146p+0 0x1.0138p+0 0xF.f42p-4 0 0xF.fdcp-4 0xF.fe2p-4 0x1.015cp+0 0x1.00dp+0 0xF.eecp-4 0xF.ed4p-4 0xF.fa8p-4 0 0x1.013ep+0 0x1.009p+0 0 0x1.008ep+0 0xF.eacp-4 0xF.ea8p-4 0xF.ffcp-4 0 0x1.00ccp+0 0x1.00c8p+0 0 0xF.ebap-4 0x1.0086p+0 0x1.00aap+0 0x1.01p+0 0 0xF.ea8p-4 0x1.015cp+0 0 0xF.f1cp-4 0xF.f2ap-4 0xF.f44p-4 0x1.014p+0 0 0xF.f72p-4 0xF.f6ep-4 0xF.ecp-4 0xF.feap-4 0x1.015cp+0 0x1.015cp+0 0xF.f9ap-4 0 0xF.f38p-4 0xF.ecep-4 0 0x1.003cp+0 0x1.013ap+0 0x1.0124p+0 0xF.f5p-4 0xF.ea8p-4 0x1.000ep+0 0x1.0012p+0 0 0x1.00dep+0 0xF.ed4p-4 0xF.ec6p-4 0xF.faap-4 0 0x1.0126p+0 0xF.edep-4 0 0x1.015p+0 0x1.000cp+0 0xF.fe4p-4 0xF.eacp-4 0 0x1.0134p+0 0x1.0136p+0 0 0xF.f6p-4 0xF.ed8p-4 0xF.eeep-4 0x1.011p+0 0 0xF.feep-4 0x1.015cp+0 0 0xF.f18p-4 0xF.f42p-4 0xF.f68p-4 0x1.0138p+0 0x1.014p+0 0xF.f48p-4 0xF.f44p-4 0 0xF.fdap-4 0x1.015ep+0 0x1.015ap+0 0xF.f9p-4 0 0xF.f62p-4 0x1.009ep+0 0 0xF.eb6p-4 0x1.00a8p+0 0x1.00c8p+0 0x1.0102p+0 0 0xF.ea6p-4 0xF.ea8p-4 0x1.003cp+0 0x1.0134p+0 0x1.00a4p+0 0x1.007ep+0 0xF.eaap-4 0 0x1.00bcp+0 0x1.004ap+0 0 0xF.ecap-4 0x1.00e6p+0 0x1.0106p+0 0x1.00eep+0 0xF.f92p-4 0xF.eb6p-4 0xF.eb8p-4 0 0x1.014p+0 0x1.0058p+0 0x1.0036p+0 0xF.ea6p-4 0 0x1.0102p+0 0xF.fp-4 0 0x1.0004p+0 0x1.0152p+0 0x1.0148p+0 0xF.f6cp-4 0 0xF.fb4p-4 0xF.fb8p-4 0x1.00eap+0 0x1.00f8p+0 0xF.f06p-4 0xF.eecp-4 0xF.f7cp-4 0 0x1.014cp+0 0x1.006ap+0 0 0x1.00b8p+0 0xF.eb8p-4 0xF.eacp-4 0xF.fccp-4 0xF.f32p-4 0x1.00ecp+0 0x1.00e8p+0 0 0xF.eacp-4 0x1.006p+0 0x1.0082p+0 0x1.011cp+0 0 0xF.eaep-4 0x1.0156p+0 0 0xF.f42p-4 0xF.f0ap-4 0xF.f24p-4 0x1.012cp+0 0 0xF.f96p-4 0xF.f92p-4 0xF.eb6p-4 0xF.fbep-4 0x1.0154p+0 0x1.015ap+0 0xF.fc6p-4 0 0xF.f18p-4 0x1.0094p+0 0 0x1.009cp+0 0xF.eaep-4 0xF.ea6p-4 0xF.fdap-4 0x1.0124p+0 0x1.00c8p+0 0x1.00c4p+0 0 0xF.ebp-4 0x1.0086p+0 0x1.00a6p+0 0x1.010ep+0 0 0xF.ea6p-4 0x1.015cp+0 0 0xF.f2ep-4 0xF.f24p-4 0xF.f44p-4 0x1.0134p+0 0 0xF.f6ep-4 0xF.f6ap-4 0 0xF.fcap-4 0x1.015ap+0 0x1.015cp+0 0xF.faap-4 0 0xF.f3cp-4 0xF.ee4p-4 0 0x1.002p+0 0x1.0148p+0 0x1.0138p+0 0xF.f6p-4 0xF.ed6p-4 0xF.fep-4 0xF.fe6p-4 0 0x1.00eep+0 0xF.eeap-4 0xF.ed8p-4 0xF.f94p-4 0 0x1.013ap+0 0xF.ec8p-4 0 0x1.0148p+0 0x1.0032p+0 0x1.000ep+0 0xF.ea8p-4 0 0x1.011ep+0 0x1.012p+0 0x1.00bep+0 0xF.f6cp-4 0xF.ec6p-4 0xF.edap-4 0x1.00fep+0 0 0x1.001cp+0 0xF.ef8p-4 0 0x1.0158p+0 0xF.fe8p-4 0xF.fbcp-4 0xF.eaep-4 0xF.f7ep-4 0x1.0146p+0 0x1.0148p+0 0 0xF.f52p-4 0xF.efp-4 0xF.f06p-4 0x1.012p+0 0 0xF.fc2p-4 0x1.003ep+0 0 0x1.00cep+0 0xF.ec4p-4 0xF.eb6p-4 0xF.fbep-4 0 0x1.010cp+0 0x1.0108p+0 0xF.ed2p-4 0xF.eaap-4 0x1.0036p+0 0x1.005ep+0 0x1.012cp+0 0 0xF.ebap-4 0x1.0076p+0 0 0xF.ebep-4 0x1.00c8p+0 0x1.00e8p+0 0x1.00f6p+0 0 0xF.eacp-4 0xF.eacp-4 0 0x1.013ap+0 0x1.007ep+0 0x1.005ap+0 0xF.ea8p-4 0 0x1.00e2p+0 0xF.f1ep-4 0 0xF.fecp-4 0x1.015ap+0 0x1.0152p+0 0xF.f7cp-4 0 0xF.f8ap-4 0xF.f8ep-4 0x1.0144p+0 0x1.0102p+0 0xF.f24p-4 0xF.f02p-4 0xF.f6p-4 0 0x1.0156p+0 0x1.00fap+0 0 0xF.eaap-4 0x1.002ap+0 0x1.005ap+0 0x1.0154p+0 0x1.0052p+0 0xF.eb6p-4 0xF.eb4p-4 0 0x1.00b6p+0 0x1.0104p+0 0x1.00eep+0 0xF.edcp-4 0 0x1.0054p+0 0xF.facp-4 0 0xF.f3ep-4 0x1.0146p+0 0x1.0152p+0 0x1.003ep+0 0 0xF.f06p-4 0xF.f0ap-4 0 0x1.0158p+0 0xF.fb6p-4 0xF.f8ep-4 0xF.edep-4 0 0x1.015p+0 0xF.fap-4 0 0x1.014p+0 0xF.f28p-4 0xF.f0ap-4 0xF.f0ep-4 0xF.ff6p-4 0x1.0154p+0 0x1.0152p+0 0 0xF.ec6p-4 0xF.f96p-4 0xF.fb8p-4 0x1.015cp+0 0 0xF.f1p-4 0x1.00f2p+0 0 0x1.0008p+0 0xF.eacp-4 0xF.eb4p-4 0x1.008ep+0 0 0x1.006p+0 0x1.005cp+0 0xF.eaep-4 0xF.f06p-4 0x1.00eep+0 0x1.010cp+0 0x1.0094p+0 0 0xF.ebp-4 0x1.012cp+0 0 0xF.fd2p-4 0xF.ec2p-4 0xF.ed6p-4 0x1.00a8p+0 0x1.015cp+0 0x1.000ap+0 0x1.0006p+0 0 0xF.f1ap-4 0x1.0122p+0 0x1.0136p+0 0x1.005ep+0 0 0xF.ed2p-4 0x1.013p+0 0 0xF.eb6p-4 0xF.fe2p-4 0x1.0006p+0 0x1.015ap+0 0 0xF.ed8p-4 0xF.ed4p-4 0x1.0012p+0 0x1.009cp+0 0x1.0134p+0 0x1.011ep+0 0xF.efap-4 0 0xF.ffap-4 0xF.ea8p-4 0 0x1.00dep+0 0x1.00ccp+0 0x1.00aap+0 0xF.eccp-4 0 0x1.00a8p+0 0x1.00aap+0 0 0x1.002ep+0 0xF.ea8p-4 0xF.ea6p-4 0x1.0064p+0 0 0x1.00b4p+0 0xF.f4ep-4 0 0x1.0152p+0 0xF.f68p-4 0xF.f4ap-4 0xF.efcp-4 0 0x1.015cp+0 0x1.015cp+0 0x1.001p+0 0xF.ed2p-4 0xF.f48p-4 0xF.f74p-4 0x1.0158p+0 0 0xF.f58p-4 0xF.eaap-4 0 0x1.00f6p+0 0x1.00aep+0 0x1.0084p+0 0xF.ec6p-4 0xF.efp-4 0x1.00ccp+0 0x1.00dp+0 0 0x1.001ep+0 0xF.ea8p-4 0xF.eacp-4 0x1.007cp+0 0 0x1.008ap+0 0xF.f76p-4 0 0x1.014ap+0 0xF.f46p-4 0xF.f2ap-4 0xF.f06p-4 0 0x1.015ap+0 0x1.015cp+0 0xF.f22p-4 0xF.eccp-4 0xF.f6ep-4 0xF.f94p-4 0x1.015cp+0 0 0xF.f32p-4 0x1.0118p+0 0 0xF.ebp-4 0x1.0006p+0 0x1.003p+0 0x1.015ap+0 0x1.0144p+0 0xF.ec4p-4 0xF.ec2p-4 0 0x1.00a6p+0 0x1.011ep+0 0x1.0108p+0 0xF.eeap-4 0 0x1.0026p+0 0xF.fd8p-4 0 0xF.f2ap-4 0x1.0138p+0 0x1.0146p+0 0x1.004cp+0 0 0xF.eeap-4 0xF.eeep-4 0x1.00cep+0 0x1.015ap+0 0xF.fdep-4 0xF.fb2p-4 0xF.edp-4 0 0x1.014p+0 0xF.f8p-4 0 0xF.f56p-4 0x1.0152p+0 0x1.015ap+0 0x1.003p+0 0xF.f06p-4 0xF.f26p-4 0xF.f2ap-4 0 0x1.0156p+0 0xF.f8ep-4 0xF.f6cp-4 0xF.eeep-4 0 0x1.0158p+0 0xF.eacp-4 0 0x1.00c8p+0 0x1.00eap+0 0x1.00cep+0 0xF.ed4p-4 0 0x1.007ep+0 0x1.0084p+0 0x1.0122p+0 0x1.003cp+0 0xF.eacp-4 0xF.ea6p-4 0x1.004ap+0 0 0x1.00d8p+0 0x1.011p+0 0 0xF.feep-4 0xF.eb6p-4 0xF.ec2p-4 0x1.009ap+0 0 0x1.0034p+0 0x1.003p+0 0 0xF.f1p-4 0x1.010ap+0 0x1.0122p+0 0x1.0078p+0 0 0xF.ebep-4 0x1.0144p+0 0 0xF.ebep-4 0xF.fbcp-4 0xF.fdcp-4 0x1.015cp+0 0 0xF.ef2p-4 0xF.eeep-4 0xF.f1ep-4 0x1.008cp+0 0x1.0148p+0 0x1.013p+0 0xF.f0ep-4 0 0xF.fcep-4 0xF.fcep-4 0 0xF.f0ep-4 0x1.013p+0 0x1.0148p+0 0x1.008cp+0 0xF.f1ep-4 0xF.eeep-4 0xF.ef2p-4 0 0x1.015cp+0 0xF.fdcp-4 0xF.fbcp-4 0xF.ebep-4 0 0x1.0144p+0 0xF.ebep-4 0 0x1.0078p+0 0x1.0122p+0 0x1.010ap+0 0xF.f1p-4 0 0x1.003p+0 0x1.0034p+0 0 0x1.009ap+0 0xF.ec2p-4 0xF.eb6p-4 0xF.feep-4 0 0x1.011p+0 0x1.00d8p+0 0 0x1.004ap+0 0xF.ea6p-4 0xF.eacp-4 0x1.003cp+0 0x1.0122p+0 0x1.0084p+0 0x1.007ep+0 0 0xF.ed4p-4 0x1.00cep+0 0x1.00eap+0 0x1.00c8p+0 0 0xF.eacp-4 0x1.0158p+0 0 0xF.eeep-4 0xF.f6cp-4 0xF.f8ep-4 0x1.0156p+0 0 0xF.f2ap-4 0xF.f26p-4 0xF.f06p-4 0x1.003p+0 0x1.015ap+0 0x1.0152p+0 0xF.f56p-4 0 0xF.f8p-4 0x1.014p+0 0 0xF.edp-4 0xF.fb2p-4 0xF.fdep-4 0x1.015ap+0 0x1.00cep+0 0xF.eeep-4 0xF.eeap-4 0 0x1.004cp+0 0x1.0146p+0 0x1.0138p+0 0xF.f2ap-4 0 0xF.fd8p-4 0x1.0026p+0 0 0xF.eeap-4 0x1.0108p+0 0x1.011ep+0 0x1.00a6p+0 0 0xF.ec2p-4 0xF.ec4p-4 0x1.0144p+0 0x1.015ap+0 0x1.003p+0 0x1.0006p+0 0xF.ebp-4 0 0x1.0118p+0 0xF.f32p-4 0 0x1.015cp+0 0xF.f94p-4 0xF.f6ep-4 0xF.eccp-4 0xF.f22p-4 0x1.015cp+0 0x1.015ap+0 0 0xF.f06p-4 0xF.f2ap-4 0xF.f46p-4 0x1.014ap+0 0 0xF.f76p-4 0x1.008ap+0 0 0x1.007cp+0 0xF.eacp-4 0xF.ea8p-4 0x1.001ep+0 0 0x1.00dp+0 0x1.00ccp+0 0xF.efp-4 0xF.ec6p-4 0x1.0084p+0 0x1.00aep+0 0x1.00f6p+0 0 0xF.eaap-4 0xF.f58p-4 0 0x1.0158p+0 0xF.f74p-4 0xF.f48p-4 0xF.ed2p-4 0x1.001p+0 0x1.015cp+0 0x1.015cp+0 0 0xF.efcp-4 0xF.f4ap-4 0xF.f68p-4 0x1.0152p+0 0 0xF.f4ep-4 0x1.00b4p+0 0 0x1.0064p+0 0xF.ea6p-4 0xF.ea8p-4 0x1.002ep+0 0 0x1.00aap+0 0x1.00a8p+0 0 0xF.eccp-4 0x1.00aap+0 0x1.00ccp+0 0x1.00dep+0 0 0xF.ea8p-4 0xF.ffap-4 0 0xF.efap-4 0x1.011ep+0 0x1.0134p+0 0x1.009cp+0 0x1.0012p+0 0xF.ed4p-4 0xF.ed8p-4 0 0x1.015ap+0 0x1.0006p+0 0xF.fe2p-4 0xF.eb6p-4 0 0x1.013p+0 0xF.ed2p-4 0 0x1.005ep+0 0x1.0136p+0 0x1.0122p+0 0xF.f1ap-4 0 0x1.0006p+0 0x1.000ap+0 0x1.015cp+0 0x1.00a8p+0 0xF.ed6p-4 0xF.ec2p-4 0xF.fd2p-4 0 0x1.012cp+0 0xF.ebp-4 0 0x1.0094p+0 0x1.010cp+0 0x1.00eep+0 0xF.f06p-4 0xF.eaep-4 0x1.005cp+0 0x1.006p+0 0 0x1.008ep+0 0xF.eb4p-4 0xF.eacp-4 0x1.0008p+0 0 0x1.00f2p+0 0xF.f1p-4 0 0x1.015cp+0 0xF.fb8p-4 0xF.f96p-4 0xF.ec6p-4 0 0x1.0152p+0 0x1.0154p+0 0xF.ff6p-4 0xF.f0ep-4 0xF.f0ap-4 0xF.f28p-4 0x1.014p+0 0 0xF.fap-4 0x1.015p+0 0 0xF.edep-4 0xF.f8ep-4 0xF.fb6p-4 0x1.0158p+0 0 0xF.f0ap-4 0xF.f06p-4 0 0x1.003ep+0 0x1.0152p+0 0x1.0146p+0 0xF.f3ep-4 0 0xF.facp-4 0x1.0054p+0 0 0xF.edcp-4 0x1.00eep+0 0x1.0104p+0 0x1.00b6p+0 0 0xF.eb4p-4 0xF.eb6p-4 0x1.0052p+0 0x1.0154p+0 0x1.005ap+0 0x1.002ap+0 0xF.eaap-4 0 0x1.00fap+0 0x1.0156p+0 0 0xF.f6p-4 0xF.f02p-4 0xF.f24p-4 0x1.0102p+0 0x1.0144p+0 0xF.f8ep-4 0xF.f8ap-4 0 0xF.f7cp-4 0x1.0152p+0 0x1.015ap+0 0xF.fecp-4 0 0xF.f1ep-4 0x1.00e2p+0 0 0xF.ea8p-4 0x1.005ap+0 0x1.007ep+0 0x1.013ap+0 0 0xF.eacp-4 0xF.eacp-4 0 0x1.00f6p+0 0x1.00e8p+0 0x1.00c8p+0 0xF.ebep-4 0 0x1.0076p+0 0xF.ebap-4 0 0x1.012cp+0 0x1.005ep+0 0x1.0036p+0 0xF.eaap-4 0xF.ed2p-4 0x1.0108p+0 0x1.010cp+0 0 0xF.fbep-4 0xF.eb6p-4 0xF.ec4p-4 0x1.00cep+0 0 0x1.003ep+0 0xF.fc2p-4 0 0x1.012p+0 0xF.f06p-4 0xF.efp-4 0xF.f52p-4 0 0x1.0148p+0 0x1.0146p+0 0xF.f7ep-4 0xF.eaep-4 0xF.fbcp-4 0xF.fe8p-4 0x1.0158p+0 0 0xF.ef8p-4 0x1.001cp+0 0 0x1.00fep+0 0xF.edap-4 0xF.ec6p-4 0xF.f6cp-4 0x1.00bep+0 0x1.012p+0 0x1.011ep+0 0 0xF.ea8p-4 0x1.000ep+0 0x1.0032p+0 0x1.0148p+0 0 0xF.ec8p-4 0x1.013ap+0 0 0xF.f94p-4 0xF.ed8p-4 0xF.eeap-4 0x1.00eep+0 0 0xF.fe6p-4 0xF.fep-4 0xF.ed6p-4 0xF.f6p-4 0x1.0138p+0 0x1.0148p+0 0x1.002p+0 0 0xF.ee4p-4 0xF.f3cp-4 0 0xF.faap-4 0x1.015cp+0 0x1.015ap+0 0xF.fcap-4 0 0xF.f6ap-4 0xF.f6ep-4 0 0x1.0134p+0 0xF.f44p-4 0xF.f24p-4 0xF.f2ep-4 0 0x1.015cp+0 0xF.ea6p-4 0 0x1.010ep+0 0x1.00a6p+0 0x1.0086p+0 0xF.ebp-4 0 0x1.00c4p+0 0x1.00c8p+0 0x1.0124p+0 0xF.fdap-4 0xF.ea6p-4 0xF.eaep-4 0x1.009cp+0 0 0x1.0094p+0 0xF.f18p-4 0 0xF.fc6p-4 0x1.015ap+0 0x1.0154p+0 0xF.fbep-4 0xF.eb6p-4 0xF.f92p-4 0xF.f96p-4 0 0x1.012cp+0 0xF.f24p-4 0xF.f0ap-4 0xF.f42p-4 0 0x1.0156p+0 0xF.eaep-4 0 0x1.011cp+0 0x1.0082p+0 0x1.006p+0 0xF.eacp-4 0 0x1.00e8p+0 0x1.00ecp+0 0xF.f32p-4 0xF.fccp-4 0xF.eacp-4 0xF.eb8p-4 0x1.00b8p+0 0 0x1.006ap+0 0x1.014cp+0 0 0xF.f7cp-4 0xF.eecp-4 0xF.f06p-4 0x1.00f8p+0 0x1.00eap+0 0xF.fb8p-4 0xF.fb4p-4 0 0xF.f6cp-4 0x1.0148p+0 0x1.0152p+0 0x1.0004p+0 0 0xF.fp-4 0x1.0102p+0 0 0xF.ea6p-4 0x1.0036p+0 0x1.0058p+0 0x1.014p+0 0 0xF.eb8p-4 0xF.eb6p-4 0xF.f92p-4 0x1.00eep+0 0x1.0106p+0 0x1.00e6p+0 0xF.ecap-4 0 0x1.004ap+0 0x1.00bcp+0 0 0xF.eaap-4 0x1.007ep+0 0x1.00a4p+0 0x1.0134p+0 0x1.003cp+0 0xF.ea8p-4 0xF.ea6p-4 0 0x1.0102p+0 0x1.00c8p+0 0x1.00a8p+0 0xF.eb6p-4 0 0x1.009ep+0 0xF.f62p-4 0 0xF.f9p-4 0x1.015ap+0 0x1.015ep+0 0xF.fdap-4 0 0xF.f44p-4 0xF.f48p-4 0x1.014p+0 0x1.0138p+0 0xF.f68p-4 0xF.f42p-4 0xF.f18p-4 0 0x1.015cp+0 0xF.feep-4 0 0x1.011p+0 0xF.eeep-4 0xF.ed8p-4 0xF.f6p-4 0 0x1.0136p+0 0x1.0134p+0 0 0xF.eacp-4 0xF.fe4p-4 0x1.000cp+0 0x1.015p+0 0 0xF.edep-4 0x1.0126p+0 0 0xF.faap-4 0xF.ec6p-4 0xF.ed4p-4 0x1.00dep+0 0 0x1.0012p+0 0x1.000ep+0 0xF.ea8p-4 0xF.f5p-4 0x1.0124p+0 0x1.013ap+0 0x1.003cp+0 0 0xF.ecep-4)</param>
        <param name="sharedMemLSB">0</param>
        <param name="sharedMemMSB">15</param>
        <param name="sharedMemOutputType">(typeUFixed 1 15)</param>
        <param name="sharedMemPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/inputBlock/(4 addr_in)]</param>
        <param name="sharedMemPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Const1/primWireOut]</param>
        <param name="sharedMemPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Const2/primWireOut]</param>
        <param name="sharedMemSize">4096</param>
        <param name="sharedMemSlice">false</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 16 15 0 0 0) (1 1 0 ^4) (1 16 15 0 0 0) (0 ^6) (0 ^6) (0 ^6))</param>
        <wire name="sharedMemWireData"/>
      </block>
      <block name="LookupTable_60MHz">
        <param name="blockType">sharedMemBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">4196</param>
        <param name="sharedMemDesc">"Shared Memory Lookup Table - initial contents ripple compensation 60MHZ UL"</param>
        <param name="sharedMemInitialData">(0x1.016ea6cb6ce56p+0 0 0 0 0x1.0174611993e9cp+0 0 0 0x1.01335512ee8bdp+0 0xF.ec8033875f01p-4 0 0 0xF.e8f6a2ef7be6p-4 0xF.ecedeee0edc88p-4 0 0 0xF.f4495cd793148p-4 0xF.f68d6a060d838p-4 0 0 0xF.f1ec1b8fc665p-4 0x1.00502595e7c3p+0 0 0 0x1.01269210d3debp+0 0x1.009c6cd98ba9ep+0 0 0 0xF.fa14c4dfafc78p-4 0xF.eaed16bb37d7p-4 0 0 0xF.ee190a0ae5998p-4 0xF.f2269522b798p-4 0 0 0x1.012cced6b5f27p+0 0xF.ef0be90ee65ap-4 0 0 0xF.e8af25f040828p-4 0x1.005e639ed7966p+0 0 0 0x1.0119be9af088ap+0 0x1.017787aba2b59p+0 0 0 0x1.016dcdbcfa0ffp+0 0x1.016d6dcb4f95fp+0 0 0 0x1.0155605990cap+0 0x1.0089913e92b01p+0 0 0 0xF.fb09239046018p-4 0xF.eb6065ac9f7e8p-4 0 0 0xF.f821abc9d6f48p-4 0x1.0179a426cea3fp+0 0 0 0xF.fbd216b6e623p-4 0x1.008468dbd4d26p+0 0 0 0 0x1.00a3c78132c6ap+0 0 0 0xF.f923eb5a1aap-4 0xF.ed0b1cf74917p-4 0 0 0xF.f6522931f829p-4 0x1.007734213afd5p+0 0 0 0x1.00e2d717db4f5p+0 0x1.00ebec99bab28p+0 0 0 0x1.00f0962121c74p+0 0x1.01779b5fe7ddap+0 0 0 0x1.013ead44843d6p+0 0xF.ef1811cf8a4fp-4 0 0 0xF.e8ad887a88b68p-4 0xF.f38ddde0e34d8p-4 0 0 0xF.ea3788f35061p-4 0xF.e8cf026a045bp-4 0 0 0xF.ebc3450753e78p-4 0xF.ebaa34fa95fa8p-4 0 0 0xF.f82d5a9cfc388p-4 0x1.01775a0b4f73ap+0 0 0 0x1.014040826de76p+0 0x1.00517f97e3a34p+0 0 0 0x1.0050ab66af443p+0 0x1.00442ecbaa463p+0 0 0 0xF.fc7c9f9585cd8p-4 0xF.edbc443715168p-4 0 0 0xF.e9085aba6e3e8p-4 0x1.0040dbe3e1cbfp+0 0 0 0x1.012c6dd92d39cp+0 0 0 0 0x1.0111b46f31cc1p+0 0xF.ee73363722ae8p-4 0 0 0 0xF.eb72b79cafd98p-4 0 0 0xF.f87abb935ada8p-4 0x1.017918510c15dp+0 0 0 0x1.0148c476f8ebap+0 0x1.0074caebd369bp+0 0 0 0xF.fe75ab4a1d848p-4 0xF.fd029f5639b98p-4 0 0 0xF.ff498b40ee46p-4 0xF.ee6a1780806ep-4 0 0 0xF.e8c6accf624p-4 0x1.0045e0f119b5bp+0 0 0 0x1.0124cff1805c9p+0 0x1.016d01034aa74p+0 0 0 0x1.0174abc94f6acp+0 0x1.01569960fc4afp+0 0 0 0x1.004e74a62b4bbp+0 0x1.01759ced3e752p+0 0 0 0x1.0136761b3a03fp+0 0xF.ee3c8888f9ep-4 0 0 0xF.e8d629bf23d88p-4 0xF.ee23300e7e7a8p-4 0 0 0xF.ef996fa98dde8p-4 0xF.efcfc5cf17118p-4 0 0 0xF.f4f6fe8a589c8p-4 0x1.006277b2687cbp+0 0 0 0x1.0113a0b0f0f9dp+0 0x1.00a4eb25bf397p+0 0 0 0xF.f9549efcc7f88p-4 0 0 0 0xF.f8a6298da48cp-4 0x1.0032a2d8ab279p+0 0 0 0 0x1.004402f0ff461p+0 0 0 0x1.012c6bf5d91f3p+0 0x1.0081c9f2b0c38p+0 0 0 0xF.fb30e73017c28p-4 0xF.ecd63ad84d62p-4 0 0 0xF.e9ff757ca8a28p-4 0xF.e9e833fa23e08p-4 0 0 0xF.e952512e90848p-4 0xF.ec3cee8db476p-4 0 0 0xF.f6f594ab9f408p-4 0x1.017688002702ep+0 0 0 0x1.0138409c0918cp+0 0xF.f91477f70ba5p-4 0 0 0x1.00eecc273c2ddp+0 0x1.01333521211c3p+0 0 0 0x1.016f5a256d81p+0 0x1.00994bf5b678ep+0 0 0 0xF.f97bc56dc4bd8p-4 0xF.ebd4839d3f118p-4 0 0 0xF.f7489b0f858c8p-4 0x1.00a2337774fbdp+0 0 0 0x1.007a85bc3a8dp+0 0x1.00922979626e1p+0 0 0 0x1.010af814469f3p+0 0x1.0177903550f67p+0 0 0 0x1.01535f635e7ecp+0 0xF.ef476f9d6168p-4 0 0 0xF.e8b73a98d9128p-4 0 0 0 0xF.e9899ffff52cp-4 0xF.f56394d00a73p-4 0 0 0 0xF.fbe9377750b3p-4 0 0 0xF.ed52e34eae9d8p-4 0xF.f98a7937458ep-4 0 0 0x1.0043cee571b8p+0 0x1.012dc35a8dbabp+0 0 0 0x1.016e15d956cbdp+0 0x1.01742a369baaep+0 0 0 0x1.0167ecb3e21bp+0 0x1.0142ec4271639p+0 0 0 0x1.0084953c6c2c9p+0 0xF.e8dfd517451d8p-4 0 0 0xF.ec7bcad1e16fp-4 0xF.fd9ba6b203218p-4 0 0 0xF.f661902ac9dp-4 0xF.f154e6fe118fp-4 0 0 0xF.e9afb8175446p-4 0xF.f6285fc973548p-4 0 0 0x1.006db2eaee4bp+0 0x1.013e3fa7e4602p+0 0 0 0x1.0092cd42aa0b4p+0 0xF.f794e49ecf6ep-4 0 0 0xF.f4747eba7f2f8p-4 0xF.f454779b41be8p-4 0 0 0xF.f0054aeed873p-4 0xF.e8cdc4694b24p-4 0 0 0xF.ebc50dd7a60d8p-4 0x1.010d43ba35c36p+0 0 0 0x1.017861d180d93p+0 0xF.eb9326e398be8p-4 0 0 0x1.01786f6caaa5dp+0 0xF.e8d9f5f0744f8p-4 0 0 0 0xF.e8ed1156b9488p-4 0 0 0xF.ecf0a40c49fd8p-4 0x1.012baf5a2df93p+0 0 0 0x1.0177a3fff70d3p+0 0x1.012d90227646fp+0 0 0 0x1.00dd0f74a0fa5p+0 0x1.00d75d8d0f007p+0 0 0 0x1.00c40c98ae1e8p+0 0xF.fa89192f6a23p-4 0 0 0xF.ee344b2912138p-4 0xF.f5f0e6f4400a8p-4 0 0 0x1.0064abc0b0ea2p+0 0x1.01746d12a5d2fp+0 0 0 0x1.00dac0c2b7591p+0 0x1.008323f5b3fa3p+0 0 0 0xF.fcd70d4337ep-4 0x1.011593e7089f3p+0 0 0 0x1.0177b1f515545p+0 0xF.fb0bd0cb01bap-4 0 0 0xF.ee2560806dad8p-4 0xF.e8d9bdf786028p-4 0 0 0xF.e8c3775dc6ea8p-4 0xF.e8d7674884d08p-4 0 0 0xF.eb2b6f74959ep-4 0xF.f7ee5456e5fap-4 0 0 0x1.0039288a12b94p+0 0x1.014e0fc76fe0bp+0 0 0 0x1.007bafea5202p+0 0 0 0 0x1.00b70fa9a9ffbp+0 0x1.0134f2cec7f03p+0 0 0 0 0x1.01101c029bbf1p+0 0 0 0x1.0179e3d53251dp+0 0xF.f8c6e5d84e3dp-4 0 0 0xF.eede5f3530b18p-4 0xF.e8a6f4f173b8p-4 0 0 0xF.ea2c09656165p-4 0xF.ea92c9ca08c3p-4 0 0 0xF.ea38aa02f211p-4 0xF.f6e7cf556bc98p-4 0 0 0x1.005f00456004fp+0 0x1.0149924a605dep+0 0 0 0x1.0083a063e8507p+0 0xF.f26a647325bp-4 0 0 0xF.fd9e1bc63ddfp-4 0x1.003d5d0f9ab27p+0 0 0 0x1.012b77e3f44c7p+0 0xF.fb577ebfe013p-4 0 0 0xF.ed85980592ac8p-4 0xF.f6eba2509b5fp-4 0 0 0x1.0057c420fa217p+0 0x1.014183510bbcdp+0 0 0 0x1.014a91f18c4bcp+0 0x1.014e3f7372cb2p+0 0 0 0x1.0173f1bcb76c3p+0 0x1.013b89dcbba43p+0 0 0 0x1.00a40e60a0947p+0 0xF.e8f52e439a918p-4 0 0 0xF.ecd789a8761dp-4 0 0 0 0xF.ec57dfc8981ap-4 0x1.015dadcc8b459p+0 0 0 0xF.f925750e57c4p-4 0x1.014a531f4790ap+0 0 0 0x1.0078c3ffdbabfp+0 0xF.e8c35fcc8a74p-4 0 0 0xF.ebec820739b5p-4 0xF.f980b8b2ca49p-4 0 0 0xF.fea1420d3e29p-4 0xF.fec1f11563d5p-4 0 0 0x1.002728adb3367p+0 0x1.012044115d2c6p+0 0 0 0x1.01767f8e0344cp+0 0xF.fbed2b4c7c258p-4 0 0 0xF.edaa050597f08p-4 0xF.f0323fa281d9p-4 0 0 0xF.eae187bbbd36p-4 0xF.edfbb6100ba6p-4 0 0 0xF.f3211513f4678p-4 0xF.e8e321f9c27dp-4 0 0 0xF.eca33ba3b486p-4 0x1.0115b220d90f5p+0 0 0 0x1.017703f77f8a5p+0 0x1.010b3bc4f61eap+0 0 0 0x1.0134cfb9c4a63p+0 0x1.01200c2733b15p+0 0 0 0x1.00a6261cb67eap+0 0xF.f94f8c3c68b1p-4 0 0 0xF.f0291a2bffe3p-4 0xF.f5ae44baaaa6p-4 0 0 0x1.006d529558eep+0 0 0 0 0xF.ff9339ff5078p-4 0x1.009e5d2c755e7p+0 0 0 0 0x1.0104e150294c2p+0 0 0 0x1.00052c8b37c36p+0 0xF.ea31d805c988p-4 0 0 0xF.efe552fd2f72p-4 0xF.ffab2c996867p-4 0 0 0x1.00947a033233fp+0 0x1.00b5183c87265p+0 0 0 0x1.0072e97a402cbp+0 0x1.01587be962551p+0 0 0 0x1.016ac83ba15aep+0 0xF.f4989a1df2ddp-4 0 0 0xF.ea53cf2684d88p-4 0xF.eb97527b73ep-4 0 0 0xF.e9558ed0c9bdp-4 0xF.e8be03081b0cp-4 0 0 0xF.fb5839b91da88p-4 0xF.e9308c9e85fe8p-4 0 0 0xF.f1f046059ff5p-4 0x1.015d68e5047a9p+0 0 0 0x1.016ea711f8947p+0 0x1.00cd32746beefp+0 0 0 0x1.0095cd69180dep+0 0x1.00941d5d344a8p+0 0 0 0x1.00475da232ee1p+0 0xF.f3713dba3719p-4 0 0 0xF.eabde7f48ed1p-4 0xF.fca8f92b4dae8p-4 0 0 0x1.00d3f82606188p+0 0x1.008f423996e3bp+0 0 0 0x1.00fb7b907db94p+0 0xF.f3d2c08ef74e8p-4 0 0 0 0xF.f4f2499f72bdp-4 0 0 0xF.e9f97fa88f05p-4 0xF.ff9f9a6b9e118p-4 0 0 0x1.00ba6d98dd115p+0 0x1.0168463258eap+0 0 0 0x1.0178220176e05p+0 0x1.0178091f1442ap+0 0 0 0x1.0177e35a59e7bp+0 0x1.00f4a373f2b46p+0 0 0 0x1.001a4a0c0858ep+0 0xF.e921f5e9732p-4 0 0 0xF.f1736f3e58d48p-4 0x1.009a7dbe3ac99p+0 0 0 0xF.f94036e2e5b68p-4 0xF.f3969a3d32d98p-4 0 0 0xF.eb295700b455p-4 0xF.fd575adc48fd8p-4 0 0 0x1.00d39df16b571p+0 0x1.00f98d9c880f5p+0 0 0 0x1.001b27740d378p+0 0xF.f068adb9c6cp-4 0 0 0xF.f0db07d2cb62p-4 0xF.f021cf01cfa7p-4 0 0 0xF.eb39ecbaef1b8p-4 0xF.e9913eaad8798p-4 0 0 0xF.ef962c01df2f8p-4 0x1.01531297f37e4p+0 0 0 0x1.01696fcb9d0f3p+0 0 0 0 0x1.0174341e98f57p+0 0x1.0014a072bb394p+0 0 0 0 0xF.fcd1ba2b2115p-4 0 0 0x1.00d9693ffecaep+0 0x1.00da92c5142dfp+0 0 0 0x1.002cccda25fe4p+0 0xF.f23da016a59c8p-4 0 0 0xF.ec6ad795dd3cp-4 0xF.ebca190206bdp-4 0 0 0xF.ec98f2c636338p-4 0xF.e94cb23330e9p-4 0 0 0xF.f14821ee0c498p-4 0x1.0153ab5b0edbap+0 0 0 0x1.016adc21eadfdp+0 0x1.00809ce30cc44p+0 0 0 0x1.01122067d2265p+0 0x1.014b77a2bed69p+0 0 0 0x1.0161fe81b5bdep+0 0x1.00fe7d1a1a728p+0 0 0 0x1.000991abcccd7p+0 0xF.e957aeafb0878p-4 0 0 0xF.f0d68a828e628p-4 0x1.001be4e10497ep+0 0 0 0x1.0037212c75802p+0 0x1.003d33731c6b1p+0 0 0 0x1.00a50aefa1aadp+0 0x1.01613533e0143p+0 0 0 0x1.017317f701776p+0 0xF.f51360bfc4a98p-4 0 0 0xF.ea07452118618p-4 0 0 0 0xF.ea0a11371abcp-4 0x1.01462b146fdc4p+0 0 0 0xF.e9d20846ce29p-4 0x1.0153c1bc3d2fep+0 0 0 0x1.01672e0952bdep+0 0xF.f3220294aaab8p-4 0 0 0xF.eabf919035e1p-4 0xF.ea11e31d47078p-4 0 0 0xF.ec8511fd81e48p-4 0xF.ec9bd7744cc28p-4 0 0 0xF.ee9d86ea08b08p-4 0xF.fe5d5d7905558p-4 0 0 0x1.00c1231387fdap+0 0x1.0105928dfff36p+0 0 0 0x1.000d91d84d733p+0 0xF.e955b55c6b4fp-4 0 0 0xF.facec8abdb72p-4 0x1.000d1492a62f5p+0 0 0 0x1.008b03139ec62p+0 0xF.f45a2de9a34p-4 0 0 0xF.ea197bc59bb98p-4 0xF.fd776b375718p-4 0 0 0x1.00c7ed71b80b4p+0 0x1.0173dd04ba6a1p+0 0 0 0x1.0165809730454p+0 0x1.016d788e5377dp+0 0 0 0x1.0173287e32635p+0 0x1.00e48827339c8p+0 0 0 0x1.0045beede33a4p+0 0xF.e90a7c41fe528p-4 0 0 0xF.f1ede6f7411p-4 0 0 0 0xF.ed6320d21c328p-4 0xF.e928b1ac617p-4 0 0 0 0xF.eb0a7c211242p-4 0 0 0xF.e9bdd68b2d28p-4 0x1.00e4d3d143ef4p+0 0 0 0x1.01536cecea662p+0 0x1.0166a11381e23p+0 0 0 0x1.011e5e0004d86p+0 0x1.010be8cd72ef3p+0 0 0 0x1.012c73f07dc6p+0 0x1.002189fc0c81cp+0 0 0 0xF.f34033f7d7p-4 0xF.f00e4476ad9f8p-4 0 0 0xF.fecebec31b9a8p-4 0x1.011d8f66a5cb2p+0 0 0 0x1.00b246a996867p+0 0x1.0056547f9cd74p+0 0 0 0xF.ef01c24860958p-4 0x1.00b6936297c7p+0 0 0 0x1.0164ee6647197p+0 0x1.001abfb352271p+0 0 0 0xF.f3f76c8dcb9bp-4 0xF.e97e90f689e68p-4 0 0 0xF.e8d6192afe378p-4 0xF.e8d23234fdb68p-4 0 0 0xF.e8ed52dde3e8p-4 0xF.f158c9dd65b78p-4 0 0 0xF.fd4d62810819p-4 0x1.0172679c9bbb3p+0 0 0 0x1.00e4aee890b9p+0 0 0 0 0x1.00d175876ce68p+0 0xF.efad1ddadf7d8p-4 0 0 0 0xF.efea1879abea8p-4 0 0 0xF.ffa033b954e28p-4 0x1.016a72abf188cp+0 0 0 0x1.00fd5485b37f2p+0 0xF.ff8fa890ec6e8p-4 0 0 0xF.f91067330846p-4 0xF.f8be652f35ff8p-4 0 0 0xF.f6e950ac9bd68p-4 0xF.ea7c88569157p-4 0 0 0xF.e95ad9b4506b8p-4 0x1.00b31591a83bfp+0 0 0 0x1.0160cf0629a36p+0 0x1.00f76b081b128p+0 0 0 0x1.0177db6c899eep+0 0x1.0168c80279098p+0 0 0 0x1.0116c2dc40921p+0 0x1.017056e9f6bdp+0 0 0 0x1.00e590674131ap+0 0xF.eabaf33526c8p-4 0 0 0xF.e9657d20bd8c8p-4 0xF.f4a8e334be8bp-4 0 0 0xF.f30867c52b868p-4 0xF.f4296351daa5p-4 0 0 0xF.fc59282ef85dp-4 0x1.00d19a4b95f74p+0 0 0 0x1.014da2a0018f7p+0 0x1.0035f0a05c8cep+0 0 0 0xF.f2a955ba4e0b8p-4 0 0 0 0xF.f6ede738daa28p-4 0x1.016796ea61065p+0 0 0 0 0x1.0173a4c8228a8p+0 0 0 0x1.00e25755e5505p+0 0xF.e9f1c6b28983p-4 0 0 0xF.e928f866ddc88p-4 0xF.f258905ba35f8p-4 0 0 0xF.f97b87f5a7c58p-4 0xF.fa548cb6105ep-4 0 0 0xF.fa121c9e04afp-4 0x1.00c2bf4d0461bp+0 0 0 0x1.015e76d1a43e7p+0 0x1.00300e15db15fp+0 0 0 0xF.f314b38553cc8p-4 0xF.e8bfef36bb418p-4 0 0 0xF.ec2757d8e0ff8p-4 0xF.f0178c9849c4p-4 0 0 0xF.fe5c218e98b6p-4 0xF.eac0d99c63858p-4 0 0 0xF.e9b29200f886p-4 0x1.00c111dc566cdp+0 0 0 0x1.015c5919de9bep+0 0x1.015ab897ec8f5p+0 0 0 0x1.015601536bbb9p+0 0x1.015184e6fab88p+0 0 0 0x1.010d2f6a9227ap+0 0x1.00112b5694bddp+0 0 0 0xF.f5243f6e1a03p-4 0xF.efc751f1ba538p-4 0 0 0xF.ff81c3bf2d0ep-4 0 0 0 0xF.fdcd99991dacp-4 0x1.006658ede20bap+0 0 0 0x1.014405fe55001p+0 0x1.002fcc279377fp+0 0 0 0xF.f28b27cb6f8b8p-4 0xF.f14abef4cd8f8p-4 0 0 0xF.fdbef82e714b8p-4 0x1.00e7bcb520883p+0 0 0 0x1.011f3699db05bp+0 0x1.01204dc508208p+0 0 0 0x1.01466d52e7bedp+0 0x1.016c4d81d5a7ep+0 0 0 0x1.00f898272afeap+0 0xF.eb095427fe71p-4 0 0 0xF.e9af7d0ee0a88p-4 0x1.0082796b98a1ep+0 0 0 0xF.eb5672effc418p-4 0xF.e95fd0bed1c5p-4 0 0 0xF.e8a56d3b111bp-4 0xF.f07f6f759a0b8p-4 0 0 0xF.ff0f25f02e418p-4 0x1.0170dea5a97ddp+0 0 0 0x1.00ee3dd6b80d7p+0 0xF.fc17cf1d06bd8p-4 0 0 0x1.0010396446f71p+0 0xF.fe9c0bc2fa6ap-4 0 0 0xF.f514f28973a38p-4 0xF.ea0735c4d3278p-4 0 0 0xF.e8e2a298a2bd8p-4 0x1.00af1cdc79fdp+0 0 0 0x1.0163a41721fbbp+0 0 0 0 0x1.01240b6ca7e03p+0 0x1.01240b6ca7e03p+0 0 0 0 0x1.0163a41721fbbp+0 0 0 0x1.00af1cdc79fdp+0 0xF.e8e2a298a2bd8p-4 0 0 0xF.ea0735c4d3278p-4 0xF.f514f28973a38p-4 0 0 0xF.fe9c0bc2fa6ap-4 0x1.0010396446f71p+0 0 0 0xF.fc17cf1d06bd8p-4 0x1.00ee3dd6b80d7p+0 0 0 0x1.0170dea5a97ddp+0 0xF.ff0f25f02e418p-4 0 0 0xF.f07f6f759a0b8p-4 0xF.e8a56d3b111bp-4 0 0 0xF.e95fd0bed1c5p-4 0xF.eb5672effc418p-4 0 0 0x1.0082796b98a1ep+0 0xF.e9af7d0ee0a88p-4 0 0 0xF.eb095427fe71p-4 0x1.00f898272afeap+0 0 0 0x1.016c4d81d5a7ep+0 0x1.01466d52e7bedp+0 0 0 0x1.01204dc508208p+0 0x1.011f3699db05bp+0 0 0 0x1.00e7bcb520883p+0 0xF.fdbef82e714b8p-4 0 0 0xF.f14abef4cd8f8p-4 0xF.f28b27cb6f8b8p-4 0 0 0x1.002fcc279377fp+0 0x1.014405fe55001p+0 0 0 0x1.006658ede20bap+0 0xF.fdcd99991dacp-4 0 0 0 0xF.ff81c3bf2d0ep-4 0 0 0xF.efc751f1ba538p-4 0xF.f5243f6e1a03p-4 0 0 0x1.00112b5694bddp+0 0x1.010d2f6a9227ap+0 0 0 0x1.015184e6fab88p+0 0x1.015601536bbb9p+0 0 0 0x1.015ab897ec8f5p+0 0x1.015c5919de9bep+0 0 0 0x1.00c111dc566cdp+0 0xF.e9b29200f886p-4 0 0 0xF.eac0d99c63858p-4 0xF.fe5c218e98b6p-4 0 0 0xF.f0178c9849c4p-4 0xF.ec2757d8e0ff8p-4 0 0 0xF.e8bfef36bb418p-4 0xF.f314b38553cc8p-4 0 0 0x1.00300e15db15fp+0 0x1.015e76d1a43e7p+0 0 0 0x1.00c2bf4d0461bp+0 0xF.fa121c9e04afp-4 0 0 0xF.fa548cb6105ep-4 0xF.f97b87f5a7c58p-4 0 0 0xF.f258905ba35f8p-4 0xF.e928f866ddc88p-4 0 0 0xF.e9f1c6b28983p-4 0x1.00e25755e5505p+0 0 0 0x1.0173a4c8228a8p+0 0 0 0 0x1.016796ea61065p+0 0xF.f6ede738daa28p-4 0 0 0 0xF.f2a955ba4e0b8p-4 0 0 0x1.0035f0a05c8cep+0 0x1.014da2a0018f7p+0 0 0 0x1.00d19a4b95f74p+0 0xF.fc59282ef85dp-4 0 0 0xF.f4296351daa5p-4 0xF.f30867c52b868p-4 0 0 0xF.f4a8e334be8bp-4 0xF.e9657d20bd8c8p-4 0 0 0xF.eabaf33526c8p-4 0x1.00e590674131ap+0 0 0 0x1.017056e9f6bdp+0 0x1.0116c2dc40921p+0 0 0 0x1.0168c80279098p+0 0x1.0177db6c899eep+0 0 0 0x1.00f76b081b128p+0 0x1.0160cf0629a36p+0 0 0 0x1.00b31591a83bfp+0 0xF.e95ad9b4506b8p-4 0 0 0xF.ea7c88569157p-4 0xF.f6e950ac9bd68p-4 0 0 0xF.f8be652f35ff8p-4 0xF.f91067330846p-4 0 0 0xF.ff8fa890ec6e8p-4 0x1.00fd5485b37f2p+0 0 0 0x1.016a72abf188cp+0 0xF.ffa033b954e28p-4 0 0 0xF.efea1879abea8p-4 0 0 0 0xF.efad1ddadf7d8p-4 0x1.00d175876ce68p+0 0 0 0 0x1.00e4aee890b9p+0 0 0 0x1.0172679c9bbb3p+0 0xF.fd4d62810819p-4 0 0 0xF.f158c9dd65b78p-4 0xF.e8ed52dde3e8p-4 0 0 0xF.e8d23234fdb68p-4 0xF.e8d6192afe378p-4 0 0 0xF.e97e90f689e68p-4 0xF.f3f76c8dcb9bp-4 0 0 0x1.001abfb352271p+0 0x1.0164ee6647197p+0 0 0 0x1.00b6936297c7p+0 0xF.ef01c24860958p-4 0 0 0x1.0056547f9cd74p+0 0x1.00b246a996867p+0 0 0 0x1.011d8f66a5cb2p+0 0xF.fecebec31b9a8p-4 0 0 0xF.f00e4476ad9f8p-4 0xF.f34033f7d7p-4 0 0 0x1.002189fc0c81cp+0 0x1.012c73f07dc6p+0 0 0 0x1.010be8cd72ef3p+0 0x1.011e5e0004d86p+0 0 0 0x1.0166a11381e23p+0 0x1.01536cecea662p+0 0 0 0x1.00e4d3d143ef4p+0 0xF.e9bdd68b2d28p-4 0 0 0xF.eb0a7c211242p-4 0 0 0 0xF.e928b1ac617p-4 0xF.ed6320d21c328p-4 0 0 0 0xF.f1ede6f7411p-4 0 0 0xF.e90a7c41fe528p-4 0x1.0045beede33a4p+0 0 0 0x1.00e48827339c8p+0 0x1.0173287e32635p+0 0 0 0x1.016d788e5377dp+0 0x1.0165809730454p+0 0 0 0x1.0173dd04ba6a1p+0 0x1.00c7ed71b80b4p+0 0 0 0xF.fd776b375718p-4 0xF.ea197bc59bb98p-4 0 0 0xF.f45a2de9a34p-4 0x1.008b03139ec62p+0 0 0 0x1.000d1492a62f5p+0 0xF.facec8abdb72p-4 0 0 0xF.e955b55c6b4fp-4 0x1.000d91d84d733p+0 0 0 0x1.0105928dfff36p+0 0x1.00c1231387fdap+0 0 0 0xF.fe5d5d7905558p-4 0xF.ee9d86ea08b08p-4 0 0 0xF.ec9bd7744cc28p-4 0xF.ec8511fd81e48p-4 0 0 0xF.ea11e31d47078p-4 0xF.eabf919035e1p-4 0 0 0xF.f3220294aaab8p-4 0x1.01672e0952bdep+0 0 0 0x1.0153c1bc3d2fep+0 0xF.e9d20846ce29p-4 0 0 0x1.01462b146fdc4p+0 0xF.ea0a11371abcp-4 0 0 0 0xF.ea07452118618p-4 0 0 0xF.f51360bfc4a98p-4 0x1.017317f701776p+0 0 0 0x1.01613533e0143p+0 0x1.00a50aefa1aadp+0 0 0 0x1.003d33731c6b1p+0 0x1.0037212c75802p+0 0 0 0x1.001be4e10497ep+0 0xF.f0d68a828e628p-4 0 0 0xF.e957aeafb0878p-4 0x1.000991abcccd7p+0 0 0 0x1.00fe7d1a1a728p+0 0x1.0161fe81b5bdep+0 0 0 0x1.014b77a2bed69p+0 0x1.01122067d2265p+0 0 0 0x1.00809ce30cc44p+0 0x1.016adc21eadfdp+0 0 0 0x1.0153ab5b0edbap+0 0xF.f14821ee0c498p-4 0 0 0xF.e94cb23330e9p-4 0xF.ec98f2c636338p-4 0 0 0xF.ebca190206bdp-4 0xF.ec6ad795dd3cp-4 0 0 0xF.f23da016a59c8p-4 0x1.002cccda25fe4p+0 0 0 0x1.00da92c5142dfp+0 0x1.00d9693ffecaep+0 0 0 0xF.fcd1ba2b2115p-4 0 0 0 0x1.0014a072bb394p+0 0x1.0174341e98f57p+0 0 0 0 0x1.01696fcb9d0f3p+0 0 0 0x1.01531297f37e4p+0 0xF.ef962c01df2f8p-4 0 0 0xF.e9913eaad8798p-4 0xF.eb39ecbaef1b8p-4 0 0 0xF.f021cf01cfa7p-4 0xF.f0db07d2cb62p-4 0 0 0xF.f068adb9c6cp-4 0x1.001b27740d378p+0 0 0 0x1.00f98d9c880f5p+0 0x1.00d39df16b571p+0 0 0 0xF.fd575adc48fd8p-4 0xF.eb295700b455p-4 0 0 0xF.f3969a3d32d98p-4 0xF.f94036e2e5b68p-4 0 0 0x1.009a7dbe3ac99p+0 0xF.f1736f3e58d48p-4 0 0 0xF.e921f5e9732p-4 0x1.001a4a0c0858ep+0 0 0 0x1.00f4a373f2b46p+0 0x1.0177e35a59e7bp+0 0 0 0x1.0178091f1442ap+0 0x1.0178220176e05p+0 0 0 0x1.0168463258eap+0 0x1.00ba6d98dd115p+0 0 0 0xF.ff9f9a6b9e118p-4 0xF.e9f97fa88f05p-4 0 0 0xF.f4f2499f72bdp-4 0 0 0 0xF.f3d2c08ef74e8p-4 0x1.00fb7b907db94p+0 0 0 0x1.008f423996e3bp+0 0x1.00d3f82606188p+0 0 0 0xF.fca8f92b4dae8p-4 0xF.eabde7f48ed1p-4 0 0 0xF.f3713dba3719p-4 0x1.00475da232ee1p+0 0 0 0x1.00941d5d344a8p+0 0x1.0095cd69180dep+0 0 0 0x1.00cd32746beefp+0 0x1.016ea711f8947p+0 0 0 0x1.015d68e5047a9p+0 0xF.f1f046059ff5p-4 0 0 0xF.e9308c9e85fe8p-4 0xF.fb5839b91da88p-4 0 0 0xF.e8be03081b0cp-4 0xF.e9558ed0c9bdp-4 0 0 0xF.eb97527b73ep-4 0xF.ea53cf2684d88p-4 0 0 0xF.f4989a1df2ddp-4 0x1.016ac83ba15aep+0 0 0 0x1.01587be962551p+0 0x1.0072e97a402cbp+0 0 0 0x1.00b5183c87265p+0 0x1.00947a033233fp+0 0 0 0xF.ffab2c996867p-4 0xF.efe552fd2f72p-4 0 0 0xF.ea31d805c988p-4 0x1.00052c8b37c36p+0 0 0 0x1.0104e150294c2p+0 0 0 0 0x1.009e5d2c755e7p+0 0xF.ff9339ff5078p-4 0 0 0 0x1.006d529558eep+0 0 0 0xF.f5ae44baaaa6p-4 0xF.f0291a2bffe3p-4 0 0 0xF.f94f8c3c68b1p-4 0x1.00a6261cb67eap+0 0 0 0x1.01200c2733b15p+0 0x1.0134cfb9c4a63p+0 0 0 0x1.010b3bc4f61eap+0 0x1.017703f77f8a5p+0 0 0 0x1.0115b220d90f5p+0 0xF.eca33ba3b486p-4 0 0 0xF.e8e321f9c27dp-4 0xF.f3211513f4678p-4 0 0 0xF.edfbb6100ba6p-4 0xF.eae187bbbd36p-4 0 0 0xF.f0323fa281d9p-4 0xF.edaa050597f08p-4 0 0 0xF.fbed2b4c7c258p-4 0x1.01767f8e0344cp+0 0 0 0x1.012044115d2c6p+0 0x1.002728adb3367p+0 0 0 0xF.fec1f11563d5p-4 0xF.fea1420d3e29p-4 0 0 0xF.f980b8b2ca49p-4 0xF.ebec820739b5p-4 0 0 0xF.e8c35fcc8a74p-4 0x1.0078c3ffdbabfp+0 0 0 0x1.014a531f4790ap+0 0xF.f925750e57c4p-4 0 0 0x1.015dadcc8b459p+0 0xF.ec57dfc8981ap-4 0 0 0 0xF.ecd789a8761dp-4 0 0 0xF.e8f52e439a918p-4 0x1.00a40e60a0947p+0 0 0 0x1.013b89dcbba43p+0 0x1.0173f1bcb76c3p+0 0 0 0x1.014e3f7372cb2p+0 0x1.014a91f18c4bcp+0 0 0 0x1.014183510bbcdp+0 0x1.0057c420fa217p+0 0 0 0xF.f6eba2509b5fp-4 0xF.ed85980592ac8p-4 0 0 0xF.fb577ebfe013p-4 0x1.012b77e3f44c7p+0 0 0 0x1.003d5d0f9ab27p+0 0xF.fd9e1bc63ddfp-4 0 0 0xF.f26a647325bp-4 0x1.0083a063e8507p+0 0 0 0x1.0149924a605dep+0 0x1.005f00456004fp+0 0 0 0xF.f6e7cf556bc98p-4 0xF.ea38aa02f211p-4 0 0 0xF.ea92c9ca08c3p-4 0xF.ea2c09656165p-4 0 0 0xF.e8a6f4f173b8p-4 0xF.eede5f3530b18p-4 0 0 0xF.f8c6e5d84e3dp-4 0x1.0179e3d53251dp+0 0 0 0x1.01101c029bbf1p+0 0 0 0 0x1.0134f2cec7f03p+0 0x1.00b70fa9a9ffbp+0 0 0 0 0x1.007bafea5202p+0 0 0 0x1.014e0fc76fe0bp+0 0x1.0039288a12b94p+0 0 0 0xF.f7ee5456e5fap-4 0xF.eb2b6f74959ep-4 0 0 0xF.e8d7674884d08p-4 0xF.e8c3775dc6ea8p-4 0 0 0xF.e8d9bdf786028p-4 0xF.ee2560806dad8p-4 0 0 0xF.fb0bd0cb01bap-4 0x1.0177b1f515545p+0 0 0 0x1.011593e7089f3p+0 0xF.fcd70d4337ep-4 0 0 0x1.008323f5b3fa3p+0 0x1.00dac0c2b7591p+0 0 0 0x1.01746d12a5d2fp+0 0x1.0064abc0b0ea2p+0 0 0 0xF.f5f0e6f4400a8p-4 0xF.ee344b2912138p-4 0 0 0xF.fa89192f6a23p-4 0x1.00c40c98ae1e8p+0 0 0 0x1.00d75d8d0f007p+0 0x1.00dd0f74a0fa5p+0 0 0 0x1.012d90227646fp+0 0x1.0177a3fff70d3p+0 0 0 0x1.012baf5a2df93p+0 0xF.ecf0a40c49fd8p-4 0 0 0xF.e8ed1156b9488p-4 0 0 0 0xF.e8d9f5f0744f8p-4 0x1.01786f6caaa5dp+0 0 0 0xF.eb9326e398be8p-4 0x1.017861d180d93p+0 0 0 0x1.010d43ba35c36p+0 0xF.ebc50dd7a60d8p-4 0 0 0xF.e8cdc4694b24p-4 0xF.f0054aeed873p-4 0 0 0xF.f454779b41be8p-4 0xF.f4747eba7f2f8p-4 0 0 0xF.f794e49ecf6ep-4 0x1.0092cd42aa0b4p+0 0 0 0x1.013e3fa7e4602p+0 0x1.006db2eaee4bp+0 0 0 0xF.f6285fc973548p-4 0xF.e9afb8175446p-4 0 0 0xF.f154e6fe118fp-4 0xF.f661902ac9dp-4 0 0 0xF.fd9ba6b203218p-4 0xF.ec7bcad1e16fp-4 0 0 0xF.e8dfd517451d8p-4 0x1.0084953c6c2c9p+0 0 0 0x1.0142ec4271639p+0 0x1.0167ecb3e21bp+0 0 0 0x1.01742a369baaep+0 0x1.016e15d956cbdp+0 0 0 0x1.012dc35a8dbabp+0 0x1.0043cee571b8p+0 0 0 0xF.f98a7937458ep-4 0xF.ed52e34eae9d8p-4 0 0 0xF.fbe9377750b3p-4 0 0 0 0xF.f56394d00a73p-4 0xF.e9899ffff52cp-4 0 0 0 0xF.e8b73a98d9128p-4 0 0 0xF.ef476f9d6168p-4 0x1.01535f635e7ecp+0 0 0 0x1.0177903550f67p+0 0x1.010af814469f3p+0 0 0 0x1.00922979626e1p+0 0x1.007a85bc3a8dp+0 0 0 0x1.00a2337774fbdp+0 0xF.f7489b0f858c8p-4 0 0 0xF.ebd4839d3f118p-4 0xF.f97bc56dc4bd8p-4 0 0 0x1.00994bf5b678ep+0 0x1.016f5a256d81p+0 0 0 0x1.01333521211c3p+0 0x1.00eecc273c2ddp+0 0 0 0xF.f91477f70ba5p-4 0x1.0138409c0918cp+0 0 0 0x1.017688002702ep+0 0xF.f6f594ab9f408p-4 0 0 0xF.ec3cee8db476p-4 0xF.e952512e90848p-4 0 0 0xF.e9e833fa23e08p-4 0xF.e9ff757ca8a28p-4 0 0 0xF.ecd63ad84d62p-4 0xF.fb30e73017c28p-4 0 0 0x1.0081c9f2b0c38p+0 0x1.012c6bf5d91f3p+0 0 0 0x1.004402f0ff461p+0 0 0 0 0x1.0032a2d8ab279p+0 0xF.f8a6298da48cp-4 0 0 0 0xF.f9549efcc7f88p-4 0 0 0x1.00a4eb25bf397p+0 0x1.0113a0b0f0f9dp+0 0 0 0x1.006277b2687cbp+0 0xF.f4f6fe8a589c8p-4 0 0 0xF.efcfc5cf17118p-4 0xF.ef996fa98dde8p-4 0 0 0xF.ee23300e7e7a8p-4 0xF.e8d629bf23d88p-4 0 0 0xF.ee3c8888f9ep-4 0x1.0136761b3a03fp+0 0 0 0x1.01759ced3e752p+0 0x1.004e74a62b4bbp+0 0 0 0x1.01569960fc4afp+0 0x1.0174abc94f6acp+0 0 0 0x1.016d01034aa74p+0 0x1.0124cff1805c9p+0 0 0 0x1.0045e0f119b5bp+0 0xF.e8c6accf624p-4 0 0 0xF.ee6a1780806ep-4 0xF.ff498b40ee46p-4 0 0 0xF.fd029f5639b98p-4 0xF.fe75ab4a1d848p-4 0 0 0x1.0074caebd369bp+0 0x1.0148c476f8ebap+0 0 0 0x1.017918510c15dp+0 0xF.f87abb935ada8p-4 0 0 0xF.eb72b79cafd98p-4 0 0 0 0xF.ee73363722ae8p-4 0x1.0111b46f31cc1p+0 0 0 0 0x1.012c6dd92d39cp+0 0 0 0x1.0040dbe3e1cbfp+0 0xF.e9085aba6e3e8p-4 0 0 0xF.edbc443715168p-4 0xF.fc7c9f9585cd8p-4 0 0 0x1.00442ecbaa463p+0 0x1.0050ab66af443p+0 0 0 0x1.00517f97e3a34p+0 0x1.014040826de76p+0 0 0 0x1.01775a0b4f73ap+0 0xF.f82d5a9cfc388p-4 0 0 0xF.ebaa34fa95fa8p-4 0xF.ebc3450753e78p-4 0 0 0xF.e8cf026a045bp-4 0xF.ea3788f35061p-4 0 0 0xF.f38ddde0e34d8p-4 0xF.e8ad887a88b68p-4 0 0 0xF.ef1811cf8a4fp-4 0x1.013ead44843d6p+0 0 0 0x1.01779b5fe7ddap+0 0x1.00f0962121c74p+0 0 0 0x1.00ebec99bab28p+0 0x1.00e2d717db4f5p+0 0 0 0x1.007734213afd5p+0 0xF.f6522931f829p-4 0 0 0xF.ed0b1cf74917p-4 0xF.f923eb5a1aap-4 0 0 0x1.00a3c78132c6ap+0 0 0 0 0x1.008468dbd4d26p+0 0xF.fbd216b6e623p-4 0 0 0x1.0179a426cea3fp+0 0xF.f821abc9d6f48p-4 0 0 0xF.eb6065ac9f7e8p-4 0xF.fb09239046018p-4 0 0 0x1.0089913e92b01p+0 0x1.0155605990cap+0 0 0 0x1.016d6dcb4f95fp+0 0x1.016dcdbcfa0ffp+0 0 0 0x1.017787aba2b59p+0 0x1.0119be9af088ap+0 0 0 0x1.005e639ed7966p+0 0xF.e8af25f040828p-4 0 0 0xF.ef0be90ee65ap-4 0x1.012cced6b5f27p+0 0 0 0xF.f2269522b798p-4 0xF.ee190a0ae5998p-4 0 0 0xF.eaed16bb37d7p-4 0xF.fa14c4dfafc78p-4 0 0 0x1.009c6cd98ba9ep+0 0x1.01269210d3debp+0 0 0 0x1.00502595e7c3p+0 0xF.f1ec1b8fc665p-4 0 0 0xF.f68d6a060d838p-4 0xF.f4495cd793148p-4 0 0 0xF.ecedeee0edc88p-4 0xF.e8f6a2ef7be6p-4 0 0 0xF.ec8033875f01p-4 0x1.01335512ee8bdp+0 0 0 0x1.0174611993e9cp+0 0 0 0 0x1.016ea6cb6ce56p+0 0x1.01785c0cfc9eap+0 0 0 0 0x1.015d934a01361p+0 0 0 0x1.015d934a01361p+0 0xF.eff4f448bd02p-4 0 0 0xF.ea589d58d0b6p-4 0xF.ea589d58d0b6p-4 0 0 0xF.eff4f448bd02p-4 0xF.f1f39b82fcde8p-4 0 0 0xF.ede8db75ab05p-4 0xF.ff865d13755d8p-4 0 0 0x1.00e7d3b8a4919p+0 0x1.00e7d3b8a4919p+0 0 0 0xF.ff865d13755d8p-4 0xF.ede8db75ab05p-4 0 0 0xF.f1f39b82fcde8p-4 0xF.f6bd992affea8p-4 0 0 0x1.0161f886f24fdp+0 0xF.f33b027cf67dp-4 0 0 0xF.e9692620d9028p-4 0x1.00079387cf567p+0 0 0 0x1.00d7969bfa74dp+0 0x1.0170d156f1b9ep+0 0 0 0x1.0177c3fd3599fp+0 0x1.0177c3fd3599fp+0 0 0 0x1.0170d156f1b9ep+0 0x1.00d7969bfa74dp+0 0 0 0x1.00079387cf567p+0 0xF.e9692620d9028p-4 0 0 0xF.f33b027cf67dp-4 0x1.0161f886f24fdp+0 0 0 0xF.f6bd992affea8p-4 0x1.00d05c431a428p+0 0 0 0 0x1.00eea61fc2f15p+0 0 0 0xF.fe8c67cec7aa8p-4 0xF.ea73a53aecdap-4 0 0 0xF.f1a013e504af8p-4 0x1.002048294750cp+0 0 0 0x1.0097868cae175p+0 0x1.00a289666d2f5p+0 0 0 0x1.00a59d7b5454ep+0 0x1.0165e647676dcp+0 0 0 0x1.0164d4b0083f9p+0 0xF.f3480b363a228p-4 0 0 0xF.e98dac955e3c8p-4 0xF.ef25f5242d4bp-4 0 0 0xF.e8e9fe16236cp-4 0xF.e8e9fe16236cp-4 0 0 0xF.ef25f5242d4bp-4 0xF.e98dac955e3c8p-4 0 0 0xF.f3480b363a228p-4 0x1.0164d4b0083f9p+0 0 0 0x1.0165e647676dcp+0 0x1.00a59d7b5454ep+0 0 0 0x1.00a289666d2f5p+0 0x1.0097868cae175p+0 0 0 0x1.002048294750cp+0 0xF.f1a013e504af8p-4 0 0 0xF.ea73a53aecdap-4 0xF.fe8c67cec7aa8p-4 0 0 0x1.00eea61fc2f15p+0 0 0 0 0x1.00d05c431a428p+0 0xF.eb77c5d1c01cp-4 0 0 0 0xF.e976016b42f78p-4 0 0 0xF.f387a6e6c28cp-4 0x1.017046d9f2f75p+0 0 0 0x1.016a4d7f280bcp+0 0x1.00c55287eac52p+0 0 0 0x1.003e58114d3f2p+0 0x1.002642413fb52p+0 0 0 0x1.004d74e402628p+0 0xF.f2789407e5548p-4 0 0 0xF.e9b16621765d8p-4 0xF.fee3783e8c288p-4 0 0 0x1.00e55d230ccp+0 0x1.01792adf441f2p+0 0 0 0x1.015d1b69f7ddep+0 0x1.012a7367ab1ep+0 0 0 0xF.fef621dffd958p-4 0x1.0160c0b0f8b4cp+0 0 0 0x1.0160371e196b7p+0 0xF.f237bf180ad9p-4 0 0 0xF.e9ed3727a9b98p-4 0xF.eb258664eccp-4 0 0 0xF.ec3a684923bcp-4 0xF.ec611c2016a1p-4 0 0 0xF.f076fb6943698p-4 0x1.000aeb746cbd8p+0 0 0 0x1.00d0505a8e9e3p+0 0x1.00ef3ec44895ap+0 0 0 0xF.febfbbee16a88p-4 0 0 0 0xF.fdd818f6a62cp-4 0xF.fdd818f6a62cp-4 0 0 0 0xF.febfbbee16a88p-4 0 0 0x1.00ef3ec44895ap+0 0x1.00d0505a8e9e3p+0 0 0 0x1.000aeb746cbd8p+0 0xF.f076fb6943698p-4 0 0 0xF.ec611c2016a1p-4 0xF.ec3a684923bcp-4 0 0 0xF.eb258664eccp-4 0xF.e9ed3727a9b98p-4 0 0 0xF.f237bf180ad9p-4 0x1.0160371e196b7p+0 0 0 0x1.0160c0b0f8b4cp+0 0xF.fef621dffd958p-4 0 0 0x1.012a7367ab1ep+0 0x1.015d1b69f7ddep+0 0 0 0x1.01792adf441f2p+0 0x1.00e55d230ccp+0 0 0 0xF.fee3783e8c288p-4 0xF.e9b16621765d8p-4 0 0 0xF.f2789407e5548p-4 0x1.004d74e402628p+0 0 0 0x1.002642413fb52p+0 0x1.003e58114d3f2p+0 0 0 0x1.00c55287eac52p+0 0x1.016a4d7f280bcp+0 0 0 0x1.017046d9f2f75p+0 0xF.f387a6e6c28cp-4 0 0 0xF.e976016b42f78p-4 0 0 0 0xF.eb77c5d1c01cp-4 0xF.fa54a13a50cbp-4 0 0 0 0x1.001677735d1d5p+0 0 0 0xF.f1166bc7cfd1p-4 0xF.f488c437fb3a8p-4 0 0 0xF.febb7ea6cec48p-4 0x1.00f09b41bea4bp+0 0 0 0x1.0150343e6300fp+0 0x1.015dc275d5d85p+0 0 0 0x1.0142bf2e5d45cp+0 0x1.0166fd4c8927ep+0 0 0 0x1.00d2deb8ab1f5p+0 0xF.ea28804b2c5b8p-4 0 0 0xF.ea144a130bcf8p-4 0xF.f822ea825f3p-4 0 0 0xF.f1ce3cfa452bp-4 0xF.eda12708a6dbp-4 0 0 0xF.ec3a685ee8238p-4 0xF.f1816b15d8bcp-4 0 0 0x1.0016c396d371cp+0 0x1.01642b9a0d594p+0 0 0 0x1.00dfb1fd557f8p+0 0xF.fcebf336ef0dp-4 0 0 0xF.f96d0f224fe68p-4 0xF.f94bc0fd1da48p-4 0 0 0xF.f46f51064102p-4 0xF.e9bf6617f90e8p-4 0 0 0xF.e9a89bb5e9db8p-4 0x1.00c88096b8e01p+0 0 0 0x1.016b77daba31fp+0 0xF.f18a6dcf1567p-4 0 0 0x1.0174b7ec5ea13p+0 0xF.ea08deba463d8p-4 0 0 0 0xF.ea48d69e4a7fp-4 0 0 0xF.ea5a5dab4c1a8p-4 0x1.00ee4b66a4495p+0 0 0 0x1.01637adcdea4fp+0 0x1.015a6ce980889p+0 0 0 0x1.011d56181fe49p+0 0x1.0118705489267p+0 0 0 0x1.010a33491da6ap+0 0x1.00000a990fcfp+0 0 0 0xF.f22e23de4d41p-4 0xF.f152a17199998p-4 0 0 0x1.000d584657c9dp+0 0x1.015aa5ff7b1e2p+0 0 0 0x1.008fbb928b2ep+0 0x1.002fa262941acp+0 0 0 0xF.f75eb58e37bbp-4 0x1.00d2640909746p+0 0 0 0x1.016aae21bda29p+0 0x1.0007f7264624ep+0 0 0 0xF.f223500e12p-4 0xF.e8e38b5a6f5bp-4 0 0 0xF.e910465206a68p-4 0xF.e8e2f8aa678p-4 0 0 0xF.e9486c171a5ep-4 0xF.f30958641dc9p-4 0 0 0xF.fe1d88ca74d68p-4 0x1.016e1f081bf7ep+0 0 0 0x1.00cb72defcd4ep+0 0 0 0 0x1.00fc72a430366p+0 0x1.00fc72a430366p+0 0 0 0 0x1.00cb72defcd4ep+0 0 0 0x1.016e1f081bf7ep+0 0xF.fe1d88ca74d68p-4 0 0 0xF.f30958641dc9p-4 0xF.e9486c171a5ep-4 0 0 0xF.e8e2f8aa678p-4 0xF.e910465206a68p-4 0 0 0xF.e8e38b5a6f5bp-4 0xF.f223500e12p-4 0 0 0x1.0007f7264624ep+0 0x1.016aae21bda29p+0 0 0 0x1.00d2640909746p+0 0xF.f75eb58e37bbp-4 0 0 0x1.002fa262941acp+0 0x1.008fbb928b2ep+0 0 0 0x1.015aa5ff7b1e2p+0 0x1.000d584657c9dp+0 0 0 0xF.f152a17199998p-4 0xF.f22e23de4d41p-4 0 0 0x1.00000a990fcfp+0 0x1.010a33491da6ap+0 0 0 0x1.0118705489267p+0 0x1.011d56181fe49p+0 0 0 0x1.015a6ce980889p+0 0x1.01637adcdea4fp+0 0 0 0x1.00ee4b66a4495p+0 0xF.ea5a5dab4c1a8p-4 0 0 0xF.ea48d69e4a7fp-4 0 0 0 0xF.ea08deba463d8p-4 0x1.0174b7ec5ea13p+0 0 0 0xF.f18a6dcf1567p-4 0x1.016b77daba31fp+0 0 0 0x1.00c88096b8e01p+0 0xF.e9a89bb5e9db8p-4 0 0 0xF.e9bf6617f90e8p-4 0xF.f46f51064102p-4 0 0 0xF.f94bc0fd1da48p-4 0xF.f96d0f224fe68p-4 0 0 0xF.fcebf336ef0dp-4 0x1.00dfb1fd557f8p+0 0 0 0x1.01642b9a0d594p+0 0x1.0016c396d371cp+0 0 0 0xF.f1816b15d8bcp-4 0xF.ec3a685ee8238p-4 0 0 0xF.eda12708a6dbp-4 0xF.f1ce3cfa452bp-4 0 0 0xF.f822ea825f3p-4 0xF.ea144a130bcf8p-4 0 0 0xF.ea28804b2c5b8p-4 0x1.00d2deb8ab1f5p+0 0 0 0x1.0166fd4c8927ep+0 0x1.0142bf2e5d45cp+0 0 0 0x1.015dc275d5d85p+0 0x1.0150343e6300fp+0 0 0 0x1.00f09b41bea4bp+0 0xF.febb7ea6cec48p-4 0 0 0xF.f488c437fb3a8p-4 0xF.f1166bc7cfd1p-4 0 0 0x1.001677735d1d5p+0 0 0 0 0xF.fa54a13a50cbp-4 0x1.00e715d8ea476p+0 0 0 0 0x1.013d0de32936cp+0 0 0 0x1.005c9c95ba187p+0 0xF.e8eab3f73c8c8p-4 0 0 0xF.ec6affcd54d7p-4 0xF.fa35134f76a8p-4 0 0 0x1.0040c4fff8852p+0 0x1.00653a46f5c88p+0 0 0 0x1.001ade195ddacp+0 0x1.012baea8fe6bcp+0 0 0 0x1.017839d682b6ap+0 0xF.f9a5aac8566a8p-4 0 0 0xF.ece1ce62c3088p-4 0xF.e97a84c608dep-4 0 0 0xF.e8bed2bb9dd5p-4 0xF.e975716fc0fp-4 0 0 0x1.001c568ae811dp+0 0xF.e8cc1c7731028p-4 0 0 0xF.edfd74f7ea39p-4 0x1.01336b125f1b8p+0 0 0 0x1.0177fc0711296p+0 0x1.011170394af7fp+0 0 0 0x1.00e10c6275edcp+0 0x1.00dfa34246182p+0 0 0 0x1.009bd305c01b5p+0 0xF.f8604cacce5fp-4 0 0 0xF.ed82e144dfbcp-4 0xF.f75bd2fca6e6p-4 0 0 0x1.00857ad02459ep+0 0x1.00f76011adee5p+0 0 0 0x1.00b58669c80c4p+0 0xF.f89e3fbce8bfp-4 0 0 0 0xF.fa0e07f22f118p-4 0 0 0xF.ec554517706b8p-4 0xF.fa37814788b4p-4 0 0 0x1.006895abd0eeep+0 0x1.0143c10539971p+0 0 0 0x1.016ec58370da6p+0 0x1.0170e4e3960b8p+0 0 0 0x1.0173c97a0babbp+0 0x1.0130f26e93ff1p+0 0 0 0x1.0070a9610ca59p+0 0xF.e8c73ae641538p-4 0 0 0xF.ed97c8239efe8p-4 0x1.0041ea55bb605p+0 0 0 0xF.f45d6a11fe888p-4 0xF.ef6fb18b1208p-4 0 0 0xF.e9491a393667p-4 0xF.f7fbf5dc61d7p-4 0 0 0x1.00856d621a98fp+0 0x1.01347643976e7p+0 0 0 0x1.0072035d432e4p+0 0xF.f4ec8def6172p-4 0 0 0xF.f54ddf1ee2c3p-4 0xF.f47e3f808233p-4 0 0 0xF.ee4afc8792118p-4 0xF.e8b8801c6c1d8p-4 0 0 0xF.ec3a09219e378p-4 0x1.0122b4371527ep+0 0 0 0x1.017904ce8c28ep+0 0 0 0 0x1.017799b10acf9p+0 0xF.fbfff26f500bp-4 0 0 0 0xF.f77fa90267e98p-4 0 0 0x1.008b6ba338737p+0 0x1.011bca06dfb97p+0 0 0 0x1.0082c25e0451dp+0 0xF.f70a79ef314ep-4 0 0 0xF.efda0bc53a2a8p-4 0xF.eef57efcbb368p-4 0 0 0xF.f02dfa6673c88p-4 0xF.e8b4b2dde502p-4 0 0 0xF.ed7f539196388p-4 0x1.0124ad917ce0cp+0 0 0 0x1.017818c74a768p+0 0x1.00d1c20d9e7d8p+0 0 0 0x1.0145fc21035ccp+0 0x1.016b29f4ff694p+0 0 0 0x1.013698e5ee73dp+0 0x1.0138532417185p+0 0 0 0x1.0060dd37123f7p+0 0xF.e8b6fa130a1fp-4 0 0 0xF.ed234e3407efp-4 0xF.fc369895c8aep-4 0 0 0xF.fe098b6d01888p-4 0xF.fe654569e6a5p-4 0 0 0x1.0051268753d73p+0 0x1.0137e839f2b4p+0 0 0 0x1.01791783f5078p+0 0xF.fa2f1ea33d7a8p-4 0 0 0xF.ec6e0c37bc228p-4 0 0 0 0xF.ec5a26e08e4fp-4 0x1.0112de777a254p+0 0 0 0xF.f0f9ed67d55ep-4 0x1.01244f0b4325cp+0 0 0 0x1.01773a574fa72p+0 0xF.f7fe103019c88p-4 0 0 0xF.ed8866608089p-4 0xF.e8db3c77cad38p-4 0 0 0xF.ea1607bc13f38p-4 0xF.ea248d3e9665p-4 0 0 0xF.eb7b6226771ap-4 0xF.f8f6c6d7239a8p-4 0 0 0x1.0070f2972a2a4p+0 0x1.013e0225ab6a1p+0 0 0 0x1.0064c1c10ca3ap+0 0xF.eb7d1256505e8p-4 0 0 0x1.00018ee6d4293p+0 0x1.0062248e3aaa6p+0 0 0 0x1.00da82c7f8f5ep+0 0xF.f963cc0d68b8p-4 0 0 0xF.ec8b2038caabp-4 0xF.f822eeacb1118p-4 0 0 0x1.0077fb57dd602p+0 0x1.0159f7367ffccp+0 0 0 0x1.0141378eaa971p+0 0x1.014f0454c694cp+0 0 0 0x1.01776884fdf62p+0 0x1.01241aa001bb7p+0 0 0 0x1.009959a70ff2bp+0 0xF.e8c086ca86fep-4 0 0 0xF.edfc7bd4e2408p-4 0 0 0 0xF.eabaa38a42fp-4 0xF.eabaa38a42fp-4 0 0 0 0xF.edfc7bd4e2408p-4 0 0 0xF.e8c086ca86fep-4 0x1.009959a70ff2bp+0 0 0 0x1.01241aa001bb7p+0 0x1.01776884fdf62p+0 0 0 0x1.014f0454c694cp+0 0x1.0141378eaa971p+0 0 0 0x1.0159f7367ffccp+0 0x1.0077fb57dd602p+0 0 0 0xF.f822eeacb1118p-4 0xF.ec8b2038caabp-4 0 0 0xF.f963cc0d68b8p-4 0x1.00da82c7f8f5ep+0 0 0 0x1.0062248e3aaa6p+0 0x1.00018ee6d4293p+0 0 0 0xF.eb7d1256505e8p-4 0x1.0064c1c10ca3ap+0 0 0 0x1.013e0225ab6a1p+0 0x1.0070f2972a2a4p+0 0 0 0xF.f8f6c6d7239a8p-4 0xF.eb7b6226771ap-4 0 0 0xF.ea248d3e9665p-4 0xF.ea1607bc13f38p-4 0 0 0xF.e8db3c77cad38p-4 0xF.ed8866608089p-4 0 0 0xF.f7fe103019c88p-4 0x1.01773a574fa72p+0 0 0 0x1.01244f0b4325cp+0 0xF.f0f9ed67d55ep-4 0 0 0x1.0112de777a254p+0 0xF.ec5a26e08e4fp-4 0 0 0 0xF.ec6e0c37bc228p-4 0 0 0xF.fa2f1ea33d7a8p-4 0x1.01791783f5078p+0 0 0 0x1.0137e839f2b4p+0 0x1.0051268753d73p+0 0 0 0xF.fe654569e6a5p-4 0xF.fe098b6d01888p-4 0 0 0xF.fc369895c8aep-4 0xF.ed234e3407efp-4 0 0 0xF.e8b6fa130a1fp-4 0x1.0060dd37123f7p+0 0 0 0x1.0138532417185p+0 0x1.013698e5ee73dp+0 0 0 0x1.016b29f4ff694p+0 0x1.0145fc21035ccp+0 0 0 0x1.00d1c20d9e7d8p+0 0x1.017818c74a768p+0 0 0 0x1.0124ad917ce0cp+0 0xF.ed7f539196388p-4 0 0 0xF.e8b4b2dde502p-4 0xF.f02dfa6673c88p-4 0 0 0xF.eef57efcbb368p-4 0xF.efda0bc53a2a8p-4 0 0 0xF.f70a79ef314ep-4 0x1.0082c25e0451dp+0 0 0 0x1.011bca06dfb97p+0 0x1.008b6ba338737p+0 0 0 0xF.f77fa90267e98p-4 0 0 0 0xF.fbfff26f500bp-4 0x1.017799b10acf9p+0 0 0 0 0x1.017904ce8c28ep+0 0 0 0x1.0122b4371527ep+0 0xF.ec3a09219e378p-4 0 0 0xF.e8b8801c6c1d8p-4 0xF.ee4afc8792118p-4 0 0 0xF.f47e3f808233p-4 0xF.f54ddf1ee2c3p-4 0 0 0xF.f4ec8def6172p-4 0x1.0072035d432e4p+0 0 0 0x1.01347643976e7p+0 0x1.00856d621a98fp+0 0 0 0xF.f7fbf5dc61d7p-4 0xF.e9491a393667p-4 0 0 0xF.ef6fb18b1208p-4 0xF.f45d6a11fe888p-4 0 0 0x1.0041ea55bb605p+0 0xF.ed97c8239efe8p-4 0 0 0xF.e8c73ae641538p-4 0x1.0070a9610ca59p+0 0 0 0x1.0130f26e93ff1p+0 0x1.0173c97a0babbp+0 0 0 0x1.0170e4e3960b8p+0 0x1.016ec58370da6p+0 0 0 0x1.0143c10539971p+0 0x1.006895abd0eeep+0 0 0 0xF.fa37814788b4p-4 0xF.ec554517706b8p-4 0 0 0xF.fa0e07f22f118p-4 0 0 0 0xF.f89e3fbce8bfp-4 0x1.00b58669c80c4p+0 0 0 0x1.00f76011adee5p+0 0x1.00857ad02459ep+0 0 0 0xF.f75bd2fca6e6p-4 0xF.ed82e144dfbcp-4 0 0 0xF.f8604cacce5fp-4 0x1.009bd305c01b5p+0 0 0 0x1.00dfa34246182p+0 0x1.00e10c6275edcp+0 0 0 0x1.011170394af7fp+0 0x1.0177fc0711296p+0 0 0 0x1.01336b125f1b8p+0 0xF.edfd74f7ea39p-4 0 0 0xF.e8cc1c7731028p-4 0x1.001c568ae811dp+0 0 0 0xF.e975716fc0fp-4 0xF.e8bed2bb9dd5p-4 0 0 0xF.e97a84c608dep-4 0xF.ece1ce62c3088p-4 0 0 0xF.f9a5aac8566a8p-4 0x1.017839d682b6ap+0 0 0 0x1.012baea8fe6bcp+0 0x1.001ade195ddacp+0 0 0 0x1.00653a46f5c88p+0 0x1.0040c4fff8852p+0 0 0 0xF.fa35134f76a8p-4 0xF.ec6affcd54d7p-4 0 0 0xF.e8eab3f73c8c8p-4 0x1.005c9c95ba187p+0 0 0 0x1.013d0de32936cp+0 0 0 0 0x1.00e715d8ea476p+0 0x1.01520abe9da8bp+0 0 0 0 0x1.017670cfd9143p+0 0 0 0x1.00f80eafab4b2p+0 0xF.ea19f3af13e88p-4 0 0 0xF.e8db0558c2538p-4 0xF.f092e8a84aeb8p-4 0 0 0xF.f942728de0e1p-4 0xF.fba97cf15a618p-4 0 0 0xF.f6bd79123555p-4 0x1.00a3a84cddcb4p+0 0 0 0x1.015520bc2616ap+0 0x1.00489481d3757p+0 0 0 0xF.f4fa94d7741cp-4 0xF.e9236664731ep-4 0 0 0xF.eb306cfb1db1p-4 0xF.ee48d60ad6b8p-4 0 0 0x1.00dfece33b722p+0 0xF.ebce7bf20d97p-4 0 0 0xF.e93c5e3de7fbp-4 0x1.00b03d4a7649bp+0 0 0 0x1.014c471df41d1p+0 0x1.01691f8c1b47cp+0 0 0 0x1.015019d063c87p+0 0x1.014f5c0463d06p+0 0 0 0x1.0126ca3c40c59p+0 0x1.0034160b75a09p+0 0 0 0xF.f5e1dd174f8ap-4 0xF.ee79f129ef9a8p-4 0 0 0xF.fd7b5fcbb7108p-4 0x1.01700e3f55936p+0 0 0 0x1.001217212de06p+0 0x1.0031d02c17b8ep+0 0 0 0 0x1.005009c7ddb5bp+0 0 0 0xF.f420425b38088p-4 0xF.f0abbd8de53a8p-4 0 0 0xF.fb90f5d87c33p-4 0x1.00c7af7bfd8f8p+0 0 0 0x1.0121ff9fc72ep+0 0x1.0128dafa9d5bap+0 0 0 0x1.012e21d40b6f3p+0 0x1.01745c4af69dp+0 0 0 0x1.01070be003a66p+0 0xF.ebd75314c6aa8p-4 0 0 0xF.e915ca655eebp-4 0xF.f8b9d6e044048p-4 0 0 0xF.eca69ebc348bp-4 0xF.e9e8217c25f48p-4 0 0 0xF.e996fe6daff5p-4 0xF.eee6193eca3dp-4 0 0 0xF.fd83e520869ep-4 0x1.0175306d2581p+0 0 0 0x1.0108d0e0ef597p+0 0xF.ff90239362cf8p-4 0 0 0xF.ffab97497246p-4 0xF.fed598d6c2bap-4 0 0 0xF.f72a4658e8c88p-4 0xF.eadcaefb5c948p-4 0 0 0xF.e8dc51598aa28p-4 0x1.00959f7dc6b6ap+0 0 0 0x1.01599e4d55103p+0 0 0 0 0x1.014503feb2094p+0 0xF.f255e08bd7468p-4 0 0 0 0xF.ee92267b8c42p-4 0 0 0xF.fddbb3d6c587p-4 0x1.016d541e9dc2ep+0 0 0 0x1.0114e12eb1495p+0 0x1.001debdbc6d28p+0 0 0 0xF.f91e7a896794p-4 0xF.f7ccae7efc588p-4 0 0 0xF.f9ca6c82fb4p-4 0xF.eb5586f4719dp-4 0 0 0xF.e920caecc154p-4 0x1.0099e27fdeeeap+0 0 0 0x1.015409678205ap+0 0x1.014b8c4fb3846p+0 0 0 0x1.0178a1ac1c7ecp+0 0x1.0170dfc112395p+0 0 0 0x1.00a8608f68d72p+0 0x1.0175a240f4b51p+0 0 0 0x1.00fba4745cbd6p+0 0xF.eb3a8b92288d8p-4 0 0 0xF.e906cbf767eep-4 0xF.f221bcebe60ap-4 0 0 0xF.f3d86004c7acp-4 0xF.f41d8611851b8p-4 0 0 0xF.fa174c1f8fb78p-4 0x1.00b4d08d6d4e4p+0 0 0 0x1.0147fb67d4997p+0 0x1.00519f873da03p+0 0 0 0xF.f44b3ef4f14p-4 0 0 0 0xF.f3d85f3d1323p-4 0x1.008563189819dp+0 0 0 0 0x1.00987c90d5e1cp+0 0 0 0x1.0158fc7238a2ep+0 0x1.002c6612200bcp+0 0 0 0xF.f5fbdbdc39f38p-4 0xF.ea4733b1a75b8p-4 0 0 0xF.e8ca80bf0e918p-4 0xF.e8c1aa18e1e58p-4 0 0 0xF.e8c2c8401a59p-4 0xF.efa568e34474p-4 0 0 0xF.fc349e951958p-4 0x1.01782298cbcbp+0 0 0 0x1.00fe6df00f8c9p+0 0xF.f3a45403be41p-4 0 0 0x1.00a6d1e942c9cp+0 0x1.00f93a1d7adfep+0 0 0 0x1.01502f5da6618p+0 0x1.0044e7e64c699p+0 0 0 0xF.f472b2cfbcff8p-4 0xF.ef12e85d1a1f8p-4 0 0 0xF.fc96ddef7ba1p-4 0x1.00edfd1bffb68p+0 0 0 0x1.00c8773719c28p+0 0x1.00de3b409774fp+0 0 0 0x1.0141c7b2acbd5p+0 0x1.016fc9c989eedp+0 0 0 0x1.012401a25368ap+0 0xF.ebf4ec70e505p-4 0 0 0xF.e940871d08f78p-4 0 0 0 0xF.e8c14c9df2618p-4 0xF.f10038783cbfp-4 0 0 0 0xF.f6a81c518a65p-4 0 0 0xF.ea97b5e24333p-4 0xF.fee999a632eep-4 0 0 0x1.0098543eb4847p+0 0x1.015a20f8f76a8p+0 0 0 0x1.0178066fdeba5p+0 0x1.0176cbf47640ap+0 0 0 0x1.01789d952643fp+0 0x1.010ce05f3be0ap+0 0 0 0x1.002f344ab0953p+0 0xF.e8dabb86a62e8p-4 0 0 0xF.eff882dd7e5f8p-4 0x1.0033ba7759dbbp+0 0 0 0xF.fb792bd3da62p-4 0xF.f5ccdb710161p-4 0 0 0xF.e8b5f5f9640f8p-4 0xF.fb5e0083cc4d8p-4 0 0 0x1.00becf92dd239p+0 0x1.0106de4d139f3p+0 0 0 0x1.003dedbdfaap+0 0xF.f2b93ce3ac388p-4 0 0 0xF.f01b56eb5b66p-4 0xF.effec23e7e778p-4 0 0 0xF.ec807b41bcbe8p-4 0xF.e924af4b0b88p-4 0 0 0xF.eefc198bee058p-4 0x1.01432cfc85bf3p+0 0 0 0x1.0170533ab4ec7p+0 0xF.e887a2fdb42c8p-4 0 0 0x1.0168a2daa3037p+0 0xF.e8da5481d2f7p-4 0 0 0 0xF.e8d6d3b64d898p-4 0 0 0xF.f094673e02fb8p-4 0x1.0158cbdded67bp+0 0 0 0x1.0176de0dce465p+0 0x1.00efedfb6a9f4p+0 0 0 0x1.0090f5ef38d06p+0 0x1.008ae2861db0bp+0 0 0 0x1.00731434b682cp+0 0xF.f562f34d9c9cp-4 0 0 0xF.eb34883a9456p-4 0xF.fb207f1ba1228p-4 0 0 0x1.00b6957bcb813p+0 0x1.0176fdadb2294p+0 0 0 0x1.011a7596dba12p+0 0x1.00cfffbac7594p+0 0 0 0x1.00281b82a0ba4p+0 0x1.01496224287a2p+0 0 0 0x1.016fe05307fb7p+0 0xF.f5e1736dd768p-4 0 0 0xF.eb25603488a2p-4 0xF.ea1bfec76bc38p-4 0 0 0xF.e9b02a48bef98p-4 0xF.ea0a030dc22bp-4 0 0 0xF.ee35e4db65108p-4 0xF.fd48b0105b648p-4 0 0 0x1.008d9cc03ac7bp+0 0x1.011b89380d947p+0 0 0 0x1.00254d7069b1bp+0 0 0 0 0x1.00686c7ca947ep+0 0x1.015d95b5ce2f1p+0 0 0 0 0x1.0145c9f533f85p+0 0 0 0x1.0170b2b930098p+0 0xF.f3d884a2f8568p-4 0 0 0xF.eba77bcdec4a8p-4 0xF.e94fcbcc69a78p-4 0 0 0xF.eca1543cfdc18p-4 0xF.ed37498310a68p-4 0 0 0xF.ecc654712d8p-4 0xF.fc304cc10be8p-4 0 0 0x1.00b10c795b40dp+0 0x1.01163fbab2a1cp+0 0 0 0x1.002db772bb8b4p+0 0xF.ee43f68c4029p-4 0 0 0xF.f865d70697f5p-4 0xF.fe7f8d4efa35p-4 0 0 0x1.00ea02fae09a2p+0 0xF.f61e5c1c7b2d8p-4 0 0 0xF.eabe0a896bfep-4 0xF.fc2b6ecbd1428p-4 0 0 0x1.00aada984e1adp+0 0x1.0166cbf557229p+0 0 0 0x1.016b06b071942p+0 0x1.016d15dfb2ff4p+0 0 0 0x1.0178a6b981acp+0 0x1.01021926ced2bp+0 0 0 0x1.0051179468da3p+0 0xF.e8d44664d419p-4 0 0 0xF.f07603dc31e88p-4 0 0 0 0xF.efa9623a1b778p-4 0x1.01348a1f0ef64p+0 0 0 0x1.00144217f02f1p+0 0x1.0116d8f7c12e3p+0 0 0 0x1.00228531448b5p+0 0xF.e92176a611bbp-4 0 0 0xF.ef3700aeee278p-4 0xF.fef2057d12108p-4 0 0 0x1.0040c209baebdp+0 0x1.0042a9a60e494p+0 0 0 0x1.007d9945233e8p+0 0x1.0150d7e91834bp+0 0 0 0x1.0174333cd982bp+0 0xF.f6ab609b478e8p-4 0 0 0xF.ead76b9987e7p-4 0xF.f558fd5813fb8p-4 0 0 0xF.e939693fb951p-4 0xF.eb1c449a3108p-4 0 0 0xF.eede492c494f8p-4 0xF.e8f8b26423f28p-4 0 0 0xF.f02e23fc77578p-4 0x1.01494e2ac463cp+0 0 0 0x1.017215c564a6cp+0 0x1.00c498d4decc6p+0 0 0 0x1.00fb8dfb45a74p+0 0x1.00e04b65cabffp+0 0 0 0x1.00529cb55180ap+0 0xF.f445e1ff3c898p-4 0 0 0xF.eca6fccab1c18p-4 0xF.fada8aeb37d6p-4 0 0 0x1.00be4ed6c9a78p+0 0 0 0 0x1.004dace30009cp+0 0x1.004dace30009cp+0 0 0 0 0x1.00be4ed6c9a78p+0 0 0 0xF.fada8aeb37d6p-4 0xF.eca6fccab1c18p-4 0 0 0xF.f445e1ff3c898p-4 0x1.00529cb55180ap+0 0 0 0x1.00e04b65cabffp+0 0x1.00fb8dfb45a74p+0 0 0 0x1.00c498d4decc6p+0 0x1.017215c564a6cp+0 0 0 0x1.01494e2ac463cp+0 0xF.f02e23fc77578p-4 0 0 0xF.e8f8b26423f28p-4 0xF.eede492c494f8p-4 0 0 0xF.eb1c449a3108p-4 0xF.e939693fb951p-4 0 0 0xF.f558fd5813fb8p-4 0xF.ead76b9987e7p-4 0 0 0xF.f6ab609b478e8p-4 0x1.0174333cd982bp+0 0 0 0x1.0150d7e91834bp+0 0x1.007d9945233e8p+0 0 0 0x1.0042a9a60e494p+0 0x1.0040c209baebdp+0 0 0 0xF.fef2057d12108p-4 0xF.ef3700aeee278p-4 0 0 0xF.e92176a611bbp-4 0x1.00228531448b5p+0 0 0 0x1.0116d8f7c12e3p+0 0x1.00144217f02f1p+0 0 0 0x1.01348a1f0ef64p+0 0xF.efa9623a1b778p-4 0 0 0 0xF.f07603dc31e88p-4 0 0 0xF.e8d44664d419p-4 0x1.0051179468da3p+0 0 0 0x1.01021926ced2bp+0 0x1.0178a6b981acp+0 0 0 0x1.016d15dfb2ff4p+0 0x1.016b06b071942p+0 0 0 0x1.0166cbf557229p+0 0x1.00aada984e1adp+0 0 0 0xF.fc2b6ecbd1428p-4 0xF.eabe0a896bfep-4 0 0 0xF.f61e5c1c7b2d8p-4 0x1.00ea02fae09a2p+0 0 0 0xF.fe7f8d4efa35p-4 0xF.f865d70697f5p-4 0 0 0xF.ee43f68c4029p-4 0x1.002db772bb8b4p+0 0 0 0x1.01163fbab2a1cp+0 0x1.00b10c795b40dp+0 0 0 0xF.fc304cc10be8p-4 0xF.ecc654712d8p-4 0 0 0xF.ed37498310a68p-4 0xF.eca1543cfdc18p-4 0 0 0xF.e94fcbcc69a78p-4 0xF.eba77bcdec4a8p-4 0 0 0xF.f3d884a2f8568p-4 0x1.0170b2b930098p+0 0 0 0x1.0145c9f533f85p+0 0 0 0 0x1.015d95b5ce2f1p+0 0x1.00686c7ca947ep+0 0 0 0 0x1.00254d7069b1bp+0 0 0 0x1.011b89380d947p+0 0x1.008d9cc03ac7bp+0 0 0 0xF.fd48b0105b648p-4 0xF.ee35e4db65108p-4 0 0 0xF.ea0a030dc22bp-4 0xF.e9b02a48bef98p-4 0 0 0xF.ea1bfec76bc38p-4 0xF.eb25603488a2p-4 0 0 0xF.f5e1736dd768p-4 0x1.016fe05307fb7p+0 0 0 0x1.01496224287a2p+0 0x1.00281b82a0ba4p+0 0 0 0x1.00cfffbac7594p+0 0x1.011a7596dba12p+0 0 0 0x1.0176fdadb2294p+0 0x1.00b6957bcb813p+0 0 0 0xF.fb207f1ba1228p-4 0xF.eb34883a9456p-4 0 0 0xF.f562f34d9c9cp-4 0x1.00731434b682cp+0 0 0 0x1.008ae2861db0bp+0 0x1.0090f5ef38d06p+0 0 0 0x1.00efedfb6a9f4p+0 0x1.0176de0dce465p+0 0 0 0x1.0158cbdded67bp+0 0xF.f094673e02fb8p-4 0 0 0xF.e8d6d3b64d898p-4 0 0 0 0xF.e8da5481d2f7p-4 0x1.0168a2daa3037p+0 0 0 0xF.e887a2fdb42c8p-4 0x1.0170533ab4ec7p+0 0 0 0x1.01432cfc85bf3p+0 0xF.eefc198bee058p-4 0 0 0xF.e924af4b0b88p-4 0xF.ec807b41bcbe8p-4 0 0 0xF.effec23e7e778p-4 0xF.f01b56eb5b66p-4 0 0 0xF.f2b93ce3ac388p-4 0x1.003dedbdfaap+0 0 0 0x1.0106de4d139f3p+0 0x1.00becf92dd239p+0 0 0 0xF.fb5e0083cc4d8p-4 0xF.e8b5f5f9640f8p-4 0 0 0xF.f5ccdb710161p-4 0xF.fb792bd3da62p-4 0 0 0x1.0033ba7759dbbp+0 0xF.eff882dd7e5f8p-4 0 0 0xF.e8dabb86a62e8p-4 0x1.002f344ab0953p+0 0 0 0x1.010ce05f3be0ap+0 0x1.01789d952643fp+0 0 0 0x1.0176cbf47640ap+0 0x1.0178066fdeba5p+0 0 0 0x1.015a20f8f76a8p+0 0x1.0098543eb4847p+0 0 0 0xF.fee999a632eep-4 0xF.ea97b5e24333p-4 0 0 0xF.f6a81c518a65p-4 0 0 0 0xF.f10038783cbfp-4 0xF.e8c14c9df2618p-4 0 0 0 0xF.e940871d08f78p-4 0 0 0xF.ebf4ec70e505p-4 0x1.012401a25368ap+0 0 0 0x1.016fc9c989eedp+0 0x1.0141c7b2acbd5p+0 0 0 0x1.00de3b409774fp+0 0x1.00c8773719c28p+0 0 0 0x1.00edfd1bffb68p+0 0xF.fc96ddef7ba1p-4 0 0 0xF.ef12e85d1a1f8p-4 0xF.f472b2cfbcff8p-4 0 0 0x1.0044e7e64c699p+0 0x1.01502f5da6618p+0 0 0 0x1.00f93a1d7adfep+0 0x1.00a6d1e942c9cp+0 0 0 0xF.f3a45403be41p-4 0x1.00fe6df00f8c9p+0 0 0 0x1.01782298cbcbp+0 0xF.fc349e951958p-4 0 0 0xF.efa568e34474p-4 0xF.e8c2c8401a59p-4 0 0 0xF.e8c1aa18e1e58p-4 0xF.e8ca80bf0e918p-4 0 0 0xF.ea4733b1a75b8p-4 0xF.f5fbdbdc39f38p-4 0 0 0x1.002c6612200bcp+0 0x1.0158fc7238a2ep+0 0 0 0x1.00987c90d5e1cp+0 0 0 0 0x1.008563189819dp+0 0xF.f3d85f3d1323p-4 0 0 0 0xF.f44b3ef4f14p-4 0 0 0x1.00519f873da03p+0 0x1.0147fb67d4997p+0 0 0 0x1.00b4d08d6d4e4p+0 0xF.fa174c1f8fb78p-4 0 0 0xF.f41d8611851b8p-4 0xF.f3d86004c7acp-4 0 0 0xF.f221bcebe60ap-4 0xF.e906cbf767eep-4 0 0 0xF.eb3a8b92288d8p-4 0x1.00fba4745cbd6p+0 0 0 0x1.0175a240f4b51p+0 0x1.00a8608f68d72p+0 0 0 0x1.0170dfc112395p+0 0x1.0178a1ac1c7ecp+0 0 0 0x1.014b8c4fb3846p+0 0x1.015409678205ap+0 0 0 0x1.0099e27fdeeeap+0 0xF.e920caecc154p-4 0 0 0xF.eb5586f4719dp-4 0xF.f9ca6c82fb4p-4 0 0 0xF.f7ccae7efc588p-4 0xF.f91e7a896794p-4 0 0 0x1.001debdbc6d28p+0 0x1.0114e12eb1495p+0 0 0 0x1.016d541e9dc2ep+0 0xF.fddbb3d6c587p-4 0 0 0xF.ee92267b8c42p-4 0 0 0 0xF.f255e08bd7468p-4 0x1.014503feb2094p+0 0 0 0 0x1.01599e4d55103p+0 0 0 0x1.00959f7dc6b6ap+0 0xF.e8dc51598aa28p-4 0 0 0xF.eadcaefb5c948p-4 0xF.f72a4658e8c88p-4 0 0 0xF.fed598d6c2bap-4 0xF.ffab97497246p-4 0 0 0xF.ff90239362cf8p-4 0x1.0108d0e0ef597p+0 0 0 0x1.0175306d2581p+0 0xF.fd83e520869ep-4 0 0 0xF.eee6193eca3dp-4 0xF.e996fe6daff5p-4 0 0 0xF.e9e8217c25f48p-4 0xF.eca69ebc348bp-4 0 0 0xF.f8b9d6e044048p-4 0xF.e915ca655eebp-4 0 0 0xF.ebd75314c6aa8p-4 0x1.01070be003a66p+0 0 0 0x1.01745c4af69dp+0 0x1.012e21d40b6f3p+0 0 0 0x1.0128dafa9d5bap+0 0x1.0121ff9fc72ep+0 0 0 0x1.00c7af7bfd8f8p+0 0xF.fb90f5d87c33p-4 0 0 0xF.f0abbd8de53a8p-4 0xF.f420425b38088p-4 0 0 0x1.005009c7ddb5bp+0 0 0 0 0x1.0031d02c17b8ep+0 0x1.001217212de06p+0 0 0 0x1.01700e3f55936p+0 0xF.fd7b5fcbb7108p-4 0 0 0xF.ee79f129ef9a8p-4 0xF.f5e1dd174f8ap-4 0 0 0x1.0034160b75a09p+0 0x1.0126ca3c40c59p+0 0 0 0x1.014f5c0463d06p+0 0x1.015019d063c87p+0 0 0 0x1.01691f8c1b47cp+0 0x1.014c471df41d1p+0 0 0 0x1.00b03d4a7649bp+0 0xF.e93c5e3de7fbp-4 0 0 0xF.ebce7bf20d97p-4 0x1.00dfece33b722p+0 0 0 0xF.ee48d60ad6b8p-4 0xF.eb306cfb1db1p-4 0 0 0xF.e9236664731ep-4 0xF.f4fa94d7741cp-4 0 0 0x1.00489481d3757p+0 0x1.015520bc2616ap+0 0 0 0x1.00a3a84cddcb4p+0 0xF.f6bd79123555p-4 0 0 0xF.fba97cf15a618p-4 0xF.f942728de0e1p-4 0 0 0xF.f092e8a84aeb8p-4 0xF.e8db0558c2538p-4 0 0 0xF.ea19f3af13e88p-4 0x1.00f80eafab4b2p+0 0 0 0x1.017670cfd9143p+0 0 0 0 0x1.01520abe9da8bp+0)</param>
        <param name="sharedMemLSB">0</param>
        <param name="sharedMemMSB">15</param>
        <param name="sharedMemOutputType">(typeUFixed 1 15)</param>
        <param name="sharedMemPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/inputBlock/(4 addr_in)]</param>
        <param name="sharedMemPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Const4/primWireOut]</param>
        <param name="sharedMemPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Const5/primWireOut]</param>
        <param name="sharedMemSize">4096</param>
        <param name="sharedMemSlice">false</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 16 15 0 0 0) (1 1 0 ^4) (1 16 15 0 0 0) (0 ^6) (0 ^6) (0 ^6))</param>
        <wire name="sharedMemWireData"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/inputBlock/(2 din)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Mux/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 1) (1 16 15 0 0 0) (1 32 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/LookupTable_100MHz/sharedMemWireData]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/LookupTable_60MHz/sharedMemWireData]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/inputBlock/(3 rc_bw_sel)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 0 0) (1 16 15 0 0 0) (1 16 15 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/inputBlock/(2 din)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Mult/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/inputBlock/(1 ripple_comp_en)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 12 0 1 1) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 12 0 1 1) (1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 ripple_comp_en)"/>
        <wire name="(2 din)"/>
        <wire name="(3 rc_bw_sel)"/>
        <wire name="(4 addr_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1))</param>
        <param name="(1 dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp/Convert/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/latch_0L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/latch_0L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 64 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 64 0) (typeUFixed 64 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 2 0 1) (1 e false ^4 1 0 1)) ((1 q false ^4 2 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 2 0) (typeUFixed 2 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/latch_0L4"</param>
      <param name="simulinkPortData">(((2 d false ^4 64 0 1) (1 e false ^4 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 64 0) (typeUFixed 64 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L4/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/latch_0L5"</param>
      <param name="simulinkPortData">(((2 d false ^4 64 0 1) (1 e false ^4 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 64 0) (typeUFixed 64 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_latch_0L5/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift"</param>
      <param name="simulinkPortData">(((8 SFNin false ^4 64 0 1) (2 cin false ^4 8 0 1) (3 din false true false true 16 14 1) (9 eAxC false ^4 2 0 1) (7 hcs_bypass true false false false 1 0 1) (6 nsc false ^4 16 0 1) (5 size false ^4 4 0 1) (10 sym_metadata false ^4 64 0 1) (4 sync true false false false 1 0 1) (1 vin true false false false 1 0 1)) ((6 SFNout false ^4 64 0 1) (2 cout false ^4 8 0 1) (3 dout false true false true 17 15 1) (7 eAxC_out false ^4 2 0 1) (4 nsc_out false ^4 16 0 1) (5 size_out false ^4 4 0 1) (8 sym_metadataout false ^4 64 0 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag1&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe/(3 d_out1)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="ComplexMixer">
        <param name="blockType">mixerBlock</param>
        <param name="mixerChannelCount">1</param>
        <param name="mixerFreqCount">1</param>
        <param name="mixerInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="mixerPortCos">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe/(5 d_out3)]</param>
        <param name="mixerPortQuadrature">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/"Complex to
Real-Imag1"/complexUnpackWireImag]</param>
        <param name="mixerPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/"Complex to
Real-Imag1"/complexUnpackWireReal]</param>
        <param name="mixerPortSin">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe/(4 d_out2)]</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe/(2 ch_out)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe/(1 v_out)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 35 31 0 1 0) (1 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/ComplexMixer"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 false true false false 16 14 1) (3 in_3 true false false false 1 0 1) (4 in_4 false ^4 8 0 1) (5 in_5 false true false false 18 17 1) (6 in_6 false true false false 18 17 1)) ((1 out_1 false true false false 35 31 1) (2 out_2 false true false false 35 31 1) (3 out_3 true false false false 1 0 1) (4 out_4 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="mixerWireQuadrature"/>
        <wire name="mixerWireReal"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 30 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 30 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="vectorSplitPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/scaleWireData]</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">32</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(3 din)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/NCO/wireValid]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(1 vin)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO1">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">32</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/FIFO/fifoWireData]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireValid]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/NCO/wireValid]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO2">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">64</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(8 SFNin)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireValid]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(1 vin)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO3">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">32</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(9 eAxC)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireValid]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(1 vin)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO4">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">32</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(10 sym_metadata)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireValid]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(1 vin)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/ComplexMixer/mixerWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/ComplexMixer/mixerWireQuadrature]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 35 31 0 1 0) (1 35 31 0 1 0) (2 35 31 0 1 0))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="NCO">
        <param name="blockType">ncoBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">9</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="ncoAccumBitCount">30</param>
        <param name="ncoOutputRate">0x1.eb851eb851eb8p+8</param>
        <param name="ncoOutputType">(typeSFixed 1 17)</param>
        <param name="ncoPhaseData">((1048576))</param>
        <param name="ncoPortPhase">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Const5/primWireOut]</param>
        <param name="ncoPortSync">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(4 sync)]</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(2 cin)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(1 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 30 0 ^4) (1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/NCO"</param>
        <wire name="ncoWireCos"/>
        <wire name="ncoWireSin"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex2&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Demux/1]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Demux/0]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe1/(2 ch_out)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe1/(1 v_out)]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/pipe1/(3 d_out1)]</param>
        <param name="scalePortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((2 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (2 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 1 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 31 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 2)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 din)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/FIFO1/fifoWireData]</param>
        <param name="(2 vin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireValid]</param>
        <param name="(3 cin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireChannel]</param>
        <param name="(4 dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/"Real-Imag to
Complex2"/complexPackWireOut]</param>
        <param name="(5 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireValid]</param>
        <param name="(6 cout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Scale/wireChannel]</param>
        <param name="(7 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(5 size)]</param>
        <param name="(8 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(6 nsc)]</param>
        <param name="(9 hcs_bypass)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/inputBlock/(7 hcs_bypass)]</param>
        <param name="(10 TimeRef_SFN)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/FIFO2/fifoWireData]</param>
        <param name="(11 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/FIFO3/fifoWireData]</param>
        <param name="(12 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/FIFO4/fifoWireData]</param>
        <wire name="(1 Out1)"/>
        <wire name="(2 Out2)"/>
        <wire name="(3 Out3)"/>
        <wire name="(4 nsc_out)"/>
        <wire name="(5 size_out)"/>
        <wire name="(6 SFN)"/>
        <wire name="(7 eAxC_out)"/>
        <wire name="(8 sym_metadataout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 cin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 sync)"/>
        <wire name="(5 size)"/>
        <wire name="(6 nsc)"/>
        <wire name="(7 hcs_bypass)"/>
        <wire name="(8 SFNin)"/>
        <wire name="(9 eAxC)"/>
        <wire name="(10 sym_metadata)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(1 Out1)]</param>
        <param name="(2 cout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(2 Out2)]</param>
        <param name="(3 dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(3 Out3)]</param>
        <param name="(4 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(4 nsc_out)]</param>
        <param name="(5 size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(5 size_out)]</param>
        <param name="(6 SFNout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(6 SFN)]</param>
        <param name="(7 eAxC_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(7 eAxC_out)]</param>
        <param name="(8 sym_metadataout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Subsystem/(8 sym_metadataout)]</param>
      </block>
      <block name="pipe">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="(1 v_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/NCO/wireValid]</param>
        <param name="(2 ch_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/NCO/wireChannel]</param>
        <param name="(3 d_in1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/FIFO/fifoWireData]</param>
        <param name="(4 d_in2)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/NCO/ncoWireSin]</param>
        <param name="(5 d_in3)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/NCO/ncoWireCos]</param>
        <wire name="(1 v_out)"/>
        <wire name="(2 ch_out)"/>
        <wire name="(3 d_out1)"/>
        <wire name="(4 d_out2)"/>
        <wire name="(5 d_out3)"/>
      </block>
      <block name="pipe1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0))</param>
        <param name="(1 v_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/ComplexMixer/wireValid]</param>
        <param name="(2 ch_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/ComplexMixer/wireChannel]</param>
        <param name="(3 d_in1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift/Mux/vectorConcatWireOut]</param>
        <wire name="(1 v_out)"/>
        <wire name="(2 ch_out)"/>
        <wire name="(3 d_out1)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="resetMinimizationModelEnable">false</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Subsystem"</param>
      <param name="simulinkPortData">(((10 TimeRef_SFN false ^4 64 0 1) (3 cin false ^4 8 0 1) (6 cout false ^4 8 0 1) (1 din false true false true 16 14 1) (4 dout false true false true 16 15 1) (11 eAxC false ^4 2 0 1) (9 hcs_bypass true false false false 1 0 1) (8 nsc false ^4 16 0 1) (7 size false ^4 4 0 1) (12 sym_metadata false ^4 64 0 1) (2 vin true false false false 1 0 1) (5 vout true false false false 1 0 1)) ((1 Out1 true false false false 1 0 1) (2 Out2 false ^4 8 0 1) (3 Out3 false true false true 17 15 1) (6 SFN false ^4 64 0 1) (7 eAxC_out false ^4 2 0 1) (4 nsc_out false ^4 16 0 1) (5 size_out false ^4 4 0 1) (8 sym_metadataout false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_2_in/wireValid]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/wireValid]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_2_in/wireChannel]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/wireChannel]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_2_in/0]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/0]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 14 0 1 1) (1 17 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RISING_EDGE">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/Mux1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="channel_HSC1_1_in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(1 din)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(7 size)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(8 nsc)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(9 hcs_bypass)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(10 TimeRef_SFN)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(11 eAxC)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(12 sym_metadata)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(3 cin)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(2 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Subsystem/channel_HSC1_1_in"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_HSC1_2_in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(4 dout)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(6 cout)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/inputBlock/(5 vout)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Subsystem/channel_HSC1_2_in"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_HSC1_out">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/Mux3/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/latch_0L/(1 q)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/latch_0L1/(1 q)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/4]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/5]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/6]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/Mux2/primWireOut]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/Mux1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Subsystem/channel_HSC1_out"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 dout)"/>
        <wire name="(5 vout)"/>
        <wire name="(6 cout)"/>
        <wire name="(7 size)"/>
        <wire name="(8 nsc)"/>
        <wire name="(9 hcs_bypass)"/>
        <wire name="(10 TimeRef_SFN)"/>
        <wire name="(11 eAxC)"/>
        <wire name="(12 sym_metadata)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/RISING_EDGE/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/1]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/RISING_EDGE/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_1_in/2]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 Out1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/wireValid]</param>
        <param name="(2 Out2)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/wireChannel]</param>
        <param name="(3 Out3)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/0]</param>
        <param name="(4 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/2]</param>
        <param name="(5 size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/1]</param>
        <param name="(6 SFN)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/3]</param>
        <param name="(7 eAxC_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/4]</param>
        <param name="(8 sym_metadataout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem/channel_HSC1_out/5]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Subsystem/RISING_EDGE"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Subsystem/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/Subsystem/latch_0L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="resetMinimizationModelEnable">true</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/pipe"</param>
      <param name="simulinkPortData">(((2 ch_in false ^4 8 0 1) (3 d_in1 false true false true 16 14 1) (4 d_in2 false true false false 18 17 1) (5 d_in3 false true false false 18 17 1) (1 v_in true false false false 1 0 1)) ((2 ch_out false ^4 8 0 1) (3 d_out1 false true false true 16 14 1) (4 d_out2 false true false false 18 17 1) (5 d_out3 false true false false 18 17 1) (1 v_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintGt</param>
      <param name="synthLConstraintPair">synthLConstraintChannelIO</param>
      <param name="synthLConstraintValue">2</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ChannelIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/inputBlock/(3 d_in1)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/inputBlock/(4 d_in2)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/inputBlock/(5 d_in3)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/inputBlock/(2 ch_in)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/inputBlock/(1 v_in)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/pipe/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelIn/0]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelIn/1]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelIn/2]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelIn/wireChannel]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/pipe/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="(1 v_in)"/>
        <wire name="(2 ch_in)"/>
        <wire name="(3 d_in1)"/>
        <wire name="(4 d_in2)"/>
        <wire name="(5 d_in3)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="(1 v_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelOut/wireValid]</param>
        <param name="(2 ch_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelOut/wireChannel]</param>
        <param name="(3 d_out1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelOut/0]</param>
        <param name="(4 d_out2)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelOut/1]</param>
        <param name="(5 d_out3)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe/ChannelOut/2]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="resetMinimizationModelEnable">true</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/pipe1"</param>
      <param name="simulinkPortData">(((2 ch_in false ^4 8 0 1) (3 d_in1 false true false false 35 31 2) (1 v_in true false false false 1 0 1)) ((2 ch_out false ^4 8 0 1) (3 d_out1 false true false false 35 31 2) (1 v_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintGt</param>
      <param name="synthLConstraintPair">synthLConstraintChannelIO</param>
      <param name="synthLConstraintValue">2</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ChannelIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/inputBlock/(3 d_in1)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/inputBlock/(2 ch_in)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/inputBlock/(1 v_in)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/pipe1/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/ChannelIn/0]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/ChannelIn/wireChannel]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/HCShift/pipe1/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0))</param>
        <wire name="(1 v_in)"/>
        <wire name="(2 ch_in)"/>
        <wire name="(3 d_in1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 35 31 0 1 0))</param>
        <param name="(1 v_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/ChannelOut/wireValid]</param>
        <param name="(2 ch_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/ChannelOut/wireChannel]</param>
        <param name="(3 d_out1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1/ChannelOut/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/RXGainComp"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (3 din false true false true 17 15 1) (9 eAxC false ^4 2 0 1) (7 fft_gain_im false ^4 16 14 1) (6 fft_gain_re false ^4 16 14 1) (4 nsc false ^4 16 0 1) (5 size false ^4 4 0 1) (10 sym_metadata false ^4 64 0 1) (8 time_in false ^4 64 0 1) (1 vin true false false false 1 0 1)) ((2 chout false ^4 8 0 1) (3 dout false true false true 16 14 1) (7 eAxC_out false ^4 2 0 1) (4 nsc_out false ^4 16 0 1) (5 size_out false ^4 4 0 1) (8 sym_metadata_out false ^4 64 0 1) (6 time_out false ^4 64 0 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/0]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 17 15 0 1 1) (1 16 14 0 0 1) (1 33 29 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/4]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/3]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 14 0 0 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 2 14))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateSymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 33 29 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="channel_RXG1_in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(3 din)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(5 size)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(4 nsc)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(6 fft_gain_re)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(7 fft_gain_im)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(8 time_in)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(9 eAxC)]</param>
        <param name="7">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(10 sym_metadata)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(2 chin)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/inputBlock/(1 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/RXGainComp/channel_RXG1_in"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_RXG1_out">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/Scale1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/1]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/2]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/5]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/6]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/7]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/wireChannel]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_in/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/RXGainComp/channel_RXG1_out"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 nsc)"/>
        <wire name="(5 size)"/>
        <wire name="(6 fft_gain_re)"/>
        <wire name="(7 fft_gain_im)"/>
        <wire name="(8 time_in)"/>
        <wire name="(9 eAxC)"/>
        <wire name="(10 sym_metadata)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/wireValid]</param>
        <param name="(2 chout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/wireChannel]</param>
        <param name="(3 dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/0]</param>
        <param name="(4 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/2]</param>
        <param name="(5 size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/1]</param>
        <param name="(6 time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/3]</param>
        <param name="(7 eAxC_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/4]</param>
        <param name="(8 sym_metadata_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp/channel_RXG1_out/5]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/RXScaling"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (4 din false true false true 29 15 1) (8 eAxC false ^4 2 0 1) (6 fft_shift false ^4 4 0 1) (5 nsc false ^4 16 0 1) (3 size false ^4 4 0 1) (9 sym_metadata false ^4 64 0 1) (7 time_in false ^4 64 0 1) (1 vin true false false false 1 0 1)) ((2 chout false ^4 8 0 1) (3 dout false true false true 16 12 1) (7 eAxCout false ^4 2 0 1) (5 nsc_out false ^4 16 0 1) (4 size_out false ^4 4 0 1) (8 sym_metadataout false ^4 64 0 1) (6 time_out false ^4 64 0 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(4 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 1) (1 29 15 0 1 0) (1 29 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/1]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/0]</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 0) (1 16 12 0 1 0) (1 16 12 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/Shift/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 4 12)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateSymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 0) (1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Scale2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/Shift1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 4 12)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateSymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 0) (1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/0]</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/4]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 0) (1 4 0 ^4) (1 29 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/1]</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/4]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 0) (1 4 0 ^4) (1 29 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="channel_RXS1_in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(3 size)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(5 nsc)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(6 fft_shift)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(7 time_in)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(8 eAxC)]</param>
        <param name="7">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(9 sym_metadata)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(2 chin)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/inputBlock/(1 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 29 15 0 1 0) (1 29 15 0 1 0) (1 4 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 29 15 0 1 0) (1 29 15 0 1 0) (1 4 0 ^4) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/RXScaling/channel_RXS1_in"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_RXS1_out">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/Scale1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/Scale2/primWireOut]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/2]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/3]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/5]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/6]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/7]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/wireChannel]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_in/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 0) (1 16 12 0 1 0) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 0) (1 16 12 0 1 0) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/RXScaling/channel_RXS1_out"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 size)"/>
        <wire name="(4 din)"/>
        <wire name="(5 nsc)"/>
        <wire name="(6 fft_shift)"/>
        <wire name="(7 time_in)"/>
        <wire name="(8 eAxC)"/>
        <wire name="(9 sym_metadata)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 12 0 1 1) (1 4 0 ^4) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/wireValid]</param>
        <param name="(2 chout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/wireChannel]</param>
        <param name="(3 dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(4 size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/2]</param>
        <param name="(5 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/3]</param>
        <param name="(6 time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/4]</param>
        <param name="(7 eAxCout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/5]</param>
        <param name="(8 sym_metadataout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling/channel_RXS1_out/6]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb"</param>
      <param name="simulinkPortData">(((2 c false ^4 8 0 1) (4 d false true false true 16 14 1) (8 eAxC_no false ^4 2 0 1) (5 nsc false ^4 16 0 1) (6 size false ^4 4 0 1) (3 sop true false false false 1 0 1) (9 sym_metadata false ^4 64 0 1) (7 time_in false ^4 64 0 1) (1 v true false false false 1 0 1)) ((9 eAxC false ^4 2 0 1) (10 metadata_sym false ^4 64 0 1) (6 q false true false true 29 15 1) (2 qc false ^4 8 0 1) (4 qeop true false false false 1 0 1) (7 qnsc false ^4 16 0 1) (5 qsize false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1) (8 time_out false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(4 qsize)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/Const/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">8</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/wireChannel]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO1">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">8</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/3]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO2">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">8</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/4]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO3">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">8</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/5]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO4">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">8</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/6]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/0]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VFFT_Light_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/wireValid]</param>
        <param name="(2 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/1]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/RISING_EDGE1/(1 q)]</param>
        <param name="(4 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_in/2]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qsize)"/>
      </block>
      <block name="VPD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VPM/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="VPM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="(2 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="channel_FFT1_in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(3 sop)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(6 size)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(4 d)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(5 nsc)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(7 time_in)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(8 eAxC_no)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(9 sym_metadata)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(2 c)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/inputBlock/(1 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/channel_FFT1_in"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_FFT1_out">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VPD/(1 g)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(4 qsize)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(2 q)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/latch_0L1/(1 q)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/latch_0L2/(1 q)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/latch_0L3/(1 q)]</param>
        <param name="7">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/latch_0L4/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/latch_0L/(1 q)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/channel_FFT1_out"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 16 0 ^4) (1 4 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 d)"/>
        <wire name="(5 nsc)"/>
        <wire name="(6 size)"/>
        <wire name="(7 time_in)"/>
        <wire name="(8 eAxC_no)"/>
        <wire name="(9 sym_metadata)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/FIFO1/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/FIFO2/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/FIFO3/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/VFFT_Light_btb/(3 qsop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/FIFO4/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 29 15 0 1 1) (1 16 0 ^4) (1 64 0 ^4) (1 2 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/wireValid]</param>
        <param name="(2 qc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/wireChannel]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/0]</param>
        <param name="(4 qeop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/1]</param>
        <param name="(5 qsize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/2]</param>
        <param name="(6 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/3]</param>
        <param name="(7 qnsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/4]</param>
        <param name="(8 time_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/5]</param>
        <param name="(9 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/6]</param>
        <param name="(10 metadata_sym)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb/channel_FFT1_out/7]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb"</param>
      <param name="simulinkPortData">(((4 d false true false true 16 14 1) (2 size false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 29 15 1) (4 qsize false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Convert1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/inputBlock/(2 size)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DropLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(12 11 10 9 8 7 6 5 4 3 2 1 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/Convert1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DropLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/DropLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FFT_Pipe_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/inputBlock/(4 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/DropLUT_PostCast_primWireOut/primWireOut]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/FFT_Pipe_btb/(1 qv)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/FFT_Pipe_btb/(2 q)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 1) (1 29 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/FFT_Pipe_btb/(3 qsop)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SizeLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SizeLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(12 11 10 9 8 7 6 5 4 3 2 1 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/FFT_Pipe_btb/(4 qdrop)]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SizeLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SizeLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1))</param>
        <wire name="(1 v)"/>
        <wire name="(2 size)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay/primWireOut]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay1/primWireOut]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay2/primWireOut]</param>
        <param name="(4 qsize)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay3/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 14 15))</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 14 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 29 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/inputBlock/(2 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="FFT2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle1/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle1/(2 q)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT1/(3 qsop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle1/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="FFT3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle2/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle2/(2 q)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT2/(3 qsop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle2/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="FFT4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle3/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle3/(2 q)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT3/(3 qsop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle3/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="FFT5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle4/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle4/(2 q)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT4/(3 qsop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle4/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="FFT6">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle5/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle5/(2 q)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT5/(3 qsop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/Twiddle5/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="Twiddle1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 14 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT1/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT1/(2 q)]</param>
        <param name="(3 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT1/(4 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT2/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT2/(2 q)]</param>
        <param name="(3 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT2/(4 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT3/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT3/(2 q)]</param>
        <param name="(3 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT3/(4 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT4/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT4/(2 q)]</param>
        <param name="(3 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT4/(4 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT5/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT5/(2 q)]</param>
        <param name="(3 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT5/(4 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT6/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT6/(2 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT6/(3 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb/FFT6/(4 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 14 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 18 14 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/BitExtract2/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/BitExtract1/primWireOut]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/Mux3/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4096</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb/(1 qv)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb/(4 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1) (1 17 14 0 1 1))</param>
        <param name="(1 rotate)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/Const/primWireOut]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VFFT2_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/inputBlock/(2 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/inputBlock/(4 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="VFFT2_btb1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/TrivialTwiddle/(1 q)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb/(3 qsop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb/(4 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb1/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb1/(2 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb1/(3 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1/VFFT2_btb1/(4 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_StageDrop/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1) (1 17 14 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 17 14 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 17 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 0) (1 17 14 0 1 0) (1 17 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 0) (1 17 14 0 1 0) (1 17 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 0) (1 17 14 0 1 0) (1 17 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 0) (1 17 14 0 1 0) (1 17 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 0) (1 17 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 14)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 0) (1 17 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 14)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 17 14 0 1 0) (1 17 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_TrivialTwiddle/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 0) (1 17 14 0 1 0) (1 17 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 14 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 17 14 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/Mux5/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/StageDrop1/(1 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/inputBlock/(1 v)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/DelayValidChain/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4096</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/inputBlock/(3 sop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidChain">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="StageDrop1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop1]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/DelayStage_btb/(2 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/DelayValidChain/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/BFU_btb/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1"</param>
      <param name="simulinkPortData">(((2 d false true false true 17 14 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 18 14 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/Mux5/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/StageDrop1/(1 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/inputBlock/(1 v)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/DelayValidChain/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">2048</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/inputBlock/(3 sop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/inputBlock/(4 drop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidChain">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/inputBlock/(4 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="StageDrop1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/DelayStage_btb/(2 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 14 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/DelayValidChain/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/BFU_btb/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/BFU_btb"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 17 14 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 18 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb/inputBlock/(3 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb/inputBlock/(4 vi)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb/inputBlock/(5 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 14 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 18 14 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/BFU_btb/BFU_implementation"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 17 14 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 18 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 17 14 0 1 1) (1 18 14 0 1 1) (1 18 14 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/Not/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 3 14))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 18 14 0 1 1) (1 17 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 18 14 0 1 1) (1 18 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(3 bp)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 14 0 1 1) (1 18 14 0 1 1) (1 18 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 17 14 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 3 14)) (typeComplex (typeSFixed 3 14)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1024</param>
        <param name="simulinkExtraCacheKeys">((1 18 14 0 1 1) (1 18 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 14 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 4 14))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/vdelay2/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/drop_L1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/vdelay2/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/drop_L2/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="vdelay2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb/vdelay1/(1 qg)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/drop_L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_drop_L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay2"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay2/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay2/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayStage_btb/vdelay2/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayStage_btb_vdelay2_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="DV0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="DV1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain/DV0/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain/DV1/(1 qv)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV0"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV0/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV0/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV0/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV1"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/DelayValidChain/DV1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_DelayValidChain_DV1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/StageDrop1"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_StageDrop1/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb1_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/BFU_btb"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 16 14 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 17 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb/inputBlock/(3 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb/inputBlock/(4 vi)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb/inputBlock/(5 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 17 14 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/BFU_btb/BFU_implementation"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 16 14 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 17 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 1) (1 17 14 0 1 1) (1 17 14 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/Not/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 2 14))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 17 14 0 1 1) (1 17 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(3 bp)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 14 0 1 1) (1 17 14 0 1 1) (1 17 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 2 14)) (typeComplex (typeSFixed 2 14)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2048</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 17 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 3 14))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay2/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/drop_L1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay3/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/drop_L2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay4/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/drop_L3/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay4/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/drop_L4/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="vdelay2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay1/(1 qg)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="vdelay3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay2/(1 qg)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="vdelay4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb/vdelay3/(1 qg)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/drop_L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/drop_L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/drop_L4"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_drop_L4/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay2"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay2/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay2/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay2/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay2_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay3"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay3/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay3/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay3/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay3_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay4"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay4/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay4/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayStage_btb/vdelay4/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayStage_btb_vdelay4_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="DV0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="DV1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain/DV0/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="DV2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain/DV1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="DV3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain/DV2/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain/DV3/(1 qv)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV0"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV0/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV0/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV0/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV1"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV2"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV2/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV2/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV2/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV2_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV3"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV3/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV3/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/DelayValidChain/DV3/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_DelayValidChain_DV3_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/StageDrop1"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop1/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop1/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop1/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_StageDrop1/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VFFT2_btb/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VFFT2_btb_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT1_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 21 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/BitExtract2/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/BitExtract1/primWireOut]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/Mux3/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb/(1 qv)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb/(4 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <param name="(1 rotate)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/Const/primWireOut]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VFFT2_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/inputBlock/(2 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/inputBlock/(4 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="VFFT2_btb1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb/(1 qv)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/TrivialTwiddle/(1 q)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb/(3 qsop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb/(4 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb1/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb1/(2 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb1/(3 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2/VFFT2_btb1/(4 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_StageDrop/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 20 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 20 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 5 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 5 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_TrivialTwiddle/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 20 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/Mux5/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/StageDrop1/(1 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/inputBlock/(1 v)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/DelayValidChain/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/inputBlock/(3 sop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidChain">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="StageDrop1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop1]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/DelayStage_btb/(2 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/DelayValidChain/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/BFU_btb/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1"</param>
      <param name="simulinkPortData">(((2 d false true false true 20 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 21 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/Mux5/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/StageDrop1/(1 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/inputBlock/(1 v)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/DelayValidChain/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">512</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/inputBlock/(3 sop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/inputBlock/(4 drop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidChain">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/inputBlock/(4 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="StageDrop1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/DelayStage_btb/(2 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/DelayValidChain/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/BFU_btb/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/BFU_btb"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 20 15 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 21 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb/inputBlock/(3 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb/inputBlock/(4 vi)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb/inputBlock/(5 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/BFU_btb/BFU_implementation"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 20 15 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 21 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 1) (1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/Not/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 5 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(3 bp)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 5 15)) (typeComplex (typeSFixed 5 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">256</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 6 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb/drop_L1/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayStage_btb/vdelay1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">512</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayStage_btb/vdelay1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayStage_btb/vdelay1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 9 0)</param>
        <param name="constValue">256</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 9 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayValidChain"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="DV0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain/DV0/(1 qv)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayValidChain/DV0"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayValidChain/DV0/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">512</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayValidChain/DV0/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/DelayValidChain/DV0/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 9 0)</param>
        <param name="constValue">256</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 9 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">3</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/StageDrop1"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">3</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_StageDrop1/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb1_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/BFU_btb"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 19 15 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 20 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb/inputBlock/(2 d)]</param>
        <param name="(3 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb/inputBlock/(3 bp)]</param>
        <param name="(4 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb/inputBlock/(4 vi)]</param>
        <param name="(5 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb/inputBlock/(5 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/BFU_btb/BFU_implementation"</param>
      <param name="simulinkPortData">(((3 bp true false false false 1 0 1) (2 d false true false true 19 15 1) (1 s true false false false 1 0 1) (4 vi true false false false 1 0 1) (5 vo true false false false 1 0 1)) ((1 q false true false true 20 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 19 15 0 1 1) (1 19 15 0 1 1) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/Not/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 4 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 19 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(3 bp)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 15 0 1 1) (1 19 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 4 15)) (typeComplex (typeSFixed 4 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">512</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 bp)"/>
        <wire name="(4 vi)"/>
        <wire name="(5 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_BFU_btb_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 5 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb/drop_L1/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayStage_btb/vdelay1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayStage_btb/vdelay1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayStage_btb/vdelay1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayValidChain"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="DV0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain/DV0/(1 qv)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayValidChain/DV0"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayValidChain/DV0/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayValidChain/DV0/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/DelayValidChain/DV0/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_DelayValidChain_DV0_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/StageDrop1"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop1/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop1/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop1/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_StageDrop1/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VFFT2_btb/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VFFT2_btb_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT2/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT2_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 23 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/BitExtract7/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/FFT2_btb/(1 qv)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/VectorFanout3/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/FFT2_btb/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/FFT2_btb/(3 qsop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/FFT2_btb/(4 qdrop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/FFT2_btb/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT2_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/inputBlock/(2 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/inputBlock/(4 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <param name="(1 rotate)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/Const/primWireOut]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/FFT2_btb/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/FFT2_btb/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 22 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 23 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 22 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 23 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 1) (1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 7 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 7 15)) (typeComplex (typeSFixed 7 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">64</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 8 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb/drop_L1/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayStage_btb/vdelay1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">128</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayStage_btb/vdelay1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayStage_btb/vdelay1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 7 0)</param>
        <param name="constValue">64</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 7 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">128</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 7 0)</param>
        <param name="constValue">64</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 7 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 22 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayPulseBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(3 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/latch_1L/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_1L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(3 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb/latch_0L/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 22 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 22 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 6 15)) (typeComplex (typeSFixed 6 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">128</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 7 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayPulseBlock"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayPulseBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayPulseBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayPulseBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">128</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayPulseBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">128</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/FFT2_btb/latch_1L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 22 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 22 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 7 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 7 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_TrivialTwiddle/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT3/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout3/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT3_VectorFanout3/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 25 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/BitExtract7/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/FFT2_btb/(1 qv)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/VectorFanout3/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/FFT2_btb/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/FFT2_btb/(3 qsop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/FFT2_btb/(4 qdrop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/FFT2_btb/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT2_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/inputBlock/(2 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/inputBlock/(4 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <param name="(1 rotate)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/Const/primWireOut]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/FFT2_btb/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/FFT2_btb/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 24 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 25 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 24 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 25 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 1) (1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 9 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 9 15)) (typeComplex (typeSFixed 9 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">16</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 10 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb/drop_L1/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayStage_btb/vdelay1/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">32</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayStage_btb/vdelay1/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayStage_btb/vdelay1/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">16</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 5 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayStage_btb_vdelay1_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">32</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">16</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 5 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 24 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayPulseBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(3 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/latch_1L/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_1L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(3 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb/latch_0L/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 24 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 24 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 8 15)) (typeComplex (typeSFixed 8 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">32</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 9 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayPulseBlock"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock/inputBlock/(1 g)]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock/PM/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock/PD/(1 g)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayPulseBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayPulseBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayPulseBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 6 0)</param>
        <param name="constValue">32</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 6 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayPulseBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect/inputBlock/(1 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PD_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 6 0)</param>
        <param name="constValue">32</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 6 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_DelayValidBlock_PM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/FFT2_btb/latch_1L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 24 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 24 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 9 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 9 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_TrivialTwiddle/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT4/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout3/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT4_VectorFanout3/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 27 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/BitExtract7/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/FFT2_btb/(1 qv)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/VectorFanout3/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">16</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/FFT2_btb/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/FFT2_btb/(3 qsop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/FFT2_btb/(4 qdrop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/FFT2_btb/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT2_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/inputBlock/(2 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/inputBlock/(4 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <param name="(1 rotate)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/Const/primWireOut]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/FFT2_btb/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/FFT2_btb/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 26 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 27 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 26 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 27 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 1) (1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 11 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 11 15)) (typeComplex (typeSFixed 11 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 12 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb/drop_L1/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_vdelay1/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayValidBlock/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayValidBlock/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 26 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">16</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayPulseBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayPulseBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(3 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/latch_1L/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_1L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(3 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb/latch_0L/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 26 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 26 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 10 15)) (typeComplex (typeSFixed 10 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">8</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 11 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayPulseBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/DelayPulseBlock"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayPulseBlock/inputBlock/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">8</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayValidBlock/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">8</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/FFT2_btb/latch_1L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 26 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 26 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 11 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 11 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_TrivialTwiddle/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT5/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout3/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT5_VectorFanout3/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 29 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/BitExtract7/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/FFT2_btb/(1 qv)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/VectorFanout3/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/FFT2_btb/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayStage_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/FFT2_btb/(3 qsop)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/FFT2_btb/(4 qdrop)]</param>
        <wire name="(1 qsop)"/>
        <wire name="(2 qdrop)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/FFT2_btb/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT2_btb">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/inputBlock/(2 d)]</param>
        <param name="(3 sop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/inputBlock/(3 sop)]</param>
        <param name="(4 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/inputBlock/(4 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qsop)"/>
        <wire name="(4 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <param name="(1 rotate)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/Const/primWireOut]</param>
        <param name="(3 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/FFT2_btb/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/FFT2_btb/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/DelayStage_btb/(1 qsop)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6/DelayStage_btb/(2 qdrop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 28 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 29 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 28 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 29 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/MuxA/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/SampleDelay/primWireOut]</param>
        <param name="addSubPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="blockType">addSubBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 28 15 0 1 1) (1 29 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="MuxA">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/SampleDelay/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 29 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/AddSub/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 13 15))</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 13 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/DelayStage_btb"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 sop true false false false 1 0 1)) ((2 qdrop false ^4 4 0 1) (1 qsop true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="drop_L0">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb/inputBlock/(1 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb/inputBlock/(2 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="drop_L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb/drop_L0/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sop)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb/vdelay1/(1 qg)]</param>
        <param name="(2 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb/drop_L1/(1 q)]</param>
      </block>
      <block name="vdelay1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_vdelay1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb/inputBlock/(1 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/DelayStage_btb/drop_L0"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L0/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/DelayStage_btb/drop_L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_drop_L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_vdelay1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/DelayStage_btb/vdelay1"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_vdelay1/inputBlock/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_vdelay1/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayStage_btb_vdelay1/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayValidBlock/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayValidBlock/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 15 1) (4 drop false ^4 4 0 1) (3 sop true false false false 1 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 28 15 1) (4 qdrop false ^4 4 0 1) (3 qsop true false false false 1 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayPulseBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayPulseBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(3 sop)]</param>
        <wire name="(1 qg)"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayValidBlock]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 sop)"/>
        <wire name="(4 drop)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/latch_1L/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_1L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(3 sop)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/inputBlock/(4 drop)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/BFU/(1 q)]</param>
        <param name="(3 qsop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/DelayPulseBlock/(1 qg)]</param>
        <param name="(4 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb/latch_0L/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 28 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1))</param>
        <param name="(1 s)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 28 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 27 15 0 1 1) (1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 12 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 1) (1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 12 15)) (typeComplex (typeSFixed 12 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1) (1 28 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_BFU_BFU_implementation/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 13 15))</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayPulseBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/DelayPulseBlock"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 qg true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayPulseBlock/inputBlock/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qg)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayPulseBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayValidBlock">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayValidBlock/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_DelayValidBlock/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/FFT2_btb/latch_1L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_FFT2_btb_latch_1L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1) (1 28 15 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 28 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 28 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 0) (1 28 15 0 1 0) (1 28 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 0) (1 28 15 0 1 0) (1 28 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 0) (1 28 15 0 1 0) (1 28 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 15 0 1 0) (1 28 15 0 1 0) (1 28 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 0) (1 28 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 13 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 0) (1 28 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 13 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1) (1 28 15 0 1 0) (1 28 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 28 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_TrivialTwiddle/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 28 15 0 1 0) (1 28 15 0 1 0) (1 28 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout2/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout2/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/FFT6/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout3/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_FFT6_VectorFanout3/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 14 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1"</param>
      <param name="simulinkPortData">(((2 d false true false true 18 14 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 19 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 3 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 18 14 0 1 1) (1 18 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 4 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 36 32 0 1 1) (1 19 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/TwiddleCounter/(1 count)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/VectorFanout1/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 15 0 1 1) (1 36 32 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/TwiddleRom/(1 w)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 a)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/TwiddleCounter/(1 count)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(1 v)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(3 drop)]</param>
        <wire name="(1 count)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 14 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 6 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^17 0xF.b14be7fbae58p-4 0xE.c835e79946a3p-4 0xD.4db3148750d18p-4 0xB.504f333f9de68p-4 0x8.e39d9cd734648p-4 0x6.1f78a9abaa59p-4 0x3.1f17078d34c1ap-4 0x4.69898cc51701cp-56 -0x3.1f17078d34c1p-4 -0x6.1f78a9abaa588p-4 -0x8.e39d9cd73463p-4 -0xB.504f333f9de6p-4 -0xD.4db3148750d2p-4 -0xE.c835e79946a3p-4 -0xF.b14be7fbae58p-4 1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4 1 0xF.4fa0ab6316edp-4 0xD.4db3148750d18p-4 0xA.267992848eebp-4 0x6.1f78a9abaa59p-4 0x1.917a6bc29b438p-4 -0x3.1f17078d34c1p-4 -0x7.8ad74e01bd8fp-4 -0xB.504f333f9de6p-4 -0xE.1c5978c05ed8p-4 -0xF.b14be7fbae58p-4 -0xF.ec46d1e89293p-4 -0xE.c835e79946a38p-4 -0xC.5e40358a8ba1p-4 -0x8.e39d9cd73464p-4 -0x4.a5018bb567c1cp-4) (0 ^17 -0x3.1f17078d34c14p-4 -0x6.1f78a9abaa58cp-4 -0x8.e39d9cd73464p-4 -0xB.504f333f9de6p-4 -0xD.4db3148750d18p-4 -0xE.c835e79946a3p-4 -0xF.b14be7fbae58p-4 -1 -0xF.b14be7fbae58p-4 -0xE.c835e79946a3p-4 -0xD.4db3148750d2p-4 -0xB.504f333f9de68p-4 -0x8.e39d9cd73464p-4 -0x6.1f78a9abaa594p-4 -0x3.1f17078d34c2ep-4 0 -0x1.917a6bc29b42cp-4 -0x3.1f17078d34c14p-4 -0x4.a5018bb567c14p-4 -0x6.1f78a9abaa58cp-4 -0x7.8ad74e01bd8ecp-4 -0x8.e39d9cd73464p-4 -0xA.267992848eebp-4 -0xB.504f333f9de6p-4 -0xC.5e40358a8bap-4 -0xD.4db3148750d18p-4 -0xE.1c5978c05ed8p-4 -0xE.c835e79946a3p-4 -0xF.4fa0ab6316ed8p-4 -0xF.b14be7fbae58p-4 -0xF.ec46d1e892928p-4 0 -0x4.a5018bb567c14p-4 -0x8.e39d9cd73464p-4 -0xC.5e40358a8bap-4 -0xE.c835e79946a3p-4 -0xF.ec46d1e892928p-4 -0xF.b14be7fbae58p-4 -0xE.1c5978c05ed88p-4 -0xB.504f333f9de68p-4 -0x7.8ad74e01bd8fcp-4 -0x3.1f17078d34c2ep-4 0x1.917a6bc29b42bp-4 0x6.1f78a9abaa584p-4 0xA.267992848eeap-4 0xD.4db3148750d18p-4 0xF.4fa0ab6316edp-4))</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 17))</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 17))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_RALUT/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/Mux1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4) (1 6 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/ZeroBit/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/ZeroVal1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/ZeroVal/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleAngle_TA_implementation/Add/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1/TwiddleCounter"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 count false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/inputBlock/(1 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/inputBlock/(2 drop)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/ShiftLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 2 3 4 5 6 7 8 9 10 11 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/Convert/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/ShiftLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 1 2 4 8 16 32 64 128 256 512 1024 2048 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 count)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/Shift/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 6 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
        <param name="(1 swap)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Q13/primWireOut]</param>
        <param name="(2 d0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4)</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 17)</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Q13/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Ndivided4/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Q23/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 17)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 w)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 18 17 1) (3 d1 false true false false 18 17 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 18 17 1) (2 q1 false true false false 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="(1 q0)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 18 17 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle1_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 21 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 39 32 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/TwiddleCounter/(1 count)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/VectorFanout1/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 21 15 0 1 1) (1 39 32 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/TwiddleRom/(1 w)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 a)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/TwiddleCounter/(1 count)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 10 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(1 v)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(3 drop)]</param>
        <wire name="(1 count)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 4 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4) (0 ^5 -0xB.504f333f9de6p-4 -1 -0xB.504f333f9de68p-4 0 -0x6.1f78a9abaa58cp-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a3p-4 0 -0xE.c835e79946a3p-4 -0xB.504f333f9de68p-4 0x6.1f78a9abaa584p-4))</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 17))</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 17))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_RALUT/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/Mux1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/ZeroBit/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/ZeroVal1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/ZeroVal/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleAngle_TA_implementation/Add/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 10 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2/TwiddleCounter"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 count false ^4 10 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/inputBlock/(1 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/inputBlock/(2 drop)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 10 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/ShiftLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 4 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 0 0 1 2 3 4 5 6 7 8 9 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/Convert/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/ShiftLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 1 1 1 2 4 8 16 32 64 128 256 512 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <param name="(1 count)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/Shift/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
        <param name="(1 swap)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Q13/primWireOut]</param>
        <param name="(2 d0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4)</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 17)</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Q13/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Ndivided4/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Q23/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 17)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 w)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 18 17 1) (3 d1 false true false false 18 17 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 18 17 1) (2 q1 false true false false 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="(1 q0)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle2/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 18 17 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle2_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 23 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 41 32 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/TwiddleCounter/(1 count)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/VectorFanout1/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 23 15 0 1 1) (1 41 32 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/TwiddleRom/(1 w)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 a)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/TwiddleCounter/(1 count)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(1 v)]</param>
        <param name="(2 drop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(3 drop)]</param>
        <wire name="(1 count)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 12 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^65 0xF.fb10f1bcb6bfp-4 0xF.ec46d1e89293p-4 0xF.d3aabf84528b8p-4 0xF.b14be7fbae58p-4 0xF.853f7dc9186b8p-4 0xF.4fa0ab6316edp-4 0xF.1090827b43728p-4 0xE.c835e79946a3p-4 0xE.76bd7a1e63b98p-4 0xE.1c5978c05ed88p-4 0xD.b941a28cb71fp-4 0xD.4db3148750d18p-4 0xC.d9f023f9c3a08p-4 0xC.5e40358a8ba08p-4 0xB.daef913557d8p-4 0xB.504f333f9de68p-4 0xA.beb49a46765p-4 0xA.267992848eebp-4 0x9.87fbfe70b81bp-4 0x8.e39d9cd734648p-4 0x8.39c3cc917ff68p-4 0x7.8ad74e01bd8f8p-4 0x6.d744027857308p-4 0x6.1f78a9abaa59p-4 0x5.63e69d6ac7f74p-4 0x4.a5018bb567c14p-4 0x3.e33f2f642be3cp-4 0x3.1f17078d34c1ap-4 0x2.59020dd1cc274p-4 0x1.917a6bc29b438p-4 0xC.8fb2f886ec12p-8 0x4.69898cc51701cp-56 -0xC.8fb2f886ec098p-8 -0x1.917a6bc29b42fp-4 -0x2.59020dd1cc26cp-4 -0x3.1f17078d34c1p-4 -0x3.e33f2f642be34p-4 -0x4.a5018bb567c08p-4 -0x5.63e69d6ac7f6cp-4 -0x6.1f78a9abaa588p-4 -0x6.d7440278572fp-4 -0x7.8ad74e01bd8fp-4 -0x8.39c3cc917ff6p-4 -0x8.e39d9cd73463p-4 -0x9.87fbfe70b81a8p-4 -0xA.267992848eea8p-4 -0xA.beb49a46765p-4 -0xB.504f333f9de6p-4 -0xB.daef913557d68p-4 -0xC.5e40358a8ba08p-4 -0xC.d9f023f9c3ap-4 -0xD.4db3148750d2p-4 -0xD.b941a28cb71e8p-4 -0xE.1c5978c05ed8p-4 -0xE.76bd7a1e63b98p-4 -0xE.c835e79946a3p-4 -0xF.1090827b4372p-4 -0xF.4fa0ab6316edp-4 -0xF.853f7dc9186b8p-4 -0xF.b14be7fbae58p-4 -0xF.d3aabf84528b8p-4 -0xF.ec46d1e892928p-4 -0xF.fb10f1bcb6bfp-4 1 0xF.fec4304266868p-4 0xF.fb10f1bcb6bfp-4 0xF.f4e6d680c41dp-4 0xF.ec46d1e89293p-4 0xF.e1323870cfe98p-4 0xF.d3aabf84528b8p-4 0xF.c3b27d38a5d48p-4 0xF.b14be7fbae58p-4 0xF.9c79d63272c48p-4 0xF.853f7dc9186b8p-4 0xF.6ba073b424b18p-4 0xF.4fa0ab6316edp-4 0xF.314476247089p-4 0xF.1090827b43728p-4 0xE.ed89db66611e8p-4 0xE.c835e79946a3p-4 0xE.a09a68a6e49dp-4 0xE.76bd7a1e63b98p-4 0xE.4aa5909a08fa8p-4 0xE.1c5978c05ed88p-4 0xD.ebe05637ca95p-4 0xD.b941a28cb71fp-4 0xD.84852c0a81p-4 0xD.4db3148750d18p-4 0xD.14d3d02313c1p-4 0xC.d9f023f9c3a08p-4 0xC.9d1124c931fep-4 0xC.5e40358a8ba08p-4 0xC.1d8705ffcbb7p-4 0xB.daef913557d8p-4 0xB.96841bf7ffcb8p-4 0xB.504f333f9de68p-4 0xB.085baa8e966f8p-4 0xA.beb49a46765p-4 0xA.73655df1f2f5p-4 0xA.267992848eebp-4 0x9.d7fd1490285c8p-4 0x9.87fbfe70b81bp-4 0x9.3682a66e896f8p-4 0x8.e39d9cd734648p-4 0x8.8f59aa0da5918p-4 0x8.39c3cc917ff68p-4 0x7.e2e936fe26aecp-4 0x7.8ad74e01bd8f8p-4 0x7.319ba64c71178p-4 0x6.d744027857308p-4 0x6.7bde50ea3b628p-4 0x6.1f78a9abaa59p-4 0x5.c2214c3e91684p-4 0x5.63e69d6ac7f74p-4 0x5.04d72505d980cp-4 0x4.a5018bb567c14p-4 0x4.447498ac7d9ep-4 0x3.e33f2f642be3cp-4 0x3.81704d4fc9ec4p-4 0x3.1f17078d34c1ap-4 0x2.bc42889167f96p-4 0x2.59020dd1cc274p-4 0x1.f564e56a97314p-4 0x1.917a6bc29b438p-4 0x1.2d52092ce19f8p-4 0xC.8fb2f886ec12p-8 0x6.48557de8d99dcp-8 1 0xF.f4e6d680c41dp-4 0xF.d3aabf84528b8p-4 0xF.9c79d63272c48p-4 0xF.4fa0ab6316edp-4 0xE.ed89db66611e8p-4 0xE.76bd7a1e63b98p-4 0xD.ebe05637ca95p-4 0xD.4db3148750d18p-4 0xC.9d1124c931fep-4 0xB.daef913557d8p-4 0xB.085baa8e966f8p-4 0xA.267992848eebp-4 0x9.3682a66e896f8p-4 0x8.39c3cc917ff68p-4 0x7.319ba64c71178p-4 0x6.1f78a9abaa59p-4 0x5.04d72505d980cp-4 0x3.e33f2f642be3cp-4 0x2.bc42889167f96p-4 0x1.917a6bc29b438p-4 0x6.48557de8d99dcp-8 -0xC.8fb2f886ec098p-8 -0x1.f564e56a9730bp-4 -0x3.1f17078d34c1p-4 -0x4.447498ac7d9d8p-4 -0x5.63e69d6ac7f6cp-4 -0x6.7bde50ea3b62p-4 -0x7.8ad74e01bd8fp-4 -0x8.8f59aa0da5908p-4 -0x9.87fbfe70b81a8p-4 -0xA.73655df1f2f38p-4 -0xB.504f333f9de6p-4 -0xC.1d8705ffcbb78p-4 -0xC.d9f023f9c3ap-4 -0xD.84852c0a81p-4 -0xE.1c5978c05ed8p-4 -0xE.a09a68a6e49dp-4 -0xF.1090827b4372p-4 -0xF.6ba073b424b18p-4 -0xF.b14be7fbae58p-4 -0xF.e1323870cfe98p-4 -0xF.fb10f1bcb6bfp-4 -0xF.fec4304266868p-4 -0xF.ec46d1e89293p-4 -0xF.c3b27d38a5d5p-4 -0xF.853f7dc9186b8p-4 -0xF.3144762470898p-4 -0xE.c835e79946a38p-4 -0xE.4aa5909a08fa8p-4 -0xD.b941a28cb71fp-4 -0xD.14d3d02313c1p-4 -0xC.5e40358a8ba1p-4 -0xB.96841bf7ffcb8p-4 -0xA.beb49a467651p-4 -0x9.d7fd1490285e8p-4 -0x8.e39d9cd73464p-4 -0x7.e2e936fe26af4p-4 -0x6.d74402785731cp-4 -0x5.c2214c3e9166cp-4 -0x4.a5018bb567c1cp-4 -0x3.81704d4fc9edcp-4 -0x2.59020dd1cc29cp-4 -0x1.2d52092ce19f1p-4 1 0xF.ffb10b4dc96d8p-4 0xF.fec4304266868p-4 0xF.fd3977ff7bae8p-4 0xF.fb10f1bcb6bfp-4 0xF.f84ab2c738d68p-4 0xF.f4e6d680c41dp-4 0xF.f0e57e5ead848p-4 0xF.ec46d1e89293p-4 0xF.e70afeb6d33d8p-4 0xF.e1323870cfe98p-4 0xF.dabcb8caeba08p-4 0xF.d3aabf84528b8p-4 0xF.cbfc926484cd8p-4 0xF.c3b27d38a5d48p-4 0xF.baccd1d0903b8p-4 0xF.b14be7fbae58p-4 0xF.a7301d8597968p-4 0xF.9c79d63272c48p-4 0xF.91297bbb1d6dp-4 0xF.853f7dc9186b8p-4 0xF.78bc51f239e1p-4 0xF.6ba073b424b18p-4 0xF.5dec646f85bap-4 0xF.4fa0ab6316edp-4 0xF.40bdd5a668868p-4 0xF.314476247089p-4 0xF.21352595e0bfp-4 0xF.1090827b43728p-4 0xE.ff573116df158p-4 0xE.ed89db66611e8p-4 0xE.db29311c504d8p-4 0xE.c835e79946a3p-4 0xE.b4b0b9e4f3458p-4 0xE.a09a68a6e49dp-4 0xE.8bf3ba1f1aeep-4 0xE.76bd7a1e63b98p-4 0xE.60f879fe7e2ep-4 0xE.4aa5909a08fa8p-4 0xE.33c59a4439cd8p-4 0xE.1c5978c05ed88p-4 0xE.046213392aa48p-4 0xD.ebe05637ca95p-4 0xD.d2d5339ac869p-4 0xD.b941a28cb71fp-4 0xD.9f269f7aab89p-4 0xD.84852c0a81p-4 0xD.695e4f10ea888p-4 0xD.4db3148750d18p-4 0xD.31848d817d71p-4 0xD.14d3d02313c1p-4 0xC.f7a1f794d7cap-4 0xC.d9f023f9c3a08p-4 0xC.bbbf7a63eba1p-4 0xC.9d1124c931fep-4 0xC.7de651f7ca068p-4 0xC.5e40358a8ba08p-4 0xC.3e2007dd175f8p-4 0xC.1d8705ffcbb7p-4 0xB.fc7671ab8bb88p-4 0xB.daef913557d8p-4 0xB.b8f3af81b9308p-4 0xB.96841bf7ffcb8p-4 0xB.73a22a755457p-4 1 0xF.f84ab2c738d68p-4 0xF.e1323870cfe98p-4 0xF.baccd1d0903b8p-4 0xF.853f7dc9186b8p-4 0xF.40bdd5a668868p-4 0xE.ed89db66611e8p-4 0xE.8bf3ba1f1aeep-4 0xE.1c5978c05ed88p-4 0xD.9f269f7aab89p-4 0xD.14d3d02313c1p-4 0xC.7de651f7ca068p-4 0xB.daef913557d8p-4 0xB.2c8c92f83c1fp-4 0xA.73655df1f2f5p-4 0x9.b02c58832cf98p-4 0x8.e39d9cd734648p-4 0x8.0e7e43a61f5b8p-4 0x7.319ba64c71178p-4 0x6.4dca98ef24f5cp-4 0x5.63e69d6ac7f74p-4 0x4.74d10fd336cf4p-4 0x3.81704d4fc9ec4p-4 0x2.8aaed62527cbp-4 0x1.917a6bc29b438p-4 0x9.6c32baca2af2p-8 -0x6.48557de8d995p-8 -0x1.5f6d00a9aa40fp-4 -0x2.59020dd1cc26cp-4 -0x3.505404b60089ap-4 -0x4.447498ac7d9d8p-4 -0x5.3478909e39da4p-4 -0x6.1f78a9abaa588p-4 -0x7.0492760047b88p-4 -0x7.e2e936fe26ae4p-4 -0x8.b9a6b1ef6da38p-4 -0x9.87fbfe70b81a8p-4 -0xA.4d224dcd849b8p-4 -0xB.085baa8e966f8p-4 -0xB.b8f3af81b93p-4 -0xC.5e40358a8ba08p-4 -0xC.f7a1f794d7c98p-4 -0xD.84852c0a81p-4 -0xE.046213392aa4p-4 -0xE.76bd7a1e63b98p-4 -0xE.db29311c504dp-4 -0xF.314476247089p-4 -0xF.78bc51f239e1p-4 -0xF.b14be7fbae58p-4 -0xF.dabcb8caeba08p-4 -0xF.f4e6d680c41dp-4 -0xF.ffb10b4dc96d8p-4 -0xF.fb10f1bcb6bfp-4 -0xF.e70afeb6d33d8p-4 -0xF.c3b27d38a5d5p-4 -0xF.91297bbb1d6dp-4 -0xF.4fa0ab6316ed8p-4 -0xE.ff573116df158p-4 -0xE.a09a68a6e49dp-4 -0xE.33c59a4439cd8p-4 -0xD.b941a28cb71fp-4 -0xD.31848d817d71p-4 -0xC.9d1124c931fep-4 -0xB.fc7671ab8bb8p-4 1 0xF.fd3977ff7bae8p-4 0xF.f4e6d680c41dp-4 0xF.e70afeb6d33d8p-4 0xF.d3aabf84528b8p-4 0xF.baccd1d0903b8p-4 0xF.9c79d63272c48p-4 0xF.78bc51f239e1p-4 0xF.4fa0ab6316edp-4 0xF.21352595e0bfp-4 0xE.ed89db66611e8p-4 0xE.b4b0b9e4f3458p-4 0xE.76bd7a1e63b98p-4 0xE.33c59a4439cd8p-4 0xD.ebe05637ca95p-4 0xD.9f269f7aab89p-4 0xD.4db3148750d18p-4 0xC.f7a1f794d7cap-4 0xC.9d1124c931fep-4 0xC.3e2007dd175f8p-4 0xB.daef913557d8p-4 0xB.73a22a755457p-4 0xB.085baa8e966f8p-4 0xA.99414951aacbp-4 0xA.267992848eebp-4 0x9.b02c58832cf98p-4 0x9.3682a66e896f8p-4 0x8.b9a6b1ef6da48p-4 0x8.39c3cc917ff68p-4 0x7.b70654bbde35cp-4 0x7.319ba64c71178p-4 0x6.a9b20adb4ff3p-4 0x6.1f78a9abaa59p-4 0x5.931f774fc9f14p-4 0x5.04d72505d980cp-4 0x4.74d10fd336cf4p-4 0x3.e33f2f642be3cp-4 0x3.505404b6008a2p-4 0x2.bc42889167f96p-4 0x2.273e19db5eafp-4 0x1.917a6bc29b438p-4 0xF.b2b73cfc1075p-8 0x6.48557de8d99dcp-8 -0x3.243a3f9bd8e92p-8 -0xC.8fb2f886ec098p-8 -0x1.5f6d00a9aa40fp-4 -0x1.f564e56a9730bp-4 -0x2.8aaed62527ca8p-4 -0x3.1f17078d34c1p-4 -0x3.b269fca8a8624p-4 -0x4.447498ac7d9d8p-4 -0x4.d50430b860548p-4 -0x5.63e69d6ac7f6cp-4 -0x5.f0ea4c4773398p-4 -0x6.7bde50ea3b62p-4 -0x7.0492760047b88p-4 -0x7.8ad74e01bd8fp-4 -0x8.0e7e43a61f5bp-4 -0x8.8f59aa0da5908p-4 -0x9.0d3ccc99f5ac8p-4 -0x9.87fbfe70b81a8p-4 -0x9.ff6ca9a2ab698p-4 -0xA.73655df1f2f38p-4 -0xA.e3bddf3280c6p-4 1 0xF.f0e57e5ead848p-4 0xF.c3b27d38a5d48p-4 0xF.78bc51f239e1p-4 0xF.1090827b43728p-4 0xE.8bf3ba1f1aeep-4 0xD.ebe05637ca95p-4 0xD.31848d817d71p-4 0xC.5e40358a8ba08p-4 0xB.73a22a755457p-4 0xA.73655df1f2f5p-4 0x9.5f6d92fd79f5p-4 0x8.39c3cc917ff68p-4 0x7.0492760047bap-4 0x5.c2214c3e91684p-4 0x4.74d10fd336cf4p-4 0x3.1f17078d34c1ap-4 0x1.c3785c79ec2dep-4 0x6.48557de8d99dcp-8 -0xF.b2b73cfc106c8p-8 -0x2.59020dd1cc26cp-4 -0x3.b269fca8a8624p-4 -0x5.04d72505d98p-4 -0x6.4dca98ef24f54p-4 -0x7.8ad74e01bd8fp-4 -0x8.b9a6b1ef6da38p-4 -0x9.d7fd1490285cp-4 -0xA.e3bddf3280c6p-4 -0xB.daef913557d68p-4 -0xC.bbbf7a63eba08p-4 -0xD.84852c0a81p-4 -0xE.33c59a4439cdp-4 -0xE.c835e79946a3p-4 -0xF.40bdd5a668868p-4 -0xF.9c79d63272c4p-4 -0xF.dabcb8caeba08p-4 -0xF.fb10f1bcb6bfp-4 -0xF.fd3977ff7bae8p-4 -0xF.e1323870cfe98p-4 -0xF.a7301d8597968p-4 -0xF.4fa0ab6316ed8p-4 -0xE.db29311c504d8p-4 -0xE.4aa5909a08fa8p-4 -0xD.9f269f7aab898p-4 -0xC.d9f023f9c3a08p-4 -0xB.fc7671ab8bb8p-4 -0xB.085baa8e967p-4 -0x9.ff6ca9a2ab6a8p-4 -0x8.e39d9cd73464p-4 -0x7.b70654bbde348p-4 -0x6.7bde50ea3b64cp-4 -0x5.3478909e39dc4p-4 -0x3.e33f2f642be46p-4 -0x2.8aaed62527cbap-4 -0x1.2d52092ce19f1p-4 0x3.243a3f9bd9004p-8 0x1.917a6bc29b407p-4 0x2.edbb3bca17e48p-4 0x4.447498ac7d9dp-4 0x5.931f774fc9f14p-4 0x6.d744027857304p-4 0x8.0e7e43a61f5c8p-4 0x9.3682a66e896d8p-4 0xA.4d224dcd849bp-4 1 0xF.ffec42c74549p-4 0xF.ffb10b4dc96d8p-4 0xF.ff4e5a25a8d08p-4 0xF.fec4304266868p-4 0xF.fe128ef8e9fcp-4 0xF.fd3977ff7bae8p-4 0xF.fc38ed6dc0ef8p-4 0xF.fb10f1bcb6bfp-4 0xF.f9c187c6abaep-4 0xF.f84ab2c738d68p-4 0xF.f6ac765b39e2p-4 0xF.f4e6d680c41dp-4 0xF.f2f9d7971cap-4 0xF.f0e57e5ead848p-4 0xF.eea9cff8fa2bp-4 0xF.ec46d1e89293p-4 0xF.e9bc8a1105c2p-4 0xF.e70afeb6d33d8p-4 0xF.e432367f5b908p-4 0xF.e1323870cfe98p-4 0xF.de0b0bf220c3p-4 0xF.dabcb8caeba08p-4 0xF.d747472367dd8p-4 0xF.d3aabf84528b8p-4 0xF.cfe72ad6d964p-4 0xF.cbfc926484cd8p-4 0xF.c7eaffd720ed8p-4 0xF.c3b27d38a5d48p-4 0xF.bf5314f31eb7p-4 0xF.baccd1d0903b8p-4 0xF.b61fbefadddb8p-4 0xF.b14be7fbae58p-4 0xF.ac5158bc4f42p-4 0xF.a7301d8597968p-4 0xF.a1e842ffc96e8p-4 0xF.9c79d63272c48p-4 0xF.96e4e4844d4e8p-4 0xF.91297bbb1d6dp-4 0xF.8b47a9fb902e8p-4 0xF.853f7dc9186b8p-4 0xF.7f110605caf6p-4 0xF.78bc51f239e1p-4 0xF.7241712d4edep-4 0xF.6ba073b424b18p-4 0xF.64d969e1dfc2p-4 0xF.5dec646f85bap-4 0xF.56d97473d447p-4 0xF.4fa0ab6316edp-4 0xF.48421b0efbf98p-4 0xF.40bdd5a668868p-4 0xF.3913edb54ba2p-4 0xF.314476247089p-4 0xF.294f82394ffep-4 0xF.21352595e0bfp-4 0xF.18f5743867128p-4 0xF.1090827b43728p-4 0xF.08066514c056p-4 0xE.ff573116df158p-4 0xE.f682fbef23edp-4 0xE.ed89db66611e8p-4 0xE.e46be5a0813p-4 0xE.db29311c504d8p-4 0xE.d1c1d4b344c4p-4 1 0xF.f9c187c6abaep-4 0xF.e70afeb6d33d8p-4 0xF.c7eaffd720ed8p-4 0xF.9c79d63272c48p-4 0xF.64d969e1dfc2p-4 0xF.21352595e0bfp-4 0xE.d1c1d4b344c4p-4 0xE.76bd7a1e63b98p-4 0xE.106f1fd4b8d8p-4 0xD.9f269f7aab89p-4 0xD.233c6408cd64p-4 0xC.9d1124c931fep-4 0xC.0d0d99dabd66p-4 0xB.73a22a755457p-4 0xA.d146952eb9288p-4 0xA.267992848eebp-4 0x9.73c071f4750b8p-4 0x8.b9a6b1ef6da48p-4 0x7.f8bd92f9c484p-4 0x7.319ba64c71178p-4 0x6.64dc58506f7f8p-4 0x5.931f774fc9f14p-4 0x4.bd08b6bb00e24p-4 0x3.e33f2f642be3cp-4 0x3.066cdd138c99p-4 0x2.273e19db5eafp-4 0x1.4661179272096p-4 0x6.48557de8d99dcp-8 -0x7.da4dcc7473b44p-8 -0x1.5f6d00a9aa40fp-4 -0x2.4022da9d8f796p-4 -0x3.1f17078d34c1p-4 -0x3.fb9b835bfdbeep-4 -0x4.d50430b860548p-4 -0x5.aaa75f71df85cp-4 -0x6.7bde50ea3b62p-4 -0x7.4805ba3a76d64p-4 -0x8.0e7e43a61f5bp-4 -0x8.cead04f95cdb8p-4 -0x9.87fbfe70b81a8p-4 -0xA.39da8dcc39a38p-4 -0xA.e3bddf3280c6p-4 -0xB.8521598bb6bdp-4 -0xC.1d8705ffcbb78p-4 -0xC.ac77f24736ea8p-4 -0xD.31848d817d7p-4 -0xD.ac44ff490a02p-4 -0xE.1c5978c05ed8p-4 -0xE.816a7f595ec9p-4 -0xE.db29311c504dp-4 -0xF.294f82394ffep-4 -0xF.6ba073b424b18p-4 -0xF.a1e842ffc96ep-4 -0xF.cbfc926484cdp-4 -0xF.e9bc8a1105c2p-4 -0xF.fb10f1bcb6bfp-4 -0xF.ffec42c74549p-4 -0xF.f84ab2c738d68p-4 -0xF.e432367f5b91p-4 -0xF.c3b27d38a5d5p-4 -0xF.96e4e4844d4fp-4 -0xF.5dec646f85ba8p-4 -0xF.18f5743867128p-4 1 0xF.fe128ef8e9fcp-4 0xF.f84ab2c738d68p-4 0xF.eea9cff8fa2bp-4 0xF.e1323870cfe98p-4 0xF.cfe72ad6d964p-4 0xF.baccd1d0903b8p-4 0xF.a1e842ffc96e8p-4 0xF.853f7dc9186b8p-4 0xF.64d969e1dfc2p-4 0xF.40bdd5a668868p-4 0xF.18f5743867128p-4 0xE.ed89db66611e8p-4 0xE.be85815c767c8p-4 0xE.8bf3ba1f1aeep-4 0xE.55e0b4d05c808p-4 0xE.1c5978c05ed88p-4 0xD.df6be249c075p-4 0xD.9f269f7aab89p-4 0xD.5b992c8b606ap-4 0xD.14d3d02313c1p-4 0xC.cae7976c0691p-4 0xC.7de651f7ca068p-4 0xC.2de28d74ac66p-4 0xB.daef913557d8p-4 0xB.8521598bb6bdp-4 0xB.2c8c92f83c1fp-4 0xA.d146952eb9288p-4 0xA.73655df1f2f5p-4 0xA.12ff8bc735d9p-4 0x9.b02c58832cf98p-4 0x9.4b0393b14e54p-4 0x8.e39d9cd734648p-4 0x8.7a135d95473f8p-4 0x8.0e7e43a61f5b8p-4 0x7.a0f83abe14458p-4 0x7.319ba64c71178p-4 0x6.c0835b1fd002cp-4 0x6.4dca98ef24f5cp-4 0x5.d98d03c9063ep-4 0x5.63e69d6ac7f74p-4 0x4.ecf3be81052e4p-4 0x4.74d10fd336cf4p-4 0x3.fb9b835bfdbf8p-4 0x3.81704d4fc9ec4p-4 0x3.066cdd138c99p-4 0x2.8aaed62527cbp-4 0x2.0e5408f75063ep-4 0x1.917a6bc29b438p-4 0x1.1440134d709b6p-4 0x9.6c32baca2af2p-8 0x1.921f0fe67009fp-8 -0x6.48557de8d995p-8 -0xE.214689606bef8p-8 -0x1.5f6d00a9aa40fp-4 -0x1.dc70ecbae9fc8p-4 -0x2.59020dd1cc26cp-4 -0x2.d502609ec9564p-4 -0x3.505404b60089ap-4 -0x3.cad943c203438p-4 -0x4.447498ac7d9d8p-4 -0x4.bd08b6bb00e1cp-4 -0x5.3478909e39da4p-4 -0x5.aaa75f71df85cp-4 1 0xF.f2f9d7971cap-4 0xF.cbfc926484cd8p-4 0xF.8b47a9fb902e8p-4 0xF.314476247089p-4 0xE.be85815c767c8p-4 0xE.33c59a4439cd8p-4 0xD.91e6a38009dap-4 0xC.d9f023f9c3a08p-4 0xC.0d0d99dabd66p-4 0xB.2c8c92f83c1fp-4 0xA.39da8dcc39a38p-4 0x9.3682a66e896f8p-4 0x8.242b1357110d8p-4 0x7.0492760047bap-4 0x5.d98d03c9063ep-4 0x4.a5018bb567c14p-4 0x3.68e65de7ace44p-4 0x2.273e19db5eafp-4 0xE.214689606bf8p-8 -0x6.48557de8d995p-8 -0x1.aa7b724495c05p-4 -0x2.edbb3bca17e6p-4 -0x4.2c3673f6f6e3cp-4 -0x5.63e69d6ac7f6cp-4 -0x6.92d049f7a8788p-4 -0x7.b70654bbde354p-4 -0x8.cead04f95cdb8p-4 -0x9.d7fd1490285cp-4 -0xA.d146952eb9278p-4 -0xB.b8f3af81b93p-4 -0xC.8d8b37ea4edp-4 -0xD.4db3148750d2p-4 -0xD.f83270a9bbee8p-4 -0xE.8bf3ba1f1aeep-4 -0xF.08066514c056p-4 -0xF.6ba073b424b18p-4 -0xF.b61fbefadddb8p-4 -0xF.e70afeb6d33d8p-4 -0xF.fe128ef8e9fcp-4 -0xF.fb10f1bcb6bfp-4 -0xF.de0b0bf220c3p-4 -0xF.a7301d8597968p-4 -0xF.56d97473d447p-4 -0xE.ed89db66611e8p-4 -0xE.6becc4c5997bp-4 -0xD.d2d5339ac8698p-4 -0xD.233c6408cd648p-4 -0xC.5e40358a8ba1p-4 -0xB.8521598bb6bep-4 -0xA.99414951aaccp-4 -0x9.9c200686472dp-4 -0x8.8f59aa0da5918p-4 -0x7.74a3c5207318p-4 -0x6.4dca98ef24f64p-4 -0x5.1cae2955c413cp-4 -0x3.e33f2f642be46p-4 -0x2.a37bf0b2f8bd8p-4 -0x1.5f6d00a9aa431p-4 -0x1.921f0fe67002dp-8 0x1.2d52092ce19d6p-4 0x2.71db7619b1a24p-4 0x3.b269fca8a85fcp-4 0x4.ecf3be81052d4p-4 1 0xF.ff4e5a25a8d08p-4 0xF.fd3977ff7bae8p-4 0xF.f9c187c6abaep-4 0xF.f4e6d680c41dp-4 0xF.eea9cff8fa2bp-4 0xF.e70afeb6d33d8p-4 0xF.de0b0bf220c3p-4 0xF.d3aabf84528b8p-4 0xF.c7eaffd720ed8p-4 0xF.baccd1d0903b8p-4 0xF.ac5158bc4f42p-4 0xF.9c79d63272c48p-4 0xF.8b47a9fb902e8p-4 0xF.78bc51f239e1p-4 0xF.64d969e1dfc2p-4 0xF.4fa0ab6316edp-4 0xF.3913edb54ba2p-4 0xF.21352595e0bfp-4 0xF.08066514c056p-4 0xE.ed89db66611e8p-4 0xE.d1c1d4b344c4p-4 0xE.b4b0b9e4f3458p-4 0xE.9659107077cf8p-4 0xE.76bd7a1e63b98p-4 0xE.55e0b4d05c808p-4 0xE.33c59a4439cd8p-4 0xE.106f1fd4b8d8p-4 0xD.ebe05637ca95p-4 0xD.c61c693a82748p-4 0xD.9f269f7aab89p-4 0xD.77025a1e0a3ap-4 0xD.4db3148750d18p-4 0xD.233c6408cd64p-4 0xC.f7a1f794d7cap-4 0xC.cae7976c0691p-4 0xC.9d1124c931fep-4 0xC.6e22998b4c66p-4 0xC.3e2007dd175f8p-4 0xC.0d0d99dabd66p-4 0xB.daef913557d8p-4 0xB.a7ca46d469468p-4 0xB.73a22a755457p-4 0xB.3e7bc248d788p-4 0xB.085baa8e966f8p-4 0xA.d146952eb9288p-4 0xA.99414951aacbp-4 0xA.6050a2f600028p-4 0xA.267992848eebp-4 0x9.ebc11c62c1a2p-4 0x9.b02c58832cf98p-4 0x9.73c071f4750b8p-4 0x9.3682a66e896f8p-4 0x8.f87845de430d8p-4 0x8.b9a6b1ef6da48p-4 0x8.7a135d95473f8p-4 0x8.39c3cc917ff68p-4 0x7.f8bd92f9c484p-4 0x7.b70654bbde35cp-4 0x7.74a3c5207315cp-4 0x7.319ba64c71178p-4 0x6.edf3c8c12f408p-4 0x6.a9b20adb4ff3p-4 0x6.64dc58506f7f8p-4 1 0xF.f6ac765b39e2p-4 0xF.dabcb8caeba08p-4 0xF.ac5158bc4f42p-4 0xF.6ba073b424b18p-4 0xF.18f5743867128p-4 0xE.b4b0b9e4f3458p-4 0xE.3f4729119e798p-4 0xD.b941a28cb71fp-4 0xD.233c6408cd64p-4 0xC.7de651f7ca068p-4 0xB.ca002ba7aaf2p-4 0xB.085baa8e966f8p-4 0xA.39da8dcc39a38p-4 0x9.5f6d92fd79f5p-4 0x8.7a135d95473f8p-4 0x7.8ad74e01bd8f8p-4 0x6.92d049f7a879p-4 0x5.931f774fc9f14p-4 0x4.8ceeeaf0eedc4p-4 0x3.81704d4fc9ec4p-4 0x2.71db7619b1a26p-4 0x1.5f6d00a9aa418p-4 0x4.b64daef8c3bf4p-8 -0xC.8fb2f886ec098p-8 -0x1.dc70ecbae9fc8p-4 -0x2.edbb3bca17e6p-4 -0x3.fb9b835bfdbeep-4 -0x5.04d72505d98p-4 -0x6.0838ec13aab0cp-4 -0x7.0492760047b88p-4 -0x7.f8bd92f9c482cp-4 -0x8.e39d9cd73463p-4 -0x9.c420c2eff5918p-4 -0xA.99414951aacb8p-4 -0xB.6206b9e0c13bp-4 -0xC.1d8705ffcbb78p-4 -0xC.cae7976c06918p-4 -0xD.695e4f10ea888p-4 -0xD.f83270a9bbee8p-4 -0xE.76bd7a1e63b98p-4 -0xE.e46be5a0813p-4 -0xF.40bdd5a668868p-4 -0xF.8b47a9fb902e8p-4 -0xF.c3b27d38a5d48p-4 -0xF.e9bc8a1105c2p-4 -0xF.fd3977ff7bae8p-4 -0xF.fe128ef8e9fcp-4 -0xF.ec46d1e89293p-4 -0xF.c7eaffd720ed8p-4 -0xF.91297bbb1d6dp-4 -0xF.48421b0efbf98p-4 -0xE.ed89db66611e8p-4 -0xE.816a7f595ec98p-4 -0xE.046213392aa48p-4 -0xD.77025a1e0a3ap-4 -0xC.d9f023f9c3a08p-4 -0xC.2de28d74ac668p-4 -0xB.73a22a7554578p-4 -0xA.ac081c4ba89cp-4 -0x9.d7fd1490285e8p-4 -0x8.f87845de430f8p-4 -0x8.0e7e43a61f5ep-4 -0x7.1b1fd265c005p-4 1 0xF.fc38ed6dc0ef8p-4 0xF.f0e57e5ead848p-4 0xF.de0b0bf220c3p-4 0xF.c3b27d38a5d48p-4 0xF.a1e842ffc96e8p-4 0xF.78bc51f239e1p-4 0xF.48421b0efbf98p-4 0xF.1090827b43728p-4 0xE.d1c1d4b344c4p-4 0xE.8bf3ba1f1aeep-4 0xE.3f4729119e798p-4 0xD.ebe05637ca95p-4 0xD.91e6a38009dap-4 0xD.31848d817d71p-4 0xC.cae7976c0691p-4 0xC.5e40358a8ba08p-4 0xB.ebc1b6619ed9p-4 0xB.73a22a755457p-4 0xA.f61a4ac1b83ap-4 0xA.73655df1f2f5p-4 0x9.ebc11c62c1a2p-4 0x9.5f6d92fd79f5p-4 0x8.cead04f95cdcp-4 0x8.39c3cc917ff68p-4 0x7.a0f83abe14458p-4 0x7.0492760047bap-4 0x6.64dc58506f7f8p-4 0x5.c2214c3e91684p-4 0x5.1cae2955c4154p-4 0x4.74d10fd336cf4p-4 0x3.cad943c20344p-4 0x3.1f17078d34c1ap-4 0x2.71db7619b1a26p-4 0x1.c3785c79ec2dep-4 0x1.1440134d709b6p-4 0x6.48557de8d99dcp-8 -0x4.b64daef8c3b64p-8 -0xF.b2b73cfc106c8p-8 -0x1.aa7b724495c05p-4 -0x2.59020dd1cc26cp-4 -0x3.066cdd138c988p-4 -0x3.b269fca8a8624p-4 -0x4.5ca835dd945d4p-4 -0x5.04d72505d98p-4 -0x5.aaa75f71df85cp-4 -0x6.4dca98ef24f54p-4 -0x6.edf3c8c12f404p-4 -0x7.8ad74e01bd8fp-4 -0x8.242b1357110d8p-4 -0x8.b9a6b1ef6da38p-4 -0x9.4b0393b14e538p-4 -0x9.d7fd1490285cp-4 -0xA.6050a2f60002p-4 -0xA.e3bddf3280c6p-4 -0xB.6206b9e0c13bp-4 -0xB.daef913557d68p-4 -0xC.4e3f4d26ea548p-4 -0xC.bbbf7a63eba08p-4 -0xD.233c6408cd64p-4 -0xD.84852c0a81p-4 -0xD.df6be249c075p-4 -0xE.33c59a4439cdp-4 -0xE.816a7f595ec9p-4 1 0xF.eea9cff8fa2bp-4 0xF.baccd1d0903b8p-4 0xF.64d969e1dfc2p-4 0xE.ed89db66611e8p-4 0xE.55e0b4d05c808p-4 0xD.9f269f7aab89p-4 0xC.cae7976c0691p-4 0xB.daef913557d8p-4 0xA.d146952eb9288p-4 0x9.b02c58832cf98p-4 0x8.7a135d95473f8p-4 0x7.319ba64c71178p-4 0x5.d98d03c9063ep-4 0x4.74d10fd336cf4p-4 0x3.066cdd138c99p-4 0x1.917a6bc29b438p-4 0x1.921f0fe67009fp-8 -0x1.5f6d00a9aa40fp-4 -0x2.d502609ec9564p-4 -0x4.447498ac7d9d8p-4 -0x5.aaa75f71df85cp-4 -0x7.0492760047b88p-4 -0x8.4f483a0be2f08p-4 -0x9.87fbfe70b81a8p-4 -0xA.ac081c4ba89bp-4 -0xB.b8f3af81b93p-4 -0xC.ac77f24736ea8p-4 -0xD.84852c0a81p-4 -0xE.3f4729119e798p-4 -0xE.db29311c504dp-4 -0xF.56d97473d4468p-4 -0xF.b14be7fbae58p-4 -0xF.e9bc8a1105c2p-4 -0xF.ffb10b4dc96d8p-4 -0xF.f2f9d7971ca08p-4 -0xF.c3b27d38a5d5p-4 -0xF.7241712d4edep-4 -0xE.ff573116df158p-4 -0xE.6becc4c5997bp-4 -0xD.b941a28cb71fp-4 -0xC.e8d8faf5406b8p-4 -0xB.fc7671ab8bb8p-4 -0xA.f61a4ac1b83ap-4 -0x9.d7fd1490285e8p-4 -0x8.a48ad799b675p-4 -0x7.5e5dd6e1b8e1cp-4 -0x6.0838ec13aab0cp-4 -0x4.a5018bb567c1cp-4 -0x3.37b97e5b886d8p-4 -0x1.c3785c79ec2e7p-4 -0x4.b64daef8c3d8p-8 0x1.2d52092ce19d6p-4 0x2.a37bf0b2f8bbep-4 0x4.13ee038dff68cp-4 0x5.7b89cde7a9a58p-4 0x6.d744027857304p-4 0x8.242b1357110dp-4 0x9.5f6d92fd79f48p-4 0xA.86604facd04dp-4 0xB.96841bf7ffcap-4 0xC.8d8b37ea4edp-4 0xD.695e4f10ea87p-4 0xE.28210095b482p-4 1 0xF.fffb10b10e81p-4 0xF.ffec42c74549p-4 0xF.ffd3964bc6278p-4 0xF.ffb10b4dc96d8p-4 0xF.ff84a1e29de88p-4 0xF.ff4e5a25a8d08p-4 0xF.ff0e343865bb8p-4 0xF.fec4304266868p-4 0xF.fe704e71533c8p-4 0xF.fe128ef8e9fcp-4 0xF.fdaaf212fed7p-4 0xF.fd3977ff7bae8p-4 0xF.fcbe2104600ap-4 0xF.fc38ed6dc0ef8p-4 0xF.fba9dd8dc8b2p-4 0xF.fb10f1bcb6bfp-4 0xF.fa6e2a58df698p-4 0xF.f9c187c6abaep-4 0xF.f90b0a7098f68p-4 0xF.f84ab2c738d68p-4 0xF.f780814130c88p-4 0xF.f6ac765b39e2p-4 0xF.f5ce929820878p-4 0xF.f4e6d680c41dp-4 0xF.f3f542a416bp-4 0xF.f2f9d7971cap-4 0xF.f1f495f4ec43p-4 0xF.f0e57e5ead848p-4 0xF.efcc917b99838p-4 0xF.eea9cff8fa2bp-4 0xF.ed7d3a8a29c6p-4 0xF.ec46d1e89293p-4 0xF.eb0696d3ae4fp-4 0xF.e9bc8a1105c2p-4 0xF.e868ac6c30438p-4 0xF.e70afeb6d33d8p-4 0xF.e5a381c8a1aap-4 0xF.e432367f5b908p-4 0xF.e2b71dbecd7bp-4 0xF.e1323870cfe98p-4 0xF.dfa3878546c4p-4 0xF.de0b0bf220c3p-4 0xF.dc68c6b356db8p-4 0xF.dabcb8caeba08p-4 0xF.d906e340eaa68p-4 0xF.d747472367dd8p-4 0xF.d57de5867eeep-4 0xF.d3aabf84528b8p-4 0xF.d1cdd63d0bc88p-4 0xF.cfe72ad6d964p-4 0xF.cdf6be7def148p-4 0xF.cbfc926484cd8p-4 0xF.c9f8a7c2d604p-4 0xF.c7eaffd720ed8p-4 0xF.c5d39be5a5bcp-4 0xF.c3b27d38a5d48p-4 0xF.c187a5206306p-4 0xF.bf5314f31eb7p-4 0xF.bd14ce0d1915p-4 0xF.baccd1d0903b8p-4 0xF.b87b21a5bf5b8p-4 0xF.b61fbefadddb8p-4 0xF.b3baab441e77p-4 1 0xF.fa6e2a58df698p-4 0xF.e9bc8a1105c2p-4 0xF.cdf6be7def148p-4 0xF.a7301d8597968p-4 0xF.7583a62852a2p-4 0xF.3913edb54ba2p-4 0xE.f20b07b6c6c08p-4 0xE.a09a68a6e49dp-4 0xE.44fac3814e098p-4 0xD.df6be249c075p-4 0xD.703479a2f6778p-4 0xC.f7a1f794d7cap-4 0xC.76084da436248p-4 0xB.ebc1b6619ed9p-4 0xB.592e7697f14ep-4 0xA.beb49a46765p-4 0xA.1cbfad9521cp-4 0x9.73c071f4750b8p-4 0x8.c42c8f9d23728p-4 0x8.0e7e43a61f5b8p-4 0x7.53340aea18278p-4 0x6.92d049f7a879p-4 0x5.cdd8f24984248p-4 0x5.04d72505d980cp-4 0x4.3856d385d274p-4 0x3.68e65de7ace44p-4 0x2.97162fef3f516p-4 0x1.c3785c79ec2dep-4 0xE.ea037cc047628p-8 0x1.921f0fe67009fp-8 -0xB.c6dd52c3a33bp-8 -0x1.917a6bc29b42fp-4 -0x2.656f7f28a2d4ep-4 -0x3.37b97e5b886c6p-4 -0x4.07c601ae7f73cp-4 -0x4.d50430b860548p-4 -0x5.9ee5272b58f24p-4 -0x6.64dc58506f7fp-4 -0x7.265ff0e194e14p-4 -0x7.e2e936fe26ae4p-4 -0x8.99f4e7f712a8p-4 -0x9.4b0393b14e538p-4 -0x9.f599f55f034p-4 -0xA.99414951aacb8p-4 -0xB.35879fa959c28p-4 -0xB.ca002ba7aaf2p-4 -0xC.56438f6f0ec3p-4 -0xC.d9f023f9c3ap-4 -0xD.54aa3d165cc7p-4 -0xD.c61c693a8274p-4 -0xE.2df7acff7c2c8p-4 -0xE.8bf3ba1f1aeep-4 -0xE.dfcf21cabacdp-4 -0xF.294f82394ffep-4 -0xF.6841af4cc8048p-4 -0xF.9c79d63272c4p-4 -0xF.c5d39be5a5bb8p-4 -0xF.e432367f5b908p-4 -0xF.f780814130c88p-4 -0xF.ffb10b4dc96d8p-4 -0xF.fcbe2104600ap-4 -0xF.eea9cff8fa2bp-4 -0xF.d57de5867eeep-4 1 0xF.fe704e71533c8p-4 0xF.f9c187c6abaep-4 0xF.f1f495f4ec43p-4 0xF.e70afeb6d33d8p-4 0xF.d906e340eaa68p-4 0xF.c7eaffd720ed8p-4 0xF.b3baab441e77p-4 0xF.9c79d63272c48p-4 0xF.822d0a67b9c6p-4 0xF.64d969e1dfc2p-4 0xF.4484add6b0128p-4 0xF.21352595e0bfp-4 0xE.faf1b54dd2cep-4 0xE.d1c1d4b344c4p-4 0xE.a5ad8d8c3a92p-4 0xE.76bd7a1e63b98p-4 0xE.44fac3814e098p-4 0xE.106f1fd4b8d8p-4 0xD.d924d05b62068p-4 0xD.9f269f7aab89p-4 0xD.627fde9f7d64p-4 0xD.233c6408cd64p-4 0xC.e16888783ae18p-4 0xC.9d1124c931fep-4 0xC.56438f6f0ec4p-4 0xC.0d0d99dabd66p-4 0xB.c17d8dc859ad8p-4 0xB.73a22a755457p-4 0xB.238aa1bfa9ad8p-4 0xA.d146952eb9288p-4 0xA.7ce612e652438p-4 0xA.267992848eebp-4 0x9.ce11f1eb18148p-4 0x9.73c071f4750b8p-4 0x9.1796b31609f08p-4 0x8.b9a6b1ef6da48p-4 0x8.5a02c3c7c2f6p-4 0x7.f8bd92f9c484p-4 0x7.95ea1b4f36094p-4 0x7.319ba64c71178p-4 0x6.cbe5c76cc65c8p-4 0x6.64dc58506f7f8p-4 0x5.fc9374dcd079p-4 0x5.931f774fc9f14p-4 0x5.2894f446e0bd8p-4 0x4.bd08b6bb00e24p-4 0x4.508fbbf1a4de8p-4 0x3.e33f2f642be3cp-4 0x3.752c669e2bb6p-4 0x3.066cdd138c99p-4 0x2.97162fef3f516p-4 0x2.273e19db5eafp-4 0x1.b6fa6ec38f64ep-4 0x1.4661179272096p-4 0xD.5880deafc18bp-8 0x6.48557de8d99dcp-8 -0xC.90fc5f66528a8p-12 -0x7.da4dcc7473b44p-8 -0xE.ea037cc047598p-8 -0x1.5f6d00a9aa40fp-4 -0x1.cff533b307db9p-4 -0x2.4022da9d8f796p-4 -0x2.afe010ca997b6p-4 1 0xF.f3f542a416bp-4 0xF.cfe72ad6d964p-4 0xF.940bfe2304e7p-4 0xF.40bdd5a668868p-4 0xE.d67a1673455c8p-4 0xE.55e0b4d05c808p-4 0xD.bfb34373c975p-4 0xD.14d3d02313c1p-4 0xC.56438f6f0ec4p-4 0xB.8521598bb6bdp-4 0xA.a2a7fa8acefep-4 0x9.b02c58832cf98p-4 0x8.af1b726df15e8p-4 0x7.a0f83abe14458p-4 0x6.875950ed42b04p-4 0x5.63e69d6ac7f74p-4 0x4.3856d385d274p-4 0x3.066cdd138c99p-4 0x1.cff533b307dc2p-4 0x9.6c32baca2af2p-8 -0xA.351cb7fc30b68p-8 -0x1.dc70ecbae9fc8p-4 -0x3.12c2e4f882ffcp-4 -0x4.447498ac7d9d8p-4 -0x5.6fb9e2e76ced8p-4 -0x6.92d049f7a8788p-4 -0x7.ac01a57c95888p-4 -0x8.b9a6b1ef6da38p-4 -0x9.ba298dc0bfc6p-4 -0xA.ac081c4ba89bp-4 -0xB.8dd64b0720dfp-4 -0xC.5e40358a8ba08p-4 -0xD.1c0c252c9de3p-4 -0xD.c61c693a8274p-4 -0xE.5b7105006d4cp-4 -0xE.db29311c504dp-4 -0xF.4484add6b012p-4 -0xF.96e4e4844d4e8p-4 -0xF.d1cdd63d0bc88p-4 -0xF.f4e6d680c41dp-4 -0xF.fffb10b10e81p-4 -0xF.f2f9d7971ca08p-4 -0xF.cdf6be7def148p-4 -0xF.91297bbb1d6dp-4 -0xF.3ced94d28b2dp-4 -0xE.d1c1d4b344c48p-4 -0xE.50478cdce225p-4 -0xD.b941a28cb71fp-4 -0xD.0d93696053af8p-4 -0xC.4e3f4d26ea558p-4 -0xB.7c654ce4adba8p-4 -0xA.99414951aaccp-4 -0x9.a6292960a6fp-4 -0x8.a48ad799b675p-4 -0x7.95ea1b4f360b8p-4 -0x6.7bde50ea3b64cp-4 -0x5.581004bd19efp-4 -0x4.2c3673f6f6e5cp-4 -0x2.fa14f77a5964ep-4 -0x1.c3785c79ec2e7p-4 -0x8.a342eda160ccp-8 0xA.fe006948669ap-8 0x1.e8eb7fde4aa3cp-4 1 0xF.ff84a1e29de88p-4 0xF.fe128ef8e9fcp-4 0xF.fba9dd8dc8b2p-4 0xF.f84ab2c738d68p-4 0xF.f3f542a416bp-4 0xF.eea9cff8fa2bp-4 0xF.e868ac6c30438p-4 0xF.e1323870cfe98p-4 0xF.d906e340eaa68p-4 0xF.cfe72ad6d964p-4 0xF.c5d39be5a5bcp-4 0xF.baccd1d0903b8p-4 0xF.aed376a1b42e8p-4 0xF.a1e842ffc96e8p-4 0xF.940bfe2304e7p-4 0xF.853f7dc9186b8p-4 0xF.7583a62852a2p-4 0xF.64d969e1dfc2p-4 0xF.5341c9f32cp-4 0xF.40bdd5a668868p-4 0xF.2d4eaa8233e98p-4 0xF.18f5743867128p-4 0xF.03b36c9407aap-4 0xE.ed89db66611e8p-4 0xE.d67a1673455c8p-4 0xE.be85815c767c8p-4 0xE.a5ad8d8c3a92p-4 0xE.8bf3ba1f1aeep-4 0xE.715993ccd03p-4 0xE.55e0b4d05c808p-4 0xE.398ac4cf556b8p-4 0xE.1c5978c05ed88p-4 0xD.fe4e92d0d8a38p-4 0xD.df6be249c075p-4 0xD.bfb34373c975p-4 0xD.9f269f7aab89p-4 0xD.7dc7ec4fabdbp-4 0xD.5b992c8b606ap-4 0xD.389c6f4eb07a8p-4 0xD.14d3d02313c1p-4 0xC.f04176da1239p-4 0xC.cae7976c0691p-4 0xC.a4c871d62536p-4 0xC.7de651f7ca068p-4 0xC.56438f6f0ec4p-4 0xC.2de28d74ac66p-4 0xC.04c5bab7297dp-4 0xB.daef913557d8p-4 0xB.b062961823b2p-4 0xB.8521598bb6bdp-4 0xB.592e7697f14ep-4 0xB.2c8c92f83c1fp-4 0xA.ff3e5ef2b508p-4 0xA.d146952eb9288p-4 0xA.a2a7fa8acefep-4 0xA.73655df1f2f5p-4 0xA.4381983048ff8p-4 0xA.12ff8bc735d9p-4 0x9.e1e224c0e28cp-4 0x9.b02c58832cf98p-4 0x9.7de125a2080a8p-4 0x9.4b0393b14e54p-4 0x9.1796b31609f08p-4 1 0xF.f780814130c88p-4 0xF.de0b0bf220c3p-4 0xF.b3baab441e77p-4 0xF.78bc51f239e1p-4 0xF.2d4eaa8233e98p-4 0xE.d1c1d4b344c4p-4 0xE.667710616f4f8p-4 0xD.ebe05637ca95p-4 0xD.627fde9f7d64p-4 0xC.cae7976c0691p-4 0xC.25b888d7c1fc8p-4 0xB.73a22a755457p-4 0xA.b561a8cbb24fp-4 0x9.ebc11c62c1a2p-4 0x9.1796b31609f08p-4 0x8.39c3cc917ff68p-4 0x7.53340aea18278p-4 0x6.64dc58506f7f8p-4 0x5.6fb9e2e76ceep-4 0x4.74d10fd336cf4p-4 0x3.752c669e2bb6p-4 0x2.71db7619b1a26p-4 0x1.6bf1b3e79b12fp-4 0x6.48557de8d99dcp-8 -0xA.351cb7fc30b68p-8 -0x1.aa7b724495c05p-4 -0x2.afe010ca997b6p-4 -0x3.b269fca8a8624p-4 -0x4.b10693a55147cp-4 -0x5.aaa75f71df85cp-4 -0x6.9e4334f6fcc68p-4 -0x7.8ad74e01bd8fp-4 -0x8.6f685c25e2598p-4 -0x9.4b0393b14e538p-4 -0xA.1cbfad9521bf8p-4 -0xA.e3bddf3280c6p-4 -0xB.9f2ac703ccap-4 -0xC.4e3f4d26ea548p-4 -0xC.f04176da1239p-4 -0xD.84852c0a81p-4 -0xE.0a6cee232f2bp-4 -0xE.816a7f595ec9p-4 -0xE.e8ff79c548ac8p-4 -0xF.40bdd5a668868p-4 -0xF.88485e44c7afp-4 -0xF.bf5314f31eb7p-4 -0xF.e5a381c8a1aap-4 -0xF.fb10f1bcb6bfp-4 -0xF.ff84a1e29de88p-4 -0xF.f2f9d7971ca08p-4 -0xF.d57de5867eeep-4 -0xF.a7301d8597968p-4 -0xF.6841af4cc805p-4 -0xF.18f5743867128p-4 -0xE.b99fa84606ff8p-4 -0xE.4aa5909a08fa8p-4 -0xD.cc7d0fec8abp-4 -0xD.3fac294ff34fp-4 -0xC.a4c871d62536p-4 -0xB.fc7671ab8bb8p-4 -0xB.4768f550ce398p-4 -0xA.86604facd04ep-4 -0x9.ba298dc0bfc88p-4 1 0xF.fcbe2104600ap-4 0xF.f2f9d7971cap-4 0xF.e2b71dbecd7bp-4 0xF.cbfc926484cd8p-4 0xF.aed376a1b42e8p-4 0xF.8b47a9fb902e8p-4 0xF.6167a58d7b59p-4 0xF.314476247089p-4 0xE.faf1b54dd2cep-4 0xE.be85815c767c8p-4 0xE.7c187467233d8p-4 0xE.33c59a4439cd8p-4 0xD.e5aa658691938p-4 0xD.91e6a38009dap-4 0xD.389c6f4eb07a8p-4 0xC.d9f023f9c3a08p-4 0xC.76084da436248p-4 0xC.0d0d99dabd66p-4 0xB.9f2ac703cca1p-4 0xB.2c8c92f83c1fp-4 0xA.b561a8cbb24fp-4 0xA.39da8dcc39a38p-4 0x9.ba298dc0bfc7p-4 0x9.3682a66e896f8p-4 0x8.af1b726df15e8p-4 0x8.242b1357110d8p-4 0x7.95ea1b4f36094p-4 0x7.0492760047bap-4 0x6.705f51037e7dp-4 0x5.d98d03c9063ep-4 0x5.4058f7065c128p-4 0x4.a5018bb567c14p-4 0x4.07c601ae7f744p-4 0x3.68e65de7ace44p-4 0x2.c8a35063b061cp-4 0x2.273e19db5eafp-4 0x1.84f8712c130a5p-4 0xE.214689606bf8p-8 0x3.ed452d573301ep-8 -0x6.48557de8d995p-8 -0x1.07b614e463057p-4 -0x1.aa7b724495c05p-4 -0x2.4c9329bfa6812p-4 -0x2.edbb3bca17e6p-4 -0x3.8db20a6bae9b6p-4 -0x4.2c3673f6f6e3cp-4 -0x4.c907ed8e2eab4p-4 -0x5.63e69d6ac7f6cp-4 -0x5.fc9374dcd0788p-4 -0x6.92d049f7a8788p-4 -0x7.265ff0e194e14p-4 -0x7.b70654bbde354p-4 -0x8.448890195845p-4 -0x8.cead04f95cdb8p-4 -0x9.553b743d75ac8p-4 -0x9.d7fd1490285cp-4 -0xA.56bca8b391788p-4 -0xA.d146952eb9278p-4 -0xB.4768f550ce388p-4 -0xB.b8f3af81b93p-4 -0xC.25b888d7c1fc8p-4 -0xC.8d8b37ea4edp-4 -0xC.f04176da1239p-4 1 0xF.efcc917b99838p-4 0xF.bf5314f31eb7p-4 0xF.6ef5b503c3288p-4 0xE.ff573116df158p-4 0xE.715993ccd03p-4 0xD.c61c693a82748p-4 0xC.fefa7898a4efp-4 0xC.1d8705ffcbb7p-4 0xB.238aa1bfa9ad8p-4 0xA.12ff8bc735d9p-4 0x8.ee0db26e2439p-4 0x7.b70654bbde35cp-4 0x6.705f51037e7dp-4 0x5.1cae2955c4154p-4 0x3.bea2c7e021336p-4 0x2.59020dd1cc274p-4 0xE.ea037cc047628p-8 -0x7.da4dcc7473b44p-8 -0x1.e8eb7fde4aa35p-4 -0x3.505404b60089ap-4 -0x4.b10693a55147cp-4 -0x6.0838ec13aab0cp-4 -0x7.53340aea18264p-4 -0x8.8f59aa0da5908p-4 -0x9.ba298dc0bfc6p-4 -0xA.d146952eb9278p-4 -0xB.d27b83dfcbe9p-4 -0xC.bbbf7a63eba08p-4 -0xD.8b3a1526517ap-4 -0xE.3f4729119e798p-4 -0xE.d67a1673455c8p-4 -0xF.4fa0ab6316edp-4 -0xF.a9c58fd796838p-4 -0xF.e432367f5b908p-4 -0xF.fe704e71533c8p-4 -0xF.f84ab2c738d68p-4 -0xF.d1cdd63d0bc88p-4 -0xF.8b47a9fb902fp-4 -0xF.2546ffc0e72f8p-4 -0xE.a09a68a6e49dp-4 -0xD.fe4e92d0d8a4p-4 -0xD.3fac294ff34fp-4 -0xC.66353a8c232a8p-4 -0xB.73a22a7554578p-4 -0xA.69de36ac4fcp-4 -0x9.4b0393b14e56p-4 -0x8.19572af6decbp-4 -0x6.d74402785731cp-4 -0x5.8756572230808p-4 -0x4.2c3673f6f6e5cp-4 -0x2.c8a35063b0614p-4 -0x1.5f6d00a9aa431p-4 0xC.90fc5f6652fdp-12 0x1.787586a5d5b0dp-4 0x2.e15fb1a118a0cp-4 0x4.447498ac7d9dp-4 0x5.9ee5272b58fp-4 0x6.edf3c8c12f3f8p-4 0x8.2ef9f618dc59p-4 0x9.5f6d92fd79f48p-4 0xA.7ce612e652418p-4 0xB.8521598bb6bdp-4 0xC.76084da43623p-4 1 0xF.ffd3964bc6278p-4 0xF.ff4e5a25a8d08p-4 0xF.fe704e71533c8p-4 0xF.fd3977ff7bae8p-4 0xF.fba9dd8dc8b2p-4 0xF.f9c187c6abaep-4 0xF.f780814130c88p-4 0xF.f4e6d680c41dp-4 0xF.f1f495f4ec43p-4 0xF.eea9cff8fa2bp-4 0xF.eb0696d3ae4fp-4 0xF.e70afeb6d33d8p-4 0xF.e2b71dbecd7bp-4 0xF.de0b0bf220c3p-4 0xF.d906e340eaa68p-4 0xF.d3aabf84528b8p-4 0xF.cdf6be7def148p-4 0xF.c7eaffd720ed8p-4 0xF.c187a5206306p-4 0xF.baccd1d0903b8p-4 0xF.b3baab441e77p-4 0xF.ac5158bc4f42p-4 0xF.a491035e55dap-4 0xF.9c79d63272c48p-4 0xF.940bfe2304e7p-4 0xF.8b47a9fb902e8p-4 0xF.822d0a67b9c6p-4 0xF.78bc51f239e1p-4 0xF.6ef5b503c3288p-4 0xF.64d969e1dfc2p-4 0xF.5a67a8adc4088p-4 0xF.4fa0ab6316edp-4 0xF.4484add6b0128p-4 0xF.3913edb54ba2p-4 0xF.2d4eaa8233e98p-4 0xF.21352595e0bfp-4 0xF.14c7a21c8cbdp-4 0xF.08066514c056p-4 0xE.faf1b54dd2cep-4 0xE.ed89db66611e8p-4 0xE.dfcf21cabacdp-4 0xE.d1c1d4b344c4p-4 0xE.c3624222d228p-4 0xE.b4b0b9e4f3458p-4 0xE.a5ad8d8c3a92p-4 0xE.9659107077cf8p-4 0xE.86b397ace95c8p-4 0xE.76bd7a1e63b98p-4 0xE.667710616f4f8p-4 0xE.55e0b4d05c808p-4 0xE.44fac3814e098p-4 0xE.33c59a4439cd8p-4 0xE.224198a0e002p-4 0xE.106f1fd4b8d8p-4 0xD.fe4e92d0d8a38p-4 0xD.ebe05637ca95p-4 0xD.d924d05b62068p-4 0xD.c61c693a82748p-4 0xD.b2c78a7ede238p-4 0xD.9f269f7aab89p-4 0xD.8b3a1526517a8p-4 0xD.77025a1e0a3ap-4 0xD.627fde9f7d64p-4 1 0xF.f90b0a7098f68p-4 0xF.e432367f5b908p-4 0xF.c187a5206306p-4 0xF.91297bbb1d6dp-4 0xF.5341c9f32cp-4 0xF.08066514c056p-4 0xE.afb8b944453f8p-4 0xE.4aa5909a08fa8p-4 0xD.d924d05b62068p-4 0xD.5b992c8b606ap-4 0xC.d26fd2158359p-4 0xC.3e2007dd175f8p-4 0xB.9f2ac703cca1p-4 0xA.f61a4ac1b83ap-4 0xA.4381983048ff8p-4 0x9.87fbfe70b81bp-4 0x8.c42c8f9d23728p-4 0x7.f8bd92f9c484p-4 0x7.265ff0e194e2cp-4 0x6.4dca98ef24f5cp-4 0x5.6fb9e2e76ceep-4 0x4.8ceeeaf0eedc4p-4 0x3.a62ee9a597bep-4 0x2.bc42889167f96p-4 0x1.cff533b307dc2p-4 0xE.214689606bf8p-8 -0xC.90fc5f66528a8p-12 -0xF.b2b73cfc106c8p-8 -0x1.e8eb7fde4aa35p-4 -0x2.d502609ec9564p-4 -0x3.bea2c7e02132cp-4 -0x4.a5018bb567c08p-4 -0x5.8756572230808p-4 -0x6.64dc58506f7fp-4 -0x7.3cd2ebb873484p-4 -0x8.0e7e43a61f5bp-4 -0x8.d9280b89b9de8p-4 -0x9.9c200686472a8p-4 -0xA.56bca8b391788p-4 -0xB.085baa8e966f8p-4 -0xB.b062961823b18p-4 -0xC.4e3f4d26ea548p-4 -0xC.e16888783ae08p-4 -0xD.695e4f10ea888p-4 -0xD.e5aa658691938p-4 -0xE.55e0b4d05c8p-4 -0xE.b99fa84606ffp-4 -0xF.1090827b4372p-4 -0xF.5a67a8adc4088p-4 -0xF.96e4e4844d4e8p-4 -0xF.c5d39be5a5bb8p-4 -0xF.e70afeb6d33d8p-4 -0xF.fa6e2a58df69p-4 -0xF.ffec42c74549p-4 -0xF.f780814130c88p-4 -0xF.e1323870cfe98p-4 -0xF.bd14ce0d1915p-4 -0xF.8b47a9fb902fp-4 -0xF.4bf61b00b598p-4 -0xE.ff573116df158p-4 -0xE.a5ad8d8c3a92p-4 -0xE.3f4729119e7ap-4 -0xD.cc7d0fec8abp-4 1 0xF.fdaaf212fed7p-4 0xF.f6ac765b39e2p-4 0xF.eb0696d3ae4fp-4 0xF.dabcb8caeba08p-4 0xF.c5d39be5a5bcp-4 0xF.ac5158bc4f42p-4 0xF.8e3d5f142384p-4 0xF.6ba073b424b18p-4 0xF.4484add6b0128p-4 0xF.18f5743867128p-4 0xE.e8ff79c548adp-4 0xE.b4b0b9e4f3458p-4 0xE.7c187467233d8p-4 0xE.3f4729119e798p-4 0xD.fe4e92d0d8a38p-4 0xD.b941a28cb71fp-4 0xD.703479a2f6778p-4 0xD.233c6408cd64p-4 0xC.d26fd2158359p-4 0xC.7de651f7ca068p-4 0xC.25b888d7c1fc8p-4 0xB.ca002ba7aaf2p-4 0xB.6ad7f7a557e6p-4 0xB.085baa8e966f8p-4 0xA.a2a7fa8acefep-4 0xA.39da8dcc39a38p-4 0x9.ce11f1eb18148p-4 0x9.5f6d92fd79f5p-4 0x8.ee0db26e2439p-4 0x8.7a135d95473f8p-4 0x8.03a06415c171p-4 0x7.8ad74e01bd8f8p-4 0x7.0fdb51c98c4ap-4 0x6.92d049f7a879p-4 0x6.13daaabce40f8p-4 0x5.931f774fc9f14p-4 0x5.10c437224dbcp-4 0x4.8ceeeaf0eedc4p-4 0x4.07c601ae7f744p-4 0x3.81704d4fc9ec4p-4 0x2.fa14f77a59636p-4 0x2.71db7619b1a26p-4 0x1.e8eb7fde4aa3ep-4 0x1.5f6d00a9aa418p-4 0xD.5880deafc18bp-8 0x4.b64daef8c3bf4p-8 -0x3.ed452d5732f92p-8 -0xC.8fb2f886ec098p-8 -0x1.52e774a4d4d09p-4 -0x1.dc70ecbae9fc8p-4 -0x2.656f7f28a2d4ep-4 -0x2.edbb3bca17e6p-4 -0x3.752c669e2bb58p-4 -0x3.fb9b835bfdbeep-4 -0x4.80e160f5c9ef4p-4 -0x5.04d72505d98p-4 -0x5.8756572230808p-4 -0x6.0838ec13aab0cp-4 -0x6.875950ed42afcp-4 -0x7.0492760047b88p-4 -0x7.7fbfd9aa50764p-4 -0x7.f8bd92f9c482cp-4 -0x8.6f685c25e2598p-4 1 0xF.f1f495f4ec43p-4 0xF.c7eaffd720ed8p-4 0xF.822d0a67b9c6p-4 0xF.21352595e0bfp-4 0xE.a5ad8d8c3a92p-4 0xE.106f1fd4b8d8p-4 0xD.627fde9f7d64p-4 0xC.9d1124c931fep-4 0xB.c17d8dc859ad8p-4 0xA.d146952eb9288p-4 0x9.ce11f1eb18148p-4 0x8.b9a6b1ef6da48p-4 0x7.95ea1b4f36094p-4 0x6.64dc58506f7f8p-4 0x5.2894f446e0bd8p-4 0x3.e33f2f642be3cp-4 0x2.97162fef3f516p-4 0x1.4661179272096p-4 -0xC.90fc5f66528a8p-12 -0x1.5f6d00a9aa40fp-4 -0x2.afe010ca997b6p-4 -0x3.fb9b835bfdbeep-4 -0x5.4058f7065c12p-4 -0x6.7bde50ea3b62p-4 -0x7.ac01a57c95888p-4 -0x8.cead04f95cdb8p-4 -0x9.e1e224c0e28bp-4 -0xA.e3bddf3280c6p-4 -0xB.d27b83dfcbe9p-4 -0xC.ac77f24736ea8p-4 -0xD.703479a2f6778p-4 -0xE.1c5978c05ed8p-4 -0xE.afb8b944453f8p-4 -0xF.294f82394ffep-4 -0xF.88485e44c7afp-4 -0xF.cbfc926484cdp-4 -0xF.f3f542a416bp-4 -0xF.ffec42c74549p-4 -0xF.efcc917b99838p-4 -0xF.c3b27d38a5d5p-4 -0xF.7beb728e51ep-4 -0xF.18f5743867128p-4 -0xE.9b7e3de5fdee8p-4 -0xE.046213392aa48p-4 -0xD.54aa3d165cc78p-4 -0xC.8d8b37ea4ed1p-4 -0xB.b062961823b28p-4 -0xA.beb49a467651p-4 -0x9.ba298dc0bfc88p-4 -0x8.a48ad799b675p-4 -0x7.7fbfd9aa50774p-4 -0x6.4dca98ef24f64p-4 -0x5.10c437224dbd4p-4 -0x3.cad943c203458p-4 -0x2.7e45eafb69116p-4 -0x1.2d52092ce19f1p-4 0x2.5b2d61ca12d8ep-8 0x1.787586a5d5b0dp-4 0x2.c8a35063b05fap-4 0x4.13ee038dff68cp-4 0x5.581004bd19ed8p-4 0x6.92d049f7a878cp-4 0x7.c20641affdfe8p-4 1 0xF.ff0e343865bb8p-4 0xF.fc38ed6dc0ef8p-4 0xF.f780814130c88p-4 0xF.f0e57e5ead848p-4 0xF.e868ac6c30438p-4 0xF.de0b0bf220c3p-4 0xF.d1cdd63d0bc88p-4 0xF.c3b27d38a5d48p-4 0xF.b3baab441e77p-4 0xF.a1e842ffc96e8p-4 0xF.8e3d5f142384p-4 0xF.78bc51f239e1p-4 0xF.6167a58d7b59p-4 0xF.48421b0efbf98p-4 0xF.2d4eaa8233e98p-4 0xF.1090827b43728p-4 0xE.f20b07b6c6c08p-4 0xE.d1c1d4b344c4p-4 0xE.afb8b944453f8p-4 0xE.8bf3ba1f1aeep-4 0xE.667710616f4f8p-4 0xE.3f4729119e798p-4 0xE.1668a498f1f88p-4 0xD.ebe05637ca95p-4 0xD.bfb34373c975p-4 0xD.91e6a38009dap-4 0xD.627fde9f7d64p-4 0xD.31848d817d71p-4 0xC.fefa7898a4efp-4 0xC.cae7976c0691p-4 0xC.95520fe2d40a8p-4 0xC.5e40358a8ba08p-4 0xC.25b888d7c1fc8p-4 0xB.ebc1b6619ed9p-4 0xB.b062961823b2p-4 0xB.73a22a755457p-4 0xB.35879fa959c38p-4 0xA.f61a4ac1b83ap-4 0xA.b561a8cbb24fp-4 0xA.73655df1f2f5p-4 0xA.302d34959951p-4 0x9.ebc11c62c1a2p-4 0x9.a6292960a6f1p-4 0x9.5f6d92fd79f5p-4 0x9.1796b31609f08p-4 0x8.cead04f95cdcp-4 0x8.84b9246854ab8p-4 0x8.39c3cc917ff68p-4 0x7.edd5d70934b74p-4 0x7.a0f83abe14458p-4 0x7.53340aea18278p-4 0x7.0492760047bap-4 0x6.b51cc49737024p-4 0x6.64dc58506f7f8p-4 0x6.13daaabce40f8p-4 0x5.c2214c3e91684p-4 0x5.6fb9e2e76ceep-4 0x5.1cae2955c4154p-4 0x4.c907ed8e2eabcp-4 0x4.74d10fd336cf4p-4 0x4.2013817ad9874p-4 0x3.cad943c20344p-4 0x3.752c669e2bb6p-4 1 0xF.f5ce929820878p-4 0xF.d747472367dd8p-4 0xF.a491035e55dap-4 0xF.5dec646f85bap-4 0xF.03b36c9407aap-4 0xE.9659107077cf8p-4 0xE.1668a498f1f88p-4 0xD.84852c0a81p-4 0xC.e16888783ae18p-4 0xC.2de28d74ac66p-4 0xB.6ad7f7a557e6p-4 0xA.99414951aacbp-4 0x9.ba298dc0bfc7p-4 0x8.cead04f95cdcp-4 0x7.d7f7b995b3688p-4 0x6.d744027857308p-4 0x5.cdd8f24984248p-4 0x4.bd08b6bb00e24p-4 0x3.a62ee9a597bep-4 0x2.8aaed62527cbp-4 0x1.6bf1b3e79b12fp-4 0x4.b64daef8c3bf4p-8 -0xD.5880deafc182p-8 -0x1.f564e56a9730bp-4 -0x3.12c2e4f882ffcp-4 -0x4.2c3673f6f6e3cp-4 -0x5.4058f7065c12p-4 -0x6.4dca98ef24f54p-4 -0x7.53340aea18264p-4 -0x8.4f483a0be2f08p-4 -0x9.40c5f7a69e5c8p-4 -0xA.267992848eea8p-4 -0xA.ff3e5ef2b508p-4 -0xB.ca002ba7aaf2p-4 -0xC.85bca1abaf7e8p-4 -0xD.31848d817d7p-4 -0xD.cc7d0fec8aafp-4 -0xE.55e0b4d05c8p-4 -0xE.cd006ec59ea28p-4 -0xF.314476247089p-4 -0xF.822d0a67b9c6p-4 -0xF.bf5314f31eb7p-4 -0xF.e868ac6c30438p-4 -0xF.fd3977ff7bae8p-4 -0xF.fdaaf212fed7p-4 -0xF.e9bc8a1105c28p-4 -0xF.c187a5206306p-4 -0xF.853f7dc9186b8p-4 -0xF.3530e2aea9d4p-4 -0xE.d1c1d4b344c48p-4 -0xE.5b7105006d4c8p-4 -0xD.d2d5339ac8698p-4 -0xD.389c6f4eb07bp-4 -0xC.8d8b37ea4ed1p-4 -0xB.d27b83dfcbe98p-4 -0xB.085baa8e967p-4 -0xA.302d34959951p-4 -0x9.4b0393b14e56p-4 -0x8.5a02c3c7c2f68p-4 -0x7.5e5dd6e1b8e1cp-4 -0x6.59556deae525cp-4 -0x5.4c36202bcf098p-4 -0x4.3856d385d272cp-4 1 0xF.fba9dd8dc8b2p-4 0xF.eea9cff8fa2bp-4 0xF.d906e340eaa68p-4 0xF.baccd1d0903b8p-4 0xF.940bfe2304e7p-4 0xF.64d969e1dfc2p-4 0xF.2d4eaa8233e98p-4 0xE.ed89db66611e8p-4 0xE.a5ad8d8c3a92p-4 0xE.55e0b4d05c808p-4 0xD.fe4e92d0d8a38p-4 0xD.9f269f7aab89p-4 0xD.389c6f4eb07a8p-4 0xC.cae7976c0691p-4 0xC.56438f6f0ec4p-4 0xB.daef913557d8p-4 0xB.592e7697f14ep-4 0xA.d146952eb9288p-4 0xA.4381983048ff8p-4 0x9.b02c58832cf98p-4 0x9.1796b31609f08p-4 0x8.7a135d95473f8p-4 0x7.d7f7b995b3688p-4 0x7.319ba64c71178p-4 0x6.875950ed42b04p-4 0x5.d98d03c9063ep-4 0x5.2894f446e0bd8p-4 0x4.74d10fd336cf4p-4 0x3.bea2c7e021336p-4 0x3.066cdd138c99p-4 0x2.4c9329bfa681cp-4 0x1.917a6bc29b438p-4 0xD.5880deafc18bp-8 0x1.921f0fe67009fp-8 -0xA.351cb7fc30b68p-8 -0x1.5f6d00a9aa40fp-4 -0x2.1ac9b7964cf0ep-4 -0x2.d502609ec9564p-4 -0x3.8db20a6bae9b6p-4 -0x4.447498ac7d9d8p-4 -0x4.f8e6fa5bb09bcp-4 -0x5.aaa75f71df85cp-4 -0x6.59556deae523cp-4 -0x7.0492760047b88p-4 -0x7.ac01a57c95888p-4 -0x8.4f483a0be2f08p-4 -0x8.ee0db26e2439p-4 -0x9.87fbfe70b81a8p-4 -0xA.1cbfad9521bf8p-4 -0xA.ac081c4ba89bp-4 -0xB.35879fa959c28p-4 -0xB.b8f3af81b93p-4 -0xC.36050ecd50cap-4 -0xC.ac77f24736ea8p-4 -0xD.1c0c252c9de3p-4 -0xD.84852c0a81p-4 -0xD.e5aa658691938p-4 -0xE.3f4729119e798p-4 -0xE.912ae372d27p-4 -0xE.db29311c504dp-4 -0xF.1d19f63ae742p-4 -0xF.56d97473d4468p-4 -0xF.88485e44c7afp-4 1 0xF.ed7d3a8a29c6p-4 0xF.b61fbefadddb8p-4 0xF.5a67a8adc4088p-4 0xE.db29311c504d8p-4 0xE.398ac4cf556b8p-4 0xD.77025a1e0a3ap-4 0xC.95520fe2d40a8p-4 0xB.96841bf7ffcb8p-4 0xA.7ce612e652438p-4 0x9.4b0393b14e54p-4 0x8.03a06415c171p-4 0x6.a9b20adb4ff3p-4 0x5.4058f7065c128p-4 0x3.cad943c20344p-4 0x2.4c9329bfa681cp-4 0xC.8fb2f886ec12p-8 -0xB.c6dd52c3a33bp-8 -0x2.4022da9d8f796p-4 -0x3.bea2c7e02132cp-4 -0x5.3478909e39da4p-4 -0x6.9e4334f6fcc68p-4 -0x7.f8bd92f9c482cp-4 -0x9.40c5f7a69e5c8p-4 -0xA.73655df1f2f38p-4 -0xB.8dd64b0720dfp-4 -0xC.8d8b37ea4edp-4 -0xD.703479a2f6778p-4 -0xE.33c59a4439cdp-4 -0xE.d67a1673455c8p-4 -0xF.56d97473d4468p-4 -0xF.b3baab441e77p-4 -0xF.ec46d1e892928p-4 -0xF.fffb10b10e81p-4 -0xF.eea9cff8fa2bp-4 -0xF.b87b21a5bf5b8p-4 -0xF.5dec646f85ba8p-4 -0xE.dfcf21cabacdp-4 -0xE.3f4729119e7ap-4 -0xD.7dc7ec4fabdbp-4 -0xC.9d1124c931fep-4 -0xB.9f2ac703cca08p-4 -0xA.86604facd04ep-4 -0x9.553b743d75acp-4 -0x8.0e7e43a61f5ep-4 -0x6.b51cc4973703cp-4 -0x5.4c36202bcf098p-4 -0x3.d70d68c5bc688p-4 -0x2.59020dd1cc29cp-4 -0xD.5880deafc1a38p-8 0xA.fe006948669ap-8 0x2.33b12817c49d8p-4 0x3.b269fca8a85fcp-4 0x5.2894f446e0bb8p-4 0x6.92d049f7a878cp-4 0x7.edd5d70934b8p-4 0x9.3682a66e896d8p-4 0xA.69de36ac4fbfp-4 0xB.8521598bb6bdp-4 0xC.85bca1abaf7f8p-4 0xD.695e4f10ea87p-4 0xE.2df7acff7c2c8p-4 0xE.d1c1d4b344c4p-4 0xF.5341c9f32cp-4 1 0xF.fffec42c3773p-4 0xF.fffb10b10e81p-4 0xF.fff4e58f17468p-4 0xF.ffec42c74549p-4 0xF.ffe1285aed778p-4 0xF.ffd3964bc6278p-4 0xF.ffc38c9be7178p-4 0xF.ffb10b4dc96d8p-4 0xF.ff9c126447b78p-4 0xF.ff84a1e29de88p-4 0xF.ff6ab9cc695b8p-4 0xF.ff4e5a25a8d08p-4 0xF.ff2f82f2bc6d8p-4 0xF.ff0e343865bb8p-4 0xF.feea6dfbc7a9p-4 0xF.fec4304266868p-4 0xF.fe9b7b122806p-4 0xF.fe704e71533c8p-4 0xF.fe42aa66909dp-4 0xF.fe128ef8e9fcp-4 0xF.fddffc2fca8a8p-4 0xF.fdaaf212fed7p-4 0xF.fd7370aab4ccp-4 0xF.fd3977ff7bae8p-4 0xF.fcfd081a441b8p-4 0xF.fcbe2104600ap-4 0xF.fc7cc2c782c58p-4 0xF.fc38ed6dc0ef8p-4 0xF.fbf2a101907c8p-4 0xF.fba9dd8dc8b2p-4 0xF.fb5ea31da2268p-4 0xF.fb10f1bcb6bfp-4 0xF.fac0c97701acp-4 0xF.fa6e2a58df698p-4 0xF.fa19146f0dbb8p-4 0xF.f9c187c6abaep-4 0xF.f967846d39908p-4 0xF.f90b0a7098f68p-4 0xF.f8ac19df0cb28p-4 0xF.f84ab2c738d68p-4 0xF.f7e6d53822b1p-4 0xF.f780814130c88p-4 0xF.f717b6f22addp-4 0xF.f6ac765b39e2p-4 0xF.f63ebf8ce7fep-4 0xF.f5ce929820878p-4 0xF.f55bef8e30028p-4 0xF.f4e6d680c41dp-4 0xF.f46f4781ebaep-4 0xF.f3f542a416bp-4 0xF.f378c7fa1642p-4 0xF.f2f9d7971cap-4 0xF.f278718ebd25p-4 0xF.f1f495f4ec43p-4 0xF.f16e44ddff84p-4 0xF.f0e57e5ead848p-4 0xF.f05a428c0df18p-4 0xF.efcc917b99838p-4 0xF.ef3c6b4329fe8p-4 0xF.eea9cff8fa2bp-4 0xF.ee14bfb3a5d48p-4 0xF.ed7d3a8a29c6p-4 0xF.ece34093e3c6p-4 1 0xF.fac0c97701acp-4 0xF.eb0696d3ae4fp-4 0xF.d0dbb8bb30ea8p-4 0xF.ac5158bc4f42p-4 0xF.7d7f6e0dd45b8p-4 0xF.4484add6b0128p-4 0xF.0186770a1adcp-4 0xE.b4b0b9e4f3458p-4 0xE.5e35db1c68858p-4 0xD.fe4e92d0d8a38p-4 0xD.9539c75a8f998p-4 0xD.233c6408cd64p-4 0xC.a8a12bee219a8p-4 0xC.25b888d7c1fc8p-4 0xB.9ad8569004d9p-4 0xB.085baa8e966f8p-4 0xA.6ea2983b5832p-4 0x9.ce11f1eb18148p-4 0x9.271306bf73e48p-4 0x8.7a135d95473f8p-4 0x7.c7846d2ef0d78p-4 0x7.0fdb51c98c4ap-4 0x6.5390804def388p-4 0x5.931f774fc9f14p-4 0x4.cf066e0ebc818p-4 0x4.07c601ae7f744p-4 0x3.3de0e0dc6b468p-4 0x2.71db7619b1a26p-4 0x1.a43b90e27f3c4p-4 0xD.5880deafc18bp-8 0x6.487eabb991ccp-12 -0xC.8fb2f886ec098p-8 -0x1.97bb0caaba56fp-4 -0x2.656f7f28a2d4ep-4 -0x3.31919cd34f5d6p-4 -0x3.fb9b835bfdbeep-4 -0x4.c308b0235a84cp-4 -0x5.8756572230808p-4 -0x6.4803b8b26fa58p-4 -0x7.0492760047b88p-4 -0x7.bc86e3ebf4ecp-4 -0x8.6f685c25e2598p-4 -0x9.1cc18c4fefebp-4 -0x9.c420c2eff5918p-4 -0xA.65183a010c52p-4 -0xA.ff3e5ef2b508p-4 -0xB.922e17e6a495p-4 -0xC.1d8705ffcbb78p-4 -0xC.a0edc4971d33p-4 -0xD.1c0c252c9de3p-4 -0xD.8e9167ed6e638p-4 -0xD.f83270a9bbee8p-4 -0xE.58a9f817dc3fp-4 -0xE.afb8b944453f8p-4 -0xE.fd259b10938fp-4 -0xF.40bdd5a668868p-4 -0xF.7a5513c59019p-4 -0xF.a9c58fd796838p-4 -0xF.cef02cb5bbd18p-4 -0xF.e9bc8a1105c2p-4 -0xF.fa19146f0dbb8p-4 -0xF.fffb10b10e81p-4 -0xF.fb5ea31da2268p-4 1 0xF.fe9b7b122806p-4 0xF.fa6e2a58df698p-4 0xF.f378c7fa1642p-4 0xF.e9bc8a1105c2p-4 0xF.dd3b2278345a8p-4 0xF.cdf6be7def148p-4 0xF.bbf206834548p-4 0xF.a7301d8597968p-4 0xF.8fb4a092cebdp-4 0xF.7583a62852a2p-4 0xF.58a1bd7cdd9ap-4 0xF.3913edb54ba2p-4 0xF.16dfb50488ec8p-4 0xE.f20b07b6c6c08p-4 0xE.ca9c4f28214d8p-4 0xE.a09a68a6e49dp-4 0xE.740ca441a267p-4 0xE.44fac3814e098p-4 0xE.136cf80f97578p-4 0xD.df6be249c075p-4 0xD.a9008fc02e49p-4 0xD.703479a2f6778p-4 0xD.3511831bb11d8p-4 0xC.f7a1f794d7cap-4 0xC.b7f088eefe7p-4 0xC.76084da436248p-4 0xC.31f4bed9ecadp-4 0xB.ebc1b6619ed9p-4 0xB.a37b6ca8b6ac8p-4 0xB.592e7697f14ep-4 0xB.0ce7c362ab818p-4 0xA.beb49a46765p-4 0xA.6ea2983b5832p-4 0xA.1cbfad9521cp-4 0x9.c91a1b963f828p-4 0x9.73c071f4750b8p-4 0x9.1cc18c4fefebp-4 0x8.c42c8f9d23728p-4 0x8.6a10e781e096p-4 0x8.0e7e43a61f5b8p-4 0x7.b18494f8f1868p-4 0x7.53340aea18278p-4 0x6.f39d1098b7bbcp-4 0x6.92d049f7a879p-4 0x6.30de90e7e2144p-4 0x5.cdd8f24984248p-4 0x5.69d0ab03fde4p-4 0x5.04d72505d980cp-4 0x4.9efdf43cb0d18p-4 0x4.3856d385d274p-4 0x3.d0f3a1981fb64p-4 0x3.68e65de7ace44p-4 0x3.00412583ae8ap-4 0x2.97162fef3f516p-4 0x2.2d77cbf58b0cap-4 0x1.c3785c79ec2dep-4 0x1.592a554489bccp-4 0xE.ea037cc047628p-8 0x8.3ec8ffcc22c88p-8 0x1.921f0fe67009fp-8 -0x5.1ad0e07f3a098p-8 -0xB.c6dd52c3a33bp-8 -0x1.270dcefdfc458p-4 1 0xF.f46f4781ebaep-4 0xF.d1cdd63d0bc88p-4 0xF.984dbca5b8cf8p-4 0xF.48421b0efbf98p-4 0xE.e21ea97e5a298p-4 0xE.667710616f4f8p-4 0xD.d5fe131732c3p-4 0xD.31848d817d71p-4 0xC.79f846146cd6p-4 0xB.b062961823b2p-4 0xA.d5e6ea0dd86c8p-4 0x9.ebc11c62c1a2p-4 0x8.f343acd1f03ap-4 0x7.edd5d70934b74p-4 0x6.dcf18b5481894p-4 0x5.c2214c3e91684p-4 0x4.9efdf43cb0d18p-4 0x3.752c669e2bb6p-4 0x2.465b2f15da824p-4 0x1.1440134d709b6p-4 -0x1.f6a65f9a2a321p-8 -0x1.52e774a4d4d09p-4 -0x2.847a9241c82c6p-4 -0x3.b269fca8a8624p-4 -0x4.db01349e93b78p-4 -0x5.fc9374dcd0788p-4 -0x7.157e1dec8d4ccp-4 -0x8.242b1357110d8p-4 -0x9.271306bf73e48p-4 -0xA.1cbfad9521bf8p-4 -0xB.03cdde2d56fc8p-4 -0xB.daef913557d68p-4 -0xC.a0edc4971d33p-4 -0xD.54aa3d165cc7p-4 -0xD.f521241bef36p-4 -0xE.816a7f595ec9p-4 -0xE.f8bb802592998p-4 -0xF.5a67a8adc4088p-4 -0xF.a5e1c552e34ap-4 -0xF.dabcb8caeba08p-4 -0xF.f8ac19df0cb28p-4 -0xF.ff84a1e29de88p-4 -0xF.ef3c6b4329fe8p-4 -0xF.c7eaffd720ed8p-4 -0xF.89c936d68127p-4 -0xF.3530e2aea9d4p-4 -0xE.ca9c4f28214ep-4 -0xE.4aa5909a08fa8p-4 -0xD.b605a52ad60b8p-4 -0xD.0d93696053af8p-4 -0xC.524261818ea9p-4 -0xB.8521598bb6bep-4 -0xA.a758ddb6e5c7p-4 -0x9.ba298dc0bfc88p-4 -0x8.beea4d68b0b3p-4 -0x7.b70654bbde348p-4 -0x6.a3fb22fd6c59p-4 -0x5.8756572230808p-4 -0x4.62b370fd21cecp-4 -0x3.37b97e5b886d8p-4 -0x2.0818b76cee90ep-4 -0xD.5880deafc1a38p-8 0x5.e3d4d77727a24p-8 1 0xF.ff9c126447b78p-4 0xF.fe704e71533c8p-4 0xF.fc7cc2c782c58p-4 0xF.f9c187c6abaep-4 0xF.f63ebf8ce7fep-4 0xF.f1f495f4ec43p-4 0xF.ece34093e3c6p-4 0xF.e70afeb6d33d8p-4 0xF.e06c195f821dp-4 0xF.d906e340eaa68p-4 0xF.d0dbb8bb30ea8p-4 0xF.c7eaffd720ed8p-4 0xF.be352841342p-4 0xF.b3baab441e77p-4 0xF.a87c0bc2e35c8p-4 0xF.9c79d63272c48p-4 0xF.8fb4a092cebdp-4 0xF.822d0a67b9c6p-4 0xF.73e3bcb0ee4fp-4 0xF.64d969e1dfc2p-4 0xF.550ecdd905798p-4 0xF.4484add6b0128p-4 0xF.333bd873698fp-4 0xF.21352595e0bfp-4 0xF.0e717668606cp-4 0xE.faf1b54dd2cep-4 0xE.e6b6d5d651d28p-4 0xE.d1c1d4b344c4p-4 0xE.bc13b7ab0be3p-4 0xE.a5ad8d8c3a92p-4 0xE.8e906e2060aep-4 0xE.76bd7a1e63b98p-4 0xE.5e35db1c68858p-4 0xE.44fac3814e098p-4 0xE.2b0d6e75ba1fp-4 0xE.106f1fd4b8d8p-4 0xD.f521241bef368p-4 0xD.d924d05b62068p-4 0xD.bc7b8224d1a58p-4 0xD.9f269f7aab89p-4 0xD.812796be92548p-4 0xD.627fde9f7d64p-4 0xD.4330f60770998p-4 0xD.233c6408cd64p-4 0xD.02a3b7cb3dda8p-4 0xC.e16888783ae18p-4 0xC.bf8c75272e4fp-4 0xC.9d1124c931fep-4 0xC.79f846146cd6p-4 0xC.56438f6f0ec4p-4 0xC.31f4bed9ecadp-4 0xC.0d0d99dabd66p-4 0xB.e78fed65f8bc8p-4 0xB.c17d8dc859ad8p-4 0xB.9ad8569004d9p-4 0xB.73a22a755457p-4 0xB.4bdcf3434a0ep-4 0xB.238aa1bfa9ad8p-4 0xA.faad2d92bb7c8p-4 0xA.d146952eb9288p-4 0xA.a758ddb6e5c78p-4 0xA.7ce612e652438p-4 0xA.51f046f64f6b8p-4 1 0xF.f7e6d53822b1p-4 0xF.dfa3878546c4p-4 0xF.b74ea6893165p-4 0xF.7f110605caf6p-4 0xF.37239488ed138p-4 0xE.dfcf21cabacdp-4 0xE.796c14f8da07p-4 0xE.046213392aa48p-4 0xD.812796be92548p-4 0xC.f04176da1239p-4 0xC.524261818ea8p-4 0xB.a7ca46d469468p-4 0xA.f185b7343bfap-4 0xA.302d34959951p-4 0x9.648477b9a72cp-4 0x8.8f59aa0da5918p-4 0x7.b18494f8f1868p-4 0x6.cbe5c76cc65c8p-4 0x5.df65b292dce9cp-4 0x4.ecf3be81052e4p-4 0x3.f58557dfeb00ap-4 0x2.fa14f77a59636p-4 0x1.fba124b07ad88p-4 0xF.b2b73cfc1075p-8 -0x6.487eabb9913ecp-12 -0x1.07b614e463057p-4 -0x2.0818b76cee8fcp-4 -0x3.066cdd138c988p-4 -0x4.01b1119b952b8p-4 -0x4.f8e6fa5bb09bcp-4 -0x5.eb1457b8ac5ccp-4 -0x6.d7440278572fp-4 -0x7.bc86e3ebf4ecp-4 -0x8.99f4e7f712a8p-4 -0x9.6eade7fdbb0bp-4 -0xA.39da8dcc39a38p-4 -0xA.faad2d92bb7cp-4 -0xB.b062961823b18p-4 -0xC.5a42d65152338p-4 -0xC.f7a1f794d7c98p-4 -0xD.87e0abae99edp-4 -0xE.0a6cee232f2bp-4 -0xE.7ec297ffb56ap-4 -0xE.e46be5a0813p-4 -0xF.3b01ede73a748p-4 -0xF.822d0a67b9c6p-4 -0xF.b9a53022313c8p-4 -0xF.e1323870cfe98p-4 -0xF.f8ac19df0cb28p-4 -0xF.fffb10b10e81p-4 -0xF.f717b6f22addp-4 -0xF.de0b0bf220c3p-4 -0xF.b4ee6b297aefp-4 -0xF.7beb728e51ep-4 -0xF.333bd873698fp-4 -0xE.db29311c504d8p-4 -0xE.740ca441a2678p-4 -0xD.fe4e92d0d8a4p-4 -0xD.7a662d42fdbap-4 -0xC.e8d8faf5406b8p-4 -0xC.4a3a52fd8543p-4 -0xB.9f2ac703cca08p-4 -0xA.e85780b768ea8p-4 1 0xF.fcfd081a441b8p-4 0xF.f3f542a416bp-4 0xF.e4ec15e148afp-4 0xF.cfe72ad6d964p-4 0xF.b4ee6b297aefp-4 0xF.940bfe2304e7p-4 0xF.6d4c44dff435p-4 0xF.40bdd5a668868p-4 0xF.0e717668606cp-4 0xE.d67a1673455c8p-4 0xE.98ecc74f281dp-4 0xE.55e0b4d05c808p-4 0xE.0d6f1c5e70cd8p-4 0xD.bfb34373c975p-4 0xD.6cca6d5974bc8p-4 0xD.14d3d02313c1p-4 0xC.b7f088eefe7p-4 0xC.56438f6f0ec4p-4 0xB.eff1a8bec49b8p-4 0xB.8521598bb6bdp-4 0xB.15fad79586ffp-4 0xA.a2a7fa8acefep-4 0xA.2b542c48b8238p-4 0x9.b02c58832cf98p-4 0x9.315edbdbcad1p-4 0x8.af1b726df15e8p-4 0x8.299325d68241p-4 0x7.a0f83abe14458p-4 0x7.157e1dec8d4e4p-4 0x6.875950ed42b04p-4 0x5.f6bf564ae9888p-4 0x5.63e69d6ac7f74p-4 0x4.cf066e0ebc818p-4 0x4.3856d385d274p-4 0x3.a010879338bfap-4 0x3.066cdd138c99p-4 0x2.6ba5aa6881b66p-4 0x1.cff533b307dc2p-4 0x1.339614e41ffa4p-4 0x9.6c32baca2af2p-8 -0x6.487eabb9913ecp-12 -0xA.351cb7fc30b68p-8 -0x1.401d9d0e3a504p-4 -0x1.dc70ecbae9fc8p-4 -0x2.7810e14707feep-4 -0x3.12c2e4f882ffcp-4 -0x3.ac4cbba7e4fbep-4 -0x4.447498ac7d9d8p-4 -0x4.db01349e93b78p-4 -0x5.6fb9e2e76ced8p-4 -0x6.0266a7170d8b4p-4 -0x6.92d049f7a8788p-4 -0x7.20c06e56d030cp-4 -0x7.ac01a57c95888p-4 -0x8.345f8348e013p-4 -0x8.b9a6b1ef6da38p-4 -0x9.3ba5054b0b088p-4 -0x9.ba298dc0bfc6p-4 -0xA.3504aaabd078p-4 -0xA.ac081c4ba89bp-4 -0xB.1f07152cebd48p-4 -0xB.8dd64b0720dfp-4 -0xB.f84c07089cbcp-4 1 0xF.f05a428c0df18p-4 0xF.c187a5206306p-4 0xF.73e3bcb0ee4fp-4 0xF.08066514c056p-4 0xE.7ec297ffb56ap-4 0xD.d924d05b62068p-4 0xD.1870fd265fc08p-4 0xC.3e2007dd175f8p-4 0xB.4bdcf3434a0ep-4 0xA.4381983048ff8p-4 0x9.271306bf73e48p-4 0x7.f8bd92f9c484p-4 0x6.bad094b281eacp-4 0x5.6fb9e2e76ceep-4 0x4.1a01137aac008p-4 0x2.bc42889167f96p-4 0x1.592a554489bccp-4 -0xC.90fc5f66528a8p-12 -0x1.7233b9d236e6ap-4 -0x2.d502609ec9564p-4 -0x4.3246f693c562cp-4 -0x5.8756572230808p-4 -0x6.d1956b8afdd6p-4 -0x8.0e7e43a61f5bp-4 -0x9.3ba5054b0b088p-4 -0xA.56bca8b391788p-4 -0xB.5d9b7895af028p-4 -0xC.4e3f4d26ea548p-4 -0xD.26d179c2f4ca8p-4 -0xD.e5aa658691938p-4 -0xE.8954c7d62086p-4 -0xF.1090827b4372p-4 -0xF.7a5513c59019p-4 -0xF.c5d39be5a5bb8p-4 -0xF.f278718ebd25p-4 -0xF.ffec42c74549p-4 -0xF.ee14bfb3a5d48p-4 -0xF.bd14ce0d1915p-4 -0xF.6d4c44dff435p-4 -0xE.ff573116df158p-4 -0xE.740ca441a2678p-4 -0xD.cc7d0fec8abp-4 -0xD.09f030bf2763p-4 -0xC.2de28d74ac668p-4 -0xB.3a028e93c4b7p-4 -0xA.302d34959951p-4 -0x9.126a72eaa4188p-4 -0x7.e2e936fe26af4p-4 -0x6.a3fb22fd6c59p-4 -0x5.581004bd19efp-4 -0x4.01b1119b952c8p-4 -0x2.a37bf0b2f8bd8p-4 -0x1.401d9d0e3a525p-4 0x2.5b2d61ca12d8ep-8 0x1.8b398cf0c38efp-4 0x2.edbb3bca17e48p-4 0x4.4a827f02c6c44p-4 0x5.9ee5272b58fp-4 0x6.e8496f58d60e4p-4 0x8.242b1357110dp-4 0x9.50203bcc21fcp-4 0xA.69de36ac4fbfp-4 0xB.6f3df2c2c40e8p-4 1 0xF.ffe1285aed778p-4 0xF.ff84a1e29de88p-4 0xF.feea6dfbc7a9p-4 0xF.fe128ef8e9fcp-4 0xF.fcfd081a441b8p-4 0xF.fba9dd8dc8b2p-4 0xF.fa19146f0dbb8p-4 0xF.f84ab2c738d68p-4 0xF.f63ebf8ce7fep-4 0xF.f3f542a416bp-4 0xF.f16e44ddff84p-4 0xF.eea9cff8fa2bp-4 0xF.eba7eea055df8p-4 0xF.e868ac6c30438p-4 0xF.e4ec15e148afp-4 0xF.e1323870cfe98p-4 0xF.dd3b2278345a8p-4 0xF.d906e340eaa68p-4 0xF.d4958b0032bep-4 0xF.cfe72ad6d964p-4 0xF.cafbd4d0f6238p-4 0xF.c5d39be5a5bcp-4 0xF.c06e93f6c102p-4 0xF.baccd1d0903b8p-4 0xF.b4ee6b297aefp-4 0xF.aed376a1b42e8p-4 0xF.a87c0bc2e35c8p-4 0xF.a1e842ffc96e8p-4 0xF.9b1835b3e2abp-4 0xF.940bfe2304e7p-4 0xF.8cc3b778fa43p-4 0xF.853f7dc9186b8p-4 0xF.7d7f6e0dd45b8p-4 0xF.7583a62852a2p-4 0xF.6d4c44dff435p-4 0xF.64d969e1dfc2p-4 0xF.5c2b35c08795p-4 0xF.5341c9f32cp-4 0xF.4a1d48d55a5ap-4 0xF.40bdd5a668868p-4 0xF.37239488ed138p-4 0xF.2d4eaa8233e98p-4 0xF.233f3d79af918p-4 0xF.18f5743867128p-4 0xF.0e717668606cp-4 0xF.03b36c9407aap-4 0xE.f8bb8025929ap-4 0xE.ed89db66611e8p-4 0xE.e21ea97e5a298p-4 0xE.d67a1673455c8p-4 0xE.ca9c4f28214d8p-4 0xE.be85815c767c8p-4 0xE.b235dbaba6f28p-4 0xE.a5ad8d8c3a92p-4 0xE.98ecc74f281dp-4 0xE.8bf3ba1f1aeep-4 0xE.7ec297ffb56ap-4 0xE.715993ccd03p-4 0xE.63b8e139b6048p-4 0xE.55e0b4d05c808p-4 0xE.47d143f099828p-4 0xE.398ac4cf556b8p-4 0xE.2b0d6e75ba1fp-4 1 0xF.f967846d39908p-4 0xF.e5a381c8a1aap-4 0xF.c4c443d1b642p-4 0xF.96e4e4844d4e8p-4 0xF.5c2b35c08795p-4 0xF.14c7a21c8cbdp-4 0xE.c0f504f9c5b18p-4 0xE.60f879fe7e2ep-4 0xD.f521241bef368p-4 0xD.7dc7ec4fabdbp-4 0xC.fb4f38563adep-4 0xC.6e22998b4c66p-4 0xB.d6b6743a6ddbp-4 0xB.35879fa959c38p-4 0xA.8b1aff2b00eb8p-4 0x9.d7fd1490285c8p-4 0x9.1cc18c4fefebp-4 0x8.5a02c3c7c2f6p-4 0x7.906149f713ffp-4 0x6.c0835b1fd002cp-4 0x5.eb1457b8ac5d4p-4 0x5.10c437224dbcp-4 0x4.3246f693c5634p-4 0x3.505404b6008a2p-4 0x2.6ba5aa6881b66p-4 0x1.84f8712c130a5p-4 0x9.d0a87b210d85p-8 -0x4.b64daef8c3b64p-8 -0x1.339614e41ff9bp-4 -0x2.1ac9b7964cf0ep-4 -0x3.00412583ae896p-4 -0x3.e33f2f642be34p-4 -0x4.c308b0235a84cp-4 -0x5.9ee5272b58f24p-4 -0x6.761f5081ec2a8p-4 -0x7.4805ba3a76d64p-4 -0x8.13eb56c1943fp-4 -0x8.d9280b89b9de8p-4 -0x9.97193ba33eb58p-4 -0xA.4d224dcd849b8p-4 -0xA.faad2d92bb7cp-4 -0xB.9f2ac703ccap-4 -0xC.3a137cae6adep-4 -0xC.cae7976c06918p-4 -0xD.512fafad772f8p-4 -0xD.cc7d0fec8aafp-4 -0xE.3c6a0ff25133p-4 -0xE.a09a68a6e49dp-4 -0xE.f8bb802592998p-4 -0xF.4484add6b012p-4 -0xF.83b77656f07c8p-4 -0xF.b61fbefadddb8p-4 -0xF.db93f8c3f8e38p-4 -0xF.f3f542a416bp-4 -0xF.ff2f82f2bc6d8p-4 -0xF.fd3977ff7bae8p-4 -0xF.ee14bfb3a5d48p-4 -0xF.d1cdd63d0bc88p-4 -0xF.a87c0bc2e35c8p-4 -0xF.7241712d4edep-4 -0xF.2f4abc0f5f8e8p-4 -0xE.dfcf21cabacdp-4 -0xE.84102a0b45d68p-4 1 0xF.fddffc2fca8a8p-4 0xF.f780814130c88p-4 0xF.ece34093e3c6p-4 0xF.de0b0bf220c3p-4 0xF.cafbd4d0f6238p-4 0xF.b3baab441e77p-4 0xF.984dbca5b8cf8p-4 0xF.78bc51f239e1p-4 0xF.550ecdd905798p-4 0xF.2d4eaa8233e98p-4 0xF.0186770a1adcp-4 0xE.d1c1d4b344c4p-4 0xE.9e0d73cf95a7p-4 0xE.667710616f4f8p-4 0xE.2b0d6e75ba1fp-4 0xD.ebe05637ca95p-4 0xD.a9008fc02e49p-4 0xD.627fde9f7d64p-4 0xD.1870fd265fc08p-4 0xC.cae7976c0691p-4 0xC.79f846146cd6p-4 0xC.25b888d7c1fc8p-4 0xB.ce3ec0cc72b7p-4 0xB.73a22a755457p-4 0xB.15fad79586ffp-4 0xA.b561a8cbb24fp-4 0xA.51f046f64f6b8p-4 0x9.ebc11c62c1a2p-4 0x9.82ef4dc90d4a8p-4 0x9.1796b31609f08p-4 0x8.a9d3d005fa2ap-4 0x8.39c3cc917ff68p-4 0x7.c7846d2ef0d78p-4 0x7.53340aea18278p-4 0x6.dcf18b5481894p-4 0x6.64dc58506f7f8p-4 0x5.eb1457b8ac5d4p-4 0x5.6fb9e2e76ceep-4 0x4.f2edbe1e851bcp-4 0x4.74d10fd336cf4p-4 0x3.f58557dfeb00ap-4 0x3.752c669e2bb6p-4 0x2.f3e853eb3c23cp-4 0x2.71db7619b1a26p-4 0x1.ef2858d275625p-4 0x1.6bf1b3e79b12fp-4 0xE.85a621b7c8ea8p-8 0x6.48557de8d99dcp-8 -0x1.f6a65f9a2a321p-8 -0xA.351cb7fc30b68p-8 -0x1.270dcefdfc458p-4 -0x1.aa7b724495c05p-4 -0x2.2d77cbf58b0cp-4 -0x2.afe010ca997b6p-4 -0x3.31919cd34f5d6p-4 -0x3.b269fca8a8624p-4 -0x4.3246f693c562cp-4 -0x4.b10693a55147cp-4 -0x5.2e8728bb28c7p-4 -0x5.aaa75f71df85cp-4 -0x6.25463effc263p-4 -0x6.9e4334f6fcc68p-4 -0x7.157e1dec8d4ccp-4 1 0xF.f278718ebd25p-4 0xF.c9f8a7c2d604p-4 0xF.86c52081bce28p-4 0xF.294f82394ffep-4 0xE.b235dbaba6f28p-4 0xE.224198a0e002p-4 0xD.7a662d42fdb98p-4 0xC.bbbf7a63eba1p-4 0xB.e78fed65f8bc8p-4 0xA.ff3e5ef2b508p-4 0xA.0453b41a606p-4 0x8.f87845de430d8p-4 0x7.dd711389aa154p-4 0x6.b51cc49737024p-4 0x5.81707f3223d98p-4 0x4.447498ac7d9ep-4 0x3.00412583ae8ap-4 0x1.b6fa6ec38f64ep-4 0x6.acd52c5413fc8p-8 -0xE.214689606bef8p-8 -0x2.2d77cbf58b0cp-4 -0x3.752c669e2bb58p-4 -0x4.b7080241ff93cp-4 -0x5.f0ea4c4773398p-4 -0x7.20c06e56d030cp-4 -0x8.448890195845p-4 -0x9.5a553c3bb2618p-4 -0xA.6050a2f60002p-4 -0xB.54bfb4964175p-4 -0xC.36050ecd50cap-4 -0xD.02a3b7cb3ddap-4 -0xD.b941a28cb71e8p-4 -0xE.58a9f817dc3fp-4 -0xE.dfcf21cabacdp-4 -0xF.4dcc9148237b8p-4 -0xF.a1e842ffc96ep-4 -0xF.db93f8c3f8e38p-4 -0xF.fa6e2a58df69p-4 -0xF.fe42aa66909dp-4 -0xF.e70afeb6d33d8p-4 -0xF.b4ee6b297aefp-4 -0xF.6841af4cc805p-4 -0xF.0186770a1adcp-4 -0xE.816a7f595ec98p-4 -0xD.e8c6706e0cea8p-4 -0xD.389c6f4eb07bp-4 -0xC.7216694297058p-4 -0xB.96841bf7ffcb8p-4 -0xA.a758ddb6e5c7p-4 -0x9.a6292960a6fp-4 -0x8.94a7f2629a858p-4 -0x7.74a3c5207318p-4 -0x6.4803b8b26fa5cp-4 -0x5.10c437224dbd4p-4 -0x3.d0f3a1981fb4ep-4 -0x2.8aaed62527cbap-4 -0x1.401d9d0e3a525p-4 0xC.90fc5f6652fdp-12 0x1.592a554489bbap-4 0x2.a37bf0b2f8bbep-4 0x3.e9572cf393ebap-4 0x5.2894f446e0bb8p-4 0x6.5f1960e243f1cp-4 1 0xF.ff2f82f2bc6d8p-4 0xF.fcbe2104600ap-4 0xF.f8ac19df0cb28p-4 0xF.f2f9d7971cap-4 0xF.eba7eea055df8p-4 0xF.e2b71dbecd7bp-4 0xF.d8284df37bed8p-4 0xF.cbfc926484cd8p-4 0xF.be352841342p-4 0xF.aed376a1b42e8p-4 0xF.9dd90e627f238p-4 0xF.8b47a9fb902e8p-4 0xF.77212d53584dp-4 0xF.6167a58d7b59p-4 0xF.4a1d48d55a5ap-4 0xF.314476247089p-4 0xF.16dfb50488ec8p-4 0xE.faf1b54dd2cep-4 0xE.dd7d4ee0dbc68p-4 0xE.be85815c767c8p-4 0xE.9e0d73cf95a7p-4 0xE.7c187467233d8p-4 0xE.58a9f817dc3e8p-4 0xE.33c59a4439cd8p-4 0xE.0d6f1c5e70cd8p-4 0xD.e5aa658691938p-4 0xD.bc7b8224d1a58p-4 0xD.91e6a38009dap-4 0xD.65f01f50739d8p-4 0xD.389c6f4eb07a8p-4 0xD.09f030bf27638p-4 0xC.d9f023f9c3a08p-4 0xC.a8a12bee219a8p-4 0xC.76084da436248p-4 0xC.422aafb97d358p-4 0xC.0d0d99dabd66p-4 0xB.d6b6743a6ddbp-4 0xB.9f2ac703cca1p-4 0xB.667039cab3cf8p-4 0xB.2c8c92f83c1fp-4 0xA.f185b7343bfap-4 0xA.b561a8cbb24fp-4 0xA.782687142cd58p-4 0xA.39da8dcc39a38p-4 0x9.fa841478f4698p-4 0x9.ba298dc0bfc7p-4 0x9.78d186c33b9dp-4 0x9.3682a66e896f8p-4 0x8.f343acd1f03ap-4 0x8.af1b726df15e8p-4 0x8.6a10e781e096p-4 0x8.242b1357110d8p-4 0x7.dd711389aa154p-4 0x7.95ea1b4f36094p-4 0x7.4d9d72bafe584p-4 0x7.0492760047bap-4 0x6.bad094b281eacp-4 0x6.705f51037e7dp-4 0x6.25463effc2638p-4 0x5.d98d03c9063ep-4 0x5.8d3b54cef9638p-4 0x5.4058f7065c128p-4 0x4.f2edbe1e851bcp-4 1 0xF.f63ebf8ce7fep-4 0xF.d906e340eaa68p-4 0xF.a87c0bc2e35c8p-4 0xF.64d969e1dfc2p-4 0xF.0e717668606cp-4 0xE.a5ad8d8c3a92p-4 0xE.2b0d6e75ba1fp-4 0xD.9f269f7aab89p-4 0xD.02a3b7cb3dda8p-4 0xC.56438f6f0ec4p-4 0xB.9ad8569004d9p-4 0xA.d146952eb9288p-4 0x9.fa841478f4698p-4 0x9.1796b31609f08p-4 0x8.299325d68241p-4 0x7.319ba64c71178p-4 0x6.30de90e7e2144p-4 0x5.2894f446e0bd8p-4 0x4.1a01137aac008p-4 0x3.066cdd138c99p-4 0x1.ef2858d275625p-4 0xD.5880deafc18bp-8 -0x4.51c9c36b5c484p-8 -0x1.5f6d00a9aa40fp-4 -0x2.7810e14707feep-4 -0x3.8db20a6bae9b6p-4 -0x4.9efdf43cb0d1p-4 -0x5.aaa75f71df85cp-4 -0x6.af67ebaf0e6p-4 -0x7.ac01a57c95888p-4 -0x8.9f4089f9cb6p-4 -0x9.87fbfe70b81a8p-4 -0xA.65183a010c52p-4 -0xB.35879fa959c28p-4 -0xB.f84c07089cbcp-4 -0xC.ac77f24736ea8p-4 -0xD.512fafad772f8p-4 -0xD.e5aa658691938p-4 -0xE.6933070960f2p-4 -0xE.db29311c504dp-4 -0xF.3b01ede73a748p-4 -0xF.88485e44c7afp-4 -0xF.c29e4844acafp-4 -0xF.e9bc8a1105c2p-4 -0xF.fd7370aab4ccp-4 -0xF.fdaaf212fed7p-4 -0xF.ea62ca9b7d72p-4 -0xF.c3b27d38a5d5p-4 -0xF.89c936d68127p-4 -0xF.3ced94d28b2dp-4 -0xE.dd7d4ee0dbc68p-4 -0xE.6becc4c5997bp-4 -0xD.e8c6706e0cea8p-4 -0xD.54aa3d165cc78p-4 -0xC.b04cc449d6c68p-4 -0xB.fc7671ab8bb8p-4 -0xB.3a028e93c4b7p-4 -0xA.69de36ac4fcp-4 -0x9.8d0736d1af22p-4 -0x8.a48ad799b675p-4 -0x7.b18494f8f188cp-4 -0x6.b51cc4973703cp-4 -0x5.b0872c78e5dd4p-4 1 0xF.fbf2a101907c8p-4 0xF.efcc917b99838p-4 0xF.db93f8c3f8e38p-4 0xF.bf5314f31eb7p-4 0xF.9b1835b3e2abp-4 0xF.6ef5b503c3288p-4 0xF.3b01ede73a748p-4 0xE.ff573116df158p-4 0xE.bc13b7ab0be3p-4 0xE.715993ccd03p-4 0xE.1f4e9f73e931p-4 0xD.c61c693a82748p-4 0xD.65f01f50739d8p-4 0xC.fefa7898a4efp-4 0xC.916f9bfc3235p-4 0xC.1d8705ffcbb7p-4 0xB.a37b6ca8b6ac8p-4 0xB.238aa1bfa9ad8p-4 0xA.9df57380955f8p-4 0xA.12ff8bc735d9p-4 0x9.82ef4dc90d4a8p-4 0x8.ee0db26e2439p-4 0x8.54a6235a9e86p-4 0x7.b70654bbde35cp-4 0x7.157e1dec8d4e4p-4 0x6.705f51037e7dp-4 0x5.c7fd9161e0bb4p-4 0x5.1cae2955c4154p-4 0x4.6ec7dee665204p-4 0x3.bea2c7e021336p-4 0x3.0c981d3656da2p-4 0x2.59020dd1cc274p-4 0x1.a43b90e27f3c4p-4 0xE.ea037cc047628p-8 0x3.88bffc3c91582p-8 -0x7.da4dcc7473b44p-8 -0x1.339614e41ff9bp-4 -0x1.e8eb7fde4aa35p-4 -0x2.9d4943ec496bap-4 -0x3.505404b60089ap-4 -0x4.01b1119b952b8p-4 -0x4.b10693a55147cp-4 -0x5.5dfbbb0547918p-4 -0x6.0838ec13aab0cp-4 -0x6.af67ebaf0e6p-4 -0x7.53340aea18264p-4 -0x7.f34a51f07fd6p-4 -0x8.8f59aa0da5908p-4 -0x9.271306bf73e48p-4 -0x9.ba298dc0bfc6p-4 -0xA.4852bdf6de6f8p-4 -0xA.d146952eb9278p-4 -0xB.54bfb4964175p-4 -0xB.d27b83dfcbe9p-4 -0xC.4a3a52fd8542p-4 -0xC.bbbf7a63eba08p-4 -0xD.26d179c2f4ca8p-4 -0xD.8b3a1526517ap-4 -0xD.e8c6706e0ceap-4 -0xE.3f4729119e798p-4 -0xE.8e906e2060ad8p-4 -0xE.d67a1673455c8p-4 -0xF.16dfb50488ecp-4 1 0xF.ee14bfb3a5d48p-4 0xF.b87b21a5bf5b8p-4 0xF.5fab347579778p-4 0xE.e46be5a0813p-4 0xE.47d143f099828p-4 0xD.8b3a1526517a8p-4 0xC.b04cc449d6c6p-4 0xB.b8f3af81b9308p-4 0xA.a758ddb6e5c78p-4 0x9.7de125a2080a8p-4 0x8.3f26d11de082p-4 0x6.edf3c8c12f408p-4 0x5.8d3b54cef9638p-4 0x4.2013817ad9874p-4 0x2.a9ae354e9de0cp-4 0x1.2d52092ce19f8p-4 -0x5.1ad0e07f3a098p-8 -0x1.cff533b307db9p-4 -0x3.4a2e24fc7b576p-4 -0x4.bd08b6bb00e1cp-4 -0x6.25463effc263p-4 -0x7.7fbfd9aa50764p-4 -0x8.c96d77bd29c28p-4 -0x9.ff6ca9a2ab698p-4 -0xB.1f07152cebd48p-4 -0xC.25b888d7c1fc8p-4 -0xD.11349eb1665c8p-4 -0xD.df6be249c075p-4 -0xE.8e906e2060ad8p-4 -0xF.1d19f63ae742p-4 -0xF.89c936d68127p-4 -0xF.d3aabf84528b8p-4 -0xF.fa19146f0dbb8p-4 -0xF.fcbe2104600ap-4 -0xF.db93f8c3f8e38p-4 -0xF.96e4e4844d4fp-4 -0xF.2f4abc0f5f8e8p-4 -0xE.a5ad8d8c3a92p-4 -0xD.fb4195b8f62d8p-4 -0xD.31848d817d71p-4 -0xC.4a3a52fd8543p-4 -0xB.4768f550ce398p-4 -0xA.2b542c48b8228p-4 -0x8.f87845de430f8p-4 -0x7.b18494f8f188cp-4 -0x6.59556deae525cp-4 -0x4.f2edbe1e851dp-4 -0x3.81704d4fc9edcp-4 -0x2.0818b76cee90ep-4 -0x8.a342eda160ccp-8 0xF.4e5e8affaa8cp-8 0x2.71db7619b1a24p-4 0x3.e9572cf393ebap-4 0x5.581004bd19ed8p-4 0x6.bad094b281eb8p-4 0x8.0e7e43a61f5c8p-4 0x9.50203bcc21fcp-4 0xA.7ce612e652418p-4 0xB.922e17e6a4938p-4 0xC.8d8b37ea4edp-4 0xD.6cca6d5974bb8p-4 0xE.2df7acff7c2c8p-4 0xE.cf62461358f98p-4 1 0xF.fff4e58f17468p-4 0xF.ffd3964bc6278p-4 0xF.ff9c126447b78p-4 0xF.ff4e5a25a8d08p-4 0xF.feea6dfbc7a9p-4 0xF.fe704e71533c8p-4 0xF.fddffc2fca8a8p-4 0xF.fd3977ff7bae8p-4 0xF.fc7cc2c782c58p-4 0xF.fba9dd8dc8b2p-4 0xF.fac0c97701acp-4 0xF.f9c187c6abaep-4 0xF.f8ac19df0cb28p-4 0xF.f780814130c88p-4 0xF.f63ebf8ce7fep-4 0xF.f4e6d680c41dp-4 0xF.f378c7fa1642p-4 0xF.f1f495f4ec43p-4 0xF.f05a428c0df18p-4 0xF.eea9cff8fa2bp-4 0xF.ece34093e3c6p-4 0xF.eb0696d3ae4fp-4 0xF.e913d54dea9d8p-4 0xF.e70afeb6d33d8p-4 0xF.e4ec15e148afp-4 0xF.e2b71dbecd7bp-4 0xF.e06c195f821dp-4 0xF.de0b0bf220c3p-4 0xF.db93f8c3f8e38p-4 0xF.d906e340eaa68p-4 0xF.d663cef362278p-4 0xF.d3aabf84528b8p-4 0xF.d0dbb8bb30ea8p-4 0xF.cdf6be7def148p-4 0xF.cafbd4d0f6238p-4 0xF.c7eaffd720ed8p-4 0xF.c4c443d1b642p-4 0xF.c187a5206306p-4 0xF.be352841342p-4 0xF.baccd1d0903b8p-4 0xF.b74ea6893165p-4 0xF.b3baab441e77p-4 0xF.b010e4f8a461p-4 0xF.ac5158bc4f42p-4 0xF.a87c0bc2e35c8p-4 0xF.a491035e55dap-4 0xF.a09044fec56ep-4 0xF.9c79d63272c48p-4 0xF.984dbca5b8cf8p-4 0xF.940bfe2304e7p-4 0xF.8fb4a092cebdp-4 0xF.8b47a9fb902e8p-4 0xF.86c52081bce28p-4 0xF.822d0a67b9c6p-4 0xF.7d7f6e0dd45b8p-4 0xF.78bc51f239e1p-4 0xF.73e3bcb0ee4fp-4 0xF.6ef5b503c3288p-4 0xF.69f241c24e288p-4 0xF.64d969e1dfc2p-4 0xF.5fab347579778p-4 0xF.5a67a8adc4088p-4 0xF.550ecdd905798p-4 1 0xF.fa19146f0dbb8p-4 0xF.e868ac6c30438p-4 0xF.cafbd4d0f6238p-4 0xF.a1e842ffc96e8p-4 0xF.6d4c44dff435p-4 0xF.2d4eaa8233e98p-4 0xE.e21ea97e5a298p-4 0xE.8bf3ba1f1aeep-4 0xE.2b0d6e75ba1fp-4 0xD.bfb34373c975p-4 0xD.4a346c2d9057p-4 0xC.cae7976c0691p-4 0xC.422aafb97d358p-4 0xB.b062961823b2p-4 0xB.15fad79586ffp-4 0xA.73655df1f2f5p-4 0x9.c91a1b963f828p-4 0x9.1796b31609f08p-4 0x8.5f5e1a7fa323p-4 0x7.a0f83abe14458p-4 0x6.dcf18b5481894p-4 0x6.13daaabce40f8p-4 0x5.4647f3b68f0d8p-4 0x4.74d10fd336cf4p-4 0x3.a010879338bfap-4 0x2.c8a35063b061cp-4 0x1.ef2858d275625p-4 0x1.1440134d709b6p-4 0x3.88bffc3c91582p-8 -0xA.351cb7fc30b68p-8 -0x1.7eb7196b72ee4p-4 -0x2.59020dd1cc26cp-4 -0x3.31919cd34f5d6p-4 -0x4.07c601ae7f73cp-4 -0x4.db01349e93b78p-4 -0x5.aaa75f71df85cp-4 -0x6.761f5081ec2a8p-4 -0x7.3cd2ebb873484p-4 -0x7.fe2f994dd8574p-4 -0x8.b9a6b1ef6da38p-4 -0x9.6eade7fdbb0bp-4 -0xA.1cbfad9521bf8p-4 -0xA.c35b9715967ep-4 -0xB.6206b9e0c13bp-4 -0xB.f84c07089cbcp-4 -0xC.85bca1abaf7e8p-4 -0xD.09f030bf27628p-4 -0xD.84852c0a81p-4 -0xD.f521241bef36p-4 -0xE.5b7105006d4cp-4 -0xE.b729538e42a38p-4 -0xF.08066514c056p-4 -0xF.4dcc9148237b8p-4 -0xF.88485e44c7afp-4 -0xF.b74ea6893165p-4 -0xF.dabcb8caeba08p-4 -0xF.f278718ebd25p-4 -0xF.fe704e71533c8p-4 -0xF.fe9b7b122806p-4 -0xF.f2f9d7971ca08p-4 -0xF.db93f8c3f8e38p-4 -0xF.b87b21a5bf5b8p-4 -0xF.89c936d68127p-4 1 0xF.fe42aa66909dp-4 0xF.f90b0a7098f68p-4 0xF.f05a428c0df18p-4 0xF.e432367f5b908p-4 0xF.d4958b0032bep-4 0xF.c187a5206306p-4 0xF.ab0ca990e048p-4 0xF.91297bbb1d6dp-4 0xF.73e3bcb0ee4fp-4 0xF.5341c9f32cp-4 0xF.2f4abc0f5f8ep-4 0xF.08066514c056p-4 0xE.dd7d4ee0dbc68p-4 0xE.afb8b944453f8p-4 0xE.7ec297ffb56ap-4 0xE.4aa5909a08fa8p-4 0xE.136cf80f97578p-4 0xD.d924d05b62068p-4 0xD.9bd9c5daa6048p-4 0xD.5b992c8b606ap-4 0xD.1870fd265fc08p-4 0xC.d26fd2158359p-4 0xC.89a4e446d1ccp-4 0xC.3e2007dd175f8p-4 0xB.eff1a8bec49b8p-4 0xB.9f2ac703cca1p-4 0xB.4bdcf3434a0ep-4 0xA.f61a4ac1b83ap-4 0xA.9df57380955f8p-4 0xA.4381983048ff8p-4 0x9.e6d26405303bp-4 0x9.87fbfe70b81bp-4 0x9.271306bf73e48p-4 0x8.c42c8f9d23728p-4 0x8.5f5e1a7fa323p-4 0x7.f8bd92f9c484p-4 0x7.906149f713ffp-4 0x7.265ff0e194e2cp-4 0x6.bad094b281eacp-4 0x6.4dca98ef24f5cp-4 0x5.df65b292dce9cp-4 0x5.6fb9e2e76ceep-4 0x4.fedf724cb3e9cp-4 0x4.8ceeeaf0eedc4p-4 0x4.1a01137aac008p-4 0x3.a62ee9a597bep-4 0x3.31919cd34f5dep-4 0x2.bc42889167f96p-4 0x2.465b2f15da824p-4 0x1.cff533b307dc2p-4 0x1.592a554489bccp-4 0xE.214689606bf8p-8 0x6.acd52c5413fc8p-8 -0xC.90fc5f66528a8p-12 -0x8.3ec8ffcc22bf8p-8 -0xF.b2b73cfc106c8p-8 -0x1.7233b9d236e6ap-4 -0x1.e8eb7fde4aa35p-4 -0x2.5f38f54f4e562p-4 -0x2.d502609ec9564p-4 -0x3.4a2e24fc7b576p-4 -0x3.bea2c7e02132cp-4 -0x4.3246f693c562cp-4 1 0xF.f378c7fa1642p-4 0xF.cdf6be7def148p-4 0xF.8fb4a092cebdp-4 0xF.3913edb54ba2p-4 0xE.ca9c4f28214d8p-4 0xE.44fac3814e098p-4 0xD.a9008fc02e49p-4 0xC.f7a1f794d7cap-4 0xC.31f4bed9ecadp-4 0xB.592e7697f14ep-4 0xA.6ea2983b5832p-4 0x9.73c071f4750b8p-4 0x8.6a10e781e096p-4 0x7.53340aea18278p-4 0x6.30de90e7e2144p-4 0x5.04d72505d980cp-4 0x3.d0f3a1981fb64p-4 0x2.97162fef3f516p-4 0x1.592a554489bccp-4 0x1.921f0fe67009fp-8 -0x1.270dcefdfc458p-4 -0x2.656f7f28a2d4ep-4 -0x3.a010879338bfp-4 -0x4.d50430b860548p-4 -0x6.0266a7170d8b4p-4 -0x7.265ff0e194e14p-4 -0x8.3f26d11de0818p-4 -0x9.4b0393b14e538p-4 -0xA.4852bdf6de6f8p-4 -0xB.35879fa959c28p-4 -0xC.112ec01cb2728p-4 -0xC.d9f023f9c3ap-4 -0xD.8e9167ed6e638p-4 -0xE.2df7acff7c2c8p-4 -0xE.b729538e42a38p-4 -0xF.294f82394ffep-4 -0xF.83b77656f07c8p-4 -0xF.c5d39be5a5bb8p-4 -0xF.ef3c6b4329fe8p-4 -0xF.ffb10b4dc96d8p-4 -0xF.f717b6f22addp-4 -0xF.d57de5867eeep-4 -0xF.9b1835b3e2abp-4 -0xF.48421b0efbf98p-4 -0xE.dd7d4ee0dbc68p-4 -0xE.5b7105006d4c8p-4 -0xD.c2e8e5fa96018p-4 -0xD.14d3d02313c1p-4 -0xC.524261818ea9p-4 -0xB.7c654ce4adba8p-4 -0xA.948b7cb7c1c48p-4 -0x9.9c200686472dp-4 -0x8.94a7f2629a858p-4 -0x7.7fbfd9aa50774p-4 -0x6.5f1960e243f34p-4 -0x5.3478909e39dc4p-4 -0x4.01b1119b952c8p-4 -0x2.c8a35063b0614p-4 -0x1.8b398cf0c3909p-4 -0x4.b64daef8c3d8p-8 0xF.4e5e8affaa8cp-8 0x2.33b12817c49d8p-4 0x3.6f09a60a6d99p-4 1 0xF.ff6ab9cc695b8p-4 0xF.fdaaf212fed7p-4 0xF.fac0c97701acp-4 0xF.f6ac765b39e2p-4 0xF.f16e44ddff84p-4 0xF.eb0696d3ae4fp-4 0xF.e375e3bf84438p-4 0xF.dabcb8caeba08p-4 0xF.d0dbb8bb30ea8p-4 0xF.c5d39be5a5bcp-4 0xF.b9a53022313c8p-4 0xF.ac5158bc4f42p-4 0xF.9dd90e627f238p-4 0xF.8e3d5f142384p-4 0xF.7d7f6e0dd45b8p-4 0xF.6ba073b424b18p-4 0xF.58a1bd7cdd9ap-4 0xF.4484add6b0128p-4 0xF.2f4abc0f5f8ep-4 0xF.18f5743867128p-4 0xF.0186770a1adcp-4 0xE.e8ff79c548adp-4 0xE.cf62461358f98p-4 0xE.b4b0b9e4f3458p-4 0xE.98ecc74f281dp-4 0xE.7c187467233d8p-4 0xE.5e35db1c68858p-4 0xE.3f4729119e798p-4 0xE.1f4e9f73e931p-4 0xD.fe4e92d0d8a38p-4 0xD.dc496aeaed6a8p-4 0xD.b941a28cb71fp-4 0xD.9539c75a8f998p-4 0xD.703479a2f6778p-4 0xD.4a346c2d9057p-4 0xD.233c6408cd64p-4 0xC.fb4f38563adep-4 0xC.d26fd2158359p-4 0xC.a8a12bee219a8p-4 0xC.7de651f7ca068p-4 0xC.524261818ea8p-4 0xC.25b888d7c1fc8p-4 0xB.f84c07089cbcp-4 0xB.ca002ba7aaf2p-4 0xB.9ad8569004d9p-4 0xB.6ad7f7a557e6p-4 0xB.3a028e93c4b6p-4 0xB.085baa8e966f8p-4 0xA.d5e6ea0dd86c8p-4 0xA.a2a7fa8acefep-4 0xA.6ea2983b5832p-4 0xA.39da8dcc39a38p-4 0xA.0453b41a606p-4 0x9.ce11f1eb18148p-4 0x9.97193ba33eb58p-4 0x9.5f6d92fd79f5p-4 0x9.271306bf73e48p-4 0x8.ee0db26e2439p-4 0x8.b461be012bb28p-4 0x8.7a135d95473f8p-4 0x8.3f26d11de082p-4 0x8.03a06415c171p-4 0x7.c7846d2ef0d78p-4 1 0xF.f717b6f22addp-4 0xF.dc68c6b356db8p-4 0xF.b010e4f8a461p-4 0xF.7241712d4edep-4 0xF.233f3d79af918p-4 0xE.c3624222d228p-4 0xE.53153b97ec8c8p-4 0xD.d2d5339ac869p-4 0xD.4330f60770998p-4 0xC.a4c871d62536p-4 0xB.f84c07089cbcp-4 0xB.3e7bc248d788p-4 0xA.782687142cd58p-4 0x9.a6292960a6f1p-4 0x8.c96d77bd29c38p-4 0x7.e2e936fe26aecp-4 0x6.f39d1098b7bbcp-4 0x5.fc9374dcd079p-4 0x4.fedf724cb3e9cp-4 0x3.fb9b835bfdbf8p-4 0x2.f3e853eb3c23cp-4 0x1.e8eb7fde4aa3ep-4 0xD.bce4c334c5c78p-8 -0x3.243a3f9bd8e92p-8 -0x1.401d9d0e3a504p-4 -0x2.4c9329bfa6812p-4 -0x3.5679619cdfc7cp-4 -0x4.5ca835dd945d4p-4 -0x5.5dfbbb0547918p-4 -0x6.59556deae523cp-4 -0x7.4d9d72bafe58cp-4 -0x8.39c3cc917ff6p-4 -0x9.1cc18c4fefebp-4 -0x9.f599f55f034p-4 -0xA.c35b9715967ep-4 -0xB.8521598bb6bdp-4 -0xC.3a137cae6adep-4 -0xC.e16888783ae08p-4 -0xD.7a662d42fdb98p-4 -0xE.046213392aa4p-4 -0xE.7ec297ffb56ap-4 -0xE.e8ff79c548ac8p-4 -0xF.42a26ef8683ap-4 -0xF.8b47a9fb902e8p-4 -0xF.c29e4844acafp-4 -0xF.e868ac6c30438p-4 -0xF.fc7cc2c782c58p-4 -0xF.fec4304266868p-4 -0xF.ef3c6b4329fe8p-4 -0xF.cdf6be7def148p-4 -0xF.9b1835b3e2abp-4 -0xF.56d97473d447p-4 -0xF.0186770a1adcp-4 -0xE.9b7e3de5fdee8p-4 -0xE.253263d2d626p-4 -0xD.9f269f7aab898p-4 -0xD.09f030bf2763p-4 -0xC.66353a8c232a8p-4 -0xB.b4ac09dcdaca8p-4 -0xA.f61a4ac1b83ap-4 -0xA.2b542c48b8228p-4 -0x9.553b743d75acp-4 -0x8.74be83c7e91ep-4 1 0xF.fc7cc2c782c58p-4 0xF.f1f495f4ec43p-4 0xF.e06c195f821dp-4 0xF.c7eaffd720ed8p-4 0xF.a87c0bc2e35c8p-4 0xF.822d0a67b9c6p-4 0xF.550ecdd905798p-4 0xF.21352595e0bfp-4 0xE.e6b6d5d651d28p-4 0xE.a5ad8d8c3a92p-4 0xE.5e35db1c68858p-4 0xE.106f1fd4b8d8p-4 0xD.bc7b8224d1a58p-4 0xD.627fde9f7d64p-4 0xD.02a3b7cb3dda8p-4 0xC.9d1124c931fep-4 0xC.31f4bed9ecadp-4 0xB.c17d8dc859ad8p-4 0xB.4bdcf3434a0ep-4 0xA.d146952eb9288p-4 0xA.51f046f64f6b8p-4 0x9.ce11f1eb18148p-4 0x9.45e57cb6ca5d8p-4 0x8.b9a6b1ef6da48p-4 0x8.299325d68241p-4 0x7.95ea1b4f36094p-4 0x6.feec681783b78p-4 0x6.64dc58506f7f8p-4 0x5.c7fd9161e0bb4p-4 0x5.2894f446e0bd8p-4 0x4.86e87f4f4988cp-4 0x3.e33f2f642be3cp-4 0x3.3de0e0dc6b468p-4 0x2.97162fef3f516p-4 0x1.ef2858d275625p-4 0x1.4661179272096p-4 0x9.d0a87b210d85p-8 -0xC.90fc5f66528a8p-12 -0xB.626fbebeadbe8p-8 -0x1.5f6d00a9aa40fp-4 -0x2.0818b76cee8fcp-4 -0x2.afe010ca997b6p-4 -0x3.5679619cdfc7cp-4 -0x3.fb9b835bfdbeep-4 -0x4.9efdf43cb0d1p-4 -0x5.4058f7065c12p-4 -0x5.df65b292dce94p-4 -0x6.7bde50ea3b62p-4 -0x7.157e1dec8d4ccp-4 -0x7.ac01a57c95888p-4 -0x8.3f26d11de0818p-4 -0x8.cead04f95cdb8p-4 -0x9.5a553c3bb2618p-4 -0x9.e1e224c0e28bp-4 -0xA.65183a010c52p-4 -0xA.e3bddf3280c6p-4 -0xB.5d9b7895af028p-4 -0xB.d27b83dfcbe9p-4 -0xC.422aafb97d35p-4 -0xC.ac77f24736ea8p-4 -0xD.11349eb1665c8p-4 -0xD.703479a2f6778p-4 -0xD.c94dccb52dbf8p-4 1 0xF.ef3c6b4329fe8p-4 0xF.bd14ce0d1915p-4 0xF.69f241c24e288p-4 0xE.f682fbef23edp-4 0xE.63b8e139b6048p-4 0xD.b2c78a7ede238p-4 0xC.e521c040756d8p-4 0xB.fc7671ab8bb88p-4 0xA.faad2d92bb7c8p-4 0x9.e1e224c0e28cp-4 0x8.b461be012bb28p-4 0x7.74a3c5207315cp-4 0x6.25463effc2638p-4 0x4.c907ed8e2eabcp-4 0x3.62c28f2839458p-4 0x1.f564e56a97314p-4 0x8.3ec8ffcc22c88p-8 -0xE.ea037cc047598p-8 -0x2.5f38f54f4e562p-4 -0x3.cad943c203438p-4 -0x5.2e8728bb28c7p-4 -0x6.875950ed42afcp-4 -0x7.d27d29fa5dcap-4 -0x9.0d3ccc99f5ac8p-4 -0xA.3504aaabd078p-4 -0xB.4768f550ce388p-4 -0xC.422aafb97d35p-4 -0xD.233c6408cd64p-4 -0xD.e8c6706e0ceap-4 -0xE.912ae372d27p-4 -0xF.1b08df65d7b48p-4 -0xF.853f7dc9186b8p-4 -0xF.cef02cb5bbd18p-4 -0xF.f780814130c88p-4 -0xF.fe9b7b122806p-4 -0xF.e432367f5b91p-4 -0xF.a87c0bc2e35c8p-4 -0xF.4bf61b00b598p-4 -0xE.cf62461358fap-4 -0xE.33c59a4439cd8p-4 -0xD.7a662d42fdbap-4 -0xC.a4c871d62536p-4 -0xB.b4ac09dcdaca8p-4 -0xA.ac081c4ba89cp-4 -0x9.8d0736d1af22p-4 -0x8.5a02c3c7c2f68p-4 -0x7.157e1dec8d4f8p-4 -0x5.c2214c3e9166cp-4 -0x4.62b370fd21cecp-4 -0x2.fa14f77a5964ep-4 -0x1.8b398cf0c3909p-4 -0x1.921f0fe67002dp-8 0x1.592a554489bbap-4 0x2.c8a35063b05fap-4 0x4.3246f693c5644p-4 0x5.931f774fc9f14p-4 0x6.e8496f58d60e4p-4 0x8.2ef9f618dc59p-4 0x9.648477b9a72cp-4 0xA.86604facd04dp-4 0xB.922e17e6a4938p-4 0xC.85bca1abaf7f8p-4 0xD.5f0d8d85c6d58p-4 1 0xF.ffc38c9be7178p-4 0xF.ff0e343865bb8p-4 0xF.fddffc2fca8a8p-4 0xF.fc38ed6dc0ef8p-4 0xF.fa19146f0dbb8p-4 0xF.f780814130c88p-4 0xF.f46f4781ebaep-4 0xF.f0e57e5ead848p-4 0xF.ece34093e3c6p-4 0xF.e868ac6c30438p-4 0xF.e375e3bf84438p-4 0xF.de0b0bf220c3p-4 0xF.d8284df37bed8p-4 0xF.d1cdd63d0bc88p-4 0xF.cafbd4d0f6238p-4 0xF.c3b27d38a5d48p-4 0xF.bbf206834548p-4 0xF.b3baab441e77p-4 0xF.ab0ca990e048p-4 0xF.a1e842ffc96e8p-4 0xF.984dbca5b8cf8p-4 0xF.8e3d5f142384p-4 0xF.83b77656f07dp-4 0xF.78bc51f239e1p-4 0xF.6d4c44dff435p-4 0xF.6167a58d7b59p-4 0xF.550ecdd905798p-4 0xF.48421b0efbf98p-4 0xF.3b01ede73a748p-4 0xF.2d4eaa8233e98p-4 0xF.1f28b865fe23p-4 0xF.1090827b43728p-4 0xF.0186770a1adcp-4 0xE.f20b07b6c6c08p-4 0xE.e21ea97e5a298p-4 0xE.d1c1d4b344c4p-4 0xE.c0f504f9c5b18p-4 0xE.afb8b944453f8p-4 0xE.9e0d73cf95a7p-4 0xE.8bf3ba1f1aeep-4 0xE.796c14f8da07p-4 0xE.667710616f4f8p-4 0xE.53153b97ec8c8p-4 0xE.3f4729119e798p-4 0xE.2b0d6e75ba1fp-4 0xE.1668a498f1f88p-4 0xE.01596778f3208p-4 0xD.ebe05637ca95p-4 0xD.d5fe131732c3p-4 0xD.bfb34373c975p-4 0xD.a9008fc02e49p-4 0xD.91e6a38009dap-4 0xD.7a662d42fdb98p-4 0xD.627fde9f7d64p-4 0xD.4a346c2d9057p-4 0xD.31848d817d71p-4 0xD.1870fd265fc08p-4 0xC.fefa7898a4efp-4 0xC.e521c040756d8p-4 0xC.cae7976c0691p-4 0xC.b04cc449d6c6p-4 0xC.95520fe2d40a8p-4 0xC.79f846146cd6p-4 1 0xF.f8ac19df0cb28p-4 0xF.e2b71dbecd7bp-4 0xF.be352841342p-4 0xF.8b47a9fb902e8p-4 0xF.4a1d48d55a5ap-4 0xE.faf1b54dd2cep-4 0xE.9e0d73cf95a7p-4 0xE.33c59a4439cd8p-4 0xD.bc7b8224d1a58p-4 0xD.389c6f4eb07a8p-4 0xC.a8a12bee219a8p-4 0xC.0d0d99dabd66p-4 0xB.667039cab3cf8p-4 0xA.b561a8cbb24fp-4 0x9.fa841478f4698p-4 0x9.3682a66e896f8p-4 0x8.6a10e781e096p-4 0x7.95ea1b4f36094p-4 0x6.bad094b281eacp-4 0x5.d98d03c9063ep-4 0x4.f2edbe1e851bcp-4 0x4.07c601ae7f744p-4 0x3.18ed336699506p-4 0x2.273e19db5eafp-4 0x1.339614e41ffa4p-4 0x3.ed452d573301ep-8 -0xB.626fbebeadbe8p-8 -0x1.aa7b724495c05p-4 -0x2.9d4943ec496bap-4 -0x3.8db20a6bae9b6p-4 -0x4.7ad990d267efp-4 -0x5.63e69d6ac7f6cp-4 -0x6.4803b8b26fa58p-4 -0x7.265ff0e194e14p-4 -0x7.fe2f994dd8574p-4 -0x8.cead04f95cdb8p-4 -0x9.97193ba33eb58p-4 -0xA.56bca8b391788p-4 -0xB.0ce7c362ab8p-4 -0xB.b8f3af81b93p-4 -0xC.5a42d65152338p-4 -0xC.f04176da1239p-4 -0xD.7a662d42fdb98p-4 -0xD.f83270a9bbee8p-4 -0xE.6933070960f2p-4 -0xE.cd006ec59ea28p-4 -0xF.233f3d79af91p-4 -0xF.6ba073b424b18p-4 -0xF.a5e1c552e34ap-4 -0xF.d1cdd63d0bc88p-4 -0xF.ef3c6b4329fe8p-4 -0xF.fe128ef8e9fcp-4 -0xF.fe42aa66909dp-4 -0xF.efcc917b99838p-4 -0xF.d2bd833713aap-4 -0xF.a7301d8597968p-4 -0xF.6d4c44dff435p-4 -0xF.2546ffc0e72f8p-4 -0xE.cf62461358fap-4 -0xE.6becc4c5997bp-4 -0xD.fb4195b8f62d8p-4 -0xD.7dc7ec4fabdbp-4 -0xC.f3f2b6e5a2df8p-4 1 0xF.fd7370aab4ccp-4 0xF.f5ce929820878p-4 0xF.e913d54dea9d8p-4 0xF.d747472367dd8p-4 0xF.c06e93f6c102p-4 0xF.a491035e55dap-4 0xF.83b77656f07dp-4 0xF.5dec646f85bap-4 0xF.333bd873698fp-4 0xF.03b36c9407aap-4 0xE.cf62461358f98p-4 0xE.9659107077cf8p-4 0xE.58a9f817dc3e8p-4 0xE.1668a498f1f88p-4 0xD.cfaa3262dffep-4 0xD.84852c0a81p-4 0xD.3511831bb11d8p-4 0xC.e16888783ae18p-4 0xC.89a4e446d1ccp-4 0xC.2de28d74ac66p-4 0xB.ce3ec0cc72b7p-4 0xB.6ad7f7a557e6p-4 0xB.03cdde2d56fd8p-4 0xA.99414951aacbp-4 0xA.2b542c48b8238p-4 0x9.ba298dc0bfc7p-4 0x9.45e57cb6ca5d8p-4 0x8.cead04f95cdcp-4 0x8.54a6235a9e86p-4 0x7.d7f7b995b3688p-4 0x7.58c981eb26aa8p-4 0x6.d744027857308p-4 0x6.5390804def388p-4 0x5.cdd8f24984248p-4 0x5.4647f3b68f0d8p-4 0x4.bd08b6bb00e24p-4 0x4.3246f693c5634p-4 0x3.a62ee9a597bep-4 0x3.18ed336699506p-4 0x2.8aaed62527cbp-4 0x1.fba124b07ad88p-4 0x1.6bf1b3e79b12fp-4 0xD.bce4c334c5c78p-8 0x4.b64daef8c3bf4p-8 -0x4.51c9c36b5c484p-8 -0xD.5880deafc182p-8 -0x1.65af75dd0f87ep-4 -0x1.f564e56a9730bp-4 -0x2.847a9241c82c6p-4 -0x3.12c2e4f882ffcp-4 -0x3.a010879338bfp-4 -0x4.2c3673f6f6e3cp-4 -0x4.b7080241ff93cp-4 -0x5.4058f7065c12p-4 -0x5.c7fd9161e0bacp-4 -0x6.4dca98ef24f54p-4 -0x6.d1956b8afdd6p-4 -0x7.53340aea18264p-4 -0x7.d27d29fa5dcap-4 -0x8.4f483a0be2f08p-4 -0x8.c96d77bd29c28p-4 -0x9.40c5f7a69e5c8p-4 -0x9.b52bb2c1418ep-4 1 0xF.f16e44ddff84p-4 0xF.c5d39be5a5bcp-4 0xF.7d7f6e0dd45b8p-4 0xF.18f5743867128p-4 0xE.98ecc74f281dp-4 0xD.fe4e92d0d8a38p-4 0xD.4a346c2d9057p-4 0xC.7de651f7ca068p-4 0xB.9ad8569004d9p-4 0xA.a2a7fa8acefep-4 0x9.97193ba33eb58p-4 0x8.7a135d95473f8p-4 0x7.4d9d72bafe584p-4 0x6.13daaabce40f8p-4 0x4.cf066e0ebc818p-4 0x3.81704d4fc9ec4p-4 0x2.2d77cbf58b0cap-4 0xD.5880deafc18bp-8 -0x8.3ec8ffcc22bf8p-8 -0x1.dc70ecbae9fc8p-4 -0x3.31919cd34f5d6p-4 -0x4.80e160f5c9ef4p-4 -0x5.c7fd9161e0bacp-4 -0x7.0492760047b88p-4 -0x8.345f8348e013p-4 -0x9.553b743d75ac8p-4 -0xA.65183a010c52p-4 -0xB.6206b9e0c13bp-4 -0xC.4a3a52fd8542p-4 -0xD.1c0c252c9de3p-4 -0xD.d5fe131732c3p-4 -0xE.76bd7a1e63b98p-4 -0xE.fd259b10938fp-4 -0xF.6841af4cc8048p-4 -0xF.b74ea6893165p-4 -0xF.e9bc8a1105c2p-4 -0xF.ff2f82f2bc6d8p-4 -0xF.f780814130c88p-4 -0xF.d2bd833713aap-4 -0xF.91297bbb1d6dp-4 -0xF.333bd873698fp-4 -0xE.b99fa84606ff8p-4 -0xE.253263d2d626p-4 -0xD.77025a1e0a3ap-4 -0xC.b04cc449d6c68p-4 -0xB.d27b83dfcbe98p-4 -0xA.df228fc5fcc08p-4 -0x9.d7fd1490285e8p-4 -0x8.beea4d68b0b3p-4 -0x7.95ea1b4f360b8p-4 -0x6.5f1960e243f34p-4 -0x5.1cae2955c413cp-4 -0x3.d0f3a1981fb4ep-4 -0x2.7e45eafb69116p-4 -0x1.270dcefdfc44ap-4 0x3.243a3f9bd9004p-8 0x1.8b398cf0c38efp-4 0x2.e15fb1a118a0cp-4 0x4.3246f693c5644p-4 0x5.7b89cde7a9a58p-4 0x6.bad094b281eb8p-4 0x7.edd5d70934b8p-4 0x9.126a72eaa4178p-4 1 0xF.feea6dfbc7a9p-4 0xF.fba9dd8dc8b2p-4 0xF.f63ebf8ce7fep-4 0xF.eea9cff8fa2bp-4 0xF.e4ec15e148afp-4 0xF.d906e340eaa68p-4 0xF.cafbd4d0f6238p-4 0xF.baccd1d0903b8p-4 0xF.a87c0bc2e35c8p-4 0xF.940bfe2304e7p-4 0xF.7d7f6e0dd45b8p-4 0xF.64d969e1dfc2p-4 0xF.4a1d48d55a5ap-4 0xF.2d4eaa8233e98p-4 0xF.0e717668606cp-4 0xE.ed89db66611e8p-4 0xE.ca9c4f28214d8p-4 0xE.a5ad8d8c3a92p-4 0xE.7ec297ffb56ap-4 0xE.55e0b4d05c808p-4 0xE.2b0d6e75ba1fp-4 0xD.fe4e92d0d8a38p-4 0xD.cfaa3262dffep-4 0xD.9f269f7aab89p-4 0xD.6cca6d5974bc8p-4 0xD.389c6f4eb07a8p-4 0xD.02a3b7cb3dda8p-4 0xC.cae7976c0691p-4 0xC.916f9bfc3235p-4 0xC.56438f6f0ec4p-4 0xC.196b76d1d1fp-4 0xB.daef913557d8p-4 0xB.9ad8569004d9p-4 0xB.592e7697f14ep-4 0xB.15fad79586ffp-4 0xA.d146952eb9288p-4 0xA.8b1aff2b00eb8p-4 0xA.4381983048ff8p-4 0x9.fa841478f4698p-4 0x9.b02c58832cf98p-4 0x9.648477b9a72cp-4 0x9.1796b31609f08p-4 0x8.c96d77bd29c38p-4 0x8.7a135d95473f8p-4 0x8.299325d68241p-4 0x7.d7f7b995b3688p-4 0x7.854c2849de7dp-4 0x7.319ba64c71178p-4 0x6.dcf18b5481894p-4 0x6.875950ed42b04p-4 0x6.30de90e7e2144p-4 0x5.d98d03c9063ep-4 0x5.81707f3223d98p-4 0x5.2894f446e0bd8p-4 0x4.cf066e0ebc818p-4 0x4.74d10fd336cf4p-4 0x4.1a01137aac008p-4 0x3.bea2c7e021336p-4 0x3.62c28f2839458p-4 0x3.066cdd138c99p-4 0x2.a9ae354e9de0cp-4 0x2.4c9329bfa681cp-4 0x1.ef2858d275625p-4 1 0xF.f55bef8e30028p-4 0xF.d57de5867eeep-4 0xF.a09044fec56ep-4 0xF.56d97473d447p-4 0xE.f8bb8025929ap-4 0xE.86b397ace95c8p-4 0xE.01596778f3208p-4 0xD.695e4f10ea888p-4 0xC.bf8c75272e4fp-4 0xC.04c5bab7297dp-4 0xB.3a028e93c4b6p-4 0xA.6050a2f600028p-4 0x9.78d186c33b9dp-4 0x8.84b9246854ab8p-4 0x7.854c2849de7dp-4 0x6.7bde50ea3b628p-4 0x5.69d0ab03fde4p-4 0x4.508fbbf1a4de8p-4 0x3.31919cd34f5dep-4 0x2.0e5408f75063ep-4 0xE.85a621b7c8ea8p-8 -0x3.ed452d5732f92p-8 -0x1.65af75dd0f87ep-4 -0x2.8aaed62527ca8p-4 -0x3.ac4cbba7e4fbep-4 -0x4.c907ed8e2eab4p-4 -0x5.df65b292dce94p-4 -0x6.edf3c8c12f404p-4 -0x7.f34a51f07fd6p-4 -0x8.ee0db26e2439p-4 -0x9.dcf05f58cf0cp-4 -0xA.beb49a46765p-4 -0xB.922e17e6a495p-4 -0xC.56438f6f0ec3p-4 -0xD.09f030bf27628p-4 -0xD.ac44ff490a02p-4 -0xE.3c6a0ff25133p-4 -0xE.b99fa84606ffp-4 -0xF.233f3d79af91p-4 -0xF.78bc51f239e1p-4 -0xF.b9a53022313c8p-4 -0xF.e5a381c8a1aap-4 -0xF.fc7cc2c782c58p-4 -0xF.fe128ef8e9fcp-4 -0xF.ea62ca9b7d72p-4 -0xF.c187a5206306p-4 -0xF.83b77656f07dp-4 -0xF.3144762470898p-4 -0xE.ca9c4f28214ep-4 -0xE.50478cdce225p-4 -0xD.c2e8e5fa96018p-4 -0xD.233c6408cd648p-4 -0xC.7216694297058p-4 -0xB.b062961823b28p-4 -0xA.df228fc5fcc08p-4 -0x9.ff6ca9a2ab6a8p-4 -0x9.126a72eaa4188p-4 -0x8.19572af6decbp-4 -0x7.157e1dec8d4f8p-4 -0x6.0838ec13aab0cp-4 -0x4.f2edbe1e851dp-4 -0x3.d70d68c5bc688p-4 -0x2.b61182325c71ap-4 1 0xF.fb5ea31da2268p-4 0xF.ed7d3a8a29c6p-4 0xF.d663cef362278p-4 0xF.b61fbefadddb8p-4 0xF.8cc3b778fa43p-4 0xF.5a67a8adc4088p-4 0xF.1f28b865fe23p-4 0xE.db29311c504d8p-4 0xE.8e906e2060aep-4 0xE.398ac4cf556b8p-4 0xD.dc496aeaed6a8p-4 0xD.77025a1e0a3ap-4 0xD.09f030bf27638p-4 0xC.95520fe2d40a8p-4 0xC.196b76d1d1fp-4 0xB.96841bf7ffcb8p-4 0xB.0ce7c362ab818p-4 0xA.7ce612e652438p-4 0x9.e6d26405303bp-4 0x9.4b0393b14e54p-4 0x8.a9d3d005fa2ap-4 0x8.03a06415c171p-4 0x7.58c981eb26aa8p-4 0x6.a9b20adb4ff3p-4 0x5.f6bf564ae9888p-4 0x5.4058f7065c128p-4 0x4.86e87f4f4988cp-4 0x3.cad943c20344p-4 0x3.0c981d3656da2p-4 0x2.4c9329bfa681cp-4 0x1.8b398cf0c38e1p-4 0xC.8fb2f886ec12p-8 0x6.487eabb991ccp-12 -0xB.c6dd52c3a33bp-8 -0x1.7eb7196b72ee4p-4 -0x2.4022da9d8f796p-4 -0x3.00412583ae896p-4 -0x3.bea2c7e02132cp-4 -0x4.7ad990d267efp-4 -0x5.3478909e39da4p-4 -0x5.eb1457b8ac5ccp-4 -0x6.9e4334f6fcc68p-4 -0x7.4d9d72bafe58cp-4 -0x7.f8bd92f9c482cp-4 -0x8.9f4089f9cb6p-4 -0x9.40c5f7a69e5c8p-4 -0x9.dcf05f58cf0cp-4 -0xA.73655df1f2f38p-4 -0xB.03cdde2d56fc8p-4 -0xB.8dd64b0720dfp-4 -0xC.112ec01cb2728p-4 -0xC.8d8b37ea4edp-4 -0xD.02a3b7cb3ddap-4 -0xD.703479a2f6778p-4 -0xD.d5fe131732c3p-4 -0xE.33c59a4439cdp-4 -0xE.8954c7d62086p-4 -0xE.d67a1673455c8p-4 -0xF.1b08df65d7b48p-4 -0xF.56d97473d4468p-4 -0xF.89c936d68127p-4 -0xF.b3baab441e77p-4 -0xF.d4958b0032bep-4 1 0xF.ece34093e3c6p-4 0xF.b3baab441e77p-4 0xF.550ecdd905798p-4 0xE.d1c1d4b344c4p-4 0xE.2b0d6e75ba1fp-4 0xD.627fde9f7d64p-4 0xC.79f846146cd6p-4 0xB.73a22a755457p-4 0xA.51f046f64f6b8p-4 0x9.1796b31609f08p-4 0x7.c7846d2ef0d78p-4 0x6.64dc58506f7f8p-4 0x4.f2edbe1e851bcp-4 0x3.752c669e2bb6p-4 0x1.ef2858d275625p-4 0x6.48557de8d99dcp-8 -0x1.270dcefdfc458p-4 -0x2.afe010ca997b6p-4 -0x4.3246f693c562cp-4 -0x5.aaa75f71df85cp-4 -0x7.157e1dec8d4ccp-4 -0x8.6f685c25e2598p-4 -0x9.b52bb2c1418ep-4 -0xA.e3bddf3280c6p-4 -0xB.f84c07089cbcp-4 -0xC.f04176da1239p-4 -0xD.c94dccb52dbf8p-4 -0xE.816a7f595ec9p-4 -0xF.16dfb50488ecp-4 -0xF.88485e44c7afp-4 -0xF.d4958b0032bep-4 -0xF.fb10f1bcb6bfp-4 -0xF.fb5ea31da2268p-4 -0xF.d57de5867eeep-4 -0xF.89c936d68127p-4 -0xF.18f5743867128p-4 -0xE.84102a0b45d68p-4 -0xD.cc7d0fec8abp-4 -0xC.f3f2b6e5a2df8p-4 -0xB.fc7671ab8bb8p-4 -0xA.e85780b768ea8p-4 -0x9.ba298dc0bfc88p-4 -0x8.74be83c7e91ep-4 -0x7.1b1fd265c005p-4 -0x5.b0872c78e5dd4p-4 -0x4.3856d385d272cp-4 -0x2.b61182325c71ap-4 -0x1.2d52092ce19f1p-4 0x5.e3d4d77727a24p-8 0x1.e8eb7fde4aa3cp-4 0x3.6f09a60a6d99p-4 0x4.ecf3be81052d4p-4 0x6.5f1960e243f1cp-4 0x7.c20641affdfe8p-4 0x9.126a72eaa4178p-4 0xA.4d224dcd849bp-4 0xB.6f3df2c2c40e8p-4 0xC.76084da43623p-4 0xD.5f0d8d85c6d58p-4 0xE.28210095b482p-4 0xE.cf62461358f98p-4 0xF.5341c9f32cp-4 0xF.b2847f7a3deap-4) (0 ^65 -0xC.8fb2f886ec0ap-8 -0x1.917a6bc29b42cp-4 -0x2.59020dd1cc274p-4 -0x3.1f17078d34c14p-4 -0x3.e33f2f642be34p-4 -0x4.a5018bb567c14p-4 -0x5.63e69d6ac7f74p-4 -0x6.1f78a9abaa58cp-4 -0x6.d7440278573p-4 -0x7.8ad74e01bd8ecp-4 -0x8.39c3cc917ff68p-4 -0x8.e39d9cd73464p-4 -0x9.87fbfe70b81a8p-4 -0xA.267992848eebp-4 -0xA.beb49a46764f8p-4 -0xB.504f333f9de6p-4 -0xB.daef913557d78p-4 -0xC.5e40358a8bap-4 -0xC.d9f023f9c3ap-4 -0xD.4db3148750d18p-4 -0xD.b941a28cb71fp-4 -0xE.1c5978c05ed8p-4 -0xE.76bd7a1e63b98p-4 -0xE.c835e79946a3p-4 -0xF.1090827b43728p-4 -0xF.4fa0ab6316ed8p-4 -0xF.853f7dc9186b8p-4 -0xF.b14be7fbae58p-4 -0xF.d3aabf84528b8p-4 -0xF.ec46d1e892928p-4 -0xF.fb10f1bcb6bfp-4 -1 -0xF.fb10f1bcb6bfp-4 -0xF.ec46d1e89293p-4 -0xF.d3aabf84528b8p-4 -0xF.b14be7fbae58p-4 -0xF.853f7dc9186b8p-4 -0xF.4fa0ab6316ed8p-4 -0xF.1090827b43728p-4 -0xE.c835e79946a3p-4 -0xE.76bd7a1e63bap-4 -0xE.1c5978c05ed88p-4 -0xD.b941a28cb71fp-4 -0xD.4db3148750d2p-4 -0xC.d9f023f9c3a08p-4 -0xC.5e40358a8ba1p-4 -0xB.daef913557d7p-4 -0xB.504f333f9de68p-4 -0xA.beb49a4676508p-4 -0xA.267992848eebp-4 -0x9.87fbfe70b81bp-4 -0x8.e39d9cd73464p-4 -0x8.39c3cc917ff7p-4 -0x7.8ad74e01bd8fcp-4 -0x6.d7440278572fcp-4 -0x6.1f78a9abaa594p-4 -0x5.63e69d6ac7f88p-4 -0x4.a5018bb567c18p-4 -0x3.e33f2f642be42p-4 -0x3.1f17078d34c2ep-4 -0x2.59020dd1cc278p-4 -0x1.917a6bc29b43cp-4 -0xC.8fb2f886ec068p-8 0 -0x6.48557de8d99f8p-8 -0xC.8fb2f886ec0ap-8 -0x1.2d52092ce19f6p-4 -0x1.917a6bc29b42cp-4 -0x1.f564e56a9730ep-4 -0x2.59020dd1cc274p-4 -0x2.bc42889167f8cp-4 -0x3.1f17078d34c14p-4 -0x3.81704d4fc9ec6p-4 -0x3.e33f2f642be34p-4 -0x4.447498ac7d9dcp-4 -0x4.a5018bb567c14p-4 -0x5.04d72505d9808p-4 -0x5.63e69d6ac7f74p-4 -0x5.c2214c3e91678p-4 -0x6.1f78a9abaa58cp-4 -0x6.7bde50ea3b628p-4 -0x6.d7440278573p-4 -0x7.319ba64c71174p-4 -0x7.8ad74e01bd8ecp-4 -0x7.e2e936fe26ae8p-4 -0x8.39c3cc917ff68p-4 -0x8.8f59aa0da591p-4 -0x8.e39d9cd73464p-4 -0x9.3682a66e896f8p-4 -0x9.87fbfe70b81a8p-4 -0x9.d7fd1490285c8p-4 -0xA.267992848eebp-4 -0xA.73655df1f2f48p-4 -0xA.beb49a46764f8p-4 -0xB.085baa8e966fp-4 -0xB.504f333f9de6p-4 -0xB.96841bf7ffcbp-4 -0xB.daef913557d78p-4 -0xC.1d8705ffcbb7p-4 -0xC.5e40358a8bap-4 -0xC.9d1124c931fd8p-4 -0xC.d9f023f9c3ap-4 -0xD.14d3d02313c1p-4 -0xD.4db3148750d18p-4 -0xD.84852c0a80ff8p-4 -0xD.b941a28cb71fp-4 -0xD.ebe05637ca948p-4 -0xE.1c5978c05ed8p-4 -0xE.4aa5909a08fa8p-4 -0xE.76bd7a1e63b98p-4 -0xE.a09a68a6e49dp-4 -0xE.c835e79946a3p-4 -0xE.ed89db66611ep-4 -0xF.1090827b43728p-4 -0xF.314476247089p-4 -0xF.4fa0ab6316ed8p-4 -0xF.6ba073b424b18p-4 -0xF.853f7dc9186b8p-4 -0xF.9c79d63272c48p-4 -0xF.b14be7fbae58p-4 -0xF.c3b27d38a5d48p-4 -0xF.d3aabf84528b8p-4 -0xF.e1323870cfe98p-4 -0xF.ec46d1e892928p-4 -0xF.f4e6d680c41dp-4 -0xF.fb10f1bcb6bfp-4 -0xF.fec4304266868p-4 0 -0x1.2d52092ce19f6p-4 -0x2.59020dd1cc274p-4 -0x3.81704d4fc9ec6p-4 -0x4.a5018bb567c14p-4 -0x5.c2214c3e91678p-4 -0x6.d7440278573p-4 -0x7.e2e936fe26ae8p-4 -0x8.e39d9cd73464p-4 -0x9.d7fd1490285c8p-4 -0xA.beb49a46764f8p-4 -0xB.96841bf7ffcbp-4 -0xC.5e40358a8bap-4 -0xD.14d3d02313c1p-4 -0xD.b941a28cb71fp-4 -0xE.4aa5909a08fa8p-4 -0xE.c835e79946a3p-4 -0xF.314476247089p-4 -0xF.853f7dc9186b8p-4 -0xF.c3b27d38a5d48p-4 -0xF.ec46d1e892928p-4 -0xF.fec4304266868p-4 -0xF.fb10f1bcb6bfp-4 -0xF.e1323870cfe98p-4 -0xF.b14be7fbae58p-4 -0xF.6ba073b424b18p-4 -0xF.1090827b43728p-4 -0xE.a09a68a6e49dp-4 -0xE.1c5978c05ed88p-4 -0xD.84852c0a81008p-4 -0xC.d9f023f9c3a08p-4 -0xC.1d8705ffcbb78p-4 -0xB.504f333f9de68p-4 -0xA.73655df1f2f4p-4 -0x9.87fbfe70b81bp-4 -0x8.8f59aa0da591p-4 -0x7.8ad74e01bd8fcp-4 -0x6.7bde50ea3b62cp-4 -0x5.63e69d6ac7f88p-4 -0x4.447498ac7d9e4p-4 -0x3.1f17078d34c2ep-4 -0x1.f564e56a97319p-4 -0xC.8fb2f886ec068p-8 0x6.48557de8d9908p-8 0x1.917a6bc29b42bp-4 0x2.bc42889167f7ap-4 0x3.e33f2f642be3p-4 0x5.04d72505d97fp-4 0x6.1f78a9abaa584p-4 0x7.319ba64c7117cp-4 0x8.39c3cc917ff6p-4 0x9.3682a66e896f8p-4 0xA.267992848eeap-4 0xB.085baa8e966fp-4 0xB.daef913557d68p-4 0xC.9d1124c931fcp-4 0xD.4db3148750d18p-4 0xD.ebe05637ca948p-4 0xE.76bd7a1e63b88p-4 0xE.ed89db66611e8p-4 0xF.4fa0ab6316edp-4 0xF.9c79d63272c4p-4 0xF.d3aabf84528bp-4 0xF.f4e6d680c41dp-4 0 -0x3.243a3f9bd8f08p-8 -0x6.48557de8d99f8p-8 -0x9.6c32baca2ae68p-8 -0xC.8fb2f886ec0ap-8 -0xF.b2b73cfc107p-8 -0x1.2d52092ce19f6p-4 -0x1.5f6d00a9aa419p-4 -0x1.917a6bc29b42cp-4 -0x1.c3785c79ec2d5p-4 -0x1.f564e56a9730ep-4 -0x2.273e19db5eaecp-4 -0x2.59020dd1cc274p-4 -0x2.8aaed62527cb4p-4 -0x2.bc42889167f8cp-4 -0x2.edbb3bca17e62p-4 -0x3.1f17078d34c14p-4 -0x3.505404b6008a2p-4 -0x3.81704d4fc9ec6p-4 -0x3.b269fca8a8622p-4 -0x3.e33f2f642be34p-4 -0x4.13ee038dff6b8p-4 -0x4.447498ac7d9dcp-4 -0x4.74d10fd336cf4p-4 -0x4.a5018bb567c14p-4 -0x4.d50430b860548p-4 -0x5.04d72505d9808p-4 -0x5.3478909e39da8p-4 -0x5.63e69d6ac7f74p-4 -0x5.931f774fc9f18p-4 -0x5.c2214c3e91678p-4 -0x5.f0ea4c4773398p-4 -0x6.1f78a9abaa58cp-4 -0x6.4dca98ef24f5cp-4 -0x6.7bde50ea3b628p-4 -0x6.a9b20adb4ff24p-4 -0x6.d7440278573p-4 -0x7.0492760047b9cp-4 -0x7.319ba64c71174p-4 -0x7.5e5dd6e1b8e24p-4 -0x7.8ad74e01bd8ecp-4 -0x7.b70654bbde354p-4 -0x7.e2e936fe26ae8p-4 -0x8.0e7e43a61f5b8p-4 -0x8.39c3cc917ff68p-4 -0x8.64b826aec4c78p-4 -0x8.8f59aa0da591p-4 -0x8.b9a6b1ef6da48p-4 -0x8.e39d9cd73464p-4 -0x9.0d3ccc99f5acp-4 -0x9.3682a66e896f8p-4 -0x9.5f6d92fd79f5p-4 -0x9.87fbfe70b81a8p-4 -0x9.b02c58832cf98p-4 -0x9.d7fd1490285c8p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.267992848eebp-4 -0xA.4d224dcd849cp-4 -0xA.73655df1f2f48p-4 -0xA.99414951aacbp-4 -0xA.beb49a46764f8p-4 -0xA.e3bddf3280c6p-4 -0xB.085baa8e966fp-4 -0xB.2c8c92f83c1fp-4 0 -0xF.b2b73cfc107p-8 -0x1.f564e56a9730ep-4 -0x2.edbb3bca17e62p-4 -0x3.e33f2f642be34p-4 -0x4.d50430b860548p-4 -0x5.c2214c3e91678p-4 -0x6.a9b20adb4ff24p-4 -0x7.8ad74e01bd8ecp-4 -0x8.64b826aec4c78p-4 -0x9.3682a66e896f8p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.beb49a46764f8p-4 -0xB.73a22a755457p-4 -0xC.1d8705ffcbb7p-4 -0xC.bbbf7a63eba1p-4 -0xD.4db3148750d18p-4 -0xD.d2d5339ac869p-4 -0xE.4aa5909a08fa8p-4 -0xE.b4b0b9e4f3458p-4 -0xF.1090827b43728p-4 -0xF.5dec646f85bap-4 -0xF.9c79d63272c48p-4 -0xF.cbfc926484cd8p-4 -0xF.ec46d1e892928p-4 -0xF.fd3977ff7bae8p-4 -0xF.fec4304266868p-4 -0xF.f0e57e5ead848p-4 -0xF.d3aabf84528b8p-4 -0xF.a7301d8597968p-4 -0xF.6ba073b424b18p-4 -0xF.21352595e0bf8p-4 -0xE.c835e79946a3p-4 -0xE.60f879fe7e2e8p-4 -0xD.ebe05637ca95p-4 -0xD.695e4f10ea89p-4 -0xC.d9f023f9c3a08p-4 -0xC.3e2007dd176p-4 -0xB.96841bf7ffcbp-4 -0xA.e3bddf3280c7p-4 -0xA.267992848eebp-4 -0x9.5f6d92fd79f58p-4 -0x8.8f59aa0da591p-4 -0x7.b70654bbde36p-4 -0x6.d7440278572fcp-4 -0x5.f0ea4c47733a8p-4 -0x5.04d72505d98p-4 -0x4.13ee038dff6cp-4 -0x3.1f17078d34c2ep-4 -0x2.273e19db5eaf4p-4 -0x1.2d52092ce1a0cp-4 -0x3.243a3f9bd8f66p-8 0xC.8fb2f886ebf5p-8 0x1.c3785c79ec2d1p-4 0x2.bc42889167f7ap-4 0x3.b269fca8a862p-4 0x4.a5018bb567c04p-4 0x5.931f774fc9f18p-4 0x6.7bde50ea3b61cp-4 0x7.5e5dd6e1b8e28p-4 0x8.39c3cc917ff6p-4 0x9.0d3ccc99f5ac8p-4 0x9.d7fd1490285cp-4 0xA.99414951aacbp-4 0 -0x9.6c32baca2ae68p-8 -0x1.2d52092ce19f6p-4 -0x1.c3785c79ec2d5p-4 -0x2.59020dd1cc274p-4 -0x2.edbb3bca17e62p-4 -0x3.81704d4fc9ec6p-4 -0x4.13ee038dff6b8p-4 -0x4.a5018bb567c14p-4 -0x5.3478909e39da8p-4 -0x5.c2214c3e91678p-4 -0x6.4dca98ef24f5cp-4 -0x6.d7440278573p-4 -0x7.5e5dd6e1b8e24p-4 -0x7.e2e936fe26ae8p-4 -0x8.64b826aec4c78p-4 -0x8.e39d9cd73464p-4 -0x9.5f6d92fd79f5p-4 -0x9.d7fd1490285c8p-4 -0xA.4d224dcd849cp-4 -0xA.beb49a46764f8p-4 -0xB.2c8c92f83c1fp-4 -0xB.96841bf7ffcbp-4 -0xB.fc7671ab8bb8p-4 -0xC.5e40358a8bap-4 -0xC.bbbf7a63eba1p-4 -0xD.14d3d02313c1p-4 -0xD.695e4f10ea88p-4 -0xD.b941a28cb71fp-4 -0xE.046213392aa48p-4 -0xE.4aa5909a08fa8p-4 -0xE.8bf3ba1f1aeep-4 -0xE.c835e79946a3p-4 -0xE.ff573116df158p-4 -0xF.314476247089p-4 -0xF.5dec646f85bap-4 -0xF.853f7dc9186b8p-4 -0xF.a7301d8597968p-4 -0xF.c3b27d38a5d48p-4 -0xF.dabcb8caeba08p-4 -0xF.ec46d1e892928p-4 -0xF.f84ab2c738d68p-4 -0xF.fec4304266868p-4 -0xF.ffb10b4dc96d8p-4 -0xF.fb10f1bcb6bfp-4 -0xF.f0e57e5ead848p-4 -0xF.e1323870cfe98p-4 -0xF.cbfc926484cd8p-4 -0xF.b14be7fbae58p-4 -0xF.91297bbb1d6dp-4 -0xF.6ba073b424b18p-4 -0xF.40bdd5a668868p-4 -0xF.1090827b43728p-4 -0xE.db29311c504d8p-4 -0xE.a09a68a6e49dp-4 -0xE.60f879fe7e2e8p-4 -0xE.1c5978c05ed88p-4 -0xD.d2d5339ac8698p-4 -0xD.84852c0a81008p-4 -0xD.31848d817d708p-4 -0xC.d9f023f9c3a08p-4 -0xC.7de651f7ca07p-4 -0xC.1d8705ffcbb78p-4 -0xB.b8f3af81b9308p-4 0 -0x1.5f6d00a9aa419p-4 -0x2.bc42889167f8cp-4 -0x4.13ee038dff6b8p-4 -0x5.63e69d6ac7f74p-4 -0x6.a9b20adb4ff24p-4 -0x7.e2e936fe26ae8p-4 -0x9.0d3ccc99f5acp-4 -0xA.267992848eebp-4 -0xB.2c8c92f83c1fp-4 -0xC.1d8705ffcbb7p-4 -0xC.f7a1f794d7cap-4 -0xD.b941a28cb71fp-4 -0xE.60f879fe7e2ep-4 -0xE.ed89db66611ep-4 -0xF.5dec646f85bap-4 -0xF.b14be7fbae58p-4 -0xF.e70afeb6d33d8p-4 -0xF.fec4304266868p-4 -0xF.f84ab2c738d68p-4 -0xF.d3aabf84528b8p-4 -0xF.91297bbb1d6dp-4 -0xF.314476247089p-4 -0xE.b4b0b9e4f3458p-4 -0xE.1c5978c05ed88p-4 -0xD.695e4f10ea89p-4 -0xC.9d1124c931fep-4 -0xB.b8f3af81b9308p-4 -0xA.beb49a4676508p-4 -0x9.b02c58832cf98p-4 -0x8.8f59aa0da591p-4 -0x7.5e5dd6e1b8e34p-4 -0x6.1f78a9abaa594p-4 -0x4.d50430b860544p-4 -0x3.81704d4fc9ed8p-4 -0x2.273e19db5eaf4p-4 -0xC.8fb2f886ec068p-8 0x9.6c32baca2ad48p-8 0x1.f564e56a97307p-4 0x3.505404b6008a4p-4 0x4.a5018bb567c04p-4 0x5.f0ea4c4773394p-4 0x7.319ba64c7117cp-4 0x8.64b826aec4c68p-4 0x9.87fbfe70b81ap-4 0xA.99414951aacbp-4 0xB.96841bf7ffca8p-4 0xC.7de651f7ca06p-4 0xD.4db3148750d18p-4 0xE.046213392aa5p-4 0xE.a09a68a6e49cp-4 0xF.21352595e0be8p-4 0xF.853f7dc9186b8p-4 0xF.cbfc926484cdp-4 0xF.f4e6d680c41dp-4 0xF.ffb10b4dc96d8p-4 0xF.ec46d1e89293p-4 0xF.baccd1d0903cp-4 0xF.6ba073b424b2p-4 0xE.ff573116df158p-4 0xE.76bd7a1e63b98p-4 0xD.d2d5339ac8688p-4 0xD.14d3d02313c2p-4 0xC.3e2007dd17608p-4 0 -0x1.921f0fe670071p-8 -0x3.243a3f9bd8f08p-8 -0x4.b64daef8c3bf4p-8 -0x6.48557de8d99f8p-8 -0x7.da4dcc7473c04p-8 -0x9.6c32baca2ae68p-8 -0xA.fe00694866a18p-8 -0xC.8fb2f886ec0ap-8 -0xE.214689606bf18p-8 -0xF.b2b73cfc107p-8 -0x1.1440134d709b2p-4 -0x1.2d52092ce19f6p-4 -0x1.4661179272096p-4 -0x1.5f6d00a9aa419p-4 -0x1.787586a5d5b21p-4 -0x1.917a6bc29b42cp-4 -0x1.aa7b724495c04p-4 -0x1.c3785c79ec2d5p-4 -0x1.dc70ecbae9fc8p-4 -0x1.f564e56a9730ep-4 -0x2.0e5408f75063ap-4 -0x2.273e19db5eaecp-4 -0x2.4022da9d8f79cp-4 -0x2.59020dd1cc274p-4 -0x2.71db7619b1a28p-4 -0x2.8aaed62527cb4p-4 -0x2.a37bf0b2f8be4p-4 -0x2.bc42889167f8cp-4 -0x2.d502609ec9564p-4 -0x2.edbb3bca17e62p-4 -0x3.066cdd138c98ap-4 -0x3.1f17078d34c14p-4 -0x3.37b97e5b886ccp-4 -0x3.505404b6008a2p-4 -0x3.68e65de7ace44p-4 -0x3.81704d4fc9ec6p-4 -0x3.99f196625650cp-4 -0x3.b269fca8a8622p-4 -0x3.cad943c203436p-4 -0x3.e33f2f642be34p-4 -0x3.fb9b835bfdbfp-4 -0x4.13ee038dff6b8p-4 -0x4.2c3673f6f6e4p-4 -0x4.447498ac7d9dcp-4 -0x4.5ca835dd945dcp-4 -0x4.74d10fd336cf4p-4 -0x4.8ceeeaf0eedc8p-4 -0x4.a5018bb567c14p-4 -0x4.bd08b6bb00e18p-4 -0x4.d50430b860548p-4 -0x4.ecf3be81052dcp-4 -0x5.04d72505d9808p-4 -0x5.1cae2955c415p-4 -0x5.3478909e39da8p-4 -0x5.4c36202bcf09p-4 -0x5.63e69d6ac7f74p-4 -0x5.7b89cde7a9a4cp-4 -0x5.931f774fc9f18p-4 -0x5.aaa75f71df858p-4 -0x5.c2214c3e91678p-4 -0x5.d98d03c9063d8p-4 -0x5.f0ea4c4773398p-4 -0x6.0838ec13aab1p-4 0 -0xE.214689606bf18p-8 -0x1.c3785c79ec2d5p-4 -0x2.a37bf0b2f8be4p-4 -0x3.81704d4fc9ec6p-4 -0x4.5ca835dd945dcp-4 -0x5.3478909e39da8p-4 -0x6.0838ec13aab1p-4 -0x6.d7440278573p-4 -0x7.a0f83abe1444cp-4 -0x8.64b826aec4c78p-4 -0x9.21eafdcc560f8p-4 -0x9.d7fd1490285c8p-4 -0xA.86604facd04d8p-4 -0xB.2c8c92f83c1fp-4 -0xB.ca002ba7aaf2p-4 -0xC.5e40358a8bap-4 -0xC.e8d8faf5406a8p-4 -0xD.695e4f10ea88p-4 -0xD.df6be249c075p-4 -0xE.4aa5909a08fa8p-4 -0xE.aab7a9749f588p-4 -0xE.ff573116df158p-4 -0xF.48421b0efbf9p-4 -0xF.853f7dc9186b8p-4 -0xF.b61fbefadddb8p-4 -0xF.dabcb8caeba08p-4 -0xF.f2f9d7971cap-4 -0xF.fec4304266868p-4 -0xF.fe128ef8e9fcp-4 -0xF.f0e57e5ead848p-4 -0xF.d747472367dd8p-4 -0xF.b14be7fbae58p-4 -0xF.7f110605caf6p-4 -0xF.40bdd5a668868p-4 -0xE.f682fbef23edp-4 -0xE.a09a68a6e49dp-4 -0xE.3f4729119e7ap-4 -0xD.d2d5339ac8698p-4 -0xD.5b992c8b606a8p-4 -0xC.d9f023f9c3a08p-4 -0xC.4e3f4d26ea55p-4 -0xB.b8f3af81b9308p-4 -0xB.1a81d18e0df4p-4 -0xA.73655df1f2f4p-4 -0x9.c420c2eff592p-4 -0x9.0d3ccc99f5ad8p-4 -0x8.4f483a0be2f1p-4 -0x7.8ad74e01bd8fcp-4 -0x6.c0835b1fd003p-4 -0x5.f0ea4c47733a8p-4 -0x5.1cae2955c4158p-4 -0x4.447498ac7d9e4p-4 -0x3.68e65de7ace48p-4 -0x2.8aaed62527cb6p-4 -0x1.aa7b724495c03p-4 -0xC.8fb2f886ec068p-8 0x1.921f0fe6700ccp-8 0xF.b2b73cfc1058p-8 0x1.dc70ecbae9fb4p-4 0x2.bc42889167f7ap-4 0x3.99f19662564fcp-4 0x4.74d10fd336ce8p-4 0x5.4c36202bcf084p-4 0 -0x7.da4dcc7473c04p-8 -0xF.b2b73cfc107p-8 -0x1.787586a5d5b21p-4 -0x1.f564e56a9730ep-4 -0x2.71db7619b1a28p-4 -0x2.edbb3bca17e62p-4 -0x3.68e65de7ace44p-4 -0x3.e33f2f642be34p-4 -0x4.5ca835dd945dcp-4 -0x4.d50430b860548p-4 -0x5.4c36202bcf09p-4 -0x5.c2214c3e91678p-4 -0x6.36a94bb2292bcp-4 -0x6.a9b20adb4ff24p-4 -0x7.1b1fd265c0028p-4 -0x7.8ad74e01bd8ecp-4 -0x7.f8bd92f9c483cp-4 -0x8.64b826aec4c78p-4 -0x8.cead04f95cdcp-4 -0x9.3682a66e896f8p-4 -0x9.9c200686472b8p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.6050a2f60002p-4 -0xA.beb49a46764f8p-4 -0xB.1a81d18e0df4p-4 -0xB.73a22a755457p-4 -0xB.ca002ba7aaf2p-4 -0xC.1d8705ffcbb7p-4 -0xC.6e22998b4c66p-4 -0xC.bbbf7a63eba1p-4 -0xD.064af55d7c9bp-4 -0xD.4db3148750d18p-4 -0xD.91e6a38009d98p-4 -0xD.d2d5339ac869p-4 -0xE.106f1fd4b8d78p-4 -0xE.4aa5909a08fa8p-4 -0xE.816a7f595ec9p-4 -0xE.b4b0b9e4f3458p-4 -0xE.e46be5a0813p-4 -0xF.1090827b43728p-4 -0xF.3913edb54ba2p-4 -0xF.5dec646f85bap-4 -0xF.7f110605caf6p-4 -0xF.9c79d63272c48p-4 -0xF.b61fbefadddb8p-4 -0xF.cbfc926484cd8p-4 -0xF.de0b0bf220c3p-4 -0xF.ec46d1e892928p-4 -0xF.f6ac765b39e2p-4 -0xF.fd3977ff7bae8p-4 -0xF.ffec42c74549p-4 -0xF.fec4304266868p-4 -0xF.f9c187c6abaep-4 -0xF.f0e57e5ead848p-4 -0xF.e432367f5b908p-4 -0xF.d3aabf84528b8p-4 -0xF.bf5314f31eb7p-4 -0xF.a7301d8597968p-4 -0xF.8b47a9fb902e8p-4 -0xF.6ba073b424b18p-4 -0xF.48421b0efbf9p-4 -0xF.21352595e0bf8p-4 -0xE.f682fbef23edp-4 0 -0x1.4661179272096p-4 -0x2.8aaed62527cb4p-4 -0x3.cad943c203436p-4 -0x5.04d72505d9808p-4 -0x6.36a94bb2292bcp-4 -0x7.5e5dd6e1b8e24p-4 -0x8.7a135d95473e8p-4 -0x9.87fbfe70b81a8p-4 -0xA.86604facd04d8p-4 -0xB.73a22a755457p-4 -0xC.4e3f4d26ea55p-4 -0xD.14d3d02313c1p-4 -0xD.c61c693a82748p-4 -0xE.60f879fe7e2ep-4 -0xE.e46be5a0813p-4 -0xF.4fa0ab6316ed8p-4 -0xF.a1e842ffc96e8p-4 -0xF.dabcb8caeba08p-4 -0xF.f9c187c6abaep-4 -0xF.fec4304266868p-4 -0xF.e9bc8a1105c2p-4 -0xF.baccd1d0903b8p-4 -0xF.7241712d4edep-4 -0xF.1090827b43728p-4 -0xE.9659107077cf8p-4 -0xE.046213392aa48p-4 -0xD.5b992c8b606a8p-4 -0xC.9d1124c931fep-4 -0xB.ca002ba7aaf3p-4 -0xA.e3bddf3280c7p-4 -0x9.ebc11c62c1a3p-4 -0x8.e39d9cd73464p-4 -0x7.cd01658ff4198p-4 -0x6.a9b20adb4ff24p-4 -0x5.7b89cde7a9a5p-4 -0x4.447498ac7d9e4p-4 -0x3.066cdd138c996p-4 -0x1.c3785c79ec2e2p-4 -0x7.da4dcc7473d18p-8 0xC.8fb2f886ebf5p-8 0x2.0e5408f750622p-4 0x3.505404b6008a4p-4 0x4.8ceeeaf0eedc4p-4 0x5.c2214c3e91678p-4 0x6.edf3c8c12f3fcp-4 0x8.0e7e43a61f5bp-4 0x9.21eafdcc560fp-4 0xA.267992848eeap-4 0xB.1a81d18e0df38p-4 0xB.fc7671ab8bb7p-4 0xC.cae7976c069p-4 0xD.84852c0a81p-4 0xE.28210095b4828p-4 0xE.b4b0b9e4f345p-4 0xF.294f82394ffe8p-4 0xF.853f7dc9186b8p-4 0xF.c7eaffd720ed8p-4 0xF.f0e57e5ead848p-4 0xF.ffec42c74549p-4 0xF.f4e6d680c41dp-4 0xF.cfe72ad6d964p-4 0xF.91297bbb1d6d8p-4 0xF.3913edb54ba28p-4 0 -0x4.b64daef8c3bf4p-8 -0x9.6c32baca2ae68p-8 -0xE.214689606bf18p-8 -0x1.2d52092ce19f6p-4 -0x1.787586a5d5b21p-4 -0x1.c3785c79ec2d5p-4 -0x2.0e5408f75063ap-4 -0x2.59020dd1cc274p-4 -0x2.a37bf0b2f8be4p-4 -0x2.edbb3bca17e62p-4 -0x3.37b97e5b886ccp-4 -0x3.81704d4fc9ec6p-4 -0x3.cad943c203436p-4 -0x4.13ee038dff6b8p-4 -0x4.5ca835dd945dcp-4 -0x4.a5018bb567c14p-4 -0x4.ecf3be81052dcp-4 -0x5.3478909e39da8p-4 -0x5.7b89cde7a9a4cp-4 -0x5.c2214c3e91678p-4 -0x6.0838ec13aab1p-4 -0x6.4dca98ef24f5cp-4 -0x6.92d049f7a879p-4 -0x6.d7440278573p-4 -0x7.1b1fd265c0028p-4 -0x7.5e5dd6e1b8e24p-4 -0x7.a0f83abe1444cp-4 -0x7.e2e936fe26ae8p-4 -0x8.242b1357110dp-4 -0x8.64b826aec4c78p-4 -0x8.a48ad799b6758p-4 -0x8.e39d9cd73464p-4 -0x9.21eafdcc560f8p-4 -0x9.5f6d92fd79f5p-4 -0x9.9c200686472b8p-4 -0x9.d7fd1490285c8p-4 -0xA.12ff8bc735d88p-4 -0xA.4d224dcd849cp-4 -0xA.86604facd04d8p-4 -0xA.beb49a46764f8p-4 -0xA.f61a4ac1b83ap-4 -0xB.2c8c92f83c1fp-4 -0xB.6206b9e0c13a8p-4 -0xB.96841bf7ffcbp-4 -0xB.ca002ba7aaf2p-4 -0xB.fc7671ab8bb8p-4 -0xC.2de28d74ac66p-4 -0xC.5e40358a8bap-4 -0xC.8d8b37ea4ed1p-4 -0xC.bbbf7a63eba1p-4 -0xC.e8d8faf5406a8p-4 -0xD.14d3d02313c1p-4 -0xD.3fac294ff34e8p-4 -0xD.695e4f10ea88p-4 -0xD.91e6a38009d98p-4 -0xD.b941a28cb71fp-4 -0xD.df6be249c075p-4 -0xE.046213392aa48p-4 -0xE.28210095b4838p-4 -0xE.4aa5909a08fa8p-4 -0xE.6becc4c5997bp-4 -0xE.8bf3ba1f1aeep-4 -0xE.aab7a9749f588p-4 0 -0x1.1440134d709b2p-4 -0x2.273e19db5eaecp-4 -0x3.37b97e5b886ccp-4 -0x4.447498ac7d9dcp-4 -0x5.4c36202bcf09p-4 -0x6.4dca98ef24f5cp-4 -0x7.4805ba3a76d6cp-4 -0x8.39c3cc917ff68p-4 -0x9.21eafdcc560f8p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.d146952eb928p-4 -0xB.96841bf7ffcbp-4 -0xC.4e3f4d26ea55p-4 -0xC.f7a1f794d7cap-4 -0xD.91e6a38009d98p-4 -0xE.1c5978c05ed8p-4 -0xE.9659107077cf8p-4 -0xE.ff573116df158p-4 -0xF.56d97473d447p-4 -0xF.9c79d63272c48p-4 -0xF.cfe72ad6d964p-4 -0xF.f0e57e5ead848p-4 -0xF.ff4e5a25a8d08p-4 -0xF.fb10f1bcb6bfp-4 -0xF.e432367f5b908p-4 -0xF.baccd1d0903b8p-4 -0xF.7f110605caf6p-4 -0xF.314476247089p-4 -0xE.d1c1d4b344c4p-4 -0xE.60f879fe7e2e8p-4 -0xD.df6be249c0758p-4 -0xD.4db3148750d2p-4 -0xC.ac77f24736ebp-4 -0xB.fc7671ab8bb8p-4 -0xB.3e7bc248d7878p-4 -0xA.73655df1f2f4p-4 -0x9.9c200686472bp-4 -0x8.b9a6b1ef6da4p-4 -0x7.cd01658ff4198p-4 -0x6.d7440278572fcp-4 -0x5.d98d03c9063d4p-4 -0x4.d50430b860544p-4 -0x3.cad943c203434p-4 -0x2.bc42889167f8cp-4 -0x1.aa7b724495c03p-4 -0x9.6c32baca2ae68p-8 0x7.da4dcc7473bfcp-8 0x1.917a6bc29b42bp-4 0x2.a37bf0b2f8be2p-4 0x3.b269fca8a862p-4 0x4.bd08b6bb00e18p-4 0x5.c2214c3e91678p-4 0x6.c0835b1fd002p-4 0x7.b70654bbde35p-4 0x8.a48ad799b6758p-4 0x9.87fbfe70b81ap-4 0xA.6050a2f600018p-4 0xB.2c8c92f83c1e8p-4 0xB.ebc1b6619ed88p-4 0xC.9d1124c931fcp-4 0xD.3fac294ff34dp-4 0xD.d2d5339ac868p-4 0xE.55e0b4d05c7fp-4 0 -0xA.fe00694866a18p-8 -0x1.5f6d00a9aa419p-4 -0x2.0e5408f75063ap-4 -0x2.bc42889167f8cp-4 -0x3.68e65de7ace44p-4 -0x4.13ee038dff6b8p-4 -0x4.bd08b6bb00e18p-4 -0x5.63e69d6ac7f74p-4 -0x6.0838ec13aab1p-4 -0x6.a9b20adb4ff24p-4 -0x7.4805ba3a76d6cp-4 -0x7.e2e936fe26ae8p-4 -0x8.7a135d95473e8p-4 -0x9.0d3ccc99f5acp-4 -0x9.9c200686472b8p-4 -0xA.267992848eebp-4 -0xA.ac081c4ba89b8p-4 -0xB.2c8c92f83c1fp-4 -0xB.a7ca46d469468p-4 -0xC.1d8705ffcbb7p-4 -0xC.8d8b37ea4ed1p-4 -0xC.f7a1f794d7cap-4 -0xD.5b992c8b606ap-4 -0xD.b941a28cb71fp-4 -0xE.106f1fd4b8d78p-4 -0xE.60f879fe7e2ep-4 -0xE.aab7a9749f588p-4 -0xE.ed89db66611ep-4 -0xF.294f82394ffep-4 -0xF.5dec646f85bap-4 -0xF.8b47a9fb902e8p-4 -0xF.b14be7fbae58p-4 -0xF.cfe72ad6d964p-4 -0xF.e70afeb6d33d8p-4 -0xF.f6ac765b39e2p-4 -0xF.fec4304266868p-4 -0xF.ff4e5a25a8d08p-4 -0xF.f84ab2c738d68p-4 -0xF.e9bc8a1105c2p-4 -0xF.d3aabf84528b8p-4 -0xF.b61fbefadddb8p-4 -0xF.91297bbb1d6dp-4 -0xF.64d969e1dfc2p-4 -0xF.314476247089p-4 -0xE.f682fbef23edp-4 -0xE.b4b0b9e4f3458p-4 -0xE.6becc4c5997bp-4 -0xE.1c5978c05ed88p-4 -0xD.c61c693a8274p-4 -0xD.695e4f10ea89p-4 -0xD.064af55d7c9cp-4 -0xC.9d1124c931fep-4 -0xC.2de28d74ac668p-4 -0xB.b8f3af81b9308p-4 -0xB.3e7bc248d7878p-4 -0xA.beb49a4676508p-4 -0xA.39da8dcc39a4p-4 -0x9.b02c58832cf98p-4 -0x9.21eafdcc560f8p-4 -0x8.8f59aa0da591p-4 -0x7.f8bd92f9c4838p-4 -0x7.5e5dd6e1b8e34p-4 -0x6.c0835b1fd003p-4 0 -0x1.787586a5d5b21p-4 -0x2.edbb3bca17e62p-4 -0x4.5ca835dd945dcp-4 -0x5.c2214c3e91678p-4 -0x7.1b1fd265c0028p-4 -0x8.64b826aec4c78p-4 -0x9.9c200686472b8p-4 -0xA.beb49a46764f8p-4 -0xB.ca002ba7aaf2p-4 -0xC.bbbf7a63eba1p-4 -0xD.91e6a38009d98p-4 -0xE.4aa5909a08fa8p-4 -0xE.e46be5a0813p-4 -0xF.5dec646f85bap-4 -0xF.b61fbefadddb8p-4 -0xF.ec46d1e892928p-4 -0xF.ffec42c74549p-4 -0xF.f0e57e5ead848p-4 -0xF.bf5314f31eb7p-4 -0xF.6ba073b424b18p-4 -0xE.f682fbef23edp-4 -0xE.60f879fe7e2e8p-4 -0xD.ac44ff490a028p-4 -0xC.d9f023f9c3a08p-4 -0xB.ebc1b6619ed98p-4 -0xA.e3bddf3280c7p-4 -0x9.c420c2eff592p-4 -0x8.8f59aa0da591p-4 -0x7.4805ba3a76d7p-4 -0x5.f0ea4c47733a8p-4 -0x4.8ceeeaf0eedd8p-4 -0x3.1f17078d34c2ep-4 -0x1.aa7b724495c03p-4 -0x3.243a3f9bd8f66p-8 0x1.4661179272089p-4 0x2.bc42889167f7ap-4 0x4.2c3673f6f6e48p-4 0x5.931f774fc9f18p-4 0x6.edf3c8c12f3fcp-4 0x8.39c3cc917ff6p-4 0x9.73c071f4750ap-4 0xA.99414951aacbp-4 0xB.a7ca46d469468p-4 0xC.9d1124c931fcp-4 0xD.77025a1e0a3a8p-4 0xE.33c59a4439cep-4 0xE.d1c1d4b344c4p-4 0xF.4fa0ab6316edp-4 0xF.ac5158bc4f42p-4 0xF.e70afeb6d33d8p-4 0xF.ff4e5a25a8d08p-4 0xF.f4e6d680c41dp-4 0xF.c7eaffd720eep-4 0xF.78bc51f239e2p-4 0xF.08066514c0558p-4 0xE.76bd7a1e63b98p-4 0xD.c61c693a82748p-4 0xC.f7a1f794d7ca8p-4 0xC.0d0d99dabd668p-4 0xB.085baa8e96708p-4 0x9.ebc11c62c1a3p-4 0x8.b9a6b1ef6da6p-4 0x7.74a3c52073184p-4 0 -0xC.90fc5f66525dp-12 -0x1.921f0fe670071p-8 -0x2.5b2d61ca12e06p-8 -0x3.243a3f9bd8f08p-8 -0x3.ed452d5732f94p-8 -0x4.b64daef8c3bf4p-8 -0x5.7f53487eac898p-8 -0x6.48557de8d99f8p-8 -0x7.1153d3394ec7p-8 -0x7.da4dcc7473c04p-8 -0x8.a342eda160bfp-8 -0x9.6c32baca2ae68p-8 -0xA.351cb7fc30bc8p-8 -0xA.fe00694866a18p-8 -0xB.c6dd52c3a3428p-8 -0xC.8fb2f886ec0ap-8 -0xD.5880deafc18b8p-8 -0xE.214689606bf18p-8 -0xE.ea037cc04764p-8 -0xF.b2b73cfc107p-8 -0x1.07b614e463064p-4 -0x1.1440134d709b2p-4 -0x1.20c9674ed444cp-4 -0x1.2d52092ce19f6p-4 -0x1.39d9f12c5a299p-4 -0x1.4661179272096p-4 -0x1.52e774a4d4d0ap-4 -0x1.5f6d00a9aa419p-4 -0x1.6bf1b3e79b129p-4 -0x1.787586a5d5b21p-4 -0x1.84f8712c130ap-4 -0x1.917a6bc29b42cp-4 -0x1.9dfb6eb24a85cp-4 -0x1.aa7b724495c04p-4 -0x1.b6fa6ec38f64cp-4 -0x1.c3785c79ec2d5p-4 -0x1.cff533b307dc1p-4 -0x1.dc70ecbae9fc8p-4 -0x1.e8eb7fde4aa3ep-4 -0x1.f564e56a9730ep-4 -0x2.01dd15adf70b6p-4 -0x2.0e5408f75063ap-4 -0x2.1ac9b7964cf0cp-4 -0x2.273e19db5eaecp-4 -0x2.33b12817c49cep-4 -0x2.4022da9d8f79cp-4 -0x2.4c9329bfa6814p-4 -0x2.59020dd1cc274p-4 -0x2.656f7f28a2d4ep-4 -0x2.71db7619b1a28p-4 -0x2.7e45eafb69126p-4 -0x2.8aaed62527cb4p-4 -0x2.97162fef3f51p-4 -0x2.a37bf0b2f8be4p-4 -0x2.afe010ca997bcp-4 -0x2.bc42889167f8cp-4 -0x2.c8a35063b061ap-4 -0x2.d502609ec9564p-4 -0x2.e15fb1a1189fep-4 -0x2.edbb3bca17e62p-4 -0x2.fa14f77a59636p-4 -0x3.066cdd138c98ap-4 -0x3.12c2e4f883008p-4 0 -0xD.5880deafc18b8p-8 -0x1.aa7b724495c04p-4 -0x2.7e45eafb69126p-4 -0x3.505404b6008a2p-4 -0x4.2013817ad9878p-4 -0x4.ecf3be81052dcp-4 -0x5.b66618e2832d4p-4 -0x6.7bde50ea3b628p-4 -0x7.3cd2ebb873484p-4 -0x7.f8bd92f9c483cp-4 -0x8.af1b726df15ep-4 -0x9.5f6d92fd79f5p-4 -0xA.0939331e8846p-4 -0xA.ac081c4ba89b8p-4 -0xB.4768f550ce388p-4 -0xB.daef913557d78p-4 -0xC.66353a8c232ap-4 -0xC.e8d8faf5406a8p-4 -0xD.627fde9f7d638p-4 -0xD.d2d5339ac869p-4 -0xE.398ac4cf556b8p-4 -0xE.9659107077cf8p-4 -0xE.e8ff79c548adp-4 -0xF.314476247089p-4 -0xF.6ef5b503c328p-4 -0xF.a1e842ffc96e8p-4 -0xF.c9f8a7c2d6038p-4 -0xF.e70afeb6d33d8p-4 -0xF.f90b0a7098f68p-4 -0xF.ffec42c74549p-4 -0xF.fba9dd8dc8b2p-4 -0xF.ec46d1e89293p-4 -0xF.d1cdd63d0bc88p-4 -0xF.ac5158bc4f42p-4 -0xF.7beb728e51ep-4 -0xF.40bdd5a668868p-4 -0xE.faf1b54dd2cep-4 -0xE.aab7a9749f588p-4 -0xE.50478cdce225p-4 -0xD.ebe05637ca95p-4 -0xD.7dc7ec4fabda8p-4 -0xD.064af55d7c9cp-4 -0xC.85bca1abaf7fp-4 -0xB.fc7671ab8bb8p-4 -0xB.6ad7f7a557e7p-4 -0xA.d146952eb928p-4 -0xA.302d34959952p-4 -0x9.87fbfe70b81bp-4 -0x8.d9280b89b9df8p-4 -0x8.242b1357110e8p-4 -0x7.6983173e8436cp-4 -0x6.a9b20adb4ff24p-4 -0x5.e53d7984f7eccp-4 -0x5.1cae2955c4158p-4 -0x4.508fbbf1a4dep-4 -0x3.81704d4fc9ed8p-4 -0x2.afe010ca997c4p-4 -0x1.dc70ecbae9fc5p-4 -0x1.07b614e463075p-4 -0x3.243a3f9bd8f66p-8 0xA.351cb7fc30c2p-8 0x1.787586a5d5b12p-4 0x2.4c9329bfa680ep-4 0 -0x7.1153d3394ec7p-8 -0xE.214689606bf18p-8 -0x1.52e774a4d4d0ap-4 -0x1.c3785c79ec2d5p-4 -0x2.33b12817c49cep-4 -0x2.a37bf0b2f8be4p-4 -0x3.12c2e4f883008p-4 -0x3.81704d4fc9ec6p-4 -0x3.ef6e9017a7002p-4 -0x4.5ca835dd945dcp-4 -0x4.c907ed8e2eabcp-4 -0x5.3478909e39da8p-4 -0x5.9ee5272b58f28p-4 -0x6.0838ec13aab1p-4 -0x6.705f51037e7c8p-4 -0x6.d7440278573p-4 -0x7.3cd2ebb873484p-4 -0x7.a0f83abe1444cp-4 -0x8.03a06415c17p-4 -0x8.64b826aec4c78p-4 -0x8.c42c8f9d23728p-4 -0x9.21eafdcc560f8p-4 -0x9.7de125a2080a8p-4 -0x9.d7fd1490285c8p-4 -0xA.302d34959951p-4 -0xA.86604facd04d8p-4 -0xA.da859327ba24p-4 -0xB.2c8c92f83c1fp-4 -0xB.7c654ce4adba8p-4 -0xB.ca002ba7aaf2p-4 -0xC.154e09faa2ff8p-4 -0xC.5e40358a8bap-4 -0xC.a4c871d62536p-4 -0xC.e8d8faf5406a8p-4 -0xD.2a6488487a918p-4 -0xD.695e4f10ea88p-4 -0xD.a5ba04ef3c928p-4 -0xD.df6be249c075p-4 -0xE.1668a498f1f88p-4 -0xE.4aa5909a08fa8p-4 -0xE.7c187467233d8p-4 -0xE.aab7a9749f588p-4 -0xE.d67a1673455c8p-4 -0xE.ff573116df158p-4 -0xF.2546ffc0e72fp-4 -0xF.48421b0efbf9p-4 -0xF.6841af4cc8048p-4 -0xF.853f7dc9186b8p-4 -0xF.9f35de0dde328p-4 -0xF.b61fbefadddb8p-4 -0xF.c9f8a7c2d6038p-4 -0xF.dabcb8caeba08p-4 -0xF.e868ac6c30438p-4 -0xF.f2f9d7971cap-4 -0xF.fa6e2a58df698p-4 -0xF.fec4304266868p-4 -0xF.fffb10b10e81p-4 -0xF.fe128ef8e9fcp-4 -0xF.f90b0a7098f68p-4 -0xF.f0e57e5ead848p-4 -0xF.e5a381c8a1aap-4 -0xF.d747472367dd8p-4 -0xF.c5d39be5a5bcp-4 0 -0x1.39d9f12c5a299p-4 -0x2.71db7619b1a28p-4 -0x3.a62ee9a597bdcp-4 -0x4.d50430b860548p-4 -0x5.fc9374dcd078cp-4 -0x7.1b1fd265c0028p-4 -0x8.2ef9f618dc5bp-4 -0x9.3682a66e896f8p-4 -0xA.302d34959951p-4 -0xB.1a81d18e0df4p-4 -0xB.f41fc3d81b43p-4 -0xC.bbbf7a63eba1p-4 -0xD.703479a2f677p-4 -0xE.106f1fd4b8d78p-4 -0xE.9b7e3de5fded8p-4 -0xF.1090827b43728p-4 -0xF.6ef5b503c328p-4 -0xF.b61fbefadddb8p-4 -0xF.e5a381c8a1aap-4 -0xF.fd3977ff7bae8p-4 -0xF.fcbe2104600ap-4 -0xF.e432367f5b908p-4 -0xF.b3baab441e77p-4 -0xF.6ba073b424b18p-4 -0xF.0c5017ee336c8p-4 -0xE.9659107077cf8p-4 -0xE.0a6cee232f2b8p-4 -0xD.695e4f10ea89p-4 -0xC.b41fa15ebff1p-4 -0xB.ebc1b6619ed98p-4 -0xB.117227f6118p-4 -0xA.267992848eebp-4 -0x9.2c39a65db8878p-4 -0x8.242b1357110e8p-4 -0x7.0fdb51c98c4b4p-4 -0x5.f0ea4c47733a8p-4 -0x4.c907ed8e2eacp-4 -0x3.99f196625650cp-4 -0x2.656f7f28a2d4ap-4 -0x1.2d52092ce1a0cp-4 0xC.90fc5f665144p-12 0x1.4661179272089p-4 0x2.7e45eafb6911ep-4 0x3.b269fca8a862p-4 0x4.e0fd78d4edaacp-4 0x6.0838ec13aaaf8p-4 0x7.265ff0e194e1p-4 0x8.39c3cc917ff6p-4 0x9.40c5f7a69e5c8p-4 0xA.39da8dcc39a38p-4 0xB.238aa1bfa9ad8p-4 0xB.fc7671ab8bb7p-4 0xC.c35778a2bacap-4 0xD.77025a1e0a3a8p-4 0xE.1668a498f1f78p-4 0xE.a09a68a6e49cp-4 0xF.14c7a21c8cbc8p-4 0xF.7241712d4edd8p-4 0xF.b87b21a5bf5b8p-4 0xF.e70afeb6d33d8p-4 0xF.fdaaf212fed7p-4 0xF.fc38ed6dc0ef8p-4 0xF.e2b71dbecd7bp-4 0 -0x3.ed452d5732f94p-8 -0x7.da4dcc7473c04p-8 -0xB.c6dd52c3a3428p-8 -0xF.b2b73cfc107p-8 -0x1.39d9f12c5a299p-4 -0x1.787586a5d5b21p-4 -0x1.b6fa6ec38f64cp-4 -0x1.f564e56a9730ep-4 -0x2.33b12817c49cep-4 -0x2.71db7619b1a28p-4 -0x2.afe010ca997bcp-4 -0x2.edbb3bca17e62p-4 -0x3.2b693d36c55f2p-4 -0x3.68e65de7ace44p-4 -0x3.a62ee9a597bdcp-4 -0x3.e33f2f642be34p-4 -0x4.2013817ad9878p-4 -0x4.5ca835dd945dcp-4 -0x4.98f9a655552e8p-4 -0x4.d50430b860548p-4 -0x5.10c437224dbcp-4 -0x5.4c36202bcf09p-4 -0x5.875657223080cp-4 -0x5.c2214c3e91678p-4 -0x5.fc9374dcd078cp-4 -0x6.36a94bb2292bcp-4 -0x6.705f51037e7c8p-4 -0x6.a9b20adb4ff24p-4 -0x6.e29e053f55a4cp-4 -0x7.1b1fd265c0028p-4 -0x7.53340aea1827p-4 -0x7.8ad74e01bd8ecp-4 -0x7.c20641affdff4p-4 -0x7.f8bd92f9c483cp-4 -0x8.2ef9f618dc5bp-4 -0x8.64b826aec4c78p-4 -0x8.99f4e7f712a7p-4 -0x8.cead04f95cdcp-4 -0x9.02dd50bab06bp-4 -0x9.3682a66e896f8p-4 -0x9.6999e9a74ddb8p-4 -0x9.9c200686472b8p-4 -0x9.ce11f1eb18148p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.302d34959951p-4 -0xA.6050a2f60002p-4 -0xA.8fd40e6ccd53p-4 -0xA.beb49a46764f8p-4 -0xA.ecef739f1a2ep-4 -0xB.1a81d18e0df4p-4 -0xB.4768f550ce388p-4 -0xB.73a22a755457p-4 -0xB.9f2ac703cca1p-4 -0xB.ca002ba7aaf2p-4 -0xB.f41fc3d81b43p-4 -0xC.1d8705ffcbb7p-4 -0xC.463373a40dd08p-4 -0xC.6e22998b4c66p-4 -0xC.95520fe2d40a8p-4 -0xC.bbbf7a63eba1p-4 -0xC.e16888783ae1p-4 -0xD.064af55d7c9bp-4 -0xD.2a6488487a918p-4 0 -0x1.07b614e463064p-4 -0x2.0e5408f75063ap-4 -0x3.12c2e4f883008p-4 -0x4.13ee038dff6b8p-4 -0x5.10c437224dbcp-4 -0x6.0838ec13aab1p-4 -0x6.f94545fff0364p-4 -0x7.e2e936fe26ae8p-4 -0x8.c42c8f9d23728p-4 -0x9.9c200686472b8p-4 -0xA.69de36ac4fcp-4 -0xB.2c8c92f83c1fp-4 -0xB.e35c4e7169998p-4 -0xC.8d8b37ea4ed1p-4 -0xD.2a6488487a918p-4 -0xD.b941a28cb71fp-4 -0xE.398ac4cf556b8p-4 -0xE.aab7a9749f588p-4 -0xF.0c5017ee336c8p-4 -0xF.5dec646f85bap-4 -0xF.9f35de0dde328p-4 -0xF.cfe72ad6d964p-4 -0xF.efcc917b99838p-4 -0xF.fec4304266868p-4 -0xF.fcbe2104600ap-4 -0xF.e9bc8a1105c2p-4 -0xF.c5d39be5a5bcp-4 -0xF.91297bbb1d6dp-4 -0xF.4bf61b00b5988p-4 -0xE.f682fbef23edp-4 -0xE.912ae372d2708p-4 -0xE.1c5978c05ed88p-4 -0xD.988ad2f9bdfa8p-4 -0xD.064af55d7c9cp-4 -0xC.66353a8c232a8p-4 -0xB.b8f3af81b9308p-4 -0xA.ff3e5ef2b5088p-4 -0xA.39da8dcc39a4p-4 -0x9.6999e9a74ddcp-4 -0x8.8f59aa0da591p-4 -0x7.ac01a57c95894p-4 -0x6.c0835b1fd003p-4 -0x5.cdd8f2498424cp-4 -0x4.d50430b860544p-4 -0x3.d70d68c5bc6a4p-4 -0x2.d502609ec9572p-4 -0x1.cff533b307dc6p-4 -0xC.8fb2f886ec068p-8 0x3.ed452d5732e4cp-8 0x1.4661179272089p-4 0x2.4c9329bfa680ep-4 0x3.505404b6008a4p-4 0x4.508fbbf1a4dccp-4 0x5.4c36202bcf084p-4 0x6.423be07bdef4p-4 0x7.319ba64c7117cp-4 0x8.19572af6dec98p-4 0x8.f87845de430dp-4 0x9.ce11f1eb1814p-4 0xA.99414951aacbp-4 0xB.592e7697f14dp-4 0xC.0d0d99dabd658p-4 0xC.b41fa15ebfefp-4 0 -0xA.351cb7fc30bc8p-8 -0x1.4661179272096p-4 -0x1.e8eb7fde4aa3ep-4 -0x2.8aaed62527cb4p-4 -0x3.2b693d36c55f2p-4 -0x3.cad943c203436p-4 -0x4.68bdfefa3c90cp-4 -0x5.04d72505d9808p-4 -0x5.9ee5272b58f28p-4 -0x6.36a94bb2292bcp-4 -0x6.cbe5c76cc65c8p-4 -0x7.5e5dd6e1b8e24p-4 -0x7.edd5d70934b78p-4 -0x8.7a135d95473e8p-4 -0x9.02dd50bab06bp-4 -0x9.87fbfe70b81a8p-4 -0xA.0939331e8846p-4 -0xA.86604facd04d8p-4 -0xA.ff3e5ef2b5078p-4 -0xB.73a22a755457p-4 -0xB.e35c4e7169998p-4 -0xC.4e3f4d26ea55p-4 -0xC.b41fa15ebff08p-4 -0xD.14d3d02313c1p-4 -0xD.703479a2f677p-4 -0xD.c61c693a82748p-4 -0xE.1668a498f1f88p-4 -0xE.60f879fe7e2ep-4 -0xE.a5ad8d8c3a92p-4 -0xE.e46be5a0813p-4 -0xF.1d19f63ae7428p-4 -0xF.4fa0ab6316ed8p-4 -0xF.7beb728e51ep-4 -0xF.a1e842ffc96e8p-4 -0xF.c187a5206306p-4 -0xF.dabcb8caeba08p-4 -0xF.ed7d3a8a29c6p-4 -0xF.f9c187c6abaep-4 -0xF.ff84a1e29de88p-4 -0xF.fec4304266868p-4 -0xF.f780814130c88p-4 -0xF.e9bc8a1105c2p-4 -0xF.d57de5867eeep-4 -0xF.baccd1d0903b8p-4 -0xF.99b42d1d5778p-4 -0xF.7241712d4edep-4 -0xF.4484add6b0128p-4 -0xF.1090827b43728p-4 -0xE.d67a1673455c8p-4 -0xE.9659107077cf8p-4 -0xE.50478cdce225p-4 -0xE.046213392aa48p-4 -0xD.b2c78a7ede24p-4 -0xD.5b992c8b606a8p-4 -0xC.fefa7898a4efp-4 -0xC.9d1124c931fep-4 -0xC.36050ecd50cap-4 -0xB.ca002ba7aaf3p-4 -0xB.592e7697f14d8p-4 -0xA.e3bddf3280c7p-4 -0xA.69de36ac4fcp-4 -0x9.ebc11c62c1a3p-4 -0x9.6999e9a74ddcp-4 0 -0x1.6bf1b3e79b129p-4 -0x2.d502609ec9564p-4 -0x4.3856d385d2734p-4 -0x5.931f774fc9f18p-4 -0x6.e29e053f55a4cp-4 -0x8.242b1357110dp-4 -0x9.553b743d75acp-4 -0xA.73655df1f2f48p-4 -0xB.7c654ce4adba8p-4 -0xC.6e22998b4c66p-4 -0xD.46b3b72a2d69p-4 -0xE.046213392aa48p-4 -0xE.a5ad8d8c3a92p-4 -0xF.294f82394ffep-4 -0xF.8e3d5f142384p-4 -0xF.d3aabf84528b8p-4 -0xF.f90b0a7098f68p-4 -0xF.fe128ef8e9fcp-4 -0xF.e2b71dbecd7bp-4 -0xF.a7301d8597968p-4 -0xF.4bf61b00b5988p-4 -0xE.d1c1d4b344c4p-4 -0xE.398ac4cf556cp-4 -0xD.84852c0a81008p-4 -0xC.b41fa15ebff1p-4 -0xB.ca002ba7aaf3p-4 -0xA.c800eafb91fp-4 -0x9.b02c58832cf98p-4 -0x8.84b9246854ab8p-4 -0x7.4805ba3a76d7p-4 -0x5.fc9374dcd0794p-4 -0x4.a5018bb567c18p-4 -0x3.4407c363063b2p-4 -0x1.dc70ecbae9fc5p-4 -0x7.1153d3394ec14p-8 0xF.b2b73cfc1058p-8 0x2.656f7f28a2d38p-4 0x3.cad943c203424p-4 0x5.2894f446e0bbcp-4 0x6.7bde50ea3b61cp-4 0x7.c20641affdfecp-4 0x8.f87845de430dp-4 0xA.1cbfad9521bf8p-4 0xB.2c8c92f83c1e8p-4 0xC.25b888d7c1fc8p-4 0xD.064af55d7c9ap-4 0xD.cc7d0fec8aafp-4 0xE.76bd7a1e63b88p-4 0xF.03b36c9407aa8p-4 0xF.7241712d4edd8p-4 0xF.c187a5206306p-4 0xF.f0e57e5ead848p-4 0xF.fffb10b10e81p-4 0xF.eea9cff8fa2bp-4 0xF.bd14ce0d1915p-4 0xF.6ba073b424b2p-4 0xE.faf1b54dd2cfp-4 0xE.6becc4c5997bp-4 0xD.bfb34373c976p-4 0xC.f7a1f794d7ca8p-4 0xC.154e09faa301p-4 0xB.1a81d18e0df48p-4 0xA.0939331e8848p-4 0 -0x2.5b2d61ca12e06p-8 -0x4.b64daef8c3bf4p-8 -0x7.1153d3394ec7p-8 -0x9.6c32baca2ae68p-8 -0xB.c6dd52c3a3428p-8 -0xE.214689606bf18p-8 -0x1.07b614e463064p-4 -0x1.2d52092ce19f6p-4 -0x1.52e774a4d4d0ap-4 -0x1.787586a5d5b21p-4 -0x1.9dfb6eb24a85cp-4 -0x1.c3785c79ec2d5p-4 -0x1.e8eb7fde4aa3ep-4 -0x2.0e5408f75063ap-4 -0x2.33b12817c49cep-4 -0x2.59020dd1cc274p-4 -0x2.7e45eafb69126p-4 -0x2.a37bf0b2f8be4p-4 -0x2.c8a35063b061ap-4 -0x2.edbb3bca17e62p-4 -0x3.12c2e4f883008p-4 -0x3.37b97e5b886ccp-4 -0x3.5c9e3abe77356p-4 -0x3.81704d4fc9ec6p-4 -0x3.a62ee9a597bdcp-4 -0x3.cad943c203436p-4 -0x3.ef6e9017a7002p-4 -0x4.13ee038dff6b8p-4 -0x4.3856d385d2734p-4 -0x4.5ca835dd945dcp-4 -0x4.80e160f5c9ef4p-4 -0x4.a5018bb567c14p-4 -0x4.c907ed8e2eabcp-4 -0x4.ecf3be81052dcp-4 -0x5.10c437224dbcp-4 -0x5.3478909e39da8p-4 -0x5.581004bd19edp-4 -0x5.7b89cde7a9a4cp-4 -0x5.9ee5272b58f28p-4 -0x5.c2214c3e91678p-4 -0x5.e53d7984f7eb8p-4 -0x6.0838ec13aab1p-4 -0x6.2b12e1b57b51p-4 -0x6.4dca98ef24f5cp-4 -0x6.705f51037e7c8p-4 -0x6.92d049f7a879p-4 -0x6.b51cc4973702p-4 -0x6.d7440278573p-4 -0x6.f94545fff0364p-4 -0x7.1b1fd265c0028p-4 -0x7.3cd2ebb873484p-4 -0x7.5e5dd6e1b8e24p-4 -0x7.7fbfd9aa50778p-4 -0x7.a0f83abe1444cp-4 -0x7.c20641affdff4p-4 -0x7.e2e936fe26ae8p-4 -0x8.03a06415c17p-4 -0x8.242b1357110dp-4 -0x8.448890195846p-4 -0x8.64b826aec4c78p-4 -0x8.84b9246854abp-4 -0x8.a48ad799b6758p-4 -0x8.c42c8f9d23728p-4 0 -0xE.ea037cc04764p-8 -0x1.dc70ecbae9fc8p-4 -0x2.c8a35063b061ap-4 -0x3.b269fca8a8622p-4 -0x4.98f9a655552e8p-4 -0x5.7b89cde7a9a4cp-4 -0x6.59556deae523cp-4 -0x7.319ba64c71174p-4 -0x8.03a06415c17p-4 -0x8.cead04f95cdcp-4 -0x9.9210f624d31p-4 -0xA.4d224dcd849cp-4 -0xA.ff3e5ef2b5078p-4 -0xB.a7ca46d469468p-4 -0xC.463373a40dd08p-4 -0xC.d9f023f9c3ap-4 -0xD.627fde9f7d638p-4 -0xD.df6be249c075p-4 -0xE.50478cdce224p-4 -0xE.b4b0b9e4f3458p-4 -0xF.0c5017ee336c8p-4 -0xF.56d97473d447p-4 -0xF.940bfe2304e68p-4 -0xF.c3b27d38a5d48p-4 -0xF.e5a381c8a1aap-4 -0xF.f9c187c6abaep-4 -0xF.fffb10b10e81p-4 -0xF.f84ab2c738d68p-4 -0xF.e2b71dbecd7bp-4 -0xF.bf5314f31eb7p-4 -0xF.8e3d5f1423848p-4 -0xF.4fa0ab6316ed8p-4 -0xF.03b36c9407aa8p-4 -0xE.aab7a9749f588p-4 -0xE.44fac3814e098p-4 -0xD.d2d5339ac8698p-4 -0xD.54aa3d165cc78p-4 -0xC.cae7976c0692p-4 -0xC.36050ecd50cap-4 -0xB.96841bf7ffcbp-4 -0xA.ecef739f1a2ep-4 -0xA.39da8dcc39a4p-4 -0x9.7de125a2080b8p-4 -0x8.b9a6b1ef6da4p-4 -0x7.edd5d70934b78p-4 -0x7.1b1fd265c003p-4 -0x6.423be07bdef5p-4 -0x5.63e69d6ac7f88p-4 -0x4.80e160f5c9efp-4 -0x3.99f196625650cp-4 -0x2.afe010ca997c4p-4 -0x1.c3785c79ec2e2p-4 -0xD.5880deafc19fp-8 0x1.921f0fe6700ccp-8 0x1.07b614e463063p-4 0x1.f564e56a97307p-4 0x2.e15fb1a1189f2p-4 0x3.cad943c203424p-4 0x4.b10693a551488p-4 0x5.931f774fc9f18p-4 0x6.705f51037e7cp-4 0x7.4805ba3a76d6p-4 0x8.19572af6dec98p-4 0 -0x8.a342eda160bfp-8 -0x1.1440134d709b2p-4 -0x1.9dfb6eb24a85cp-4 -0x2.273e19db5eaecp-4 -0x2.afe010ca997bcp-4 -0x3.37b97e5b886ccp-4 -0x3.bea2c7e021334p-4 -0x4.447498ac7d9dcp-4 -0x4.c907ed8e2eabcp-4 -0x5.4c36202bcf09p-4 -0x5.cdd8f24984248p-4 -0x6.4dca98ef24f5cp-4 -0x6.cbe5c76cc65c8p-4 -0x7.4805ba3a76d6cp-4 -0x7.c20641affdff4p-4 -0x8.39c3cc917ff68p-4 -0x8.af1b726df15ep-4 -0x9.21eafdcc560f8p-4 -0x9.9210f624d31p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.69de36ac4fcp-4 -0xA.d146952eb928p-4 -0xB.35879fa959c3p-4 -0xB.96841bf7ffcbp-4 -0xB.f41fc3d81b43p-4 -0xC.4e3f4d26ea55p-4 -0xC.a4c871d62536p-4 -0xC.f7a1f794d7cap-4 -0xD.46b3b72a2d69p-4 -0xD.91e6a38009d98p-4 -0xD.d924d05b6206p-4 -0xE.1c5978c05ed8p-4 -0xE.5b7105006d4c8p-4 -0xE.9659107077cf8p-4 -0xE.cd006ec59ea3p-4 -0xE.ff573116df158p-4 -0xF.2d4eaa8233e98p-4 -0xF.56d97473d447p-4 -0xF.7beb728e51ep-4 -0xF.9c79d63272c48p-4 -0xF.b87b21a5bf5b8p-4 -0xF.cfe72ad6d964p-4 -0xF.e2b71dbecd7bp-4 -0xF.f0e57e5ead848p-4 -0xF.fa6e2a58df698p-4 -0xF.ff4e5a25a8d08p-4 -0xF.ff84a1e29de88p-4 -0xF.fb10f1bcb6bfp-4 -0xF.f1f495f4ec43p-4 -0xF.e432367f5b908p-4 -0xF.d1cdd63d0bc88p-4 -0xF.baccd1d0903b8p-4 -0xF.9f35de0dde328p-4 -0xF.7f110605caf6p-4 -0xF.5a67a8adc4088p-4 -0xF.314476247089p-4 -0xF.03b36c9407aa8p-4 -0xE.d1c1d4b344c4p-4 -0xE.9b7e3de5fdeep-4 -0xE.60f879fe7e2e8p-4 -0xE.224198a0e0028p-4 -0xD.df6be249c0758p-4 -0xD.988ad2f9bdfa8p-4 0 -0x1.52e774a4d4d0ap-4 -0x2.a37bf0b2f8be4p-4 -0x3.ef6e9017a7002p-4 -0x5.3478909e39da8p-4 -0x6.705f51037e7c8p-4 -0x7.a0f83abe1444cp-4 -0x8.c42c8f9d23728p-4 -0x9.d7fd1490285c8p-4 -0xA.da859327ba24p-4 -0xB.ca002ba7aaf2p-4 -0xC.a4c871d62536p-4 -0xD.695e4f10ea88p-4 -0xE.1668a498f1f88p-4 -0xE.aab7a9749f588p-4 -0xF.2546ffc0e72fp-4 -0xF.853f7dc9186b8p-4 -0xF.c9f8a7c2d6038p-4 -0xF.f2f9d7971cap-4 -0xF.fffb10b10e81p-4 -0xF.f0e57e5ead848p-4 -0xF.c5d39be5a5bcp-4 -0xF.7f110605caf6p-4 -0xF.1d19f63ae7428p-4 -0xE.a09a68a6e49dp-4 -0xE.0a6cee232f2b8p-4 -0xD.5b992c8b606a8p-4 -0xC.95520fe2d40bp-4 -0xB.b8f3af81b9308p-4 -0xA.c800eafb91fp-4 -0x9.c420c2eff592p-4 -0x8.af1b726df15ep-4 -0x7.8ad74e01bd8fcp-4 -0x6.59556deae5238p-4 -0x5.1cae2955c4158p-4 -0x3.d70d68c5bc6a4p-4 -0x2.8aaed62527cb6p-4 -0x1.39d9f12c5a2a7p-4 0x1.921f0fe6700ccp-8 0x1.6bf1b3e79b122p-4 0x2.bc42889167f7ap-4 0x4.07c601ae7f748p-4 0x5.4c36202bcf084p-4 0x6.875950ed42ae8p-4 0x7.b70654bbde35p-4 0x8.d9280b89b9de8p-4 0x9.ebc11c62c1a2p-4 0xA.ecef739f1a2d8p-4 0xB.daef913557d68p-4 0xC.b41fa15ebfefp-4 0xD.77025a1e0a3a8p-4 0xE.224198a0e002p-4 0xE.b4b0b9e4f345p-4 0xF.2d4eaa8233e9p-4 0xF.8b47a9fb902ep-4 0xF.cdf6be7def148p-4 0xF.f4e6d680c41dp-4 0xF.ffd3964bc6278p-4 0xF.eea9cff8fa2bp-4 0xF.c187a52063068p-4 0xF.78bc51f239e2p-4 0xF.14c7a21c8cbdp-4 0xE.9659107077cf8p-4 0xD.fe4e92d0d8a4p-4 0 -0x5.7f53487eac898p-8 -0xA.fe00694866a18p-8 -0x1.07b614e463064p-4 -0x1.5f6d00a9aa419p-4 -0x1.b6fa6ec38f64cp-4 -0x2.0e5408f75063ap-4 -0x2.656f7f28a2d4ep-4 -0x2.bc42889167f8cp-4 -0x3.12c2e4f883008p-4 -0x3.68e65de7ace44p-4 -0x3.bea2c7e021334p-4 -0x4.13ee038dff6b8p-4 -0x4.68bdfefa3c90cp-4 -0x4.bd08b6bb00e18p-4 -0x5.10c437224dbcp-4 -0x5.63e69d6ac7f74p-4 -0x5.b66618e2832d4p-4 -0x6.0838ec13aab1p-4 -0x6.59556deae523cp-4 -0x6.a9b20adb4ff24p-4 -0x6.f94545fff0364p-4 -0x7.4805ba3a76d6cp-4 -0x7.95ea1b4f3609p-4 -0x7.e2e936fe26ae8p-4 -0x8.2ef9f618dc5bp-4 -0x8.7a135d95473e8p-4 -0x8.c42c8f9d23728p-4 -0x9.0d3ccc99f5acp-4 -0x9.553b743d75acp-4 -0x9.9c200686472b8p-4 -0x9.e1e224c0e28b8p-4 -0xA.267992848eebp-4 -0xA.69de36ac4fcp-4 -0xA.ac081c4ba89b8p-4 -0xA.ecef739f1a2ep-4 -0xB.2c8c92f83c1fp-4 -0xB.6ad7f7a557e6p-4 -0xB.a7ca46d469468p-4 -0xB.e35c4e7169998p-4 -0xC.1d8705ffcbb7p-4 -0xC.56438f6f0ec4p-4 -0xC.8d8b37ea4ed1p-4 -0xC.c35778a2bac98p-4 -0xC.f7a1f794d7cap-4 -0xD.2a6488487a918p-4 -0xD.5b992c8b606ap-4 -0xD.8b3a1526517a8p-4 -0xD.b941a28cb71fp-4 -0xD.e5aa658691938p-4 -0xE.106f1fd4b8d78p-4 -0xE.398ac4cf556b8p-4 -0xE.60f879fe7e2ep-4 -0xE.86b397ace95c8p-4 -0xE.aab7a9749f588p-4 -0xE.cd006ec59ea3p-4 -0xE.ed89db66611ep-4 -0xF.0c5017ee336c8p-4 -0xF.294f82394ffep-4 -0xF.4484add6b0128p-4 -0xF.5dec646f85bap-4 -0xF.7583a62852a28p-4 -0xF.8b47a9fb902e8p-4 -0xF.9f35de0dde328p-4 0 -0x1.20c9674ed444cp-4 -0x2.4022da9d8f79cp-4 -0x3.5c9e3abe77356p-4 -0x4.74d10fd336cf4p-4 -0x5.875657223080cp-4 -0x6.92d049f7a879p-4 -0x7.95ea1b4f3609p-4 -0x8.8f59aa0da591p-4 -0x9.7de125a2080a8p-4 -0xA.6050a2f60002p-4 -0xB.35879fa959c3p-4 -0xB.fc7671ab8bb8p-4 -0xC.b41fa15ebff08p-4 -0xD.5b992c8b606ap-4 -0xD.f20db088aa608p-4 -0xE.76bd7a1e63b98p-4 -0xE.e8ff79c548adp-4 -0xF.48421b0efbf9p-4 -0xF.940bfe2304e68p-4 -0xF.cbfc926484cd8p-4 -0xF.efcc917b99838p-4 -0xF.ff4e5a25a8d08p-4 -0xF.fa6e2a58df698p-4 -0xF.e1323870cfe98p-4 -0xF.b3baab441e77p-4 -0xF.7241712d4edep-4 -0xF.1d19f63ae7428p-4 -0xE.b4b0b9e4f3458p-4 -0xE.398ac4cf556cp-4 -0xD.ac44ff490a028p-4 -0xD.0d93696053afp-4 -0xC.5e40358a8ba1p-4 -0xB.9f2ac703cca08p-4 -0xA.d146952eb928p-4 -0x9.f599f55f03408p-4 -0x9.0d3ccc99f5ad8p-4 -0x8.19572af6deca8p-4 -0x7.1b1fd265c003p-4 -0x6.13daaabce410cp-4 -0x5.04d72505d98p-4 -0x3.ef6e9017a7006p-4 -0x2.d502609ec9572p-4 -0x1.b6fa6ec38f663p-4 -0x9.6c32baca2ae68p-8 0x8.a342eda160b6p-8 0x1.aa7b724495bf1p-4 0x2.c8a35063b061ep-4 0x3.e33f2f642be3p-4 0x4.f8e6fa5bb09b8p-4 0x6.0838ec13aaaf8p-4 0x7.0fdb51c98c4a4p-4 0x8.0e7e43a61f5bp-4 0x9.02dd50bab06ap-4 0x9.ebc11c62c1a2p-4 0xA.c800eafb91ef8p-4 0xB.96841bf7ffca8p-4 0xC.56438f6f0ec4p-4 0xD.064af55d7c9ap-4 0xD.a5ba04ef3c92p-4 0xE.33c59a4439cep-4 0xE.afb8b944453e8p-4 0xF.18f574386712p-4 0xF.6ef5b503c3288p-4 0 -0xB.c6dd52c3a3428p-8 -0x1.787586a5d5b21p-4 -0x2.33b12817c49cep-4 -0x2.edbb3bca17e62p-4 -0x3.a62ee9a597bdcp-4 -0x4.5ca835dd945dcp-4 -0x5.10c437224dbcp-4 -0x5.c2214c3e91678p-4 -0x6.705f51037e7c8p-4 -0x7.1b1fd265c0028p-4 -0x7.c20641affdff4p-4 -0x8.64b826aec4c78p-4 -0x9.02dd50bab06bp-4 -0x9.9c200686472b8p-4 -0xA.302d34959951p-4 -0xA.beb49a46764f8p-4 -0xB.4768f550ce388p-4 -0xB.ca002ba7aaf2p-4 -0xC.463373a40dd08p-4 -0xC.bbbf7a63eba1p-4 -0xD.2a6488487a918p-4 -0xD.91e6a38009d98p-4 -0xD.f20db088aa608p-4 -0xE.4aa5909a08fa8p-4 -0xE.9b7e3de5fded8p-4 -0xE.e46be5a0813p-4 -0xF.2546ffc0e72fp-4 -0xF.5dec646f85bap-4 -0xF.8e3d5f142384p-4 -0xF.b61fbefadddb8p-4 -0xF.d57de5867eed8p-4 -0xF.ec46d1e892928p-4 -0xF.fa6e2a58df698p-4 -0xF.ffec42c74549p-4 -0xF.fcbe2104600ap-4 -0xF.f0e57e5ead848p-4 -0xF.dc68c6b356db8p-4 -0xF.bf5314f31eb7p-4 -0xF.99b42d1d5778p-4 -0xF.6ba073b424b18p-4 -0xF.3530e2aea9d4p-4 -0xE.f682fbef23edp-4 -0xE.afb8b944453f8p-4 -0xE.60f879fe7e2e8p-4 -0xE.0a6cee232f2b8p-4 -0xD.ac44ff490a028p-4 -0xD.46b3b72a2d69p-4 -0xC.d9f023f9c3a08p-4 -0xC.66353a8c232a8p-4 -0xB.ebc1b6619ed98p-4 -0xB.6ad7f7a557e7p-4 -0xA.e3bddf3280c7p-4 -0xA.56bca8b391798p-4 -0x9.c420c2eff592p-4 -0x9.2c39a65db8878p-4 -0x8.8f59aa0da591p-4 -0x7.edd5d70934b78p-4 -0x7.4805ba3a76d7p-4 -0x6.9e4334f6fcc74p-4 -0x5.f0ea4c47733a8p-4 -0x5.4058f7065c12cp-4 -0x4.8ceeeaf0eedd8p-4 -0x3.d70d68c5bc6a4p-4 0 -0x1.84f8712c130ap-4 -0x3.066cdd138c98ap-4 -0x4.80e160f5c9ef4p-4 -0x5.f0ea4c4773398p-4 -0x7.53340aea1827p-4 -0x8.a48ad799b6758p-4 -0x9.e1e224c0e28b8p-4 -0xB.085baa8e966fp-4 -0xC.154e09faa2ff8p-4 -0xD.064af55d7c9bp-4 -0xD.d924d05b6206p-4 -0xE.8bf3ba1f1aeep-4 -0xF.1d19f63ae7428p-4 -0xF.8b47a9fb902e8p-4 -0xF.d57de5867eed8p-4 -0xF.fb10f1bcb6bfp-4 -0xF.fba9dd8dc8b2p-4 -0xF.d747472367dd8p-4 -0xF.8e3d5f1423848p-4 -0xF.21352595e0bf8p-4 -0xE.912ae372d2708p-4 -0xD.df6be249c0758p-4 -0xD.0d93696053afp-4 -0xC.1d8705ffcbb78p-4 -0xB.117227f6118p-4 -0x9.ebc11c62c1a3p-4 -0x8.af1b726df15ep-4 -0x7.5e5dd6e1b8e34p-4 -0x5.fc9374dcd0794p-4 -0x4.8ceeeaf0eedd8p-4 -0x3.12c2e4f88300ap-4 -0x1.917a6bc29b43cp-4 -0xC.90fc5f66525ep-12 0x1.787586a5d5b12p-4 0x2.fa14f77a59638p-4 0x4.74d10fd336ce8p-4 0x5.e53d7984f7ebcp-4 0x7.4805ba3a76d6p-4 0x8.99f4e7f712a78p-4 0x9.d7fd1490285cp-4 0xA.ff3e5ef2b508p-4 0xC.0d0d99dabd658p-4 0xC.fefa7898a4ef8p-4 0xD.d2d5339ac868p-4 0xE.86b397ace95b8p-4 0xF.18f574386712p-4 0xF.88485e44c7af8p-4 0xF.d3aabf84528bp-4 0xF.fa6e2a58df69p-4 0xF.fc38ed6dc0ef8p-4 0xF.d906e340eaa6p-4 0xF.91297bbb1d6d8p-4 0xF.2546ffc0e72f8p-4 0xE.9659107077cf8p-4 0xD.e5aa65869193p-4 0xD.14d3d02313c2p-4 0xC.25b888d7c1fep-4 0xB.1a81d18e0df48p-4 0x9.f599f55f033f8p-4 0x8.b9a6b1ef6da6p-4 0x7.6983173e84374p-4 0x6.0838ec13aab1p-4 0x4.98f9a655552dcp-4 0 -0x6.487eabb991cb4p-12 -0xC.90fc5f66525dp-12 -0x1.2d97822f996bcp-8 -0x1.921f0fe670071p-8 -0x1.f6a65f9a2a3c5p-8 -0x2.5b2d61ca12e06p-8 -0x2.bfb406f580bcp-8 -0x3.243a3f9bd8f08p-8 -0x3.88bffc3c915b2p-8 -0x3.ed452d5732f94p-8 -0x4.51c9c36b5c4c8p-8 -0x4.b64daef8c3bf4p-8 -0x5.1ad0e07f3a07p-8 -0x5.7f53487eac898p-8 -0x5.e3d4d77727c0cp-8 -0x6.48557de8d99f8p-8 -0x6.acd52c5413f28p-8 -0x7.1153d3394ec7p-8 -0x7.75d163192ace4p-8 -0x7.da4dcc7473c04p-8 -0x8.3ec8ffcc22cp-8 -0x8.a342eda160bfp-8 -0x9.07bb867588e3p-8 -0x9.6c32baca2ae68p-8 -0x9.d0a87b210d7ep-8 -0xA.351cb7fc30bc8p-8 -0xA.998f61ddd0758p-8 -0xA.fe00694866a18p-8 -0xB.626fbebeadc2p-8 -0xB.c6dd52c3a3428p-8 -0xC.2b4915da89e08p-8 -0xC.8fb2f886ec0ap-8 -0xC.f41aeb4c9e438p-8 -0xD.5880deafc18b8p-8 -0xD.bce4c334c5bcp-8 -0xE.214689606bf18p-8 -0xE.85a621b7c8e8p-8 -0xE.ea037cc04764p-8 -0xF.4e5e8affaa938p-8 -0xF.b2b73cfc107p-8 -0x1.0170d833bf421p-4 -0x1.07b614e463064p-4 -0x1.0dfb28ea201e6p-4 -0x1.1440134d709b2p-4 -0x1.1a84d316d4f8ap-4 -0x1.20c9674ed444cp-4 -0x1.270dcefdfc45bp-4 -0x1.2d52092ce19f6p-4 -0x1.339614e41ffa5p-4 -0x1.39d9f12c5a299p-4 -0x1.401d9d0e3a507p-4 -0x1.4661179272096p-4 -0x1.4ca45fc1ba8b6p-4 -0x1.52e774a4d4d0ap-4 -0x1.592a554489bc8p-4 -0x1.5f6d00a9aa419p-4 -0x1.65af75dd0f87bp-4 -0x1.6bf1b3e79b129p-4 -0x1.7233b9d236e71p-4 -0x1.787586a5d5b21p-4 -0x1.7eb7196b72ee4p-4 -0x1.84f8712c130ap-4 -0x1.8b398cf0c38ep-4 0 -0xC.f41aeb4c9e438p-8 -0x1.9dfb6eb24a85cp-4 -0x2.6ba5aa6881b64p-4 -0x3.37b97e5b886ccp-4 -0x4.01b1119b952bcp-4 -0x4.c907ed8e2eabcp-4 -0x5.8d3b54cef9638p-4 -0x6.4dca98ef24f5cp-4 -0x7.0a376edb3c514p-4 -0x7.c20641affdff4p-4 -0x8.74be83c7e91d8p-4 -0x9.21eafdcc560f8p-4 -0x9.c91a1b963f82p-4 -0xA.69de36ac4fcp-4 -0xB.03cdde2d56fdp-4 -0xB.96841bf7ffcbp-4 -0xC.21a0b6e26671p-4 -0xC.a4c871d62536p-4 -0xD.1fa547a77169p-4 -0xD.91e6a38009d98p-4 -0xD.fb4195b8f62dp-4 -0xE.5b7105006d4c8p-4 -0xE.b235dbaba6f28p-4 -0xE.ff573116df158p-4 -0xF.42a26ef8683a8p-4 -0xF.7beb728e51ep-4 -0xF.ab0ca990e048p-4 -0xF.cfe72ad6d964p-4 -0xF.ea62ca9b7d72p-4 -0xF.fa6e2a58df698p-4 -0xF.fffec42c3773p-4 -0xF.fb10f1bcb6bfp-4 -0xF.eba7eea055df8p-4 -0xF.d1cdd63d0bc88p-4 -0xF.ad939d27d16c8p-4 -0xF.7f110605caf6p-4 -0xF.466491f6e1c4p-4 -0xF.03b36c9407aa8p-4 -0xE.b729538e42a38p-4 -0xE.60f879fe7e2e8p-4 -0xE.01596778f321p-4 -0xD.988ad2f9bdfa8p-4 -0xD.26d179c2f4cbp-4 -0xC.ac77f24736ebp-4 -0xC.29ce7b3e4814p-4 -0xB.9f2ac703cca08p-4 -0xB.0ce7c362ab81p-4 -0xA.73655df1f2f4p-4 -0x9.d308452a5d2b8p-4 -0x9.2c39a65db8878p-4 -0x8.7f66e8bb829bp-4 -0x7.cd01658ff4198p-4 -0x7.157e1dec8d4d8p-4 -0x6.59556deae5238p-4 -0x5.9902bdbc0f674p-4 -0x4.d50430b860544p-4 -0x4.0dda52a4a32acp-4 -0x3.4407c363063b2p-4 -0x2.7810e14707feap-4 -0x1.aa7b724495c03p-4 -0xD.bce4c334c5bcp-8 -0xC.90fc5f66525ep-12 0xC.2b4915da89ep-8 0 -0x6.acd52c5413f28p-8 -0xD.5880deafc18b8p-8 -0x1.401d9d0e3a507p-4 -0x1.aa7b724495c04p-4 -0x2.148f095717e3ap-4 -0x2.7e45eafb69126p-4 -0x2.e78db00abfc14p-4 -0x3.505404b6008a2p-4 -0x3.b886abb68032ap-4 -0x4.2013817ad9878p-4 -0x4.86e87f4f4988cp-4 -0x4.ecf3be81052dcp-4 -0x5.52237b7bfcef8p-4 -0x5.b66618e2832d4p-4 -0x6.19aa229e4ba8p-4 -0x6.7bde50ea3b628p-4 -0x6.dcf18b548189p-4 -0x7.3cd2ebb873484p-4 -0x7.9b71c12fa5f88p-4 -0x7.f8bd92f9c483cp-4 -0x8.54a6235a9e858p-4 -0x8.af1b726df15ep-4 -0x9.080dc0f06d3cp-4 -0x9.5f6d92fd79f5p-4 -0x9.b52bb2c1418d8p-4 -0xA.0939331e8846p-4 -0xA.5b877247dc348p-4 -0xA.ac081c4ba89b8p-4 -0xA.faad2d92bb7cp-4 -0xB.4768f550ce388p-4 -0xB.922e17e6a4948p-4 -0xB.daef913557d78p-4 -0xC.21a0b6e26671p-4 -0xC.66353a8c232ap-4 -0xC.a8a12bee219ap-4 -0xC.e8d8faf5406a8p-4 -0xD.26d179c2f4cb8p-4 -0xD.627fde9f7d638p-4 -0xD.9bd9c5daa604p-4 -0xD.d2d5339ac869p-4 -0xE.07689599b975p-4 -0xE.398ac4cf556b8p-4 -0xE.6933070960f28p-4 -0xE.9659107077cf8p-4 -0xE.c0f504f9c5b1p-4 -0xE.e8ff79c548adp-4 -0xF.0e717668606cp-4 -0xF.314476247089p-4 -0xF.517269096p-4 -0xF.6ef5b503c328p-4 -0xF.89c936d68127p-4 -0xF.a1e842ffc96e8p-4 -0xF.b74ea6893165p-4 -0xF.c9f8a7c2d6038p-4 -0xF.d9e306e960cc8p-4 -0xF.e70afeb6d33d8p-4 -0xF.f16e44ddff84p-4 -0xF.f90b0a7098f68p-4 -0xF.fddffc2fca8a8p-4 -0xF.ffec42c74549p-4 -0xF.ff2f82f2bc6d8p-4 -0xF.fba9dd8dc8b2p-4 -0xF.f55bef8e30028p-4 0 -0x1.339614e41ffa5p-4 -0x2.656f7f28a2d4ep-4 -0x3.93d2170494d52p-4 -0x4.bd08b6bb00e18p-4 -0x5.df65b292dce98p-4 -0x6.f94545fff0364p-4 -0x8.090ff27ab696p-4 -0x9.0d3ccc99f5acp-4 -0xA.0453b41a606p-4 -0xA.ecef739f1a2ep-4 -0xB.c5bfc51905288p-4 -0xC.8d8b37ea4ed1p-4 -0xD.4330f60770998p-4 -0xD.e5aa658691938p-4 -0xE.740ca441a267p-4 -0xE.ed89db66611ep-4 -0xF.517269096p-4 -0xF.9f35de0dde328p-4 -0xF.d663cef362278p-4 -0xF.f6ac765b39e2p-4 -0xF.ffe1285aed778p-4 -0xF.f1f495f4ec43p-4 -0xF.ccfae055ea4b8p-4 -0xF.91297bbb1d6dp-4 -0xF.3ed6e22b6c28p-4 -0xE.d67a1673455c8p-4 -0xE.58a9f817dc3fp-4 -0xD.c61c693a8274p-4 -0xD.1fa547a77169p-4 -0xC.66353a8c232a8p-4 -0xB.9ad8569004d98p-4 -0xA.beb49a4676508p-4 -0x9.d308452a5d2b8p-4 -0x8.d9280b89b9df8p-4 -0x7.d27d29fa5dcacp-4 -0x6.c0835b1fd003p-4 -0x5.a4c6b2b557d54p-4 -0x4.80e160f5c9efp-4 -0x3.5679619cdfc8ap-4 -0x2.273e19db5eaf4p-4 -0xF.4e5e8affaaa2p-8 0x3.ed452d5732e4cp-8 0x1.7233b9d236e76p-4 0x2.a37bf0b2f8be2p-4 0x3.d0f3a1981fb58p-4 0x4.f8e6fa5bb09b8p-4 0x6.19aa229e4ba6cp-4 0x7.319ba64c7117cp-4 0x8.3f26d11de081p-4 0x9.40c5f7a69e5c8p-4 0xA.3504aaabd078p-4 0xB.1a81d18e0df38p-4 0xB.eff1a8bec49b8p-4 0xC.b41fa15ebfefp-4 0xD.65f01f50739cp-4 0xE.046213392aa5p-4 0xE.8e906e2060ae8p-4 0xF.03b36c9407aa8p-4 0xF.6321b77301848p-4 0xF.ac5158bc4f42p-4 0xF.ded883010c0bp-4 0xF.fa6e2a58df69p-4 0xF.feea6dfbc7a9p-4 0 -0x3.88bffc3c915b2p-8 -0x7.1153d3394ec7p-8 -0xA.998f61ddd0758p-8 -0xE.214689606bf18p-8 -0x1.1a84d316d4f8ap-4 -0x1.52e774a4d4d0ap-4 -0x1.8b398cf0c38ep-4 -0x1.c3785c79ec2d5p-4 -0x1.fba124b07ad85p-4 -0x2.33b12817c49cep-4 -0x2.6ba5aa6881b64p-4 -0x2.a37bf0b2f8be4p-4 -0x2.db314181191b4p-4 -0x3.12c2e4f883008p-4 -0x3.4a2e24fc7b578p-4 -0x3.81704d4fc9ec6p-4 -0x3.b886abb68032ap-4 -0x3.ef6e9017a7002p-4 -0x4.26254c9ed1978p-4 -0x4.5ca835dd945dcp-4 -0x4.92f4a2ecdd9c8p-4 -0x4.c907ed8e2eabcp-4 -0x4.fedf724cb3e9p-4 -0x5.3478909e39da8p-4 -0x5.69d0ab03fde34p-4 -0x5.9ee5272b58f28p-4 -0x5.d3b36e0e428f8p-4 -0x6.0838ec13aab1p-4 -0x6.3c73112fa8ca4p-4 -0x6.705f51037e7c8p-4 -0x6.a3fb22fd6c598p-4 -0x6.d7440278573p-4 -0x7.0a376edb3c514p-4 -0x7.3cd2ebb873484p-4 -0x7.6f1400ecbb7ep-4 -0x7.a0f83abe1444cp-4 -0x7.d27d29fa5dca4p-4 -0x8.03a06415c17p-4 -0x8.345f8348e014p-4 -0x8.64b826aec4c78p-4 -0x8.94a7f2629a85p-4 -0x8.c42c8f9d23728p-4 -0x8.f343acd1f03ap-4 -0x9.21eafdcc560f8p-4 -0x9.50203bcc21fd8p-4 -0x9.7de125a2080a8p-4 -0x9.ab2b7fcbccd7p-4 -0x9.d7fd1490285c8p-4 -0xA.0453b41a606p-4 -0xA.302d34959951p-4 -0xA.5b877247dc348p-4 -0xA.86604facd04d8p-4 -0xA.b0b5b5902737p-4 -0xA.da859327ba24p-4 -0xB.03cdde2d56fdp-4 -0xB.2c8c92f83c1fp-4 -0xB.54bfb4964175p-4 -0xB.7c654ce4adba8p-4 -0xB.a37b6ca8b6acp-4 -0xB.ca002ba7aaf2p-4 -0xB.eff1a8bec49bp-4 -0xC.154e09faa2ff8p-4 -0xC.3a137cae6adep-4 0 -0x1.0170d833bf421p-4 -0x2.01dd15adf70b6p-4 -0x3.00412583ae896p-4 -0x3.fb9b835bfdbfp-4 -0x4.f2edbe1e851b8p-4 -0x5.e53d7984f7eb8p-4 -0x6.d1956b8afdd5cp-4 -0x7.b70654bbde354p-4 -0x8.94a7f2629a85p-4 -0x9.6999e9a74ddb8p-4 -0xA.3504aaabd0788p-4 -0xA.f61a4ac1b83ap-4 -0xB.ac1754dcd194p-4 -0xC.56438f6f0ec4p-4 -0xC.f3f2b6e5a2de8p-4 -0xD.84852c0a80ff8p-4 -0xE.07689599b975p-4 -0xE.7c187467233d8p-4 -0xE.e21ea97e5a298p-4 -0xF.3913edb54ba2p-4 -0xF.80a03a3847698p-4 -0xF.b87b21a5bf5b8p-4 -0xF.e06c195f821dp-4 -0xF.f84ab2c738d68p-4 -0xF.fffec42c3773p-4 -0xF.f780814130c88p-4 -0xF.ded883010c0bp-4 -0xF.b61fbefadddb8p-4 -0xF.7d7f6e0dd45b8p-4 -0xF.3530e2aea9d4p-4 -0xE.dd7d4ee0dbc6p-4 -0xE.76bd7a1e63bap-4 -0xE.01596778f321p-4 -0xD.7dc7ec4fabda8p-4 -0xC.ec8e3803ead3p-4 -0xC.4e3f4d26ea55p-4 -0xB.a37b6ca8b6ac8p-4 -0xA.ecef739f1a2ep-4 -0xA.2b542c48b8238p-4 -0x9.5f6d92fd79f58p-4 -0x8.8a0a0fc9aaa38p-4 -0x7.ac01a57c95894p-4 -0x6.c63516fe2b29p-4 -0x5.d98d03c9063d4p-4 -0x4.e6f8fc6f22bbcp-4 -0x3.ef6e9017a7006p-4 -0x2.f3e853eb3c24p-4 -0x1.f564e56a97319p-4 -0xF.4e5e8affaaa2p-8 0xC.90fc5f665144p-12 0x1.0dfb28ea201d2p-4 0x2.0e5408f750622p-4 0x3.0c981d3656da4p-4 0x4.07c601ae7f748p-4 0x4.fedf724cb3e9p-4 0x5.f0ea4c4773394p-4 0x6.dcf18b5481888p-4 0x7.c20641affdfecp-4 0x8.9f4089f9cb5f8p-4 0x9.73c071f4750ap-4 0xA.3eaedd37eeff8p-4 0xA.ff3e5ef2b508p-4 0xB.b4ac09dcdacap-4 0 -0x9.d0a87b210d7ep-8 -0x1.39d9f12c5a299p-4 -0x1.d633347858ce4p-4 -0x2.71db7619b1a28p-4 -0x3.0c981d3656d9ep-4 -0x3.a62ee9a597bdcp-4 -0x4.3e6609ddccfdcp-4 -0x4.d50430b860548p-4 -0x5.69d0ab03fde34p-4 -0x5.fc9374dcd078cp-4 -0x6.8d154ec2bfb94p-4 -0x7.1b1fd265c0028p-4 -0x7.a67d87205fb68p-4 -0x8.2ef9f618dc5bp-4 -0x8.b461be012bb2p-4 -0x9.3682a66e896f8p-4 -0x9.b52bb2c1418d8p-4 -0xA.302d34959951p-4 -0xA.a758ddb6e5c78p-4 -0xB.1a81d18e0df4p-4 -0xB.897cb604e8c68p-4 -0xB.f41fc3d81b43p-4 -0xC.5a42d65152338p-4 -0xC.bbbf7a63eba1p-4 -0xD.1870fd265fc08p-4 -0xD.703479a2f677p-4 -0xD.c2e8e5fa96018p-4 -0xE.106f1fd4b8d78p-4 -0xE.58a9f817dc3e8p-4 -0xE.9b7e3de5fded8p-4 -0xE.d8d2c8d9061cp-4 -0xF.1090827b43728p-4 -0xF.42a26ef8683a8p-4 -0xF.6ef5b503c328p-4 -0xF.9579a4f0ba838p-4 -0xF.b61fbefadddb8p-4 -0xF.d0dbb8bb30ea8p-4 -0xF.e5a381c8a1aap-4 -0xF.f46f4781ebaep-4 -0xF.fd3977ff7bae8p-4 -0xF.fffec42c3773p-4 -0xF.fcbe2104600ap-4 -0xF.f378c7fa1642p-4 -0xF.e432367f5b908p-4 -0xF.cef02cb5bbd18p-4 -0xF.b3baab441e77p-4 -0xF.929bf0538fcf8p-4 -0xF.6ba073b424b18p-4 -0xF.3ed6e22b6c28p-4 -0xF.0c5017ee336c8p-4 -0xE.d41f1a47b09d8p-4 -0xE.9659107077cf8p-4 -0xE.53153b97ec8cp-4 -0xE.0a6cee232f2b8p-4 -0xD.bc7b8224d1a68p-4 -0xD.695e4f10ea89p-4 -0xD.11349eb1665dp-4 -0xC.b41fa15ebff1p-4 -0xC.524261818ea9p-4 -0xB.ebc1b6619ed98p-4 -0xB.80c436478b73p-4 -0xB.117227f6118p-4 -0xA.9df57380955fp-4 0 -0x1.65af75dd0f87bp-4 -0x2.c8a35063b061ap-4 -0x4.26254c9ed1978p-4 -0x5.7b89cde7a9a4cp-4 -0x6.c63516fe2b298p-4 -0x8.03a06415c17p-4 -0x9.315edbdbcad1p-4 -0xA.4d224dcd849cp-4 -0xB.54bfb4964175p-4 -0xC.463373a40dd08p-4 -0xD.1fa547a77169p-4 -0xD.df6be249c075p-4 -0xE.84102a0b45d68p-4 -0xF.0c5017ee336c8p-4 -0xF.77212d53584dp-4 -0xF.c3b27d38a5d48p-4 -0xF.f16e44ddff84p-4 -0xF.fffb10b10e81p-4 -0xF.ef3c6b4329fe8p-4 -0xF.bf5314f31eb7p-4 -0xF.709cc3ddf5ee8p-4 -0xF.03b36c9407aa8p-4 -0xE.796c14f8da068p-4 -0xD.d2d5339ac8698p-4 -0xD.11349eb1665dp-4 -0xC.36050ecd50cap-4 -0xB.42f33a17f778p-4 -0xA.39da8dcc39a4p-4 -0x9.1cc18c4fefecp-4 -0x7.edd5d70934b78p-4 -0x6.af67ebaf0e60cp-4 -0x5.63e69d6ac7f88p-4 -0x4.0dda52a4a32acp-4 -0x2.afe010ca997c4p-4 -0x1.4ca45fc1ba8c6p-4 0x1.921f0fe6700ccp-8 0x1.7eb7196b72eep-4 0x2.e15fb1a1189f2p-4 0x4.3e6609ddccfc8p-4 0x5.931f774fc9f18p-4 0x6.dcf18b5481888p-4 0x8.19572af6dec98p-4 0x9.45e57cb6ca5d8p-4 0xA.6050a2f600018p-4 0xB.667039cab3ce8p-4 0xC.56438f6f0ec4p-4 0xD.2df58f0c41b9p-4 0xD.ebe05637ca948p-4 0xE.8e906e2060ae8p-4 0xF.14c7a21c8cbc8p-4 0xF.7d7f6e0dd45bp-4 0xF.c7eaffd720ed8p-4 0xF.f378c7fa16418p-4 0xF.ffd3964bc6278p-4 0xF.ece34093e3c6p-4 0xF.baccd1d0903cp-4 0xF.69f241c24e288p-4 0xE.faf1b54dd2cfp-4 0xE.6ea4492a7f33p-4 0xD.c61c693a82748p-4 0xD.02a3b7cb3ddcp-4 0xC.25b888d7c1fep-4 0xB.310af63a75c88p-4 0 -0x1.f6a65f9a2a3c5p-8 -0x3.ed452d5732f94p-8 -0x5.e3d4d77727c0cp-8 -0x7.da4dcc7473c04p-8 -0x9.d0a87b210d7ep-8 -0xB.c6dd52c3a3428p-8 -0xD.bce4c334c5bcp-8 -0xF.b2b73cfc107p-8 -0x1.1a84d316d4f8ap-4 -0x1.39d9f12c5a299p-4 -0x1.592a554489bc8p-4 -0x1.787586a5d5b21p-4 -0x1.97bb0caaba56fp-4 -0x1.b6fa6ec38f64cp-4 -0x1.d633347858ce4p-4 -0x1.f564e56a9730ep-4 -0x2.148f095717e3ap-4 -0x2.33b12817c49cep-4 -0x2.52cac9a572a7cp-4 -0x2.71db7619b1a28p-4 -0x2.90e2b5b099beap-4 -0x2.afe010ca997bcp-4 -0x2.ced30fee42d7p-4 -0x2.edbb3bca17e62p-4 -0x3.0c981d3656d9ep-4 -0x3.2b693d36c55f2p-4 -0x3.4a2e24fc7b578p-4 -0x3.68e65de7ace44p-4 -0x3.8791718973baep-4 -0x3.a62ee9a597bdcp-4 -0x3.c4be503456d08p-4 -0x3.e33f2f642be34p-4 -0x4.01b1119b952bcp-4 -0x4.2013817ad9878p-4 -0x4.3e6609ddccfdcp-4 -0x4.5ca835dd945dcp-4 -0x4.7ad990d267eecp-4 -0x4.98f9a655552e8p-4 -0x4.b7080241ff944p-4 -0x4.d50430b860548p-4 -0x4.f2edbe1e851b8p-4 -0x5.10c437224dbcp-4 -0x5.2e8728bb28c7p-4 -0x5.4c36202bcf09p-4 -0x5.69d0ab03fde34p-4 -0x5.875657223080cp-4 -0x5.a4c6b2b557d44p-4 -0x5.c2214c3e91678p-4 -0x5.df65b292dce98p-4 -0x5.fc9374dcd078cp-4 -0x6.19aa229e4ba8p-4 -0x6.36a94bb2292bcp-4 -0x6.5390804def38cp-4 -0x6.705f51037e7c8p-4 -0x6.8d154ec2bfb94p-4 -0x6.a9b20adb4ff24p-4 -0x6.c63516fe2b298p-4 -0x6.e29e053f55a4cp-4 -0x6.feec681783b7p-4 -0x7.1b1fd265c0028p-4 -0x7.3737d77110338p-4 -0x7.53340aea1827p-4 -0x7.6f1400ecbb7ep-4 0 -0xE.85a621b7c8e8p-8 -0x1.cff533b307dc1p-4 -0x2.b61182325c702p-4 -0x3.99f196625650cp-4 -0x4.7ad990d267eecp-4 -0x5.581004bd19edp-4 -0x6.30de90e7e213cp-4 -0x7.0492760047b9cp-4 -0x7.d27d29fa5dca4p-4 -0x8.99f4e7f712a7p-4 -0x9.5a553c3bb262p-4 -0xA.12ff8bc735d88p-4 -0xA.c35b9715967e8p-4 -0xB.6ad7f7a557e6p-4 -0xC.08ea97d7ca6ep-4 -0xC.9d1124c931fd8p-4 -0xD.26d179c2f4cb8p-4 -0xD.a5ba04ef3c928p-4 -0xE.196224fb0418p-4 -0xE.816a7f595ec9p-4 -0xE.dd7d4ee0dbc6p-4 -0xF.2d4eaa8233e98p-4 -0xF.709cc3ddf5eep-4 -0xF.a7301d8597968p-4 -0xF.d0dbb8bb30ea8p-4 -0xF.ed7d3a8a29c6p-4 -0xF.fcfd081a441b8p-4 -0xF.ff4e5a25a8d08p-4 -0xF.f46f4781ebaep-4 -0xF.dc68c6b356db8p-4 -0xF.b74ea6893165p-4 -0xF.853f7dc9186b8p-4 -0xF.466491f6e1c4p-4 -0xE.faf1b54dd2cep-4 -0xE.a3251c073921p-4 -0xE.3f4729119e7ap-4 -0xD.cfaa3262dffep-4 -0xD.54aa3d165cc78p-4 -0xC.ceacb18f32ea8p-4 -0xC.3e2007dd176p-4 -0xB.a37b6ca8b6ac8p-4 -0xA.ff3e5ef2b5088p-4 -0xA.51f046f64f6b8p-4 -0x9.9c200686472bp-4 -0x8.de63834022348p-4 -0x8.19572af6deca8p-4 -0x7.4d9d72bafe598p-4 -0x6.7bde50ea3b62cp-4 -0x5.a4c6b2b557d54p-4 -0x4.c907ed8e2eacp-4 -0x3.e9572cf393edp-4 -0x3.066cdd138c996p-4 -0x2.210412bf0415cp-4 -0x1.39d9f12c5a2a7p-4 -0x5.1ad0e07f3a06cp-8 0x9.6c32baca2ad48p-8 0x1.7eb7196b72eep-4 0x2.656f7f28a2d38p-4 0x3.4a2e24fc7b572p-4 0x4.2c3673f6f6e48p-4 0x5.0ace119b8a49p-4 0x5.e53d7984f7ebcp-4 0x6.bad094b281eap-4 0 -0x8.3ec8ffcc22cp-8 -0x1.07b614e463064p-4 -0x1.8b398cf0c38ep-4 -0x2.0e5408f75063ap-4 -0x2.90e2b5b099beap-4 -0x3.12c2e4f883008p-4 -0x3.93d2170494d52p-4 -0x4.13ee038dff6b8p-4 -0x4.92f4a2ecdd9c8p-4 -0x5.10c437224dbcp-4 -0x5.8d3b54cef9638p-4 -0x6.0838ec13aab1p-4 -0x6.819c51599355cp-4 -0x6.f94545fff0364p-4 -0x7.6f1400ecbb7ep-4 -0x7.e2e936fe26ae8p-4 -0x8.54a6235a9e858p-4 -0x8.c42c8f9d23728p-4 -0x9.315edbdbcad1p-4 -0x9.9c200686472b8p-4 -0xA.0453b41a606p-4 -0xA.69de36ac4fcp-4 -0xA.cca49540ffdep-4 -0xB.2c8c92f83c1fp-4 -0xB.897cb604e8c68p-4 -0xB.e35c4e7169998p-4 -0xC.3a137cae6adep-4 -0xC.8d8b37ea4ed1p-4 -0xC.ddad542f904cp-4 -0xD.2a6488487a918p-4 -0xD.739c7366a5b3p-4 -0xD.b941a28cb71fp-4 -0xD.fb4195b8f62dp-4 -0xE.398ac4cf556b8p-4 -0xE.740ca441a267p-4 -0xE.aab7a9749f588p-4 -0xE.dd7d4ee0dbc6p-4 -0xF.0c5017ee336c8p-4 -0xF.37239488ed138p-4 -0xF.5dec646f85bap-4 -0xF.80a03a3847698p-4 -0xF.9f35de0dde328p-4 -0xF.b9a53022313c8p-4 -0xF.cfe72ad6d964p-4 -0xF.e1f5e49aa2a6p-4 -0xF.efcc917b99838p-4 -0xF.f967846d39908p-4 -0xF.fec4304266868p-4 -0xF.ffe1285aed778p-4 -0xF.fcbe2104600ap-4 -0xF.f55bef8e30028p-4 -0xF.e9bc8a1105c2p-4 -0xF.d9e306e960cc8p-4 -0xF.c5d39be5a5bcp-4 -0xF.ad939d27d16c8p-4 -0xF.91297bbb1d6dp-4 -0xF.709cc3ddf5ee8p-4 -0xF.4bf61b00b5988p-4 -0xF.233f3d79af918p-4 -0xE.f682fbef23edp-4 -0xE.c5cd3877ce5a8p-4 -0xE.912ae372d2708p-4 -0xE.58a9f817dc3fp-4 0 -0x1.4ca45fc1ba8b6p-4 -0x2.97162fef3f51p-4 -0x3.dd26985a00d8ep-4 -0x5.1cae2955c415p-4 -0x6.5390804def38cp-4 -0x7.7fbfd9aa50778p-4 -0x8.9f4089f9cb608p-4 -0x9.b02c58832cf98p-4 -0xA.b0b5b5902737p-4 -0xB.9f2ac703cca1p-4 -0xC.79f846146cd58p-4 -0xD.3fac294ff34e8p-4 -0xD.eef816695cc1p-4 -0xE.86b397ace95c8p-4 -0xF.05de115ec1a4p-4 -0xF.6ba073b424b18p-4 -0xF.b74ea6893165p-4 -0xF.e868ac6c30438p-4 -0xF.fe9b7b122806p-4 -0xF.f9c187c6abaep-4 -0xF.d9e306e960cc8p-4 -0xF.9f35de0dde328p-4 -0xF.4a1d48d55a5ap-4 -0xE.db29311c504d8p-4 -0xE.53153b97ec8cp-4 -0xD.b2c78a7ede24p-4 -0xC.fb4f38563ade8p-4 -0xC.2de28d74ac668p-4 -0xB.4bdcf3434a0ep-4 -0xA.56bca8b391798p-4 -0x9.50203bcc21fe8p-4 -0x8.39c3cc917ff7p-4 -0x7.157e1dec8d4d8p-4 -0x5.e53d7984f7eccp-4 -0x4.ab046bd20d5d4p-4 -0x3.68e65de7ace48p-4 -0x2.210412bf0415cp-4 -0xD.5880deafc19fp-8 0x7.75d163192ac24p-8 0x1.c3785c79ec2d1p-4 0x3.0c981d3656da4p-4 0x4.508fbbf1a4dccp-4 0x5.8d3b54cef962cp-4 0x6.c0835b1fd002p-4 0x7.e860231b3df88p-4 0x9.02dd50bab06ap-4 0xA.0e1d25edd513p-4 0xB.085baa8e966fp-4 0xB.eff1a8bec49b8p-4 0xC.c35778a2bacap-4 0xD.812796be9254p-4 0xE.28210095b4828p-4 0xE.b729538e42a38p-4 0xF.2d4eaa8233e9p-4 0xF.89c936d681278p-4 0xF.cbfc926484cdp-4 0xF.f378c7fa16418p-4 0xF.fffb10b10e81p-4 0xF.f16e44ddff84p-4 0xF.c7eaffd720eep-4 0xF.83b77656f07dp-4 0xF.2546ffc0e72f8p-4 0xE.ad3953110f39p-4 0 -0x5.1ad0e07f3a07p-8 -0xA.351cb7fc30bc8p-8 -0xF.4e5e8affaa938p-8 -0x1.4661179272096p-4 -0x1.97bb0caaba56fp-4 -0x1.e8eb7fde4aa3ep-4 -0x2.39ea2d4c540eep-4 -0x2.8aaed62527cb4p-4 -0x2.db314181191b4p-4 -0x3.2b693d36c55f2p-4 -0x3.7b4e9eb0ac66p-4 -0x3.cad943c203436p-4 -0x4.1a01137aac008p-4 -0x4.68bdfefa3c90cp-4 -0x4.b7080241ff944p-4 -0x5.04d72505d9808p-4 -0x5.52237b7bfcef8p-4 -0x5.9ee5272b58f28p-4 -0x5.eb1457b8ac5c8p-4 -0x6.36a94bb2292bcp-4 -0x6.819c51599355cp-4 -0x6.cbe5c76cc65c8p-4 -0x7.157e1dec8d4dcp-4 -0x7.5e5dd6e1b8e24p-4 -0x7.a67d87205fb68p-4 -0x7.edd5d70934b78p-4 -0x8.345f8348e014p-4 -0x8.7a135d95473e8p-4 -0x8.beea4d68b0b08p-4 -0x9.02dd50bab06bp-4 -0x9.45e57cb6ca5dp-4 -0x9.87fbfe70b81a8p-4 -0x9.c91a1b963f82p-4 -0xA.0939331e8846p-4 -0xA.4852bdf6de6f8p-4 -0xA.86604facd04d8p-4 -0xA.c35b9715967e8p-4 -0xA.ff3e5ef2b5078p-4 -0xB.3a028e93c4b6p-4 -0xB.73a22a755457p-4 -0xB.ac1754dcd194p-4 -0xB.e35c4e7169998p-4 -0xC.196b76d1d1fp-4 -0xC.4e3f4d26ea55p-4 -0xC.81d270b328998p-4 -0xC.b41fa15ebff08p-4 -0xC.e521c040756d8p-4 -0xD.14d3d02313c1p-4 -0xD.4330f60770998p-4 -0xD.703479a2f677p-4 -0xD.9bd9c5daa604p-4 -0xD.c61c693a82748p-4 -0xD.eef816695cc1p-4 -0xE.1668a498f1f88p-4 -0xE.3c6a0ff25134p-4 -0xE.60f879fe7e2ep-4 -0xE.84102a0b45d68p-4 -0xE.a5ad8d8c3a92p-4 -0xE.c5cd3877ce5ap-4 -0xE.e46be5a0813p-4 -0xF.0186770a1adcp-4 -0xF.1d19f63ae7428p-4 -0xF.37239488ed138p-4 0 -0x1.1a84d316d4f8ap-4 -0x2.33b12817c49cep-4 -0x3.4a2e24fc7b578p-4 -0x4.5ca835dd945dcp-4 -0x5.69d0ab03fde34p-4 -0x6.705f51037e7c8p-4 -0x7.6f1400ecbb7ep-4 -0x8.64b826aec4c78p-4 -0x9.50203bcc21fd8p-4 -0xA.302d34959951p-4 -0xB.03cdde2d56fdp-4 -0xB.ca002ba7aaf2p-4 -0xC.81d270b328998p-4 -0xD.2a6488487a918p-4 -0xD.c2e8e5fa96018p-4 -0xE.4aa5909a08fa8p-4 -0xE.c0f504f9c5b1p-4 -0xF.2546ffc0e72fp-4 -0xF.77212d53584dp-4 -0xF.b61fbefadddb8p-4 -0xF.e1f5e49aa2a6p-4 -0xF.fa6e2a58df698p-4 -0xF.ff6ab9cc695b8p-4 -0xF.f0e57e5ead848p-4 -0xF.cef02cb5bbd18p-4 -0xF.99b42d1d5778p-4 -0xF.5172690960008p-4 -0xE.f682fbef23edp-4 -0xE.8954c7d62086p-4 -0xE.0a6cee232f2b8p-4 -0xD.7a662d42fdbap-4 -0xC.d9f023f9c3a08p-4 -0xC.29ce7b3e4814p-4 -0xB.6ad7f7a557e7p-4 -0xA.9df57380955fp-4 -0x9.c420c2eff592p-4 -0x8.de63834022348p-4 -0x7.edd5d70934b78p-4 -0x6.f39d1098b7bdp-4 -0x5.f0ea4c47733a8p-4 -0x4.e6f8fc6f22bbcp-4 -0x3.d70d68c5bc6a4p-4 -0x2.c27322f34dd34p-4 -0x1.aa7b724495c03p-4 -0x9.07bb867588f78p-8 0x8.a342eda160b6p-8 0x1.a43b90e27f3c7p-4 0x2.bc42889167f7ap-4 0x3.d0f3a1981fb58p-4 0x4.e0fd78d4edaacp-4 0x5.eb1457b8ac5b8p-4 0x6.edf3c8c12f3fcp-4 0x7.e860231b3df88p-4 0x8.d9280b89b9de8p-4 0x9.bf25e8bc97f08p-4 0xA.99414951aacbp-4 0xB.667039cab3ce8p-4 0xC.25b888d7c1fc8p-4 0xC.d630f86a71238p-4 0xD.77025a1e0a3a8p-4 0xE.07689599b9738p-4 0xE.86b397ace95b8p-4 0xE.f448290232e68p-4 0 -0xB.626fbebeadc2p-8 -0x1.6bf1b3e79b129p-4 -0x2.210412bf0416p-4 -0x2.d502609ec9564p-4 -0x3.8791718973baep-4 -0x4.3856d385d2734p-4 -0x4.e6f8fc6f22bbcp-4 -0x5.931f774fc9f18p-4 -0x6.3c73112fa8ca4p-4 -0x6.e29e053f55a4cp-4 -0x7.854c2849de7dp-4 -0x8.242b1357110dp-4 -0x8.beea4d68b0b08p-4 -0x9.553b743d75acp-4 -0x9.e6d26405303bp-4 -0xA.73655df1f2f48p-4 -0xA.faad2d92bb7cp-4 -0xB.7c654ce4adba8p-4 -0xB.f84c07089cbcp-4 -0xC.6e22998b4c66p-4 -0xC.ddad542f904cp-4 -0xD.46b3b72a2d69p-4 -0xD.a9008fc02e488p-4 -0xE.046213392aa48p-4 -0xE.58a9f817dc3e8p-4 -0xE.a5ad8d8c3a92p-4 -0xE.eb45d1133d128p-4 -0xF.294f82394ffep-4 -0xF.5fab347579778p-4 -0xF.8e3d5f142384p-4 -0xF.b4ee6b297aefp-4 -0xF.d3aabf84528b8p-4 -0xF.ea62ca9b7d72p-4 -0xF.f90b0a7098f68p-4 -0xF.ff9c126447b78p-4 -0xF.fe128ef8e9fcp-4 -0xF.f46f4781ebaep-4 -0xF.e2b71dbecd7bp-4 -0xF.c8f30b621c49p-4 -0xF.a7301d8597968p-4 -0xF.7d7f6e0dd45b8p-4 -0xF.4bf61b00b5988p-4 -0xF.12ad3bd31ddc8p-4 -0xE.d1c1d4b344c4p-4 -0xE.8954c7d62086p-4 -0xE.398ac4cf556cp-4 -0xD.e28c35fc1b0ep-4 -0xD.84852c0a81008p-4 -0xD.1fa547a77169p-4 -0xC.b41fa15ebff1p-4 -0xC.422aafb97d35p-4 -0xB.ca002ba7aaf3p-4 -0xB.4bdcf3434a0ep-4 -0xA.c800eafb91fp-4 -0xA.3eaedd37efp-4 -0x9.b02c58832cf98p-4 -0x9.1cc18c4fefecp-4 -0x8.84b9246854ab8p-4 -0x7.e860231b3df98p-4 -0x7.4805ba3a76d7p-4 -0x6.a3fb22fd6c5a8p-4 -0x5.fc9374dcd0794p-4 -0x5.52237b7bfcf08p-4 0 -0x1.7eb7196b72ee4p-4 -0x2.fa14f77a59636p-4 -0x4.6ec7dee6652p-4 -0x5.d98d03c9063d8p-4 -0x7.3737d77110338p-4 -0x8.84b9246854abp-4 -0x9.bf25e8bc97f1p-4 -0xA.e3bddf3280c6p-4 -0xB.eff1a8bec49bp-4 -0xC.e16888783ae1p-4 -0xD.b605a52ad60bp-4 -0xE.6becc4c5997bp-4 -0xF.0186770a1adcp-4 -0xF.7583a62852a28p-4 -0xF.c6e0854a9c068p-4 -0xF.f4e6d680c41dp-4 -0xF.ff2f82f2bc6d8p-4 -0xF.e5a381c8a1aap-4 -0xF.a87c0bc2e35c8p-4 -0xF.48421b0efbf9p-4 -0xE.c5cd3877ce5a8p-4 -0xE.224198a0e0028p-4 -0xD.5f0d8d85c6d68p-4 -0xC.7de651f7ca07p-4 -0xB.80c436478b73p-4 -0xA.69de36ac4fcp-4 -0x9.3ba5054b0b09p-4 -0x7.f8bd92f9c4838p-4 -0x6.a3fb22fd6c5a8p-4 -0x5.4058f7065c12cp-4 -0x3.d0f3a1981fb68p-4 -0x2.59020dd1cc278p-4 -0xD.bce4c334c5bcp-8 0xA.351cb7fc30c2p-8 0x2.210412bf0414ap-4 0x3.99f19662564fcp-4 0x5.0ace119b8a49p-4 0x6.705f51037e7cp-4 0x7.c7846d2ef0d7p-4 0x9.0d3ccc99f5ac8p-4 0xA.3eaedd37eeff8p-4 0xB.592e7697f14dp-4 0xC.5a42d65152348p-4 0xD.3fac294ff34dp-4 0xE.07689599b9738p-4 0xE.afb8b944453e8p-4 0xF.37239488ed13p-4 0xF.9c79d63272c4p-4 0xF.ded883010c0bp-4 0xF.fdaaf212fed7p-4 0xF.f8ac19df0cb28p-4 0xF.cfe72ad6d964p-4 0xF.83b77656f07dp-4 0xF.14c7a21c8cbdp-4 0xE.84102a0b45d6p-4 0xD.d2d5339ac8688p-4 0xD.02a3b7cb3ddcp-4 0xC.154e09faa301p-4 0xB.0ce7c362ab828p-4 0x9.ebc11c62c1a3p-4 0x8.b461be012bb38p-4 0x7.6983173e84374p-4 0x6.0e0a42ecd673p-4 0 -0x1.2d97822f996bcp-8 -0x2.5b2d61ca12e06p-8 -0x3.88bffc3c915b2p-8 -0x4.b64daef8c3bf4p-8 -0x5.e3d4d77727c0cp-8 -0x7.1153d3394ec7p-8 -0x8.3ec8ffcc22cp-8 -0x9.6c32baca2ae68p-8 -0xA.998f61ddd0758p-8 -0xB.c6dd52c3a3428p-8 -0xC.f41aeb4c9e438p-8 -0xE.214689606bf18p-8 -0xF.4e5e8affaa938p-8 -0x1.07b614e463064p-4 -0x1.1a84d316d4f8ap-4 -0x1.2d52092ce19f6p-4 -0x1.401d9d0e3a507p-4 -0x1.52e774a4d4d0ap-4 -0x1.65af75dd0f87bp-4 -0x1.787586a5d5b21p-4 -0x1.8b398cf0c38ep-4 -0x1.9dfb6eb24a85cp-4 -0x1.b0bb11e1d5559p-4 -0x1.c3785c79ec2d5p-4 -0x1.d633347858ce4p-4 -0x1.e8eb7fde4aa3ep-4 -0x1.fba124b07ad85p-4 -0x2.0e5408f75063ap-4 -0x2.210412bf0416p-4 -0x2.33b12817c49cep-4 -0x2.465b2f15da826p-4 -0x2.59020dd1cc274p-4 -0x2.6ba5aa6881b64p-4 -0x2.7e45eafb69126p-4 -0x2.90e2b5b099beap-4 -0x2.a37bf0b2f8be4p-4 -0x2.b61182325c702p-4 -0x2.c8a35063b061ap-4 -0x2.db314181191b4p-4 -0x2.edbb3bca17e62p-4 -0x3.00412583ae896p-4 -0x3.12c2e4f883008p-4 -0x3.254060790329ep-4 -0x3.37b97e5b886ccp-4 -0x3.4a2e24fc7b578p-4 -0x3.5c9e3abe77356p-4 -0x3.6f09a60a6d9b4p-4 -0x3.81704d4fc9ec6p-4 -0x3.93d2170494d52p-4 -0x3.a62ee9a597bdcp-4 -0x3.b886abb68032ap-4 -0x3.cad943c203436p-4 -0x3.dd26985a00d8ep-4 -0x3.ef6e9017a7002p-4 -0x4.01b1119b952bcp-4 -0x4.13ee038dff6b8p-4 -0x4.26254c9ed1978p-4 -0x4.3856d385d2734p-4 -0x4.4a827f02c6c48p-4 -0x4.5ca835dd945dcp-4 -0x4.6ec7dee6652p-4 -0x4.80e160f5c9ef4p-4 -0x4.92f4a2ecdd9c8p-4 0 -0xD.bce4c334c5bcp-8 -0x1.b6fa6ec38f64cp-4 -0x2.90e2b5b099beap-4 -0x3.68e65de7ace44p-4 -0x4.3e6609ddccfdcp-4 -0x5.10c437224dbcp-4 -0x5.df65b292dce98p-4 -0x6.a9b20adb4ff24p-4 -0x7.6f1400ecbb7ep-4 -0x8.2ef9f618dc5bp-4 -0x8.e8d657809661p-4 -0x9.9c200686472b8p-4 -0xA.4852bdf6de6f8p-4 -0xA.ecef739f1a2ep-4 -0xB.897cb604e8c68p-4 -0xC.1d8705ffcbb7p-4 -0xC.a8a12bee219ap-4 -0xD.2a6488487a918p-4 -0xD.a2715f5785308p-4 -0xE.106f1fd4b8d78p-4 -0xE.740ca441a267p-4 -0xE.cd006ec59ea3p-4 -0xF.1b08df65d7b48p-4 -0xF.5dec646f85bap-4 -0xF.9579a4f0ba838p-4 -0xF.c187a5206306p-4 -0xF.e1f5e49aa2a6p-4 -0xF.f6ac765b39e2p-4 -0xF.ff9c126447b78p-4 -0xF.fcbe2104600ap-4 -0xF.ee14bfb3a5d48p-4 -0xF.d3aabf84528b8p-4 -0xF.ad939d27d16c8p-4 -0xF.7beb728e51ep-4 -0xF.3ed6e22b6c28p-4 -0xE.f682fbef23edp-4 -0xE.a3251c073921p-4 -0xE.44fac3814e098p-4 -0xD.dc496aeaed6bp-4 -0xD.695e4f10ea89p-4 -0xC.ec8e3803ead3p-4 -0xC.66353a8c232a8p-4 -0xB.d6b6743a6ddb8p-4 -0xB.3e7bc248d7878p-4 -0xA.9df57380955fp-4 -0x9.f599f55f03408p-4 -0x9.45e57cb6ca5e8p-4 -0x8.8f59aa0da591p-4 -0x7.d27d29fa5dcacp-4 -0x7.0fdb51c98c4b4p-4 -0x6.4803b8b26fa58p-4 -0x5.7b89cde7a9a5p-4 -0x4.ab046bd20d5d4p-4 -0x3.d70d68c5bc6a4p-4 -0x3.00412583ae894p-4 -0x2.273e19db5eaf4p-4 -0x1.4ca45fc1ba8c6p-4 -0x7.1153d3394ec14p-8 0x6.acd52c5413ef4p-8 0x1.4661179272089p-4 0x2.210412bf0414ap-4 0x2.fa14f77a59638p-4 0x3.d0f3a1981fb58p-4 0 -0x7.75d163192ace4p-8 -0xE.ea037cc04764p-8 -0x1.65af75dd0f87bp-4 -0x1.dc70ecbae9fc8p-4 -0x2.52cac9a572a7cp-4 -0x2.c8a35063b061ap-4 -0x3.3de0e0dc6b46ap-4 -0x3.b269fca8a8622p-4 -0x4.26254c9ed1978p-4 -0x4.98f9a655552e8p-4 -0x5.0ace119b8a4ap-4 -0x5.7b89cde7a9a4cp-4 -0x5.eb1457b8ac5c8p-4 -0x6.59556deae523cp-4 -0x6.c63516fe2b298p-4 -0x7.319ba64c71174p-4 -0x7.9b71c12fa5f88p-4 -0x8.03a06415c17p-4 -0x8.6a10e781e0958p-4 -0x8.cead04f95cdcp-4 -0x9.315edbdbcad1p-4 -0x9.9210f624d31p-4 -0x9.f0ae4d16dc91p-4 -0xA.4d224dcd849cp-4 -0xA.a758ddb6e5c78p-4 -0xA.ff3e5ef2b5078p-4 -0xB.54bfb4964175p-4 -0xB.a7ca46d469468p-4 -0xB.f84c07089cbcp-4 -0xC.463373a40dd08p-4 -0xC.916f9bfc3235p-4 -0xC.d9f023f9c3ap-4 -0xD.1fa547a77169p-4 -0xD.627fde9f7d638p-4 -0xD.a2715f5785308p-4 -0xD.df6be249c075p-4 -0xE.196224fb0418p-4 -0xE.50478cdce224p-4 -0xE.84102a0b45d68p-4 -0xE.b4b0b9e4f3458p-4 -0xE.e21ea97e5a298p-4 -0xF.0c5017ee336c8p-4 -0xF.333bd873698fp-4 -0xF.56d97473d447p-4 -0xF.77212d53584dp-4 -0xF.940bfe2304e68p-4 -0xF.ad939d27d16c8p-4 -0xF.c3b27d38a5d48p-4 -0xF.d663cef362278p-4 -0xF.e5a381c8a1aap-4 -0xF.f16e44ddff84p-4 -0xF.f9c187c6abaep-4 -0xF.fe9b7b122806p-4 -0xF.fffb10b10e81p-4 -0xF.fddffc2fca8a8p-4 -0xF.f84ab2c738d68p-4 -0xF.ef3c6b4329fe8p-4 -0xF.e2b71dbecd7bp-4 -0xF.d2bd833713aap-4 -0xF.bf5314f31eb7p-4 -0xF.a87c0bc2e35c8p-4 -0xF.8e3d5f1423848p-4 -0xF.709cc3ddf5ee8p-4 0 -0x1.401d9d0e3a507p-4 -0x2.7e45eafb69126p-4 -0x3.b886abb68032ap-4 -0x4.ecf3be81052dcp-4 -0x6.19aa229e4ba8p-4 -0x7.3cd2ebb873484p-4 -0x8.54a6235a9e858p-4 -0x9.5f6d92fd79f5p-4 -0xA.5b877247dc348p-4 -0xB.4768f550ce388p-4 -0xC.21a0b6e26671p-4 -0xC.e8d8faf5406a8p-4 -0xD.9bd9c5daa604p-4 -0xE.398ac4cf556b8p-4 -0xE.c0f504f9c5b1p-4 -0xF.314476247089p-4 -0xF.89c936d68127p-4 -0xF.c9f8a7c2d6038p-4 -0xF.f16e44ddff84p-4 -0xF.ffec42c74549p-4 -0xF.f55bef8e30028p-4 -0xF.d1cdd63d0bc88p-4 -0xF.9579a4f0ba838p-4 -0xF.40bdd5a668868p-4 -0xE.d41f1a47b09d8p-4 -0xE.50478cdce225p-4 -0xD.b605a52ad60bp-4 -0xD.064af55d7c9cp-4 -0xC.422aafb97d35p-4 -0xB.6ad7f7a557e7p-4 -0xA.81a400acef698p-4 -0x9.87fbfe70b81bp-4 -0x8.7f66e8bb829bp-4 -0x7.6983173e8436cp-4 -0x6.4803b8b26fa58p-4 -0x5.1cae2955c4158p-4 -0x3.e9572cf393edp-4 -0x2.afe010ca997c4p-4 -0x1.7233b9d236e87p-4 -0x3.243a3f9bd8f66p-8 0x1.0dfb28ea201d2p-4 0x2.4c9329bfa680ep-4 0x3.8791718973b9cp-4 0x4.bd08b6bb00e18p-4 0x5.eb1457b8ac5b8p-4 0x7.0fdb51c98c4a4p-4 0x8.299325d682408p-4 0x9.3682a66e896f8p-4 0xA.3504aaabd078p-4 0xB.238aa1bfa9ad8p-4 0xC.009f031c73cap-4 0xC.cae7976c069p-4 0xD.812796be9254p-4 0xE.224198a0e002p-4 0xE.ad3953110f388p-4 0xF.21352595e0be8p-4 0xF.7d7f6e0dd45bp-4 0xF.c187a5206306p-4 0xF.ece34093e3c58p-4 0xF.ff4e5a25a8d08p-4 0xF.f8ac19df0cb28p-4 0xF.d906e340eaa6p-4 0xF.a09044fec56e8p-4 0 -0x4.51c9c36b5c4c8p-8 -0x8.a342eda160bfp-8 -0xC.f41aeb4c9e438p-8 -0x1.1440134d709b2p-4 -0x1.592a554489bc8p-4 -0x1.9dfb6eb24a85cp-4 -0x1.e2ae5b8457f77p-4 -0x2.273e19db5eaecp-4 -0x2.6ba5aa6881b64p-4 -0x2.afe010ca997bcp-4 -0x2.f3e853eb3c23ap-4 -0x3.37b97e5b886ccp-4 -0x3.7b4e9eb0ac66p-4 -0x3.bea2c7e021334p-4 -0x4.01b1119b952bcp-4 -0x4.447498ac7d9dcp-4 -0x4.86e87f4f4988cp-4 -0x4.c907ed8e2eabcp-4 -0x5.0ace119b8a4ap-4 -0x5.4c36202bcf09p-4 -0x5.8d3b54cef9638p-4 -0x5.cdd8f24984248p-4 -0x6.0e0a42ecd672p-4 -0x6.4dca98ef24f5cp-4 -0x6.8d154ec2bfb94p-4 -0x6.cbe5c76cc65c8p-4 -0x7.0a376edb3c514p-4 -0x7.4805ba3a76d6cp-4 -0x7.854c2849de7dp-4 -0x7.c20641affdff4p-4 -0x7.fe2f994dd8578p-4 -0x8.39c3cc917ff68p-4 -0x8.74be83c7e91d8p-4 -0x8.af1b726df15ep-4 -0x8.e8d657809661p-4 -0x9.21eafdcc560f8p-4 -0x9.5a553c3bb262p-4 -0x9.9210f624d31p-4 -0x9.c91a1b963f82p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.3504aaabd0788p-4 -0xA.69de36ac4fcp-4 -0xA.9df57380955fp-4 -0xA.d146952eb928p-4 -0xB.03cdde2d56fdp-4 -0xB.35879fa959c3p-4 -0xB.667039cab3cfp-4 -0xB.96841bf7ffcbp-4 -0xB.c5bfc51905288p-4 -0xB.f41fc3d81b43p-4 -0xC.21a0b6e26671p-4 -0xC.4e3f4d26ea55p-4 -0xC.79f846146cd58p-4 -0xC.a4c871d62536p-4 -0xC.ceacb18f32eap-4 -0xC.f7a1f794d7cap-4 -0xD.1fa547a77169p-4 -0xD.46b3b72a2d69p-4 -0xD.6cca6d5974bcp-4 -0xD.91e6a38009d98p-4 -0xD.b605a52ad60bp-4 -0xD.d924d05b6206p-4 -0xD.fb4195b8f62dp-4 0 -0x1.0dfb28ea201e6p-4 -0x2.1ac9b7964cf0cp-4 -0x3.254060790329ep-4 -0x4.2c3673f6f6e4p-4 -0x5.2e8728bb28c7p-4 -0x6.2b12e1b57b51p-4 -0x7.20c06e56d0308p-4 -0x8.0e7e43a61f5b8p-4 -0x8.f343acd1f03ap-4 -0x9.ce11f1eb18148p-4 -0xA.9df57380955fp-4 -0xB.6206b9e0c13a8p-4 -0xC.196b76d1d1fp-4 -0xC.c35778a2bac98p-4 -0xD.5f0d8d85c6d6p-4 -0xD.ebe05637ca948p-4 -0xE.6933070960f28p-4 -0xE.d67a1673455c8p-4 -0xF.333bd873698fp-4 -0xF.7f110605caf6p-4 -0xF.b9a53022313c8p-4 -0xF.e2b71dbecd7bp-4 -0xF.fa19146f0dbb8p-4 -0xF.ffb10b4dc96d8p-4 -0xF.f378c7fa1642p-4 -0xF.d57de5867eeep-4 -0xF.a5e1c552e34ap-4 -0xF.64d969e1dfc2p-4 -0xF.12ad3bd31ddc8p-4 -0xE.afb8b944453f8p-4 -0xE.3c6a0ff251338p-4 -0xD.b941a28cb71fp-4 -0xD.26d179c2f4cbp-4 -0xC.85bca1abaf7fp-4 -0xB.d6b6743a6ddb8p-4 -0xB.1a81d18e0df4p-4 -0xA.51f046f64f6b8p-4 -0x9.7de125a2080b8p-4 -0x8.9f4089f9cb608p-4 -0x7.b70654bbde36p-4 -0x6.c63516fe2b29p-4 -0x5.cdd8f2498424cp-4 -0x4.cf066e0ebc82cp-4 -0x3.cad943c203434p-4 -0x2.c27322f34dd34p-4 -0x1.b6fa6ec38f663p-4 -0xA.998f61ddd078p-8 0x6.48557de8d9908p-8 0x1.7233b9d236e76p-4 0x2.7e45eafb6911ep-4 0x3.8791718973b9cp-4 0x4.8ceeeaf0eedc4p-4 0x5.8d3b54cef962cp-4 0x6.875950ed42ae8p-4 0x7.7a3262fe1af5p-4 0x8.64b826aec4c68p-4 0x9.45e57cb6ca5d8p-4 0xA.1cbfad9521bf8p-4 0xA.e85780b768e98p-4 0xB.a7ca46d469468p-4 0xC.5a42d65152348p-4 0xC.fefa7898a4ef8p-4 0xD.9539c75a8f998p-4 0 -0xA.998f61ddd0758p-8 -0x1.52e774a4d4d0ap-4 -0x1.fba124b07ad85p-4 -0x2.a37bf0b2f8be4p-4 -0x3.4a2e24fc7b578p-4 -0x3.ef6e9017a7002p-4 -0x4.92f4a2ecdd9c8p-4 -0x5.3478909e39da8p-4 -0x5.d3b36e0e428f8p-4 -0x6.705f51037e7c8p-4 -0x7.0a376edb3c514p-4 -0x7.a0f83abe1444cp-4 -0x8.345f8348e014p-4 -0x8.c42c8f9d23728p-4 -0x9.50203bcc21fd8p-4 -0x9.d7fd1490285c8p-4 -0xA.5b877247dc348p-4 -0xA.da859327ba24p-4 -0xB.54bfb4964175p-4 -0xB.ca002ba7aaf2p-4 -0xC.3a137cae6adep-4 -0xC.a4c871d62536p-4 -0xD.09f030bf27638p-4 -0xD.695e4f10ea88p-4 -0xD.c2e8e5fa96018p-4 -0xE.1668a498f1f88p-4 -0xE.63b8e139b604p-4 -0xE.aab7a9749f588p-4 -0xE.eb45d1133d128p-4 -0xF.2546ffc0e72fp-4 -0xF.58a1bd7cdd9ap-4 -0xF.853f7dc9186b8p-4 -0xF.ab0ca990e048p-4 -0xF.c9f8a7c2d6038p-4 -0xF.e1f5e49aa2a6p-4 -0xF.f2f9d7971cap-4 -0xF.fcfd081a441b8p-4 -0xF.fffb10b10e81p-4 -0xF.fbf2a101907c8p-4 -0xF.f0e57e5ead848p-4 -0xF.ded883010c0bp-4 -0xF.c5d39be5a5bcp-4 -0xF.a5e1c552e34ap-4 -0xF.7f110605caf6p-4 -0xF.5172690960008p-4 -0xF.1d19f63ae7428p-4 -0xE.e21ea97e5a298p-4 -0xE.a09a68a6e49dp-4 -0xE.58a9f817dc3fp-4 -0xE.0a6cee232f2b8p-4 -0xD.b605a52ad60bp-4 -0xD.5b992c8b606a8p-4 -0xC.fb4f38563ade8p-4 -0xC.95520fe2d40bp-4 -0xC.29ce7b3e4814p-4 -0xB.b8f3af81b9308p-4 -0xB.42f33a17f778p-4 -0xA.c800eafb91fp-4 -0xA.4852bdf6de708p-4 -0x9.c420c2eff592p-4 -0x9.3ba5054b0b09p-4 -0x8.af1b726df15ep-4 -0x8.1ec1bf6ff9b88p-4 0 -0x1.7233b9d236e71p-4 -0x2.e15fb1a1189fep-4 -0x4.4a827f02c6c48p-4 -0x5.aaa75f71df858p-4 -0x6.feec681783b7p-4 -0x8.448890195846p-4 -0x9.78d186c33b9dp-4 -0xA.99414951aacbp-4 -0xB.a37b6ca8b6acp-4 -0xC.95520fe2d40a8p-4 -0xD.6cca6d5974bcp-4 -0xE.28210095b4838p-4 -0xE.c5cd3877ce5ap-4 -0xF.4484add6b0128p-4 -0xF.a33dd7dbddef8p-4 -0xF.e1323870cfe98p-4 -0xF.fddffc2fca8a8p-4 -0xF.f90b0a7098f68p-4 -0xF.d2bd833713aap-4 -0xF.8b47a9fb902e8p-4 -0xF.233f3d79af918p-4 -0xE.9b7e3de5fdeep-4 -0xD.f521241bef368p-4 -0xD.31848d817d708p-4 -0xC.524261818ea9p-4 -0xB.592e7697f14d8p-4 -0xA.4852bdf6de708p-4 -0x9.21eafdcc560f8p-4 -0x7.e860231b3df98p-4 -0x6.9e4334f6fcc74p-4 -0x5.4647f3b68f0dp-4 -0x3.e33f2f642be42p-4 -0x2.7810e14707feap-4 -0x1.07b614e463075p-4 0x6.acd52c5413ef4p-8 0x1.dc70ecbae9fb4p-4 0x3.4a2e24fc7b572p-4 0x4.b10693a551488p-4 0x6.0e0a42ecd6714p-4 0x7.5e5dd6e1b8e28p-4 0x8.9f4089f9cb5f8p-4 0x9.ce11f1eb1814p-4 0xA.e85780b768e98p-4 0xB.ebc1b6619ed88p-4 0xC.d630f86a71238p-4 0xD.a5ba04ef3c92p-4 0xE.58a9f817dc3ep-4 0xE.ed89db66611e8p-4 0xF.6321b77301848p-4 0xF.b87b21a5bf5b8p-4 0xF.ece34093e3c58p-4 0xF.ffec42c74549p-4 0xF.f16e44ddff84p-4 0xF.c187a52063068p-4 0xF.709cc3ddf5eep-4 0xE.ff573116df158p-4 0xE.6ea4492a7f33p-4 0xD.bfb34373c976p-4 0xC.f3f2b6e5a2de8p-4 0xC.0d0d99dabd668p-4 0xB.0ce7c362ab828p-4 0x9.f599f55f033f8p-4 0x8.c96d77bd29c38p-4 0 -0x2.bfb406f580bcp-8 -0x5.7f53487eac898p-8 -0x8.3ec8ffcc22cp-8 -0xA.fe00694866a18p-8 -0xD.bce4c334c5bcp-8 -0x1.07b614e463064p-4 -0x1.339614e41ffa5p-4 -0x1.5f6d00a9aa419p-4 -0x1.8b398cf0c38ep-4 -0x1.b6fa6ec38f64cp-4 -0x1.e2ae5b8457f77p-4 -0x2.0e5408f75063ap-4 -0x2.39ea2d4c540eep-4 -0x2.656f7f28a2d4ep-4 -0x2.90e2b5b099beap-4 -0x2.bc42889167f8cp-4 -0x2.e78db00abfc14p-4 -0x3.12c2e4f883008p-4 -0x3.3de0e0dc6b46ap-4 -0x3.68e65de7ace44p-4 -0x3.93d2170494d52p-4 -0x3.bea2c7e021334p-4 -0x3.e9572cf393eb8p-4 -0x4.13ee038dff6b8p-4 -0x4.3e6609ddccfdcp-4 -0x4.68bdfefa3c90cp-4 -0x4.92f4a2ecdd9c8p-4 -0x4.bd08b6bb00e18p-4 -0x4.e6f8fc6f22bbcp-4 -0x5.10c437224dbcp-4 -0x5.3a692b057548p-4 -0x5.63e69d6ac7f74p-4 -0x5.8d3b54cef9638p-4 -0x5.b66618e2832d4p-4 -0x5.df65b292dce98p-4 -0x6.0838ec13aab1p-4 -0x6.30de90e7e213cp-4 -0x6.59556deae523cp-4 -0x6.819c51599355cp-4 -0x6.a9b20adb4ff24p-4 -0x6.d1956b8afdd5cp-4 -0x6.f94545fff0364p-4 -0x7.20c06e56d0308p-4 -0x7.4805ba3a76d6cp-4 -0x7.6f1400ecbb7ep-4 -0x7.95ea1b4f3609p-4 -0x7.bc86e3ebf4ed4p-4 -0x7.e2e936fe26ae8p-4 -0x8.090ff27ab696p-4 -0x8.2ef9f618dc5bp-4 -0x8.54a6235a9e858p-4 -0x8.7a135d95473e8p-4 -0x8.9f4089f9cb608p-4 -0x8.c42c8f9d23728p-4 -0x8.e8d657809661p-4 -0x9.0d3ccc99f5acp-4 -0x9.315edbdbcad1p-4 -0x9.553b743d75acp-4 -0x9.78d186c33b9dp-4 -0x9.9c200686472b8p-4 -0x9.bf25e8bc97f1p-4 -0x9.e1e224c0e28b8p-4 -0xA.0453b41a606p-4 0 -0xF.4e5e8affaa938p-8 -0x1.e8eb7fde4aa3ep-4 -0x2.db314181191b4p-4 -0x3.cad943c203436p-4 -0x4.b7080241ff944p-4 -0x5.9ee5272b58f28p-4 -0x6.819c51599355cp-4 -0x7.5e5dd6e1b8e24p-4 -0x8.345f8348e014p-4 -0x9.02dd50bab06bp-4 -0x9.c91a1b963f82p-4 -0xA.86604facd04d8p-4 -0xB.3a028e93c4b6p-4 -0xB.e35c4e7169998p-4 -0xC.81d270b328998p-4 -0xD.14d3d02313c1p-4 -0xD.9bd9c5daa604p-4 -0xE.1668a498f1f88p-4 -0xE.84102a0b45d68p-4 -0xE.e46be5a0813p-4 -0xF.37239488ed138p-4 -0xF.7beb728e51ep-4 -0xF.b2847f7a3deap-4 -0xF.dabcb8caeba08p-4 -0xF.f46f4781ebaep-4 -0xF.ff84a1e29de88p-4 -0xF.fbf2a101907c8p-4 -0xF.e9bc8a1105c2p-4 -0xF.c8f30b621c49p-4 -0xF.99b42d1d5778p-4 -0xF.5c2b35c087948p-4 -0xF.1090827b43728p-4 -0xE.b729538e42a38p-4 -0xE.50478cdce225p-4 -0xD.dc496aeaed6bp-4 -0xD.5b992c8b606a8p-4 -0xC.ceacb18f32ea8p-4 -0xC.36050ecd50cap-4 -0xB.922e17e6a4958p-4 -0xA.e3bddf3280c7p-4 -0xA.2b542c48b8238p-4 -0x9.6999e9a74ddcp-4 -0x8.9f4089f9cb608p-4 -0x7.cd01658ff4198p-4 -0x6.f39d1098b7bdp-4 -0x6.13daaabce410cp-4 -0x5.2e8728bb28c7cp-4 -0x4.447498ac7d9e4p-4 -0x3.5679619cdfc8ap-4 -0x2.656f7f28a2d4ap-4 -0x1.7233b9d236e87p-4 -0x7.da4dcc7473d18p-8 0x7.75d163192ac24p-8 0x1.6bf1b3e79b122p-4 0x2.5f38f54f4e55ep-4 0x3.505404b6008a4p-4 0x4.3e6609ddccfc8p-4 0x5.2894f446e0bbcp-4 0x6.0e0a42ecd6714p-4 0x6.edf3c8c12f3fcp-4 0x7.c7846d2ef0d7p-4 0x8.99f4e7f712a78p-4 0x9.648477b9a72a8p-4 0 -0x9.07bb867588e3p-8 -0x1.20c9674ed444cp-4 -0x1.b0bb11e1d5559p-4 -0x2.4022da9d8f79cp-4 -0x2.ced30fee42d7p-4 -0x3.5c9e3abe77356p-4 -0x3.e9572cf393eb8p-4 -0x4.74d10fd336cf4p-4 -0x4.fedf724cb3e9p-4 -0x5.875657223080cp-4 -0x6.0e0a42ecd672p-4 -0x6.92d049f7a879p-4 -0x7.157e1dec8d4dcp-4 -0x7.95ea1b4f3609p-4 -0x8.13eb56c1943fp-4 -0x8.8f59aa0da591p-4 -0x9.080dc0f06d3cp-4 -0x9.7de125a2080a8p-4 -0x9.f0ae4d16dc91p-4 -0xA.6050a2f60002p-4 -0xA.cca49540ffdep-4 -0xB.35879fa959c3p-4 -0xB.9ad8569004d9p-4 -0xB.fc7671ab8bb8p-4 -0xC.5a42d65152338p-4 -0xC.b41fa15ebff08p-4 -0xD.09f030bf27638p-4 -0xD.5b992c8b606ap-4 -0xD.a9008fc02e488p-4 -0xD.f20db088aa608p-4 -0xE.36a9481a0f59p-4 -0xE.76bd7a1e63b98p-4 -0xE.b235dbaba6f28p-4 -0xE.e8ff79c548adp-4 -0xF.1b08df65d7b48p-4 -0xF.48421b0efbf9p-4 -0xF.709cc3ddf5eep-4 -0xF.940bfe2304e68p-4 -0xF.b2847f7a3deap-4 -0xF.cbfc926484cd8p-4 -0xF.e06c195f821dp-4 -0xF.efcc917b99838p-4 -0xF.fa19146f0dbb8p-4 -0xF.ff4e5a25a8d08p-4 -0xF.ff6ab9cc695b8p-4 -0xF.fa6e2a58df698p-4 -0xF.f05a428c0df1p-4 -0xF.e1323870cfe98p-4 -0xF.ccfae055ea4b8p-4 -0xF.b3baab441e77p-4 -0xF.9579a4f0ba838p-4 -0xF.7241712d4edep-4 -0xF.4a1d48d55a5ap-4 -0xF.1d19f63ae7428p-4 -0xE.eb45d1133d13p-4 -0xE.b4b0b9e4f3458p-4 -0xE.796c14f8da068p-4 -0xE.398ac4cf556cp-4 -0xD.f521241bef368p-4 -0xD.ac44ff490a028p-4 -0xD.5f0d8d85c6d68p-4 -0xD.0d93696053afp-4 -0xC.b7f088eefe6f8p-4 0 -0x1.592a554489bc8p-4 -0x2.afe010ca997bcp-4 -0x4.01b1119b952bcp-4 -0x5.4c36202bcf09p-4 -0x6.8d154ec2bfb94p-4 -0x7.c20641affdff4p-4 -0x8.e8d657809661p-4 -0x9.ff6ca9a2ab6ap-4 -0xB.03cdde2d56fdp-4 -0xB.f41fc3d81b43p-4 -0xC.ceacb18f32eap-4 -0xD.91e6a38009d98p-4 -0xE.3c6a0ff25134p-4 -0xE.cd006ec59ea3p-4 -0xF.42a26ef8683a8p-4 -0xF.9c79d63272c48p-4 -0xF.d9e306e960cc8p-4 -0xF.fa6e2a58df698p-4 -0xF.fddffc2fca8a8p-4 -0xF.e432367f5b908p-4 -0xF.ad939d27d16c8p-4 -0xF.5a67a8adc4088p-4 -0xE.eb45d1133d13p-4 -0xE.60f879fe7e2e8p-4 -0xD.bc7b8224d1a68p-4 -0xC.fefa7898a4efp-4 -0xC.29ce7b3e4814p-4 -0xB.3e7bc248d7878p-4 -0xA.3eaedd37efp-4 -0x9.2c39a65db8878p-4 -0x8.090ff27ab6958p-4 -0x6.d7440278572fcp-4 -0x5.9902bdbc0f674p-4 -0x4.508fbbf1a4dep-4 -0x3.00412583ae894p-4 -0x1.aa7b724495c03p-4 -0x5.1ad0e07f3a06cp-8 0x1.07b614e463063p-4 0x2.5f38f54f4e55ep-4 0x3.b269fca8a862p-4 0x4.fedf724cb3e9p-4 0x6.423be07bdef4p-4 0x7.7a3262fe1af5p-4 0x8.a48ad799b6758p-4 0x9.bf25e8bc97f08p-4 0xA.c800eafb91ef8p-4 0xB.bd39865dc87fp-4 0xC.9d1124c931fcp-4 0xD.65f01f50739cp-4 0xE.1668a498f1f78p-4 0xE.ad3953110f388p-4 0xF.294f82394ffe8p-4 0xF.89c936d681278p-4 0xF.cdf6be7def148p-4 0xF.f55bef8e30028p-4 0xF.ffb10b4dc96d8p-4 0xF.ece34093e3c6p-4 0xF.bd14ce0d1915p-4 0xF.709cc3ddf5eep-4 0xF.08066514c0558p-4 0xE.84102a0b45d6p-4 0xD.e5aa65869193p-4 0xD.2df58f0c41bap-4 0 -0x5.e3d4d77727c0cp-8 -0xB.c6dd52c3a3428p-8 -0x1.1a84d316d4f8ap-4 -0x1.787586a5d5b21p-4 -0x1.d633347858ce4p-4 -0x2.33b12817c49cep-4 -0x2.90e2b5b099beap-4 -0x2.edbb3bca17e62p-4 -0x3.4a2e24fc7b578p-4 -0x3.a62ee9a597bdcp-4 -0x4.01b1119b952bcp-4 -0x4.5ca835dd945dcp-4 -0x4.b7080241ff944p-4 -0x5.10c437224dbcp-4 -0x5.69d0ab03fde34p-4 -0x5.c2214c3e91678p-4 -0x6.19aa229e4ba8p-4 -0x6.705f51037e7c8p-4 -0x6.c63516fe2b298p-4 -0x7.1b1fd265c0028p-4 -0x7.6f1400ecbb7ep-4 -0x7.c20641affdff4p-4 -0x8.13eb56c1943fp-4 -0x8.64b826aec4c78p-4 -0x8.b461be012bb2p-4 -0x9.02dd50bab06bp-4 -0x9.50203bcc21fd8p-4 -0x9.9c200686472b8p-4 -0x9.e6d26405303bp-4 -0xA.302d34959951p-4 -0xA.782687142cd5p-4 -0xA.beb49a46764f8p-4 -0xB.03cdde2d56fdp-4 -0xB.4768f550ce388p-4 -0xB.897cb604e8c68p-4 -0xB.ca002ba7aaf2p-4 -0xC.08ea97d7ca6ep-4 -0xC.463373a40dd08p-4 -0xC.81d270b328998p-4 -0xC.bbbf7a63eba1p-4 -0xC.f3f2b6e5a2de8p-4 -0xD.2a6488487a918p-4 -0xD.5f0d8d85c6d6p-4 -0xD.91e6a38009d98p-4 -0xD.c2e8e5fa96018p-4 -0xD.f20db088aa608p-4 -0xE.1f4e9f73e931p-4 -0xE.4aa5909a08fa8p-4 -0xE.740ca441a267p-4 -0xE.9b7e3de5fded8p-4 -0xE.c0f504f9c5b1p-4 -0xE.e46be5a0813p-4 -0xF.05de115ec1a4p-4 -0xF.2546ffc0e72fp-4 -0xF.42a26ef8683a8p-4 -0xF.5dec646f85bap-4 -0xF.77212d53584dp-4 -0xF.8e3d5f142384p-4 -0xF.a33dd7dbddef8p-4 -0xF.b61fbefadddb8p-4 -0xF.c6e0854a9c068p-4 -0xF.d57de5867eed8p-4 -0xF.e1f5e49aa2a6p-4 0 -0x1.270dcefdfc45bp-4 -0x2.4c9329bfa6814p-4 -0x3.6f09a60a6d9b4p-4 -0x4.8ceeeaf0eedc8p-4 -0x5.a4c6b2b557d44p-4 -0x6.b51cc4973702p-4 -0x7.bc86e3ebf4ed4p-4 -0x8.b9a6b1ef6da48p-4 -0x9.ab2b7fcbccd7p-4 -0xA.8fd40e6ccd53p-4 -0xB.667039cab3cfp-4 -0xC.2de28d74ac66p-4 -0xC.e521c040756d8p-4 -0xD.8b3a1526517a8p-4 -0xE.1f4e9f73e931p-4 -0xE.a09a68a6e49dp-4 -0xF.0e717668606cp-4 -0xF.6841af4cc8048p-4 -0xF.ad939d27d16c8p-4 -0xF.de0b0bf220c3p-4 -0xF.f967846d39908p-4 -0xF.ff84a1e29de88p-4 -0xF.f05a428c0df1p-4 -0xF.cbfc926484cd8p-4 -0xF.929bf0538fcf8p-4 -0xF.4484add6b0128p-4 -0xE.e21ea97e5a298p-4 -0xE.6becc4c5997bp-4 -0xD.e28c35fc1b0ep-4 -0xD.46b3b72a2d69p-4 -0xC.99329304d8e7p-4 -0xB.daef913557d7p-4 -0xB.0ce7c362ab81p-4 -0xA.302d34959952p-4 -0x9.45e57cb6ca5e8p-4 -0x8.4f483a0be2f1p-4 -0x7.4d9d72bafe598p-4 -0x6.423be07bdef5p-4 -0x5.2e8728bb28c7cp-4 -0x4.13ee038dff6cp-4 -0x2.f3e853eb3c24p-4 -0x1.cff533b307dc6p-4 -0xA.998f61ddd078p-8 0x7.da4dcc7473bfcp-8 0x1.a43b90e27f3c7p-4 0x2.c8a35063b061ep-4 0x3.e9572cf393ecp-4 0x5.04d72505d97fp-4 0x6.19aa229e4ba6cp-4 0x7.265ff0e194e1p-4 0x8.299325d682408p-4 0x9.21eafdcc560fp-4 0xA.0e1d25edd513p-4 0xA.ecef739f1a2d8p-4 0xB.bd39865dc87fp-4 0xC.7de651f7ca06p-4 0xD.2df58f0c41b9p-4 0xD.cc7d0fec8aafp-4 0xE.58a9f817dc3ep-4 0xE.d1c1d4b344c4p-4 0xF.37239488ed13p-4 0xF.88485e44c7af8p-4 0xF.c4c443d1b642p-4 0 -0xC.2b4915da89e08p-8 -0x1.84f8712c130ap-4 -0x2.465b2f15da826p-4 -0x3.066cdd138c98ap-4 -0x3.c4be503456d08p-4 -0x4.80e160f5c9ef4p-4 -0x5.3a692b057548p-4 -0x5.f0ea4c4773398p-4 -0x6.a3fb22fd6c598p-4 -0x7.53340aea1827p-4 -0x7.fe2f994dd8578p-4 -0x8.a48ad799b6758p-4 -0x9.45e57cb6ca5dp-4 -0x9.e1e224c0e28b8p-4 -0xA.782687142cd5p-4 -0xB.085baa8e966fp-4 -0xB.922e17e6a4948p-4 -0xC.154e09faa2ff8p-4 -0xC.916f9bfc3235p-4 -0xD.064af55d7c9bp-4 -0xD.739c7366a5b3p-4 -0xD.d924d05b6206p-4 -0xE.36a9481a0f59p-4 -0xE.8bf3ba1f1aeep-4 -0xE.d8d2c8d9061cp-4 -0xF.1d19f63ae7428p-4 -0xF.58a1bd7cdd9ap-4 -0xF.8b47a9fb902e8p-4 -0xF.b4ee6b297aefp-4 -0xF.d57de5867eed8p-4 -0xF.ece34093e3c6p-4 -0xF.fb10f1bcb6bfp-4 -0xF.fffec42c3773p-4 -0xF.fba9dd8dc8b2p-4 -0xF.ee14bfb3a5d48p-4 -0xF.d747472367dd8p-4 -0xF.b74ea6893165p-4 -0xF.8e3d5f1423848p-4 -0xF.5c2b35c087948p-4 -0xF.21352595e0bf8p-4 -0xE.dd7d4ee0dbc6p-4 -0xE.912ae372d2708p-4 -0xE.3c6a0ff251338p-4 -0xD.df6be249c0758p-4 -0xD.7a662d42fdbap-4 -0xD.0d93696053afp-4 -0xC.99329304d8e7p-4 -0xC.1d8705ffcbb78p-4 -0xB.9ad8569004d98p-4 -0xB.117227f6118p-4 -0xA.81a400acef698p-4 -0x9.ebc11c62c1a3p-4 -0x9.50203bcc21fe8p-4 -0x8.af1b726df15ep-4 -0x8.090ff27ab6958p-4 -0x7.5e5dd6e1b8e34p-4 -0x6.af67ebaf0e60cp-4 -0x5.fc9374dcd0794p-4 -0x5.4647f3b68f0dp-4 -0x4.8ceeeaf0eedd8p-4 -0x3.d0f3a1981fb68p-4 -0x3.12c2e4f88300ap-4 -0x2.52cac9a572a74p-4 0 -0x1.8b398cf0c38ep-4 -0x3.12c2e4f883008p-4 -0x4.92f4a2ecdd9c8p-4 -0x6.0838ec13aab1p-4 -0x7.6f1400ecbb7ep-4 -0x8.c42c8f9d23728p-4 -0xA.0453b41a606p-4 -0xB.2c8c92f83c1fp-4 -0xC.3a137cae6adep-4 -0xD.2a6488487a918p-4 -0xD.fb4195b8f62dp-4 -0xE.aab7a9749f588p-4 -0xF.37239488ed138p-4 -0xF.9f35de0dde328p-4 -0xF.e1f5e49aa2a6p-4 -0xF.fec4304266868p-4 -0xF.f55bef8e30028p-4 -0xF.c5d39be5a5bcp-4 -0xF.709cc3ddf5ee8p-4 -0xE.f682fbef23edp-4 -0xE.58a9f817dc3fp-4 -0xD.988ad2f9bdfa8p-4 -0xC.b7f088eefe6f8p-4 -0xB.b8f3af81b9308p-4 -0xA.9df57380955fp-4 -0x9.6999e9a74ddcp-4 -0x8.1ec1bf6ff9b88p-4 -0x6.c0835b1fd003p-4 -0x5.52237b7bfcf08p-4 -0x3.d70d68c5bc6a4p-4 -0x2.52cac9a572a74p-4 -0xC.8fb2f886ec068p-8 0xC.2b4915da89ep-8 0x2.4c9329bfa680ep-4 0x3.d0f3a1981fb58p-4 0x5.4c36202bcf084p-4 0x6.bad094b281eap-4 0x8.19572af6dec98p-4 0x9.648477b9a72a8p-4 0xA.99414951aacbp-4 0xB.b4ac09dcdacap-4 0xC.b41fa15ebfefp-4 0xD.9539c75a8f998p-4 0xE.55e0b4d05c7fp-4 0xE.f448290232e68p-4 0xF.6ef5b503c3288p-4 0xF.c4c443d1b642p-4 0xF.f4e6d680c41dp-4 0xF.feea6dfbc7a9p-4 0xF.e2b71dbecd7bp-4 0xF.a09044fec56e8p-4 0xF.3913edb54ba28p-4 0xE.ad3953110f39p-4 0xD.fe4e92d0d8a4p-4 0xD.2df58f0c41bap-4 0xC.3e2007dd17608p-4 0xB.310af63a75c88p-4 0xA.0939331e8848p-4 0x8.c96d77bd29c38p-4 0x7.74a3c52073184p-4 0x6.0e0a42ecd673p-4 0x4.98f9a655552dcp-4 0x3.18ed336699512p-4))</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 17))</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 17))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_RALUT/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/Mux/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/CmpEQ/primWireOut]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/ZeroAngle/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitReverse">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/ExtractPivot/primWireOut]</param>
        <param name="blockType">reverseBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/ExtractIndex/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/ZeroIndex/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractIndex">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractPivot">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/ZeroIncrement/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/BitReverse/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroAngle">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroIncrement">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroIndex">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 6 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/AddSLoad_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleAngle_TA_implementation/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3/TwiddleCounter"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 count false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/inputBlock/(1 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/inputBlock/(2 drop)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/ShiftLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 2 3 4 5 6 7 8 9 10 11 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/Convert/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/ShiftLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 1 2 4 8 16 32 64 128 256 512 1024 2048 0 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 count)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/Shift/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleCounter/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 12 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
        <param name="(1 swap)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Q13/primWireOut]</param>
        <param name="(2 d0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 10 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.fffec42c3773p-4 0xF.fffb10b10e81p-4 0xF.fff4e58f17468p-4 0xF.ffec42c74549p-4 0xF.ffe1285aed778p-4 0xF.ffd3964bc6278p-4 0xF.ffc38c9be7178p-4 0xF.ffb10b4dc96d8p-4 0xF.ff9c126447b78p-4 0xF.ff84a1e29de88p-4 0xF.ff6ab9cc695b8p-4 0xF.ff4e5a25a8d08p-4 0xF.ff2f82f2bc6d8p-4 0xF.ff0e343865bb8p-4 0xF.feea6dfbc7a9p-4 0xF.fec4304266868p-4 0xF.fe9b7b122806p-4 0xF.fe704e71533c8p-4 0xF.fe42aa66909dp-4 0xF.fe128ef8e9fcp-4 0xF.fddffc2fca8a8p-4 0xF.fdaaf212fed7p-4 0xF.fd7370aab4ccp-4 0xF.fd3977ff7bae8p-4 0xF.fcfd081a441b8p-4 0xF.fcbe2104600ap-4 0xF.fc7cc2c782c58p-4 0xF.fc38ed6dc0ef8p-4 0xF.fbf2a101907c8p-4 0xF.fba9dd8dc8b2p-4 0xF.fb5ea31da2268p-4 0xF.fb10f1bcb6bfp-4 0xF.fac0c97701acp-4 0xF.fa6e2a58df698p-4 0xF.fa19146f0dbb8p-4 0xF.f9c187c6abaep-4 0xF.f967846d39908p-4 0xF.f90b0a7098f68p-4 0xF.f8ac19df0cb28p-4 0xF.f84ab2c738d68p-4 0xF.f7e6d53822b1p-4 0xF.f780814130c88p-4 0xF.f717b6f22addp-4 0xF.f6ac765b39e2p-4 0xF.f63ebf8ce7fep-4 0xF.f5ce929820878p-4 0xF.f55bef8e30028p-4 0xF.f4e6d680c41dp-4 0xF.f46f4781ebaep-4 0xF.f3f542a416bp-4 0xF.f378c7fa1642p-4 0xF.f2f9d7971cap-4 0xF.f278718ebd25p-4 0xF.f1f495f4ec43p-4 0xF.f16e44ddff84p-4 0xF.f0e57e5ead848p-4 0xF.f05a428c0df18p-4 0xF.efcc917b99838p-4 0xF.ef3c6b4329fe8p-4 0xF.eea9cff8fa2bp-4 0xF.ee14bfb3a5d48p-4 0xF.ed7d3a8a29c6p-4 0xF.ece34093e3c6p-4 0xF.ec46d1e89293p-4 0xF.eba7eea055df8p-4 0xF.eb0696d3ae4fp-4 0xF.ea62ca9b7d72p-4 0xF.e9bc8a1105c2p-4 0xF.e913d54dea9d8p-4 0xF.e868ac6c30438p-4 0xF.e7bb0f863bd18p-4 0xF.e70afeb6d33d8p-4 0xF.e6587a191d518p-4 0xF.e5a381c8a1aap-4 0xF.e4ec15e148afp-4 0xF.e432367f5b908p-4 0xF.e375e3bf84438p-4 0xF.e2b71dbecd7bp-4 0xF.e1f5e49aa2a6p-4 0xF.e1323870cfe98p-4 0xF.e06c195f821dp-4 0xF.dfa3878546c4p-4 0xF.ded883010c0bp-4 0xF.de0b0bf220c3p-4 0xF.dd3b2278345a8p-4 0xF.dc68c6b356db8p-4 0xF.db93f8c3f8e38p-4 0xF.dabcb8caeba08p-4 0xF.d9e306e960cc8p-4 0xF.d906e340eaa68p-4 0xF.d8284df37bed8p-4 0xF.d747472367dd8p-4 0xF.d663cef362278p-4 0xF.d57de5867eeep-4 0xF.d4958b0032bep-4 0xF.d3aabf84528b8p-4 0xF.d2bd833713aap-4 0xF.d1cdd63d0bc88p-4 0xF.d0dbb8bb30ea8p-4 0xF.cfe72ad6d964p-4 0xF.cef02cb5bbd18p-4 0xF.cdf6be7def148p-4 0xF.ccfae055ea4bp-4 0xF.cbfc926484cd8p-4 0xF.cafbd4d0f6238p-4 0xF.c9f8a7c2d604p-4 0xF.c8f30b621c488p-4 0xF.c7eaffd720ed8p-4 0xF.c6e0854a9c068p-4 0xF.c5d39be5a5bcp-4 0xF.c4c443d1b642p-4 0xF.c3b27d38a5d48p-4 0xF.c29e4844acafp-4 0xF.c187a5206306p-4 0xF.c06e93f6c102p-4 0xF.bf5314f31eb7p-4 0xF.be352841342p-4 0xF.bd14ce0d1915p-4 0xF.bbf206834548p-4 0xF.baccd1d0903b8p-4 0xF.b9a53022313c8p-4 0xF.b87b21a5bf5b8p-4 0xF.b74ea6893165p-4 0xF.b61fbefadddb8p-4 0xF.b4ee6b297aefp-4 0xF.b3baab441e77p-4 0xF.b2847f7a3dea8p-4 0xF.b14be7fbae58p-4 0xF.b010e4f8a461p-4 0xF.aed376a1b42e8p-4 0xF.ad939d27d16c8p-4 0xF.ac5158bc4f42p-4 0xF.ab0ca990e048p-4 0xF.a9c58fd796838p-4 0xF.a87c0bc2e35c8p-4 0xF.a7301d8597968p-4 0xF.a5e1c552e34ap-4 0xF.a491035e55dap-4 0xF.a33dd7dbddfp-4 0xF.a1e842ffc96e8p-4 0xF.a09044fec56ep-4 0xF.9f35de0dde328p-4 0xF.9dd90e627f238p-4 0xF.9c79d63272c48p-4 0xF.9b1835b3e2abp-4 0xF.99b42d1d5778p-4 0xF.984dbca5b8cf8p-4 0xF.96e4e4844d4e8p-4 0xF.9579a4f0ba838p-4 0xF.940bfe2304e7p-4 0xF.929bf0538fcf8p-4 0xF.91297bbb1d6dp-4 0xF.8fb4a092cebdp-4 0xF.8e3d5f142384p-4 0xF.8cc3b778fa43p-4 0xF.8b47a9fb902e8p-4 0xF.89c936d68127p-4 0xF.88485e44c7af8p-4 0xF.86c52081bce28p-4 0xF.853f7dc9186b8p-4 0xF.83b77656f07dp-4 0xF.822d0a67b9c6p-4 0xF.80a03a3847698p-4 0xF.7f110605caf6p-4 0xF.7d7f6e0dd45b8p-4 0xF.7beb728e51ep-4 0xF.7a5513c59019p-4 0xF.78bc51f239e1p-4 0xF.77212d53584dp-4 0xF.7583a62852a2p-4 0xF.73e3bcb0ee4fp-4 0xF.7241712d4edep-4 0xF.709cc3ddf5eep-4 0xF.6ef5b503c3288p-4 0xF.6d4c44dff435p-4 0xF.6ba073b424b18p-4 0xF.69f241c24e288p-4 0xF.6841af4cc8048p-4 0xF.668ebc964788p-4 0xF.64d969e1dfc2p-4 0xF.6321b77301848p-4 0xF.6167a58d7b59p-4 0xF.5fab347579778p-4 0xF.5dec646f85bap-4 0xF.5c2b35c08795p-4 0xF.5a67a8adc4088p-4 0xF.58a1bd7cdd9ap-4 0xF.56d97473d447p-4 0xF.550ecdd905798p-4 0xF.5341c9f32cp-4 0xF.517269096p-4 0xF.4fa0ab6316edp-4 0xF.4dcc9148237cp-4 0xF.4bf61b00b598p-4 0xF.4a1d48d55a5ap-4 0xF.48421b0efbf98p-4 0xF.466491f6e1c4p-4 0xF.4484add6b0128p-4 0xF.42a26ef8683a8p-4 0xF.40bdd5a668868p-4 0xF.3ed6e22b6c28p-4 0xF.3ced94d28b2dp-4 0xF.3b01ede73a748p-4 0xF.3913edb54ba2p-4 0xF.37239488ed138p-4 0xF.3530e2aea9d38p-4 0xF.333bd873698fp-4 0xF.314476247089p-4 0xF.2f4abc0f5f8ep-4 0xF.2d4eaa8233e98p-4 0xF.2b5041cb47588p-4 0xF.294f82394ffep-4 0xF.274c6c1b60578p-4 0xF.2546ffc0e72fp-4 0xF.233f3d79af918p-4 0xF.21352595e0bfp-4 0xF.1f28b865fe23p-4 0xF.1d19f63ae7428p-4 0xF.1b08df65d7b48p-4 0xF.18f5743867128p-4 0xF.16dfb50488ec8p-4 0xF.14c7a21c8cbdp-4 0xF.12ad3bd31ddcp-4 0xF.1090827b43728p-4 0xF.0e717668606cp-4 0xF.0c5017ee336c8p-4 0xF.0a2c6760d6c18p-4 0xF.08066514c056p-4 0xF.05de115ec1a48p-4 0xF.03b36c9407aap-4 0xF.0186770a1adcp-4 0xE.ff573116df158p-4 0xE.fd259b10938e8p-4 0xE.faf1b54dd2cep-4 0xE.f8bb8025929ap-4 0xE.f682fbef23edp-4 0xE.f448290232e7p-4 0xE.f20b07b6c6c08p-4 0xE.efcb986541bd8p-4 0xE.ed89db66611e8p-4 0xE.eb45d1133d128p-4 0xE.e8ff79c548adp-4 0xE.e6b6d5d651d28p-4 0xE.e46be5a0813p-4 0xE.e21ea97e5a298p-4 0xE.dfcf21cabacdp-4 0xE.dd7d4ee0dbc68p-4 0xE.db29311c504d8p-4 0xE.d8d2c8d9061cp-4 0xE.d67a1673455c8p-4 0xE.d41f1a47b09d8p-4 0xE.d1c1d4b344c4p-4 0xE.cf62461358f98p-4 0xE.cd006ec59ea3p-4 0xE.ca9c4f28214d8p-4 0xE.c835e79946a3p-4 0xE.c5cd3877ce5ap-4 0xE.c3624222d228p-4 0xE.c0f504f9c5b18p-4 0xE.be85815c767c8p-4 0xE.bc13b7ab0be3p-4 0xE.b99fa84606ff8p-4 0xE.b729538e42a38p-4 0xE.b4b0b9e4f3458p-4 0xE.b235dbaba6f28p-4 0xE.afb8b944453f8p-4 0xE.ad3953110f398p-4 0xE.aab7a9749f588p-4 0xE.a833bcd1e96c8p-4 0xE.a5ad8d8c3a92p-4 0xE.a3251c073921p-4 0xE.a09a68a6e49dp-4 0xE.9e0d73cf95a7p-4 0xE.9b7e3de5fdeep-4 0xE.98ecc74f281dp-4 0xE.9659107077cf8p-4 0xE.93c319afa97ep-4 0xE.912ae372d2708p-4 0xE.8e906e2060aep-4 0xE.8bf3ba1f1aeep-4 0xE.8954c7d62086p-4 0xE.86b397ace95c8p-4 0xE.84102a0b45d6p-4 0xE.816a7f595ec9p-4 0xE.7ec297ffb56ap-4 0xE.7c187467233d8p-4 0xE.796c14f8da07p-4 0xE.76bd7a1e63b98p-4 0xE.740ca441a267p-4 0xE.715993ccd03p-4 0xE.6ea4492a7f328p-4 0xE.6becc4c5997bp-4 0xE.6933070960f3p-4 0xE.667710616f4f8p-4 0xE.63b8e139b6048p-4 0xE.60f879fe7e2ep-4 0xE.5e35db1c68858p-4 0xE.5b7105006d4c8p-4 0xE.58a9f817dc3e8p-4 0xE.55e0b4d05c808p-4 0xE.53153b97ec8c8p-4 0xE.50478cdce2248p-4 0xE.4d77a90dea4p-4 0xE.4aa5909a08fa8p-4 0xE.47d143f099828p-4 0xE.44fac3814e098p-4 0xE.42220fbc2fb08p-4 0xE.3f4729119e798p-4 0xE.3c6a0ff251338p-4 0xE.398ac4cf556b8p-4 0xE.36a9481a0f59p-4 0xE.33c59a4439cd8p-4 0xE.30dfbbbfe624p-4 0xE.2df7acff7c2dp-4 0xE.2b0d6e75ba1fp-4 0xE.28210095b4838p-4 0xE.253263d2d626p-4 0xE.224198a0e002p-4 0xE.1f4e9f73e931p-4 0xE.1c5978c05ed88p-4 0xE.196224fb04188p-4 0xE.1668a498f1f88p-4 0xE.136cf80f97578p-4 0xE.106f1fd4b8d8p-4 0xE.0d6f1c5e70cd8p-4 0xE.0a6cee232f2cp-4 0xE.07689599b9748p-4 0xE.046213392aa48p-4 0xE.01596778f3208p-4 0xD.fe4e92d0d8a38p-4 0xD.fb4195b8f62d8p-4 0xD.f83270a9bbee8p-4 0xD.f521241bef368p-4 0xD.f20db088aa608p-4 0xD.eef816695cc18p-4 0xD.ebe05637ca95p-4 0xD.e8c6706e0cebp-4 0xD.e5aa658691938p-4 0xD.e28c35fc1b0e8p-4 0xD.df6be249c075p-4 0xD.dc496aeaed6a8p-4 0xD.d924d05b62068p-4 0xD.d5fe131732c3p-4 0xD.d2d5339ac869p-4 0xD.cfaa3262dffep-4 0xD.cc7d0fec8aafp-4 0xD.c94dccb52dbf8p-4 0xD.c61c693a82748p-4 0xD.c2e8e5fa9601p-4 0xD.bfb34373c975p-4 0xD.bc7b8224d1a58p-4 0xD.b941a28cb71fp-4 0xD.b605a52ad60b8p-4 0xD.b2c78a7ede238p-4 0xD.af875308d299p-4 0xD.ac44ff490a028p-4 0xD.a9008fc02e49p-4 0xD.a5ba04ef3c928p-4 0xD.a2715f5785308p-4 0xD.9f269f7aab89p-4 0xD.9bd9c5daa6048p-4 0xD.988ad2f9bdfap-4 0xD.9539c75a8f998p-4 0xD.91e6a38009dap-4 0xD.8e9167ed6e63p-4 0xD.8b3a1526517a8p-4 0xD.87e0abae99ed8p-4 0xD.84852c0a81p-4 0xD.812796be92548p-4 0xD.7dc7ec4fabdbp-4 0xD.7a662d42fdb98p-4 0xD.77025a1e0a3ap-4 0xD.739c7366a5b38p-4 0xD.703479a2f6778p-4 0xD.6cca6d5974bc8p-4 0xD.695e4f10ea888p-4 0xD.65f01f50739d8p-4 0xD.627fde9f7d64p-4 0xD.5f0d8d85c6d6p-4 0xD.5b992c8b606ap-4 0xD.5822bc38abff8p-4 0xD.54aa3d165cc7p-4 0xD.512fafad773p-4 0xD.4db3148750d18p-4 0xD.4a346c2d9057p-4 0xD.46b3b72a2d69p-4 0xD.4330f60770998p-4 0xD.3fac294ff34e8p-4 0xD.3c25518e9faa8p-4 0xD.389c6f4eb07a8p-4 0xD.3511831bb11d8p-4 0xD.31848d817d71p-4 0xD.2df58f0c41ba8p-4 0xD.2a6488487a92p-4 0xD.26d179c2f4cb8p-4 0xD.233c6408cd64p-4 0xD.1fa547a77169p-4 0xD.1c0c252c9de3p-4 0xD.1870fd265fc08p-4 0xD.14d3d02313c1p-4 0xD.11349eb1665c8p-4 0xD.0d93696053afp-4 0xD.09f030bf27638p-4 0xD.064af55d7c9b8p-4 0xD.02a3b7cb3dda8p-4 0xC.fefa7898a4efp-4 0xC.fb4f38563adep-4 0xC.f7a1f794d7cap-4 0xC.f3f2b6e5a2de8p-4 0xC.f04176da1239p-4 0xC.ec8e3803ead3p-4 0xC.e8d8faf5406bp-4 0xC.e521c040756d8p-4 0xC.e16888783ae18p-4 0xC.ddad542f904cp-4 0xC.d9f023f9c3a08p-4 0xC.d630f86a71238p-4 0xC.d26fd2158359p-4 0xC.ceacb18f32ea8p-4 0xC.cae7976c0691p-4 0xC.c7208440d3p-4 0xC.c35778a2bacap-4 0xC.bf8c75272e4fp-4 0xC.bbbf7a63eba1p-4 0xC.b7f088eefe7p-4 0xC.b41fa15ebff08p-4 0xC.b04cc449d6c6p-4 0xC.ac77f24736eb8p-4 0xC.a8a12bee219a8p-4 0xC.a4c871d62536p-4 0xC.a0edc4971d328p-4 0xC.9d1124c931fep-4 0xC.99329304d8e78p-4 0xC.95520fe2d40a8p-4 0xC.916f9bfc3235p-4 0xC.8d8b37ea4ed1p-4 0xC.89a4e446d1ccp-4 0xC.85bca1abaf7fp-4 0xC.81d270b328998p-4 0xC.7de651f7ca068p-4 0xC.79f846146cd6p-4 0xC.76084da436248p-4 0xC.721669429705p-4 0xC.6e22998b4c66p-4 0xC.6a2cdf1a5efdp-4 0xC.66353a8c232a8p-4 0xC.623bac7d38e58p-4 0xC.5e40358a8ba08p-4 0xC.5a42d6515234p-4 0xC.56438f6f0ec4p-4 0xC.524261818ea8p-4 0xC.4e3f4d26ea558p-4 0xC.4a3a52fd8542p-4 0xC.463373a40dd08p-4 0xC.422aafb97d358p-4 0xC.3e2007dd175f8p-4 0xC.3a137cae6ade8p-4 0xC.36050ecd50ca8p-4 0xC.31f4bed9ecadp-4 0xC.2de28d74ac66p-4 0xC.29ce7b3e48148p-4 0xC.25b888d7c1fc8p-4 0xC.21a0b6e26671p-4 0xC.1d8705ffcbb7p-4 0xC.196b76d1d1fp-4 0xC.154e09faa2ff8p-4 0xC.112ec01cb2728p-4 0xC.0d0d99dabd66p-4 0xC.08ea97d7ca6ep-4 0xC.04c5bab7297dp-4 0xC.009f031c73ca8p-4 0xB.fc7671ab8bb88p-4 0xB.f84c07089cbcp-4 0xB.f41fc3d81b43p-4 0xB.eff1a8bec49b8p-4 0xB.ebc1b6619ed9p-4 0xB.e78fed65f8bc8p-4 0xB.e35c4e7169998p-4 0xB.df26da29d13ep-4 0xB.daef913557d8p-4 0xB.d6b6743a6ddbp-4 0xB.d27b83dfcbe9p-4 0xB.ce3ec0cc72b7p-4 0xB.ca002ba7aaf2p-4 0xB.c5bfc5190529p-4 0xB.c17d8dc859ad8p-4 0xB.bd39865dc88p-4 0xB.b8f3af81b9308p-4 0xB.b4ac09dcdacap-4 0xB.b062961823b2p-4 0xB.ac1754dcd1948p-4 0xB.a7ca46d469468p-4 0xB.a37b6ca8b6ac8p-4 0xB.9f2ac703cca1p-4 0xB.9ad8569004d9p-4 0xB.96841bf7ffcb8p-4 0xB.922e17e6a495p-4 0xB.8dd64b0720df8p-4 0xB.897cb604e8c68p-4 0xB.8521598bb6bdp-4 0xB.80c436478b73p-4 0xB.7c654ce4adba8p-4 0xB.78049e0faa6fp-4 0xB.73a22a755457p-4 0xB.6f3df2c2c40e8p-4 0xB.6ad7f7a557e6p-4 0xB.667039cab3cf8p-4 0xB.6206b9e0c13a8p-4 0xB.5d9b7895af03p-4 0xB.592e7697f14ep-4 0xB.54bfb4964175p-4 0xB.504f333f9de68p-4 0xB.4bdcf3434a0ep-4 0xB.4768f550ce39p-4 0xB.42f33a17f7778p-4 0xB.3e7bc248d788p-4 0xB.3a028e93c4b6p-4 0xB.35879fa959c38p-4 0xB.310af63a75c88p-4 0xB.2c8c92f83c1fp-4 0xB.280c7694144p-4 0xB.238aa1bfa9ad8p-4 0xB.1f07152cebd5p-4 0xB.1a81d18e0df48p-4 0xB.15fad79586ffp-4 0xB.117227f6117f8p-4 0xB.0ce7c362ab818p-4 0xB.085baa8e966f8p-4 0xB.03cdde2d56fd8p-4 0xA.ff3e5ef2b508p-4 0xA.faad2d92bb7c8p-4 0xA.f61a4ac1b83ap-4 0xA.f185b7343bfap-4 0xA.ecef739f1a2ep-4 0xA.e85780b768ea8p-4 0xA.e3bddf3280c68p-4 0xA.df228fc5fcc08p-4 0xA.da859327ba24p-4 0xA.d5e6ea0dd86c8p-4 0xA.d146952eb9288p-4 0xA.cca49540ffdep-4 0xA.c800eafb91fp-4 0xA.c35b9715967fp-4 0xA.beb49a46765p-4 0xA.ba0bf545dbaep-4 0xA.b561a8cbb24fp-4 0xA.b0b5b59027378p-4 0xA.ac081c4ba89b8p-4 0xA.a758ddb6e5c78p-4 0xA.a2a7fa8acefep-4 0xA.9df57380955f8p-4 0xA.99414951aacbp-4 0xA.948b7cb7c1c4p-4 0xA.8fd40e6ccd53p-4 0xA.8b1aff2b00eb8p-4 0xA.86604facd04ep-4 0xA.81a400acef698p-4 0xA.7ce612e652438p-4 0xA.782687142cd58p-4 0xA.73655df1f2f5p-4 0xA.6ea2983b5832p-4 0xA.69de36ac4fcp-4 0xA.65183a010c518p-4 0xA.6050a2f600028p-4 0xA.5b877247dc348p-4 0xA.56bca8b391788p-4 0xA.51f046f64f6b8p-4 0xA.4d224dcd849c8p-4 0xA.4852bdf6de6f8p-4 0xA.4381983048ff8p-4 0xA.3eaedd37ef008p-4 0xA.39da8dcc39a38p-4 0xA.3504aaabd079p-4 0xA.302d34959951p-4 0xA.2b542c48b8238p-4 0xA.267992848eebp-4 0xA.219d6808bd8fp-4 0xA.1cbfad9521cp-4 0xA.17e063e9d6dep-4 0xA.12ff8bc735d9p-4 0xA.0e1d25edd5138p-4 0xA.0939331e88468p-4 0xA.0453b41a606p-4 0x9.ff6ca9a2ab6a8p-4 0x9.fa841478f4698p-4 0x9.f599f55f03408p-4 0x9.f0ae4d16dc918p-4 0x9.ebc11c62c1a2p-4 0x9.e6d26405303bp-4 0x9.e1e224c0e28cp-4 0x9.dcf05f58cf0cp-4 0x9.d7fd1490285c8p-4 0x9.d308452a5d2cp-4 0x9.ce11f1eb18148p-4 0x9.c91a1b963f828p-4 0x9.c420c2eff591p-4 0x9.bf25e8bc97f1p-4 0x9.ba298dc0bfc7p-4 0x9.b52bb2c1418d8p-4 0x9.b02c58832cf98p-4 0x9.ab2b7fcbccd78p-4 0x9.a6292960a6f1p-4 0x9.a12556077bebp-4 0x9.9c200686472b8p-4 0x9.97193ba33eb58p-4 0x9.9210f624d31p-4 0x9.8d0736d1af228p-4 0x9.87fbfe70b81bp-4 0x9.82ef4dc90d4a8p-4 0x9.7de125a2080a8p-4 0x9.78d186c33b9dp-4 0x9.73c071f4750b8p-4 0x9.6eade7fdbb0bp-4 0x9.6999e9a74ddcp-4 0x9.648477b9a72cp-4 0x9.5f6d92fd79f5p-4 0x9.5a553c3bb262p-4 0x9.553b743d75acp-4 0x9.50203bcc21fep-4 0x9.4b0393b14e54p-4 0x9.45e57cb6ca5d8p-4 0x9.40c5f7a69e5dp-4 0x9.3ba5054b0b098p-4 0x9.3682a66e896f8p-4 0x9.315edbdbcad1p-4 0x9.2c39a65db8888p-4 0x9.271306bf73e48p-4 0x9.21eafdcc561p-4 0x9.1cc18c4fefebp-4 0x9.1796b31609f08p-4 0x9.126a72eaa417p-4 0x9.0d3ccc99f5ac8p-4 0x9.080dc0f06d3cp-4 0x9.02dd50bab06bp-4 0x8.fdab7cc59bdc8p-4 0x8.f87845de430d8p-4 0x8.f343acd1f03ap-4 0x8.ee0db26e2439p-4 0x8.e8d657809661p-4 0x8.e39d9cd734648p-4 0x8.de6383402234p-4 0x8.d9280b89b9df8p-4 0x8.d3eb36828b738p-4 0x8.cead04f95cdcp-4 0x8.c96d77bd29c38p-4 0x8.c42c8f9d23728p-4 0x8.beea4d68b0b08p-4 0x8.b9a6b1ef6da48p-4 0x8.b461be012bb28p-4 0x8.af1b726df15e8p-4 0x8.a9d3d005fa2ap-4 0x8.a48ad799b676p-4 0x8.9f4089f9cb608p-4 0x8.99f4e7f712a78p-4 0x8.94a7f2629a85p-4 0x8.8f59aa0da5918p-4 0x8.8a0a0fc9aaa28p-4 0x8.84b9246854ab8p-4 0x8.7f66e8bb829b8p-4 0x8.7a135d95473f8p-4 0x8.74be83c7e91d8p-4 0x8.6f685c25e25bp-4 0x8.6a10e781e096p-4 0x8.64b826aec4c7p-4 0x8.5f5e1a7fa323p-4 0x8.5a02c3c7c2f6p-4 0x8.54a6235a9e86p-4 0x8.4f483a0be2fp-4 0x8.49e908af700cp-4 0x8.4488901958468p-4 0x8.3f26d11de082p-4 0x8.39c3cc917ff68p-4 0x8.345f8348e0148p-4 0x8.2ef9f618dc5cp-4 0x8.299325d68241p-4 0x8.242b1357110d8p-4 0x8.1ec1bf6ff9b8p-4 0x8.19572af6decb8p-4 0x8.13eb56c1943e8p-4 0x8.0e7e43a61f5b8p-4 0x8.090ff27ab6968p-4 0x8.03a06415c171p-4 0x7.fe2f994dd857cp-4 0x7.f8bd92f9c484p-4 0x7.f34a51f07fd68p-4 0x7.edd5d70934b74p-4 0x7.e860231b3df84p-4 0x7.e2e936fe26aecp-4 0x7.dd711389aa154p-4 0x7.d7f7b995b3688p-4 0x7.d27d29fa5dca8p-4 0x7.cd01658ff41a4p-4 0x7.c7846d2ef0d78p-4 0x7.c20641affdff8p-4 0x7.bc86e3ebf4ed8p-4 0x7.b70654bbde35cp-4 0x7.b18494f8f1868p-4 0x7.ac01a57c9588p-4 0x7.a67d87205fb7p-4 0x7.a0f83abe14458p-4 0x7.9b71c12fa5f88p-4 0x7.95ea1b4f36094p-4 0x7.906149f713ffp-4 0x7.8ad74e01bd8f8p-4 0x7.854c2849de7dp-4 0x7.7fbfd9aa50778p-4 0x7.7a3262fe1af5cp-4 0x7.74a3c5207315cp-4 0x7.6f1400ecbb7ep-4 0x7.6983173e84368p-4 0x7.63f108f18a8ap-4 0x7.5e5dd6e1b8e24p-4 0x7.58c981eb26aa8p-4 0x7.53340aea18278p-4 0x7.4d9d72bafe584p-4 0x7.4805ba3a76d6cp-4 0x7.426ce2454bb08p-4 0x7.3cd2ebb87348cp-4 0x7.3737d77110334p-4 0x7.319ba64c71178p-4 0x7.2bfe59281087cp-4 0x7.265ff0e194e2cp-4 0x7.20c06e56d0308p-4 0x7.1b1fd265c002cp-4 0x7.157e1dec8d4e4p-4 0x7.0fdb51c98c4ap-4 0x7.0a376edb3c514p-4 0x7.0492760047bap-4 0x6.feec681783b78p-4 0x6.f94545fff0364p-4 0x6.f39d1098b7bbcp-4 0x6.edf3c8c12f408p-4 0x6.e8496f58d61p-4 0x6.e29e053f55a4cp-4 0x6.dcf18b5481894p-4 0x6.d744027857308p-4 0x6.d1956b8afdd5cp-4 0x6.cbe5c76cc65c8p-4 0x6.c63516fe2b29cp-4 0x6.c0835b1fd002cp-4 0x6.bad094b281eacp-4 0x6.b51cc49737024p-4 0x6.af67ebaf0e608p-4 0x6.a9b20adb4ff3p-4 0x6.a3fb22fd6c598p-4 0x6.9e4334f6fcc6cp-4 0x6.988a41a9c2d94p-4 0x6.92d049f7a879p-4 0x6.8d154ec2bfb98p-4 0x6.875950ed42b04p-4 0x6.819c515993564p-4 0x6.7bde50ea3b628p-4 0x6.761f5081ec2bp-4 0x6.705f51037e7dp-4 0x6.6a9e5351f27c4p-4 0x6.64dc58506f7f8p-4 0x6.5f1960e243f0cp-4 0x6.59556deae5244p-4 0x6.5390804def388p-4 0x6.4dca98ef24f5cp-4 0x6.4803b8b26fa6p-4 0x6.423be07bdef4cp-4 0x6.3c73112fa8ca4p-4 0x6.36a94bb2292cp-4 0x6.30de90e7e2144p-4 0x6.2b12e1b57b51cp-4 0x6.25463effc2638p-4 0x6.1f78a9abaa59p-4 0x6.19aa229e4ba88p-4 0x6.13daaabce40f8p-4 0x6.0e0a42ecd672p-4 0x6.0838ec13aab14p-4 0x6.0266a7170d8bcp-4 0x5.fc9374dcd079p-4 0x5.f6bf564ae9888p-4 0x5.f0ea4c47733ap-4 0x5.eb1457b8ac5d4p-4 0x5.e53d7984f7eb8p-4 0x5.df65b292dce9cp-4 0x5.d98d03c9063ep-4 0x5.d3b36e0e428f4p-4 0x5.cdd8f24984248p-4 0x5.c7fd9161e0bb4p-4 0x5.c2214c3e91684p-4 0x5.bc4423c6f2714p-4 0x5.b66618e2832d8p-4 0x5.b0872c78e5dccp-4 0x5.aaa75f71df864p-4 0x5.a4c6b2b557d44p-4 0x5.9ee5272b58f2cp-4 0x5.9902bdbc0f68p-4 0x5.931f774fc9f14p-4 0x5.8d3b54cef9638p-4 0x5.875657223081p-4 0x5.81707f3223d98p-4 0x5.7b89cde7a9a4cp-4 0x5.75a2442bb9a1cp-4 0x5.6fb9e2e76ceep-4 0x5.69d0ab03fde4p-4 0x5.63e69d6ac7f74p-4 0x5.5dfbbb054792p-4 0x5.581004bd19ed8p-4 0x5.52237b7bfcef8p-4 0x5.4c36202bcf09p-4 0x5.4647f3b68f0d8p-4 0x5.4058f7065c128p-4 0x5.3a692b0575484p-4 0x5.3478909e39dacp-4 0x5.2e8728bb28c78p-4 0x5.2894f446e0bd8p-4 0x5.22a1f42c1ff5cp-4 0x5.1cae2955c4154p-4 0x5.16b994aeca008p-4 0x5.10c437224dbcp-4 0x5.0ace119b8a4ap-4 0x5.04d72505d980cp-4 0x4.fedf724cb3e9cp-4 0x4.f8e6fa5bb09c4p-4 0x4.f2edbe1e851bcp-4 0x4.ecf3be81052e4p-4 0x4.e6f8fc6f22bc8p-4 0x4.e0fd78d4edaacp-4 0x4.db01349e93b8p-4 0x4.d50430b86055p-4 0x4.cf066e0ebc818p-4 0x4.c907ed8e2eabcp-4 0x4.c308b0235a854p-4 0x4.bd08b6bb00e24p-4 0x4.b7080241ff944p-4 0x4.b10693a551484p-4 0x4.ab046bd20d5dp-4 0x4.a5018bb567c14p-4 0x4.9efdf43cb0d18p-4 0x4.98f9a655552ecp-4 0x4.92f4a2ecdd9dp-4 0x4.8ceeeaf0eedc4p-4 0x4.86e87f4f4988cp-4 0x4.80e160f5c9efcp-4 0x4.7ad990d267ef8p-4 0x4.74d10fd336cf4p-4 0x4.6ec7dee665204p-4 0x4.68bdfefa3c914p-4 0x4.62b370fd21ce4p-4 0x4.5ca835dd945dcp-4 0x4.569c4e8a2e768p-4 0x4.508fbbf1a4de8p-4 0x4.4a827f02c6c48p-4 0x4.447498ac7d9ep-4 0x4.3e6609ddccfe4p-4 0x4.3856d385d274p-4 0x4.3246f693c5634p-4 0x4.2c3673f6f6e44p-4 0x4.26254c9ed198p-4 0x4.2013817ad9874p-4 0x4.1a01137aac008p-4 0x4.13ee038dff6bcp-4 0x4.0dda52a4a32b8p-4 0x4.07c601ae7f744p-4 0x4.01b1119b952cp-4 0x3.fb9b835bfdbf8p-4 0x3.f58557dfeb00ap-4 0x3.ef6e9017a7002p-4 0x3.e9572cf393ebcp-4 0x3.e33f2f642be3cp-4 0x3.dd26985a00d8cp-4 0x3.d70d68c5bc69p-4 0x3.d0f3a1981fb64p-4 0x3.cad943c20344p-4 0x3.c4be503456d06p-4 0x3.bea2c7e021336p-4 0x3.b886abb68033p-4 0x3.b269fca8a862ep-4 0x3.ac4cbba7e4fc6p-4 0x3.a62ee9a597bep-4 0x3.a010879338bfap-4 0x3.99f1966256508p-4 0x3.93d2170494d54p-4 0x3.8db20a6bae9bep-4 0x3.8791718973bb8p-4 0x3.81704d4fc9ec4p-4 0x3.7b4e9eb0ac662p-4 0x3.752c669e2bb6p-4 0x3.6f09a60a6d9cp-4 0x3.68e65de7ace44p-4 0x3.62c28f2839458p-4 0x3.5c9e3abe7735ep-4 0x3.5679619cdfc86p-4 0x3.505404b6008a2p-4 0x3.4a2e24fc7b57ep-4 0x3.4407c363063bep-4 0x3.3de0e0dc6b468p-4 0x3.37b97e5b886dp-4 0x3.31919cd34f5dep-4 0x3.2b693d36c55fep-4 0x3.254060790329ep-4 0x3.1f17078d34c1ap-4 0x3.18ed336699506p-4 0x3.12c2e4f883006p-4 0x3.0c981d3656da2p-4 0x3.066cdd138c99p-4 0x3.00412583ae8ap-4 0x2.fa14f77a59636p-4 0x2.f3e853eb3c23cp-4 0x2.edbb3bca17e6ap-4 0x2.e78db00abfc2p-4 0x2.e15fb1a1189fep-4 0x2.db314181191bap-4 0x2.d502609ec956cp-4 0x2.ced30fee42d6ep-4 0x2.c8a35063b061cp-4 0x2.c27322f34dd2ep-4 0x2.bc42889167f96p-4 0x2.b61182325c7p-4 0x2.afe010ca997cp-4 0x2.a9ae354e9de0cp-4 0x2.a37bf0b2f8bfp-4 0x2.9d4943ec496c2p-4 0x2.97162fef3f516p-4 0x2.90e2b5b099bf2p-4 0x2.8aaed62527cbp-4 0x2.847a9241c82cep-4 0x2.7e45eafb6912cp-4 0x2.7810e14707ff6p-4 0x2.71db7619b1a26p-4 0x2.6ba5aa6881b66p-4 0x2.656f7f28a2d56p-4 0x2.5f38f54f4e56ap-4 0x2.59020dd1cc274p-4 0x2.52cac9a572a8p-4 0x2.4c9329bfa681cp-4 0x2.465b2f15da824p-4 0x2.4022da9d8f79ep-4 0x2.39ea2d4c540f4p-4 0x2.33b12817c49d8p-4 0x2.2d77cbf58b0cap-4 0x2.273e19db5eafp-4 0x2.210412bf04168p-4 0x2.1ac9b7964cf18p-4 0x2.148f095717e3ap-4 0x2.0e5408f75063ep-4 0x2.0818b76cee904p-4 0x2.01dd15adf70b4p-4 0x1.fba124b07ad88p-4 0x1.f564e56a97314p-4 0x1.ef2858d275625p-4 0x1.e8eb7fde4aa3ep-4 0x1.e2ae5b8457f7ap-4 0x1.dc70ecbae9fd1p-4 0x1.d633347858cfp-4 0x1.cff533b307dc2p-4 0x1.c9b6eb6165c47p-4 0x1.c3785c79ec2dep-4 0x1.bd3987f31fa0bp-4 0x1.b6fa6ec38f64ep-4 0x1.b0bb11e1d555fp-4 0x1.aa7b724495c0ep-4 0x1.a43b90e27f3c4p-4 0x1.9dfb6eb24a86p-4 0x1.97bb0caaba578p-4 0x1.917a6bc29b438p-4 0x1.8b398cf0c38e1p-4 0x1.84f8712c130a5p-4 0x1.7eb7196b72eedp-4 0x1.787586a5d5b1fp-4 0x1.7233b9d236e73p-4 0x1.6bf1b3e79b12fp-4 0x1.65af75dd0f887p-4 0x1.5f6d00a9aa418p-4 0x1.592a554489bccp-4 0x1.52e774a4d4d12p-4 0x1.4ca45fc1ba8b2p-4 0x1.4661179272096p-4 0x1.401d9d0e3a50dp-4 0x1.39d9f12c5a2a2p-4 0x1.339614e41ffa4p-4 0x1.2d52092ce19f8p-4 0x1.270dcefdfc461p-4 0x1.20c9674ed4457p-4 0x1.1a84d316d4f89p-4 0x1.1440134d709b6p-4 0x1.0dfb28ea201efp-4 0x1.07b614e46306p-4 0x1.0170d833bf422p-4 0xF.b2b73cfc1075p-8 0xF.4e5e8affaa9d8p-8 0xE.ea037cc047628p-8 0xE.85a621b7c8ea8p-8 0xE.214689606bf8p-8 0xD.bce4c334c5c78p-8 0xD.5880deafc18bp-8 0xC.f41aeb4c9e478p-8 0xC.8fb2f886ec12p-8 0xC.2b4915da89dd8p-8 0xB.c6dd52c3a344p-8 0xB.626fbebeadc78p-8 0xA.fe00694866ab8p-8 0xA.998f61ddd0738p-8 0xA.351cb7fc30bfp-8 0x9.d0a87b210d85p-8 0x9.6c32baca2af2p-8 0x9.07bb867588e3p-8 0x8.a342eda160c38p-8 0x8.3ec8ffcc22c88p-8 0x7.da4dcc7473bdp-8 0x7.75d163192acf8p-8 0x7.1153d3394ecccp-8 0x6.acd52c5413fc8p-8 0x6.48557de8d99dcp-8 0x5.e3d4d77727c3cp-8 0x5.7f53487eac908p-8 0x5.1ad0e07f3a124p-8 0x4.b64daef8c3bf4p-8 0x4.51c9c36b5c51p-8 0x3.ed452d573301ep-8 0x3.88bffc3c91582p-8 0x3.243a3f9bd8f1ep-8 0x2.bfb406f580c1ep-8 0x2.5b2d61ca12ea8p-8 0x1.f6a65f9a2a3aep-8 0x1.921f0fe67009fp-8 0x1.2d97822f99731p-8 0xC.90fc5f6653178p-12 0x6.487eabb991ccp-12)</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 17)</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Q13/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 10 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Ndivided4/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 11 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Q23/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 17)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 w)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 18 17 1) (3 d1 false true false false 18 17 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 18 17 1) (2 q1 false true false false 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="(1 q0)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle3/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 18 17 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle3_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle4"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 25 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 43 32 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/VectorFanout1/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 25 15 0 1 1) (1 43 32 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/TwiddleRom/(1 w)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 a)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle4/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 6 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^17 0xF.b14be7fbae58p-4 0xE.c835e79946a3p-4 0xD.4db3148750d18p-4 0xB.504f333f9de68p-4 0x8.e39d9cd734648p-4 0x6.1f78a9abaa59p-4 0x3.1f17078d34c1ap-4 0x4.69898cc51701cp-56 -0x3.1f17078d34c1p-4 -0x6.1f78a9abaa588p-4 -0x8.e39d9cd73463p-4 -0xB.504f333f9de6p-4 -0xD.4db3148750d2p-4 -0xE.c835e79946a3p-4 -0xF.b14be7fbae58p-4 1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4 1 0xF.4fa0ab6316edp-4 0xD.4db3148750d18p-4 0xA.267992848eebp-4 0x6.1f78a9abaa59p-4 0x1.917a6bc29b438p-4 -0x3.1f17078d34c1p-4 -0x7.8ad74e01bd8fp-4 -0xB.504f333f9de6p-4 -0xE.1c5978c05ed8p-4 -0xF.b14be7fbae58p-4 -0xF.ec46d1e89293p-4 -0xE.c835e79946a38p-4 -0xC.5e40358a8ba1p-4 -0x8.e39d9cd73464p-4 -0x4.a5018bb567c1cp-4) (0 ^17 -0x3.1f17078d34c14p-4 -0x6.1f78a9abaa58cp-4 -0x8.e39d9cd73464p-4 -0xB.504f333f9de6p-4 -0xD.4db3148750d18p-4 -0xE.c835e79946a3p-4 -0xF.b14be7fbae58p-4 -1 -0xF.b14be7fbae58p-4 -0xE.c835e79946a3p-4 -0xD.4db3148750d2p-4 -0xB.504f333f9de68p-4 -0x8.e39d9cd73464p-4 -0x6.1f78a9abaa594p-4 -0x3.1f17078d34c2ep-4 0 -0x1.917a6bc29b42cp-4 -0x3.1f17078d34c14p-4 -0x4.a5018bb567c14p-4 -0x6.1f78a9abaa58cp-4 -0x7.8ad74e01bd8ecp-4 -0x8.e39d9cd73464p-4 -0xA.267992848eebp-4 -0xB.504f333f9de6p-4 -0xC.5e40358a8bap-4 -0xD.4db3148750d18p-4 -0xE.1c5978c05ed8p-4 -0xE.c835e79946a3p-4 -0xF.4fa0ab6316ed8p-4 -0xF.b14be7fbae58p-4 -0xF.ec46d1e892928p-4 0 -0x4.a5018bb567c14p-4 -0x8.e39d9cd73464p-4 -0xC.5e40358a8bap-4 -0xE.c835e79946a3p-4 -0xF.ec46d1e892928p-4 -0xF.b14be7fbae58p-4 -0xE.1c5978c05ed88p-4 -0xB.504f333f9de68p-4 -0x7.8ad74e01bd8fcp-4 -0x3.1f17078d34c2ep-4 0x1.917a6bc29b42bp-4 0x6.1f78a9abaa584p-4 0xA.267992848eeap-4 0xD.4db3148750d18p-4 0xF.4fa0ab6316edp-4))</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 17))</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 17))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_RALUT/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle4/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 6 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle4/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 6 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/Mux1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4) (1 6 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/ZeroBit/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/ZeroVal1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/ZeroVal/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleAngle_TA_implementation/Add/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle4/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 6 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
        <param name="(1 swap)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Q13/primWireOut]</param>
        <param name="(2 d0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4)</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 17)</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Q13/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Ndivided4/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Q23/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 17)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 w)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle4/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 18 17 1) (3 d1 false true false false 18 17 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 18 17 1) (2 q1 false true false false 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="(1 q0)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle4/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 18 17 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle4_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle5"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 27 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 12 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 12 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 45 32 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">16</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/VectorFanout1/(1 q)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 27 15 0 1 1) (1 45 32 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/TwiddleRom/(1 w)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 a)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_VectorFanout1]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <param name="(1 d)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle5/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 4 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4) (0 ^5 -0xB.504f333f9de6p-4 -1 -0xB.504f333f9de68p-4 0 -0x6.1f78a9abaa58cp-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a3p-4 0 -0xE.c835e79946a3p-4 -0xB.504f333f9de68p-4 0x6.1f78a9abaa584p-4))</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 17))</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 17))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_RALUT/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle5/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle5/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/Mux1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/ZeroBit/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/BitExtractIndex/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/ZeroVal1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/ZeroVal/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleAngle_TA_implementation/Add/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle5/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
        <param name="(1 swap)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Q13/primWireOut]</param>
        <param name="(2 d0)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 17)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4)</param>
        <param name="dualMemPortAddr1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 17)</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Q13/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Ndivided4/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Q23/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 17)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 w)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle5/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 18 17 1) (3 d1 false true false false 18 17 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 18 17 1) (2 q1 false true false false 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 0) (1 18 17 0 1 0))</param>
        <param name="(1 q0)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_VectorFanout1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VFFT_Light_btb/FFT_Pipe_btb/Twiddle5/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 18 17 1)) ((1 q false true false true 18 17 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_VectorFanout1/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1) (1 18 17 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 17 0 1 1))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VFFT_Light_btb_FFT_Pipe_btb_Twiddle5_VectorFanout1/Fanout/0]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VPD"</param>
      <param name="simulinkPortData">(((1 size false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/inputBlock/(2 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">12</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/inputBlock/(1 size)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/BitExtract2/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 4096 2048 1024 512 256 128 64 32 16 8 4 2 1 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 size)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/BitExtract1/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPD/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/VPM"</param>
      <param name="simulinkPortData">(((2 g true false false false 1 0 1) (1 size false ^4 4 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/SampleDelay1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/inputBlock/(2 g)]</param>
        <param name="addSLoadPortLoadValue">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/Convert/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/SampleDelay2/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">12</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 13 0)</param>
        <param name="constValue">4096</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/inputBlock/(1 size)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 4096 2048 1024 512 256 128 64 32 16 8 4 2 1 ^4)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 size)"/>
        <wire name="(2 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 13 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_VPM/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/latch_0L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/latch_0L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 64 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 64 0) (typeUFixed 64 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 2 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 2 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 2 0) (typeUFixed 2 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/VFFT_btb/latch_0L4"</param>
      <param name="simulinkPortData">(((2 d false ^4 64 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/SampleDelay/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/inputBlock/(2 d)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 64 0) (typeUFixed 64 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_latch_0L4/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite"</param>
      <param name="simulinkPortData">(((6 CPLen false false true false 64 52 1) (4 CP_EN1 true false false false 1 0 1) (2 c false ^4 8 0 1) (3 d1 false true false true 16 11 1) (8 eAxC false ^4 2 0 1) (5 fft_size false false true false 64 52 1) (7 nsc false false true false 64 52 1) (9 sym_metadata false ^4 64 0 1) (10 timerefin false ^4 64 0 1) (1 v true false false false 1 0 1)) ((5 CPLenout false false true false 64 52 1) (3 cout false ^4 8 0 1) (1 dout1 false true false true 16 11 1) (7 eAxCout false ^4 2 0 1) (10 eop_eAxC false ^4 1 0 1) (11 eop_sym true false false false 1 0 1) (4 fft_size_out false false true false 64 52 1) (6 nsc_out false false true false 64 52 1) (12 sop_eAxC false ^4 1 0 1) (13 sop_sym true false false false 1 0 1) (8 sym_metadataout false ^4 64 0 1) (9 timeref_out false ^4 64 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ComplexMixer">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer]</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(1 dout1)]</param>
        <param name="(2 vin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="(3 cin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(3 cout)]</param>
        <param name="(4 sin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(4 sin)]</param>
        <param name="(5 cos)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(5 cos)]</param>
        <wire name="(1 dout1)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FIFO1">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">128</param>
        <param name="fifoHighThreshold">64</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(9 eAxC_out)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/ComplexMixer/(2 vout)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO2">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">64</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(10 sym_metadata_out)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(1 vout)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO3">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">64</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(11 ul_timeref_out)]</param>
        <param name="fifoPortReadAck">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(1 vout)]</param>
        <param name="fifoPortWriteEn">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="PhasorGenerate">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 v)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(2 c)]</param>
        <param name="(3 d1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(3 d1)]</param>
        <param name="(4 Tsym1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/Const5/primWireOut]</param>
        <param name="(5 cp_T1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/Const1/primWireOut]</param>
        <param name="(6 CP_EN1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(4 CP_EN1)]</param>
        <param name="(7 fft_size)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(5 fft_size)]</param>
        <param name="(8 CPLen)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(6 CPLen)]</param>
        <param name="(9 nsc)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(7 nsc)]</param>
        <param name="(10 eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(8 eAxC)]</param>
        <param name="(11 sym_metadata)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(9 sym_metadata)]</param>
        <param name="(12 ul_timerefin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/inputBlock/(10 timerefin)]</param>
        <wire name="(1 dout1)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 sin)"/>
        <wire name="(5 cos)"/>
        <wire name="(6 fft_size_out)"/>
        <wire name="(7 CPLenout)"/>
        <wire name="(8 nsc_out)"/>
        <wire name="(9 eAxC_out)"/>
        <wire name="(10 sym_metadata_out)"/>
        <wire name="(11 ul_timeref_out)"/>
      </block>
      <block name="SOP_EOP_gen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 vin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/ComplexMixer/(2 vout)]</param>
        <param name="(2 chin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/ComplexMixer/(3 cout)]</param>
        <param name="(3 din)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/ComplexMixer/(1 dout1)]</param>
        <param name="(4 eAxC_in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/FIFO1/fifoWireData]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 chout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 eAxC_out)"/>
        <wire name="(5 eop_eAxC)"/>
        <wire name="(6 eop_sym)"/>
        <wire name="(7 sop_eAxC)"/>
        <wire name="(8 sop_sym)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 d1)"/>
        <wire name="(4 CP_EN1)"/>
        <wire name="(5 fft_size)"/>
        <wire name="(6 CPLen)"/>
        <wire name="(7 nsc)"/>
        <wire name="(8 eAxC)"/>
        <wire name="(9 sym_metadata)"/>
        <wire name="(10 timerefin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 dout1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(3 dout)]</param>
        <param name="(2 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(1 vout)]</param>
        <param name="(3 cout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(2 chout)]</param>
        <param name="(4 fft_size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(6 fft_size_out)]</param>
        <param name="(5 CPLenout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(7 CPLenout)]</param>
        <param name="(6 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/PhasorGenerate/(8 nsc_out)]</param>
        <param name="(7 eAxCout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(4 eAxC_out)]</param>
        <param name="(8 sym_metadataout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/FIFO2/fifoWireData]</param>
        <param name="(9 timeref_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/FIFO3/fifoWireData]</param>
        <param name="(10 eop_eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(5 eop_eAxC)]</param>
        <param name="(11 eop_sym)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(6 eop_sym)]</param>
        <param name="(12 sop_eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(7 sop_eAxC)]</param>
        <param name="(13 sop_sym)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite/SOP_EOP_gen/(8 sop_sym)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/ComplexMixer"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (5 cos false true false false 18 15 1) (1 din1 false true false true 16 11 1) (4 sin false true false false 18 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout1 false true false true 16 11 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag1&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/inputBlock/(1 din1)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 16 11 0 1 0) (1 16 11 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="ComplexMixer">
        <param name="blockType">mixerBlock</param>
        <param name="mixerChannelCount">1</param>
        <param name="mixerFreqCount">1</param>
        <param name="mixerInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="mixerPortCos">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/inputBlock/(5 cos)]</param>
        <param name="mixerPortQuadrature">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/"Complex to
Real-Imag1"/complexUnpackWireImag]</param>
        <param name="mixerPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/"Complex to
Real-Imag1"/complexUnpackWireReal]</param>
        <param name="mixerPortSin">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/inputBlock/(4 sin)]</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/inputBlock/(3 cin)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 0) (1 16 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 35 26 0 1 0) (1 35 26 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/ComplexMixer/ComplexMixer"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 11 1) (2 in_2 false true false false 16 11 1) (3 in_3 true false false false 1 0 1) (4 in_4 false ^4 8 0 1) (5 in_5 false true false false 18 15 1) (6 in_6 false true false false 18 15 1)) ((1 out_1 false true false false 35 26 1) (2 out_2 false true false false 35 26 1) (3 out_3 true false false false 1 0 1) (4 out_4 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="mixerWireQuadrature"/>
        <wire name="mixerWireReal"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/Scaleq/scaleWireData]</param>
        <param name="complexPackPortReal">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/Scalei/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 0) (1 16 11 0 1 0) (1 16 11 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scalei">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireChannel]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 5 11)</param>
        <param name="scalePortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/ComplexMixer/mixerWireReal]</param>
        <param name="scalePortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 26 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/ComplexMixer/Scalei"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 26 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 11 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scaleq">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireChannel]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 5 11)</param>
        <param name="scalePortData">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/ComplexMixer/mixerWireQuadrature]</param>
        <param name="scalePortShift">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 26 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/ComplexMixer/Scaleq"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 26 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 11 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0))</param>
        <wire name="(1 din1)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 sin)"/>
        <wire name="(5 cos)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/Scalei/wireValid]</param>
        <param name="(3 cout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer/Scalei/wireChannel]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/PhasorGenerate"</param>
      <param name="simulinkPortData">(((8 CPLen false false true false 64 52 1) (6 CP_EN1 true false false false 1 0 1) (4 Tsym1 false true false false 16 15 1) (2 c false ^4 8 0 1) (5 cp_T1 false true false false 16 15 1) (3 d1 false true false true 16 11 1) (10 eAxC false ^4 2 0 1) (7 fft_size false false true false 64 52 1) (9 nsc false false true false 64 52 1) (11 sym_metadata false ^4 64 0 1) (12 ul_timerefin false ^4 64 0 1) (1 v true false false false 1 0 1)) ((7 CPLenout false false true false 64 52 1) (5 cos false true false false 18 15 1) (3 cout false ^4 8 0 1) (1 dout1 false true false true 16 11 1) (9 eAxC_out false ^4 2 0 1) (6 fft_size_out false false true false 64 52 1) (8 nsc_out false false true false 64 52 1) (4 sin false true false false 18 15 1) (10 sym_metadata_out false ^4 64 0 1) (11 ul_timeref_out false ^4 64 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/RegField2/AMMregisterWireData]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChooseBits/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/RegField3/AMMregisterWireData]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/RegField1/AMMregisterWireData]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4) (1 32 0 ^4) (1 64 32 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/BitCombine/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 32 32)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CORDIC">
        <param name="blockType">cordicBlock</param>
        <param name="cordicPortAngle">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Convert5/primWireOut]</param>
        <param name="cordicPortMode">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Const3/primWireOut]</param>
        <param name="cordicPortX">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Const4/primWireOut]</param>
        <param name="cordicPortY">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Const5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 13 0 1 0) (1 1 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="cordicWireAngle"/>
        <wire name="cordicWireX"/>
        <wire name="cordicWireY"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(3 d1)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(4 Tsym1)]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(5 cp_T1)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(6 CP_EN1)]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(7 fft_size)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(8 CPLen)]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(9 nsc)]</param>
        <param name="7">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(10 eAxC)]</param>
        <param name="8">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(11 sym_metadata)]</param>
        <param name="9">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(12 ul_timerefin)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(2 c)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/inputBlock/(1 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/PhasorGenerate/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/0]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mux2_PostCast_primWireOut/primWireOut]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/CORDIC/cordicWireX]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/4]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/5]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/6]</param>
        <param name="6">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/7]</param>
        <param name="7">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/8]</param>
        <param name="8">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/9]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/wireChannel]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/PhasorGenerate/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/3]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mult1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Const1/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 16 12 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 4 12)</param>
        <param name="constValue">0x3.243f6a8885a3p+0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 4 12)</param>
        <param name="constValue">0x6.487ed5110b46p+0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0x9.b74eda8ab01dp-4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 4 12)</param>
        <param name="constValue">0x6.487ed5110b46p+0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/BitCombine_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 32)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 64 32 0 0 0) (1 40 32 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 0 16)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 91 64 0 0 0) (1 16 16 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert5">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mux1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 13)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 33 28 0 1 0) (1 16 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut1">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0xB.3095555555p+8 0x9.68daaaaaaabp+12 0x1.21eacp+16 0x1.ad47d5555554p+16 0x2.38a4eaaaaaacp+16 181250 0x3.4f5f15555554p+16 0x3.dabc2aaaaaacp+16 0x4.66194p+16 0x4.f17655555554p+16 0x5.7cd36aaaaaacp+16 0x6.08308p+16 0x6.938d95555554p+16 0x7.1eeaaaaaaaacp+16)</param>
        <param name="lutPortAddr">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelIn/wireChannel]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 51 32 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut1_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Lut1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 19 32)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Lut1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Convert1/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 51 32 0 0 0) (1 40 32 0 0 0) (1 91 64 0 0 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Convert3/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Const6/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 16 0 0 0) (1 16 12 0 1 0) (1 32 28 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mult1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Sub/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 32 28 0 1 0) (1 33 28 0 1 0) (1 33 28 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Const7/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mux/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 33 28 0 1 0) (1 33 28 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/CORDIC/cordicWireY]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Negate_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/RegField4/AMMregisterWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 18 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mux2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Negate">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/CORDIC/cordicWireY]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 15 0 1 0) (1 18 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Negate_PostCast_primWireOut">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Negate/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RegField1">
        <param name="AMMregisterDesc">"32 bit  of Carrier Center Frequency"</param>
        <param name="AMMregisterInitValue">35</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"4"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">4</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField2">
        <param name="AMMregisterDesc">"Enable/Disable Phase Compensation"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">0</param>
        <param name="AMMregisterName">reg_mem_offset_Phase_comp_enable</param>
        <param name="AMMregisterOutType">(typeUFixed 1 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">5</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField3">
        <param name="AMMregisterDesc">"32 bit  of Carrier Center Frequency LSB"</param>
        <param name="AMMregisterInitValue">1288490240</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"0"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">0</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField4">
        <param name="AMMregisterDesc">"Enable/Disable Phase Compensation"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">0</param>
        <param name="AMMregisterName">reg_mem_offset_tx_rx_sel</param>
        <param name="AMMregisterOutType">(typeUFixed 1 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">6</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="Sub">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Mult1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/Const2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 16 12 0 1 0) (1 33 28 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 d1)"/>
        <wire name="(4 Tsym1)"/>
        <wire name="(5 cp_T1)"/>
        <wire name="(6 CP_EN1)"/>
        <wire name="(7 fft_size)"/>
        <wire name="(8 CPLen)"/>
        <wire name="(9 nsc)"/>
        <wire name="(10 eAxC)"/>
        <wire name="(11 sym_metadata)"/>
        <wire name="(12 ul_timerefin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 64 52 1 0 0) (1 2 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 dout1)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/0]</param>
        <param name="(2 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/wireValid]</param>
        <param name="(3 cout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/wireChannel]</param>
        <param name="(4 sin)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/1]</param>
        <param name="(5 cos)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/2]</param>
        <param name="(6 fft_size_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/3]</param>
        <param name="(7 CPLenout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/4]</param>
        <param name="(8 nsc_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/5]</param>
        <param name="(9 eAxC_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/6]</param>
        <param name="(10 sym_metadata_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/7]</param>
        <param name="(11 ul_timeref_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate/ChannelOut/8]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) ^4)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/SOP_EOP_gen"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (3 din false true false true 16 11 1) (4 eAxC_in false ^4 2 0 1) (1 vin true false false false 1 0 1)) ((2 chout false ^4 8 0 1) (3 dout false true false true 16 11 1) (4 eAxC_out false ^4 2 0 1) (5 eop_eAxC false ^4 1 0 1) (6 eop_sym true false false false 1 0 1) (7 sop_eAxC false ^4 1 0 1) (8 sop_sym true false false false 1 0 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/falling_edge/(1 falling_edge)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/Rising_edge/(1 rising_edge)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/CmpEQ1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/Const/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/1]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/Const1/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay4/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">3</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Rising_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay2/primWireOut]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/wireChannel]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/wireValid]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/0]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 11 0 1 1) (1 16 11 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay4">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/1]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="channel_RXG1_in">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(3 din)]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(4 eAxC_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(2 chin)]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(1 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4))</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/SOP_EOP_gen/channel_RXG1_in"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_RXG1_out">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay3/primWireOut]</param>
        <param name="1">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay4/primWireOut]</param>
        <param name="2">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/falling_edge/(1 falling_edge)]</param>
        <param name="3">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/And/primWireOut]</param>
        <param name="4">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/Rising_edge/(1 rising_edge)]</param>
        <param name="5">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/And1/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay1/primWireOut]</param>
        <param name="portValid">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) ^5 (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/SOP_EOP_gen/channel_RXG1_out"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="falling_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/wireValid]</param>
        <wire name="(1 falling_edge)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 eAxC_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 11 0 1 1) (1 2 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 vout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/wireValid]</param>
        <param name="(2 chout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/wireChannel]</param>
        <param name="(3 dout)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/0]</param>
        <param name="(4 eAxC_out)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/1]</param>
        <param name="(5 eop_eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/2]</param>
        <param name="(6 eop_sym)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/3]</param>
        <param name="(7 sop_eAxC)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/4]</param>
        <param name="(8 sop_sym)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/5]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 5 11))</param>
      </block>
      <block name="(SampleDelay4 loopPin)">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay4/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/SOP_EOP_gen/Rising_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 9 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/SOP_EOP_gen/falling_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 falling_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">100</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 10 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 falling_edge)">[/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="(dupName 0 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^10)</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_12">
        <param name="0">[/(dupName 0 FiniteStateMachine)/signalIn_0/1]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/signalIn_0/2]</param>
        <param name="2">[/(dupName 0 FiniteStateMachine)/signalIn_0/3]</param>
        <param name="3">[/(dupName 0 FiniteStateMachine)/reg_11/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_2">
        <param name="0">[/(dupName 0 FiniteStateMachine)/reg_6/primWireOut]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/signalIn_0/0]</param>
        <param name="2">[/(dupName 0 FiniteStateMachine)/nor_1/primWireOut]</param>
        <param name="3">[/(dupName 0 FiniteStateMachine)/signalIn_0/4]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_7">
        <param name="0">[/(dupName 0 FiniteStateMachine)/signalIn_0/4]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/bitSelect_4/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_14">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_17">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_18">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_4">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_3/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_3/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 Valid_in)"/>
        <wire name="(3 Cmp1)"/>
        <wire name="(4 Cmp2)"/>
        <wire name="(5 ena)"/>
      </block>
      <block name="lut_13">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 21 0 21 0 21 0 21 1 1 34 34 1 1 34 34 2 ^4 0 21 0 21)</param>
        <param name="lutPortAddr">[/(dupName 0 FiniteStateMachine)/bitJoin_12/primWireOut]</param>
        <param name="lutType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_3">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 0 FiniteStateMachine)/bitJoin_2/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_9">
        <param name="0">[/(dupName 0 FiniteStateMachine)/reg_11/primWireOut]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/const_8/primWireOut]</param>
        <param name="2">[/(dupName 0 FiniteStateMachine)/reg_11/primWireOut]</param>
        <param name="3">[/(dupName 0 FiniteStateMachine)/bitSelect_14/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 0 FiniteStateMachine)/bitJoin_7/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_1">
        <param name="0">[/(dupName 0 FiniteStateMachine)/bitSelect_14/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 S2B_cnt2E)">[/(dupName 0 FiniteStateMachine)/signalOut_19/0]</param>
        <param name="(2 S2B_cnt1E)">[/(dupName 0 FiniteStateMachine)/signalOut_19/1]</param>
        <param name="(3 S2B_We)">[/(dupName 0 FiniteStateMachine)/signalOut_19/2]</param>
        <param name="(4 S2B_latch)">[/(dupName 0 FiniteStateMachine)/signalOut_19/3]</param>
        <param name="(5 S2B_waitdone)">[/(dupName 0 FiniteStateMachine)/signalOut_19/4]</param>
      </block>
      <block name="reg_11">
        <param name="0">[/(dupName 0 FiniteStateMachine)/mux_9/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_6">
        <param name="0">[/(dupName 0 FiniteStateMachine)/bitSelect_4/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_0">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/input/(2 Valid_in)]</param>
        <param name="2">[/(dupName 0 FiniteStateMachine)/input/(3 Cmp1)]</param>
        <param name="3">[/(dupName 0 FiniteStateMachine)/input/(4 Cmp2)]</param>
        <param name="4">[/(dupName 0 FiniteStateMachine)/input/(5 ena)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
      </block>
      <block name="signalOut_19">
        <param name="0">[/(dupName 0 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="2">[/(dupName 0 FiniteStateMachine)/bitSelect_17/primWireOut]</param>
        <param name="3">[/(dupName 0 FiniteStateMachine)/bitSelect_18/primWireOut]</param>
        <param name="4">[/(dupName 0 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
      </block>
      <block name="typepin_10">
        <param name="0">[/(dupName 0 FiniteStateMachine)/mux_9/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin Cmp1)">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(3 Cmp1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin Cmp2)">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(4 Cmp2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin Valid_in)">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(2 Valid_in)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin ena)">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(5 ena)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 1 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Rising_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 1 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 1 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 1 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 1 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 1 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 1 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 1 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 1 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 1 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 1 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 1 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 1 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 1 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 1 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 1 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 1 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 1 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 1 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 1 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 1 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 1 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 1 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 1 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 2 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Rising_edge1/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 2 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 2 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 2 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 2 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 2 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 2 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 2 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 2 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 2 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 2 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 2 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 2 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 2 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 2 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 2 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 2 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 2 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 2 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 2 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 2 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 2 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 2 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 2 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 3 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 3 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 3 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 3 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 3 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 3 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 3 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 3 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 3 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 3 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 3 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 3 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 3 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 3 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 3 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 3 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 3 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 3 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 3 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 3 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 3 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 3 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 3 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 3 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 4 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge1/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 4 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 4 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 4 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 4 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 4 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 4 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 4 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 4 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 4 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 4 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 4 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 4 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 4 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 4 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 4 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 4 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 4 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 4 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 4 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 4 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 4 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 4 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 4 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 5 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge2/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 5 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 5 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 5 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 5 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 5 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 5 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 5 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 5 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 5 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 5 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 5 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 5 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 5 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 5 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 5 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 5 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 5 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 5 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 5 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 5 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 5 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 5 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 5 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 6 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge3/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 6 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 6 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 6 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 6 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 6 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 6 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 6 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 6 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 6 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 6 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 6 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 6 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 6 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 6 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 6 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 6 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 6 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 6 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 6 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 6 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 6 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 6 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 6 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 6 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 6 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 6 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 6 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 6 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 7 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/Rising_edge4/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 7 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 7 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 7 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 7 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 7 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 7 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 7 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 7 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 7 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 7 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 7 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 7 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 7 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 7 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 7 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 7 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 7 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 7 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 7 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 7 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 7 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 7 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 7 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 7 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 7 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 7 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 7 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 7 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 8 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/falling_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 8 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 8 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 8 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 8 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 8 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 8 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 8 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 8 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 8 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 8 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 8 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 2 5 2)</param>
        <param name="lutPortAddr">[/(dupName 8 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 8 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 8 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 8 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 8 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 8 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 8 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 8 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 8 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 8 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 8 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 8 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 8 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 8 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 8 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 8 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 8 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 9 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/SOP_EOP_gen/Rising_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 9 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 9 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 9 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 9 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 9 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 9 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 9 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 9 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 9 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 9 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 9 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 9 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 9 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 9 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 9 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 9 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 9 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 9 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 9 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 9 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 9 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 9 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 9 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 9 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 9 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 9 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 9 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 9 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 10 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/SOP_EOP_gen/falling_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 10 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 10 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 10 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 10 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 10 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 10 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 10 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 10 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 10 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 10 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 10 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 2 5 2)</param>
        <param name="lutPortAddr">[/(dupName 10 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 10 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 10 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 10 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 10 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 10 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 10 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 10 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 10 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 10 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 10 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 10 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 10 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 10 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 10 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 10 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 10 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
  </design>

</dsp-builder>