/*
 * Copyright(C) 2022 Ruijie Network. All rights reserved.
 *
 * rg_pcie_dev.c
 * ko to read/write pcie iomem and ioports through /dev/XXX device
 * Original Author: sonic_rd@ruijie.com.cn 2022-09-09
 */
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/device.h>
#include <linux/miscdevice.h>
#include <linux/platform_device.h>
#include <linux/of_platform.h>
#include <linux/slab.h>
#include <linux/uaccess.h>
#include <linux/pci.h>
#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/uio.h>

#include "rg_pcie_dev.h"

#define PROXY_NAME "rg-pci-dev"
#define MAX_NAME_SIZE            (20)
#define MAX_PCIE_NUM             (256)
#define PCI_RDWR_MAX_LEN         (256)
#define PCIE_BUS_WIDTH_1         (1)
#define PCIE_BUS_WIDTH_2         (2)
#define PCIE_BUS_WIDTH_4         (4)

static int g_pcie_dev_debug = 0;
static int g_pcie_dev_error = 0;

module_param(g_pcie_dev_debug, int, S_IRUGO | S_IWUSR);
module_param(g_pcie_dev_error, int, S_IRUGO | S_IWUSR);

#define PCIE_DEV_DEBUG_VERBOSE(fmt, args...) do {                                        \
    if (g_pcie_dev_debug) { \
        printk(KERN_INFO "[PCIE_DEV][VER][func:%s line:%d]\n"fmt, __func__, __LINE__, ## args); \
    } \
} while (0)

#define PCIE_DEV_DEBUG_ERROR(fmt, args...) do {                                        \
    if (g_pcie_dev_error) { \
        printk(KERN_ERR "[PCIE_DEV][ERR][func:%s line:%d]\n"fmt, __func__, __LINE__, ## args); \
    } \
} while (0)

typedef struct firmware_upg_s {
    int upg_ctrl_base;
    int upg_flash_base;
} firmware_upg_t;

typedef struct rg_pci_dev_s {
    const char *name;
    uint32_t domain;
    uint32_t bus;
    uint32_t slot;
    uint32_t fn;
    uint32_t bar;
    void __iomem *pci_mem_base;
    uint32_t pci_io_base;
    uint32_t bar_len;
    uint32_t bar_flag;
    uint32_t bus_width;
    struct miscdevice misc;
    void (*setreg)(struct rg_pci_dev_s *rg_pci_dev, int reg, u32 value);
    u32 (*getreg)(struct rg_pci_dev_s *rg_pci_dev, int reg);
    firmware_upg_t firmware_upg;
} rg_pci_dev_t;

static rg_pci_dev_t* pcie_dev_arry[MAX_PCIE_NUM];

static void pci_dev_setreg_8(rg_pci_dev_t *rg_pci_dev, int reg, u32 value)
{
    u8 w_value;

    w_value = (u8)(value & 0xff);
    if (rg_pci_dev->bar_flag == IORESOURCE_MEM) {
        writeb(w_value, rg_pci_dev->pci_mem_base + reg);
    } else {
        outb(w_value, rg_pci_dev->pci_io_base + reg);
    }
    return;
}

static void pci_dev_setreg_16(rg_pci_dev_t *rg_pci_dev, int reg, u32 value)
{
    u16 w_value;

    w_value = (u16)(value & 0xffff);
    if (rg_pci_dev->bar_flag == IORESOURCE_MEM) {
        writew(w_value, rg_pci_dev->pci_mem_base + reg);
    } else {
        outw(w_value, rg_pci_dev->pci_io_base + reg);
    }

    return;
}

static void pci_dev_setreg_32(rg_pci_dev_t *rg_pci_dev, int reg, u32 value)
{

    if (rg_pci_dev->bar_flag == IORESOURCE_MEM) {
        writel(value, rg_pci_dev->pci_mem_base + reg);
    } else {
        outl(value, rg_pci_dev->pci_io_base + reg);
    }
    return;
}

static inline u32 pci_dev_getreg_8(rg_pci_dev_t *rg_pci_dev, int reg)
{
    u32 value;

    if (rg_pci_dev->bar_flag == IORESOURCE_MEM) {
        value = readb(rg_pci_dev->pci_mem_base + reg);
    } else {
        value = inb(rg_pci_dev->pci_io_base + reg);
    }

    return value;
}

static inline u32 pci_dev_getreg_16(rg_pci_dev_t *rg_pci_dev, int reg)
{
    u32 value;

    if (rg_pci_dev->bar_flag == IORESOURCE_MEM) {
        value = readw(rg_pci_dev->pci_mem_base + reg);
    } else {
        value = inw(rg_pci_dev->pci_io_base + reg);
    }

    return value;
}

static inline u32 pci_dev_getreg_32(rg_pci_dev_t *rg_pci_dev, int reg)
{
    u32 value;

    if (rg_pci_dev->bar_flag == IORESOURCE_MEM) {
        value = readl(rg_pci_dev->pci_mem_base + reg);
    } else {
        value = inl(rg_pci_dev->pci_io_base + reg);
    }

    return value;
}

static inline void pci_dev_setreg(rg_pci_dev_t *rg_pci_dev, int reg, u32 value)
{
    rg_pci_dev->setreg(rg_pci_dev, reg, value);
}

static inline u32 pci_dev_getreg(rg_pci_dev_t *rg_pci_dev, int reg)
{
    return rg_pci_dev->getreg(rg_pci_dev, reg);
}

static int pci_dev_open(struct inode *inode, struct file *file)
{
    unsigned int minor = iminor(inode);
    rg_pci_dev_t *rg_pci_dev;

    PCIE_DEV_DEBUG_VERBOSE("inode: %p, file: %p, minor: %u", inode, file, minor);

    if (minor >= MAX_PCIE_NUM) {
        PCIE_DEV_DEBUG_ERROR("minor out of range, minor = %d.\n", minor);
        return -ENODEV;
    }

    rg_pci_dev = pcie_dev_arry[minor];
    if (rg_pci_dev == NULL) {
        PCIE_DEV_DEBUG_ERROR("rg_pci_dev is NULL, open failed, minor = %d\n", minor);
        return -ENODEV;
    }

    file->private_data = rg_pci_dev;
    return 0;
}

static int pci_dev_release(struct inode *inode, struct file *file)
{
    file->private_data = NULL;
    return 0;
}

static int pci_dev_read_tmp(rg_pci_dev_t *rg_pci_dev, uint32_t offset, uint8_t *buf, size_t count)
{
    int width, i, j;
    u32 val;

    if (offset > rg_pci_dev->bar_len) {
        PCIE_DEV_DEBUG_VERBOSE("offset:0x%x, bar len:0x%x, EOF.\n", offset, rg_pci_dev->bar_len);
        return 0;
    }

    width = rg_pci_dev->bus_width;

    if (offset % width) {
        PCIE_DEV_DEBUG_ERROR("pci bus width:%d, offset:0x%x, read size %lu invalid.\n",
            width, offset, count);
        return -EINVAL;
    }

    if (count > rg_pci_dev->bar_len - offset) {
        PCIE_DEV_DEBUG_VERBOSE("read count out of range. input len:%lu, read len:%u.\n",
            count, rg_pci_dev->bar_len - offset);
        count = rg_pci_dev->bar_len - offset;
    }

    for (i = 0; i < count; i += width) {
        val = pci_dev_getreg(rg_pci_dev, offset + i);
        for (j = 0; (j < width) && (i + j < count); j++) {
            buf[i + j] = (val >> (8 * j)) & 0xff;
        }
    }
    return count;
}

static ssize_t pci_dev_read(struct file *file, char __user *buf, size_t count, loff_t *offset)
{
    rg_pci_dev_t *rg_pci_dev;
    int ret, read_len;
    u8 buf_tmp[PCI_RDWR_MAX_LEN];

    rg_pci_dev = file->private_data;
    if (rg_pci_dev == NULL) {
        PCIE_DEV_DEBUG_ERROR("rg_pci_dev is NULL, read failed.\n");
        return -EINVAL;
    }

    if (count == 0) {
        PCIE_DEV_DEBUG_ERROR("Invalid params, read count is 0.n");
        return -EINVAL;
    }

    if (count > sizeof(buf_tmp)) {
        PCIE_DEV_DEBUG_VERBOSE("read conut %lu exceed max %lu.\n", count, sizeof(buf_tmp));
        count = sizeof(buf_tmp);
    }

    memset(buf_tmp, 0, sizeof(buf_tmp));
    read_len = pci_dev_read_tmp(rg_pci_dev, *offset, buf_tmp, count);
    if (read_len < 0) {
        PCIE_DEV_DEBUG_ERROR("pci_dev_read_tmp failed, ret:%d.\n", read_len);
        return read_len;
    }
    if (access_ok(buf, read_len)) {
        PCIE_DEV_DEBUG_VERBOSE("user space read, buf: %p, offset: %lld, read conut %lu.\n",
            buf, *offset, count);
        if (copy_to_user(buf, buf_tmp, read_len)) {
            PCIE_DEV_DEBUG_ERROR("copy_to_user failed.\n");
            return -EFAULT;
        }
    } else {
        PCIE_DEV_DEBUG_VERBOSE("kernel space read, buf: %p, offset: %lld, read conut %lu.\n",
            buf, *offset, count);
        memcpy(buf, buf_tmp, read_len);
    }
    *offset += read_len;
    ret = read_len;
    return ret;
}

static ssize_t pci_dev_read_iter(struct kiocb *iocb, struct iov_iter *to)
{
    int ret;

    PCIE_DEV_DEBUG_VERBOSE("pci_dev_read_iter, file: %p, count: %lu, offset: %lld\n",
        iocb->ki_filp, to->count, iocb->ki_pos);
    ret = pci_dev_read(iocb->ki_filp, to->kvec->iov_base, to->count, &iocb->ki_pos);
    return ret;
}

static int pci_dev_write_tmp(rg_pci_dev_t *rg_pci_dev, uint32_t offset, uint8_t *buf, size_t count)
{
    int width, i, j;
    u32 val;

    if (offset > rg_pci_dev->bar_len) {
        PCIE_DEV_DEBUG_VERBOSE("offset:0x%x, bar len:0x%x, EOF.\n", offset, rg_pci_dev->bar_len);
        return 0;
    }

    width = rg_pci_dev->bus_width;

    if (offset % width) {
        PCIE_DEV_DEBUG_ERROR("pci bus width:%d, offset:0x%x, read size %lu invalid.\n",
            width, offset, count);
        return -EINVAL;
    }

    if (count > rg_pci_dev->bar_len - offset) {
        PCIE_DEV_DEBUG_VERBOSE("write count out of range. input len:%lu, write len:%u.\n",
            count, rg_pci_dev->bar_len - offset);
        count = rg_pci_dev->bar_len - offset;
    }

    for (i = 0; i < count; i += width) {
        val = 0;
        for (j = 0; (j < width) && (i + j < count); j++) {
            val |= buf[i + j] << (8 * j);
        }
        pci_dev_setreg(rg_pci_dev, i + offset, val);
    }

    return count;
}

static ssize_t pci_dev_write(struct file *file, const char __user *buf, size_t count,
                   loff_t *offset)
{
    rg_pci_dev_t *rg_pci_dev;
    u8 buf_tmp[PCI_RDWR_MAX_LEN];
    int write_len;

    rg_pci_dev = file->private_data;
    if (rg_pci_dev == NULL) {
        PCIE_DEV_DEBUG_ERROR("rg_pci_dev is NULL, write failed.\n");
        return -EINVAL;
    }

    if (count == 0) {
        PCIE_DEV_DEBUG_ERROR("Invalid params, write count is 0.\n");
        return -EINVAL;
    }

    if (count > sizeof(buf_tmp)) {
        PCIE_DEV_DEBUG_VERBOSE("write conut %lu exceed max %lu.\n", count, sizeof(buf_tmp));
        count = sizeof(buf_tmp);
    }

    memset(buf_tmp, 0, sizeof(buf_tmp));
    if (access_ok(buf, count)) {
        PCIE_DEV_DEBUG_VERBOSE("user space write, buf: %p, offset: %lld, write conut %lu.\n",
            buf, *offset, count);
        if (copy_from_user(buf_tmp, buf, count)) {
            PCIE_DEV_DEBUG_ERROR("copy_from_user failed.\n");
            return -EFAULT;
        }
    } else {
        PCIE_DEV_DEBUG_VERBOSE("kernel space write, buf: %p, offset: %lld, write conut %lu.\n",
            buf, *offset, count);
        memcpy(buf_tmp, buf, count);
    }

    write_len = pci_dev_write_tmp(rg_pci_dev, *offset, buf_tmp, count);
    if (write_len < 0) {
        PCIE_DEV_DEBUG_ERROR("pci_dev_write_tmp failed, ret:%d.\n", write_len);
        return write_len;
    }

    *offset += write_len;
    return write_len;
}

static ssize_t pci_dev_write_iter(struct kiocb *iocb, struct iov_iter *from)
{
    int ret;

    PCIE_DEV_DEBUG_VERBOSE("pci_dev_write_iter, file: %p, count: %lu, offset: %lld\n",
        iocb->ki_filp, from->count, iocb->ki_pos);
    ret = pci_dev_write(iocb->ki_filp, from->kvec->iov_base, from->count, &iocb->ki_pos);
    return ret;
}

static loff_t pci_dev_llseek(struct file *file, loff_t offset, int origin)
{
    loff_t ret = 0;
    rg_pci_dev_t *rg_pci_dev;

    rg_pci_dev = file->private_data;
    if (rg_pci_dev == NULL) {
        PCIE_DEV_DEBUG_ERROR("rg_pci_dev is NULL, llseek failed.\n");
        return -EINVAL;
    }

    switch (origin) {
    case SEEK_SET:
        if (offset < 0) {
            PCIE_DEV_DEBUG_ERROR("SEEK_SET, offset:%lld, invalid.\n", offset);
            ret = -EINVAL;
            break;
        }
        if (offset > rg_pci_dev->bar_len) {
            PCIE_DEV_DEBUG_ERROR("SEEK_SET out of range, offset:%lld, bar len:0x%x.\n",
                offset, rg_pci_dev->bar_len);
            ret = - EINVAL;
            break;
        }
        file->f_pos = offset;
        ret = file->f_pos;
        break;
    case SEEK_CUR:
        if (((file->f_pos + offset) > rg_pci_dev->bar_len) || ((file->f_pos + offset) < 0)) {
            PCIE_DEV_DEBUG_ERROR("SEEK_CUR out of range, f_ops:%lld, offset:%lld, bar len:0x%x.\n",
                file->f_pos, offset, rg_pci_dev->bar_len);
            ret = - EINVAL;
            break;
        }
        file->f_pos += offset;
        ret = file->f_pos;
        break;
    default:
        PCIE_DEV_DEBUG_ERROR("unsupport llseek type:%d.\n", origin);
        ret = -EINVAL;
        break;
    }
    return ret;
}

static long pci_dev_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
{
    rg_pci_dev_t *rg_pci_dev;
    void __user *argp;
    firmware_upg_t *firmware_upg;
    int upg_ctrl_base;
    int upg_flash_base;

    PCIE_DEV_DEBUG_VERBOSE("ioctl, cmd=0x%02x, arg=0x%02lx\n",cmd, arg);

    rg_pci_dev = file->private_data;
    if (rg_pci_dev == NULL) {
        PCIE_DEV_DEBUG_ERROR("rg_pci_dev is NULL, ioctl failed.\n");
        return -EINVAL;
    }

    firmware_upg = &rg_pci_dev->firmware_upg;

    argp = (void __user *)arg;

    switch (cmd) {
    case GET_FPGA_UPG_CTL_BASE:
        if (firmware_upg->upg_ctrl_base < 0) {
            PCIE_DEV_DEBUG_ERROR("dts not adaptive upg_ctrl_base\n");
            return -EFAULT;
        } else {
            upg_ctrl_base = firmware_upg->upg_ctrl_base;
            if (copy_to_user(argp, &upg_ctrl_base, sizeof(upg_ctrl_base))) {
                PCIE_DEV_DEBUG_ERROR("upg_ctrl_base copy_from_user failed\n");
                return -EFAULT;
            }
        }
        break;
    case GET_FPGA_UPG_FLASH_BASE:
        if (firmware_upg->upg_flash_base < 0) {
            PCIE_DEV_DEBUG_ERROR("dts not adaptive upg_flash_base\n");
            return -EFAULT;
        } else {
            upg_flash_base = firmware_upg->upg_flash_base;
            if (copy_to_user(argp, &upg_flash_base, sizeof(upg_flash_base))) {
                PCIE_DEV_DEBUG_ERROR("upg_flash_base copy_from_user failed\n");
                return -EFAULT;
            }
        }
        break;
    default:
        PCIE_DEV_DEBUG_ERROR("command unsupported \n");
        return -ENOTTY;
    }

    return 0;
}

static const struct file_operations pcie_dev_fops = {
    .owner      = THIS_MODULE,
    .llseek     = pci_dev_llseek,
    .read_iter  = pci_dev_read_iter,
    .write_iter = pci_dev_write_iter,
    .unlocked_ioctl = pci_dev_ioctl,
    .open       = pci_dev_open,
    .release    = pci_dev_release,
};

static rg_pci_dev_t *dev_match(const char *path)
{
    rg_pci_dev_t *rg_pci_dev;
    char dev_name[MAX_NAME_SIZE];
    int i;

    for (i = 0; i < MAX_PCIE_NUM; i++) {
        if (pcie_dev_arry[i] == NULL) {
            continue;
        }
        rg_pci_dev = pcie_dev_arry[i];
        snprintf(dev_name, MAX_NAME_SIZE,"/dev/%s", rg_pci_dev->name);
        if (!strcmp(path, dev_name)) {
            PCIE_DEV_DEBUG_VERBOSE("get dev_name = %s, minor = %d\n", dev_name, i);
            return rg_pci_dev;
        }
    }

    return NULL;
}

int pcie_device_func_read(const char *path, uint32_t offset, uint8_t *buf, size_t count)
{
    rg_pci_dev_t *rg_pci_dev;
    int read_len;

    if (path == NULL) {
        PCIE_DEV_DEBUG_ERROR("path NULL");
        return -EINVAL;
    }

    if (buf == NULL) {
        PCIE_DEV_DEBUG_ERROR("buf NULL");
        return -EINVAL;
    }

    rg_pci_dev = dev_match(path);
    if (rg_pci_dev == NULL) {
        PCIE_DEV_DEBUG_ERROR("i2c_dev match failed. dev path = %s", path);
        return -EINVAL;
    }

    read_len = pci_dev_read_tmp(rg_pci_dev, offset, buf, count);
    if (read_len < 0) {
        PCIE_DEV_DEBUG_ERROR("pci_dev_read_tmp failed, ret:%d.\n", read_len);
    }
    return read_len;
}
EXPORT_SYMBOL(pcie_device_func_read);

int pcie_device_func_write(const char *path, uint32_t offset, uint8_t *buf, size_t count)
{
    rg_pci_dev_t *rg_pci_dev;
    int write_len;

    if (path == NULL) {
        PCIE_DEV_DEBUG_ERROR("path NULL");
        return -EINVAL;
    }

    if (buf == NULL) {
        PCIE_DEV_DEBUG_ERROR("buf NULL");
        return -EINVAL;
    }

    rg_pci_dev = dev_match(path);
    if (rg_pci_dev == NULL) {
        PCIE_DEV_DEBUG_ERROR("i2c_dev match failed. dev path = %s", path);
        return -EINVAL;
    }

    write_len = pci_dev_write_tmp(rg_pci_dev, offset, buf, count);
    if (write_len < 0) {
        PCIE_DEV_DEBUG_ERROR("pci_dev_write_tmp failed, ret:%d.\n", write_len);
    }
    return write_len;
}
EXPORT_SYMBOL(pcie_device_func_write);

static int pci_setup_bars(rg_pci_dev_t *rg_pci_dev, struct pci_dev *dev)
{
    int ret;
    uint32_t addr, len, flags;

    ret = 0;
    addr = pci_resource_start(dev, rg_pci_dev->bar);
    len = pci_resource_len(dev, rg_pci_dev->bar);
    if (addr == 0 || len == 0) {
        PCIE_DEV_DEBUG_ERROR("get bar addr failed. bar:%d, addr:0x%x, len:0x%x.\n",
            rg_pci_dev->bar, addr, len);
        return -EFAULT;
    }
    rg_pci_dev->bar_len = len;

    flags = pci_resource_flags(dev, rg_pci_dev->bar);
    PCIE_DEV_DEBUG_VERBOSE("bar:%d, flag:0x%08x, phys addr:0x%x, len:0x%x\n",
        rg_pci_dev->bar, flags, addr, len);
    if (flags & IORESOURCE_MEM) {
        rg_pci_dev->bar_flag = IORESOURCE_MEM;
        rg_pci_dev->pci_mem_base = ioremap(addr, len);
        PCIE_DEV_DEBUG_VERBOSE("pci mem base:%p.\n", rg_pci_dev->pci_mem_base);
    } else if (flags & IORESOURCE_IO) {
        rg_pci_dev->bar_flag = IORESOURCE_IO;
        rg_pci_dev->pci_io_base = addr;
        PCIE_DEV_DEBUG_VERBOSE("pci io base:0x%x.\n", rg_pci_dev->pci_io_base);
    } else {
        PCIE_DEV_DEBUG_ERROR("unknow pci bar flag:0x%08x.\n", flags);
        ret = -EINVAL;
    }

    return ret;
}

static int pci_dev_probe(struct platform_device *pdev)
{
    int ret, devfn;
    rg_pci_dev_t *rg_pci_dev;
    struct pci_dev *pci_dev;
    struct miscdevice *misc;
    firmware_upg_t *firmware_upg;
    pci_dev_device_t *pci_dev_device;

    rg_pci_dev = devm_kzalloc(&pdev->dev, sizeof(rg_pci_dev_t), GFP_KERNEL);
    if (!rg_pci_dev) {
        dev_err(&pdev->dev, "devm_kzalloc failed.\n");
        ret = -ENOMEM;
        return ret;
    }

    firmware_upg = &rg_pci_dev->firmware_upg;

    if (pdev->dev.of_node) {
        ret = 0;
        ret += of_property_read_string(pdev->dev.of_node, "pci_dev_name", &rg_pci_dev->name);
        ret += of_property_read_u32(pdev->dev.of_node, "pci_domain", &rg_pci_dev->domain);
        ret += of_property_read_u32(pdev->dev.of_node, "pci_bus", &rg_pci_dev->bus);
        ret += of_property_read_u32(pdev->dev.of_node, "pci_slot", &rg_pci_dev->slot);
        ret += of_property_read_u32(pdev->dev.of_node, "pci_fn", &rg_pci_dev->fn);
        ret += of_property_read_u32(pdev->dev.of_node, "pci_bar", &rg_pci_dev->bar);
        ret += of_property_read_u32(pdev->dev.of_node, "bus_width", &rg_pci_dev->bus_width);

        if (ret != 0) {
            dev_err(&pdev->dev, "Failed to get dts config, ret:%d.\n", ret);
            return -ENXIO;
        }

        ret = 0;
        ret += of_property_read_u32(pdev->dev.of_node, "upg_ctrl_base", &firmware_upg->upg_ctrl_base);
        ret += of_property_read_u32(pdev->dev.of_node, "upg_flash_base", &firmware_upg->upg_flash_base);
        if (ret != 0) {
            PCIE_DEV_DEBUG_VERBOSE("dts don't adaptive fpga upg related, ret:%d.\n", ret);
            firmware_upg->upg_ctrl_base  = -1;
            firmware_upg->upg_flash_base = -1;
        } else {
            PCIE_DEV_DEBUG_VERBOSE("upg_ctrl_base:0x%04x, upg_flash_base:0x%02x.\n",
                firmware_upg->upg_ctrl_base, firmware_upg->upg_flash_base);
        }
    } else {
        if (pdev->dev.platform_data == NULL) {
            dev_err(&pdev->dev, "Failed to get platform data config.\n");
            return -ENXIO;
        }
        pci_dev_device = pdev->dev.platform_data;
        rg_pci_dev->name = pci_dev_device->pci_dev_name;
        rg_pci_dev->domain = pci_dev_device->pci_domain;
        rg_pci_dev->bus = pci_dev_device->pci_bus;
        rg_pci_dev->slot = pci_dev_device->pci_slot;
        rg_pci_dev->fn = pci_dev_device->pci_fn;
        rg_pci_dev->bar = pci_dev_device->pci_bar;
        rg_pci_dev->bus_width = pci_dev_device->bus_width;
        firmware_upg->upg_ctrl_base = pci_dev_device->upg_ctrl_base;
        firmware_upg->upg_flash_base = pci_dev_device->upg_flash_base;
        PCIE_DEV_DEBUG_VERBOSE("upg_ctrl_base:0x%04x, upg_flash_base:0x%02x.\n",
            firmware_upg->upg_ctrl_base, firmware_upg->upg_flash_base);
    }

    PCIE_DEV_DEBUG_VERBOSE("name:%s, domain:0x%04x, bus:0x%02x, slot:0x%02x, fn:%u, bar:%u, bus_width:%d.\n",
        rg_pci_dev->name, rg_pci_dev->domain, rg_pci_dev->bus, rg_pci_dev->slot, rg_pci_dev->fn,
        rg_pci_dev->bar, rg_pci_dev->bus_width);

    devfn = PCI_DEVFN(rg_pci_dev->slot, rg_pci_dev->fn);
    pci_dev = pci_get_domain_bus_and_slot(rg_pci_dev->domain, rg_pci_dev->bus, devfn);
    if (pci_dev == NULL) {
        dev_err(&pdev->dev, "Failed to find pci_dev, domain:0x%04x, bus:0x%02x, devfn:0x%x\n",
            rg_pci_dev->domain, rg_pci_dev->bus, devfn);
        return -ENXIO;
    }
    ret = pci_setup_bars(rg_pci_dev, pci_dev);
    if (ret != 0) {
        dev_err(&pdev->dev, "Failed to get pci bar address.\n");
        return ret;
    }

    if (!rg_pci_dev->setreg || !rg_pci_dev->getreg) {
        switch (rg_pci_dev->bus_width) {
        case 1:
            rg_pci_dev->setreg = pci_dev_setreg_8;
            rg_pci_dev->getreg = pci_dev_getreg_8;
            break;

        case 2:
            rg_pci_dev->setreg = pci_dev_setreg_16;
            rg_pci_dev->getreg = pci_dev_getreg_16;
            break;

        case 4:
            rg_pci_dev->setreg = pci_dev_setreg_32;
            rg_pci_dev->getreg = pci_dev_getreg_32;
            break;
        default:
            dev_err(&pdev->dev, "Error: unsupported I/O width (%d).\n", rg_pci_dev->bus_width);
            ret = -EINVAL;
            goto io_unmap;
        }
    }

    misc = &rg_pci_dev->misc;
    misc->minor = MISC_DYNAMIC_MINOR;
    misc->name = rg_pci_dev->name;
    misc->fops = &pcie_dev_fops;
    misc->mode = 0666;
    if (misc_register(misc) != 0) {
        dev_err(&pdev->dev, "Failed to register %s device.\n", misc->name);
        ret = -ENXIO;
        goto io_unmap;
    }
    if (misc->minor >= MAX_PCIE_NUM) {
        dev_err(&pdev->dev, "Error: device minor[%d] more than max pcie num[%d].\n",
            misc->minor, MAX_PCIE_NUM);
        misc_deregister(misc);
        ret = -EINVAL;
        goto io_unmap;
    }
    pcie_dev_arry[misc->minor] = rg_pci_dev;
    dev_info(&pdev->dev, "%04x:%02x:%02x.%d[bar%d: %s]: register %s device with minor:%d success.\n",
        rg_pci_dev->domain, rg_pci_dev->bus, rg_pci_dev->slot, rg_pci_dev->fn, rg_pci_dev->bar,
        rg_pci_dev->bar_flag == IORESOURCE_MEM ? "IORESOURCE_MEM" : "IORESOURCE_IO",
        misc->name, misc->minor );
    return 0;

io_unmap:
    if (rg_pci_dev->pci_mem_base) {
        iounmap(rg_pci_dev->pci_mem_base);
    }
    return ret;
}

static int pci_dev_remove(struct platform_device *pdev)
{
    int i;

    for (i = 0; i < MAX_PCIE_NUM ; i++) {
        if (pcie_dev_arry[i] != NULL) {
            if (pcie_dev_arry[i]->pci_mem_base) {
                iounmap(pcie_dev_arry[i]->pci_mem_base);
            }
            misc_deregister(&pcie_dev_arry[i]->misc);
            pcie_dev_arry[i] = NULL;
        }
    }

    return 0;
}

static struct of_device_id pci_dev_match[] = {
    {
        .compatible = "ruijie,rg-pci-dev",
    },
    {},
};
MODULE_DEVICE_TABLE(of, pci_dev_match);

static struct platform_driver rg_pci_dev_driver = {
    .probe      = pci_dev_probe,
    .remove     = pci_dev_remove,
    .driver     = {
        .owner  = THIS_MODULE,
        .name   = PROXY_NAME,
        .of_match_table = pci_dev_match,
    },
};

static int __init rg_pci_dev_init(void)
{
    return platform_driver_register(&rg_pci_dev_driver);
}

static void __exit rg_pci_dev_exit(void)
{
    platform_driver_unregister(&rg_pci_dev_driver);
}

module_init(rg_pci_dev_init);
module_exit(rg_pci_dev_exit);
MODULE_DESCRIPTION("pcie device driver");
MODULE_LICENSE("GPL");
MODULE_AUTHOR("sonic_rd <sonic_rd@ruijie.com.cn>");
