{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655834503423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655834503423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 02:01:43 2022 " "Processing started: Wed Jun 22 02:01:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655834503423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655834503423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655834503423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655834503695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834503726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655834503726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointsmemory/point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pointsmemory/point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Point-Main " "Found design unit 1: Point-Main" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504013 ""} { "Info" "ISGN_ENTITY_NAME" "1 Point " "Found entity 1: Point" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655834504013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectortobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectortobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorToBits-main " "Found design unit 1: vectorToBits-main" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504015 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorToBits " "Found entity 1: vectorToBits" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655834504015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655834504060 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "comparator8 inst1 " "Block or symbol \"comparator8\" of instance \"inst1\" overlaps another block or symbol" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1808 1976 520 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1655834504066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "win_lose.vhd 2 1 " "Using design file win_lose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_lose-dise " "Found design unit 1: win_lose-dise" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504080 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_lose " "Found entity 1: win_lose" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_lose win_lose:inst2 " "Elaborating entity \"win_lose\" for hierarchy \"win_lose:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1960 2128 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator8.vhd 2 1 " "Using design file comparator8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8-testDemo " "Found design unit 1: comparator8-testDemo" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504091 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8 " "Found entity 1: comparator8" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504091 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8 comparator8:inst1 " "Elaborating entity \"comparator8\" for hierarchy \"comparator8:inst1\"" {  } { { "final.bdf" "inst1" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1808 1976 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp.vhd 2 1 " "Using design file bits8_comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp-comp " "Found design unit 1: bits8_comp-comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504101 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp " "Found entity 1: bits8_comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp bits8_comp:inst8 " "Elaborating entity \"bits8_comp\" for hierarchy \"bits8_comp:inst8\"" {  } { { "final.bdf" "inst8" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 216 1512 1680 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nofc bits8_comp.vhd(19) " "VHDL Process Statement warning at bits8_comp.vhd(19): signal \"nofc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655834504102 "|final|bits8_comp:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Point Point:inst4 " "Elaborating entity \"Point\" for hierarchy \"Point:inst4\"" {  } { { "final.bdf" "inst4" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 160 1240 1432 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504102 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst23 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst23\"" {  } { { "final.bdf" "inst23" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -144 224 344 -16 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504120 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst23\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst23\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504120 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_g.bdf 1 1 " "Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_g " "Found entity 1: debounce_g" {  } { { "debounce_g.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/debounce_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_g debounce_g:inst35 " "Elaborating entity \"debounce_g\" for hierarchy \"debounce_g:inst35\"" {  } { { "final.bdf" "inst35" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 408 -136 0 504 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-addcard " "Found design unit 1: switch-addcard" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504138 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:inst5 " "Elaborating entity \"switch\" for hierarchy \"switch:inst5\"" {  } { { "final.bdf" "inst5" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 72 512 648 152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.vhd 2 1 " "Using design file lfsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-Main " "Found design unit 1: lfsr-Main" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504148 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504148 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst\"" {  } { { "final.bdf" "inst" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 152 912 1096 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cardnum.vhd 2 1 " "Using design file cardnum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cardNum-Main " "Found design unit 1: cardNum-Main" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504156 ""} { "Info" "ISGN_ENTITY_NAME" "1 cardNum " "Found entity 1: cardNum" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cardNum cardNum:inst7 " "Elaborating entity \"cardNum\" for hierarchy \"cardNum:inst7\"" {  } { { "final.bdf" "inst7" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 352 1240 1424 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504157 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nowC cardnum.vhd(32) " "VHDL Process Statement warning at cardnum.vhd(32): signal \"nowC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655834504157 "|final|cardNum:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp_b.vhd 2 1 " "Using design file bits8_comp_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp_b-comp " "Found design unit 1: bits8_comp_b-comp" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504165 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp_b " "Found entity 1: bits8_comp_b" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp_b bits8_comp_b:inst20 " "Elaborating entity \"bits8_comp_b\" for hierarchy \"bits8_comp_b:inst20\"" {  } { { "final.bdf" "inst20" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 736 1480 1632 816 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "over11.vhd 2 1 " "Using design file over11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 over11-testDemo " "Found design unit 1: over11-testDemo" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504176 ""} { "Info" "ISGN_ENTITY_NAME" "1 over11 " "Found entity 1: over11" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over11 over11:inst18 " "Elaborating entity \"over11\" for hierarchy \"over11:inst18\"" {  } { { "final.bdf" "inst18" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 552 1440 1568 632 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr_add.vhd 2 1 " "Using design file lfsr_add.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_add-Main " "Found design unit 1: lfsr_add-Main" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504184 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_add " "Found entity 1: lfsr_add" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_add lfsr_add:inst12 " "Elaborating entity \"lfsr_add\" for hierarchy \"lfsr_add:inst12\"" {  } { { "final.bdf" "inst12" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 688 872 1056 768 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven.vhd 2 1 " "Using design file seven.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven-arch " "Found design unit 1: seven-arch" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504194 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655834504194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:inst11 " "Elaborating entity \"seven\" for hierarchy \"seven:inst11\"" {  } { { "final.bdf" "inst11" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -264 2016 2128 -88 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorToBits vectorToBits:inst21 " "Elaborating entity \"vectorToBits\" for hierarchy \"vectorToBits:inst21\"" {  } { { "final.bdf" "inst21" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -256 1672 1872 -80 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempMOM vectorToBits.vhd(20) " "Verilog HDL or VHDL warning at vectorToBits.vhd(20): object \"tempMOM\" assigned a value but never read" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1655834504197 "|final|vectorToBits:inst21"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Mod1\"" {  } { { "vectorToBits.vhd" "Mod1" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834504437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Mod0\"" {  } { { "vectorToBits.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834504437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Mod2\"" {  } { { "vectorToBits.vhd" "Mod2" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834504437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lfsr:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lfsr:inst\|Mod0\"" {  } { { "lfsr.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834504437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lfsr_add:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lfsr_add:inst12\|Mod0\"" {  } { { "lfsr_add.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834504437 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1655834504437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectorToBits:inst21\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vectorToBits:inst21\|lpm_divide:Mod1\"" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834504467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectorToBits:inst21\|lpm_divide:Mod1 " "Instantiated megafunction \"vectorToBits:inst21\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504467 ""}  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655834504467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655834504510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655834504522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655834504534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655834504534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lfsr:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lfsr:inst\|lpm_divide:Mod0\"" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834504551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lfsr:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"lfsr:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655834504551 ""}  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655834504551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n21 VCC " "Pin \"n21\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 864 1912 2088 880 "n21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655834504748 "|final|n21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655834504748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1655834504831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655834505067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834505067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b13 " "No output dependent on input pin \"b13\"" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 192 -456 -280 208 "b13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655834505113 "|final|b13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655834505113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655834505114 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655834505114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "259 " "Implemented 259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655834505114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655834505114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655834505136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 02:01:45 2022 " "Processing ended: Wed Jun 22 02:01:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655834505136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655834505136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655834505136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655834505136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655834506509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655834506510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 02:01:46 2022 " "Processing started: Wed Jun 22 02:01:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655834506510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655834506510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655834506510 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655834506564 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1655834506564 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1655834506564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655834506662 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655834506667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655834506692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655834506692 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655834506788 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655834506806 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655834507069 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655834510484 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1655834510543 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655834510543 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655834510621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655834511057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655834511058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655834511061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655834511061 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655834511061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655834511067 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655834511068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655834511068 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655834511069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655834511069 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655834511069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655834511086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1655834511087 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655834511087 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655834511167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655834512804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655834513070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655834513078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655834514070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655834514070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655834515037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1655834517336 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655834517336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655834518851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1655834518851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655834518851 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1655834520118 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655834520202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655834520554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655834520615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655834521365 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655834523573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655834523878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6072 " "Peak virtual memory: 6072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655834524346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 02:02:04 2022 " "Processing ended: Wed Jun 22 02:02:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655834524346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655834524346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655834524346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655834524346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655834525658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655834525658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 02:02:05 2022 " "Processing started: Wed Jun 22 02:02:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655834525658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655834525658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655834525658 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655834528582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655834529448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 02:02:09 2022 " "Processing ended: Wed Jun 22 02:02:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655834529448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655834529448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655834529448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655834529448 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655834530028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655834530814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655834530815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 02:02:10 2022 " "Processing started: Wed Jun 22 02:02:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655834530815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655834530815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655834530815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1655834530873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655834531350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1655834531379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1655834531379 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1655834532016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1655834532016 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst3\|2 clk_gen:inst23\|div10_t:inst3\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst3\|2 clk_gen:inst23\|div10_t:inst3\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst2\|2 clk_gen:inst23\|div10_t:inst2\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst2\|2 clk_gen:inst23\|div10_t:inst2\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst1\|2 clk_gen:inst23\|div10_t:inst1\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst1\|2 clk_gen:inst23\|div10_t:inst1\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst\|2 clk_gen:inst23\|div10_t:inst\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst\|2 clk_gen:inst23\|div10_t:inst\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cardNum:inst7\|nextC\[0\] cardNum:inst7\|nextC\[0\] " "create_clock -period 1.000 -name cardNum:inst7\|nextC\[0\] cardNum:inst7\|nextC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\] " "create_clock -period 1.000 -name Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1655834532019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532043 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1655834532044 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1655834532050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655834532077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655834532077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.452 " "Worst-case setup slack is -9.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.452            -200.575 clk_gen:inst23\|div10_t:inst3\|2  " "   -9.452            -200.575 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.490             -87.082 cardNum:inst7\|nextC\[0\]  " "   -7.490             -87.082 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.435             -98.974 Point:inst10\|nextC\[0\]  " "   -7.435             -98.974 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.524              -5.597 clk_gen:inst23\|div10_t:inst\|2  " "   -1.524              -5.597 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335              -7.058 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.335              -7.058 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319              -4.778 clk_gen:inst23\|div10_t:inst1\|2  " "   -1.319              -4.778 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -2.461 clk  " "   -0.680              -2.461 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834532078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.897 " "Worst-case hold slack is -1.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897              -3.391 clk  " "   -1.897              -3.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998              -1.870 clk_gen:inst23\|div10_t:inst\|2  " "   -0.998              -1.870 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -0.934 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.934              -0.934 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -1.718 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.864              -1.718 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -1.094 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.602              -1.094 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 cardNum:inst7\|nextC\[0\]  " "    0.733               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Point:inst10\|nextC\[0\]  " "    0.891               0.000 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834532083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834532085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834532087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -63.602 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.724             -63.602 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -23.415 Point:inst10\|nextC\[0\]  " "   -0.724             -23.415 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -21.951 cardNum:inst7\|nextC\[0\]  " "   -0.724             -21.951 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.212 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.724              -7.212 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.703 clk_gen:inst23\|div10_t:inst\|2  " "   -0.724              -4.703 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.521 clk  " "   -0.724              -4.521 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.414 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.724              -4.414 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834532088 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1655834532105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1655834532138 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1655834533235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655834533356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655834533356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.981 " "Worst-case setup slack is -9.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.981            -208.285 clk_gen:inst23\|div10_t:inst3\|2  " "   -9.981            -208.285 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.083             -92.161 cardNum:inst7\|nextC\[0\]  " "   -8.083             -92.161 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.753            -103.226 Point:inst10\|nextC\[0\]  " "   -7.753            -103.226 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601              -5.767 clk_gen:inst23\|div10_t:inst\|2  " "   -1.601              -5.767 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394              -7.155 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.394              -7.155 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382              -4.803 clk_gen:inst23\|div10_t:inst1\|2  " "   -1.382              -4.803 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -2.955 clk  " "   -0.895              -2.955 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834533358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.916 " "Worst-case hold slack is -1.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.916              -3.699 clk  " "   -1.916              -3.699 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886              -0.886 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.886              -0.886 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -1.424 clk_gen:inst23\|div10_t:inst\|2  " "   -0.783              -1.424 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -1.527 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.771              -1.527 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510              -0.936 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.510              -0.936 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 cardNum:inst7\|nextC\[0\]  " "    0.797               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 Point:inst10\|nextC\[0\]  " "    0.864               0.000 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834533362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834533364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834533366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -63.584 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.724             -63.584 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -23.385 Point:inst10\|nextC\[0\]  " "   -0.724             -23.385 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -23.305 cardNum:inst7\|nextC\[0\]  " "   -0.724             -23.305 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.350 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.724              -7.350 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.740 clk_gen:inst23\|div10_t:inst\|2  " "   -0.724              -4.740 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.497 clk  " "   -0.724              -4.497 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.422 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.724              -4.422 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834533368 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1655834533385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1655834533550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1655834534137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534210 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655834534212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655834534212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.813 " "Worst-case setup slack is -3.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.813             -67.939 clk_gen:inst23\|div10_t:inst3\|2  " "   -3.813             -67.939 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556             -32.571 cardNum:inst7\|nextC\[0\]  " "   -2.556             -32.571 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.490             -32.052 Point:inst10\|nextC\[0\]  " "   -2.490             -32.052 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813              -1.109 clk  " "   -0.813              -1.109 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -0.962 clk_gen:inst23\|div10_t:inst\|2  " "   -0.281              -0.962 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -0.789 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.267              -0.789 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -0.906 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.202              -0.906 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834534214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.889 " "Worst-case hold slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889              -1.674 clk  " "   -0.889              -1.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -1.439 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.720              -1.439 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -1.325 clk_gen:inst23\|div10_t:inst\|2  " "   -0.694              -1.325 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -0.918 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.590              -0.918 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -0.838 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.438              -0.838 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 cardNum:inst7\|nextC\[0\]  " "    0.212               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 Point:inst10\|nextC\[0\]  " "    0.285               0.000 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834534219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834534221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834534224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.405 " "Worst-case minimum pulse width slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -0.732 clk  " "   -0.405              -0.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.991 Point:inst10\|nextC\[0\]  " "   -0.083              -0.991 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.264 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.044              -0.264 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.438 cardNum:inst7\|nextC\[0\]  " "   -0.043              -0.438 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.061 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.021              -0.061 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.079 clk_gen:inst23\|div10_t:inst\|2  " "   -0.020              -0.079 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_gen:inst23\|div10_t:inst1\|2  " "    0.143               0.000 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834534226 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1655834534243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655834534554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655834534554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.584 " "Worst-case setup slack is -3.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.584             -62.859 clk_gen:inst23\|div10_t:inst3\|2  " "   -3.584             -62.859 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381             -30.196 cardNum:inst7\|nextC\[0\]  " "   -2.381             -30.196 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -29.760 Point:inst10\|nextC\[0\]  " "   -2.337             -29.760 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -0.882 clk  " "   -0.714              -0.882 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -0.726 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.272              -0.726 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239              -0.798 clk_gen:inst23\|div10_t:inst\|2  " "   -0.239              -0.798 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.649 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.157              -0.649 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834534556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.939 " "Worst-case hold slack is -0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939              -1.718 clk  " "   -0.939              -1.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701              -1.401 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.701              -1.401 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645              -1.233 clk_gen:inst23\|div10_t:inst\|2  " "   -0.645              -1.233 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -0.938 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.574              -0.938 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -0.805 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.417              -0.805 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 cardNum:inst7\|nextC\[0\]  " "    0.205               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 Point:inst10\|nextC\[0\]  " "    0.260               0.000 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834534561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834534565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655834534567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.404 " "Worst-case minimum pulse width slack is -0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -0.743 clk  " "   -0.404              -0.743 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.577 Point:inst10\|nextC\[0\]  " "   -0.052              -0.577 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.175 cardNum:inst7\|nextC\[0\]  " "   -0.021              -0.175 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.080 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.014              -0.080 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 clk_gen:inst23\|div10_t:inst\|2  " "    0.008               0.000 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 clk_gen:inst23\|div10_t:inst3\|2  " "    0.012               0.000 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_gen:inst23\|div10_t:inst1\|2  " "    0.143               0.000 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655834534570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655834535453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655834535453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4997 " "Peak virtual memory: 4997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655834535515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 02:02:15 2022 " "Processing ended: Wed Jun 22 02:02:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655834535515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655834535515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655834535515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655834535515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655834536839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655834536839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 02:02:16 2022 " "Processing started: Wed Jun 22 02:02:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655834536839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655834536839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655834536839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/simulation/qsim// simulation " "Generated file final.vo in folder \"C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655834537516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655834537564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 02:02:17 2022 " "Processing ended: Wed Jun 22 02:02:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655834537564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655834537564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655834537564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655834537564 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655834538156 ""}
