/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_phy.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 12/12/11 3:21p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:25 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_moca_phy.h $
 * 
 * Hydra_Software_Devel/3   12/12/11 3:21p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_PHY_H__
#define BCHP_MOCA_PHY_H__

/***************************************************************************
 *MOCA_PHY - MOCA_PHY registers
 ***************************************************************************/
#define BCHP_MOCA_PHY_RTL_VER_REG                0x00288000 /* Shows the version number of the HDL */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG            0x00288004 /* Register enables the CPU to control the PHY */
#define BCHP_MOCA_PHY_BYPASS_REG                 0x00288008 /* Debug Bypass Register */
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG          0x0028800c /* Calibration Control Register */
#define BCHP_MOCA_PHY_FIXED_REG_1                0x00288010 /* Probe and Preamble Factor related params */
#define BCHP_MOCA_PHY_FIXED_REG_2                0x00288014 /* Bin Scrambler Seed and Probe I Seed */
#define BCHP_MOCA_PHY_FIXED_REG_3                0x00288018 /* Fixed Register #3 */
#define BCHP_MOCA_PHY_OFFSET_REG                 0x0028801c /* Offset Register */
#define BCHP_MOCA_PHY_FIXED_REG_5                0x00288020 /* Preamble Processing Parameters II + Normal RS + Farrow */
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG             0x00288024 /* ADC Test Mode control register */
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG             0x00288028 /* ADC Test Mode status register */
#define BCHP_MOCA_PHY_HPF_PARM_REG_1             0x0028802c /* HPF Poles and Gains */
#define BCHP_MOCA_PHY_HPF_PARM_REG_2             0x00288030 /* HPF Poles and Gains */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG            0x00288034 /* Delays in the PHY and some TDU parameters */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2          0x00288038 /* PHY Delays #2 */
#define BCHP_MOCA_PHY_RX_IQ_REG_1                0x0028803c /* Rx IQ parameters for Noraml mode */
#define BCHP_MOCA_PHY_SP_RX_REG_0                0x00288040 /* SP Rx bits 7_0 */
#define BCHP_MOCA_PHY_SP_RX_REG_1                0x00288044 /* SP Rx bits 15_8 */
#define BCHP_MOCA_PHY_SP_RX_REG_2                0x00288048 /* SP Rx bits 23_16 */
#define BCHP_MOCA_PHY_SP_RX_REG_3                0x0028804c /* SP Rx bits 29-24 */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG           0x00288050 /* AFE Counters */
#define BCHP_MOCA_PHY_TXON_TIMER_REG             0x00288054 /* TXON Timer */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG            0x00288058 /* TXOFF Timer */
#define BCHP_MOCA_PHY_RXON_TIMER_REG             0x0028805c /* RXON Timer */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1             0x00288060 /* AGC Parameter - Windows */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2             0x00288064 /* AGC Parameter - Threshold */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3             0x00288068 /* AGC Parameter Gain Settings */
#define BCHP_MOCA_PHY_RX_IQ_REG_2                0x0028806c /* Rx IQ parameters for Turbo mode */
#define BCHP_MOCA_PHY_FIXED_REG_9                0x00288070 /* Fixed Register #9 */
#define BCHP_MOCA_PHY_FIXED_REG_10               0x00288074 /* Fixed Register #10 */
#define BCHP_MOCA_PHY_INTER_STAT_REG             0x00288078 /* Interrupt Status */
#define BCHP_MOCA_PHY_FIXED_REG_11               0x0028807c /* Fixed Register #11 */
#define BCHP_MOCA_PHY_FIXED_REG_12               0x00288080 /* Fixed Register #12 */
#define BCHP_MOCA_PHY_FIXED_REG_13               0x00288084 /* Fixed Register #13 */
#define BCHP_MOCA_PHY_FIXED_REG_14               0x00288088 /* Fixed Register #14 */
#define BCHP_MOCA_PHY_FIXED_REG_15               0x0028808c /* Fixed Register #15 */
#define BCHP_MOCA_PHY_FIXED_REG_16               0x00288090 /* Fixed Register #16 */
#define BCHP_MOCA_PHY_COG_STAT                   0x00288094 /* CoG Status Register */
#define BCHP_MOCA_PHY_LP1_RX_REG_0               0x0028a980 /* LP1 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP1_RX_REG_1               0x0028a984 /* LP1 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP1_RX_REG_2               0x0028a988 /* LP1 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP1_RX_REG_3               0x0028a98c /* LP1 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP1_RX_REG_4               0x0028a990 /* LP1 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP1_RX_REG_5               0x0028a994 /* LP1 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP1_RX_REG_6               0x0028a998 /* LP1 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP1_RX_REG_7               0x0028a99c /* LP1 Rx bits 63_56 */
#define BCHP_MOCA_PHY_LP2_RX_REG_0               0x0028a9a0 /* LP2 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP2_RX_REG_1               0x0028a9a4 /* LP2 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP2_RX_REG_2               0x0028a9a8 /* LP2 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP2_RX_REG_3               0x0028a9ac /* LP2 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP2_RX_REG_4               0x0028a9b0 /* LP2 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP2_RX_REG_5               0x0028a9b4 /* LP2 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP2_RX_REG_6               0x0028a9b8 /* LP2 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP2_RX_REG_7               0x0028a9bc /* LP2 Rx bits 63_56 */
#define BCHP_MOCA_PHY_LP3_RX_REG_0               0x0028a9c0 /* LP3 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP3_RX_REG_1               0x0028a9c4 /* LP3 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP3_RX_REG_2               0x0028a9c8 /* LP3 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP3_RX_REG_3               0x0028a9cc /* LP3 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP3_RX_REG_4               0x0028a9d0 /* LP3 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP3_RX_REG_5               0x0028a9d4 /* LP3 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP3_RX_REG_6               0x0028a9d8 /* LP3 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP3_RX_REG_7               0x0028a9dc /* LP3 Rx bits 63_56 */
#define BCHP_MOCA_PHY_LP4_RX_REG_0               0x0028a9e0 /* LP4 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP4_RX_REG_1               0x0028a9e4 /* LP4 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP4_RX_REG_2               0x0028a9e8 /* LP4 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP4_RX_REG_3               0x0028a9ec /* LP4 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP4_RX_REG_4               0x0028a9f0 /* LP4 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP4_RX_REG_5               0x0028a9f4 /* LP4 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP4_RX_REG_6               0x0028a9f8 /* LP4 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP4_RX_REG_7               0x0028a9fc /* LP4 Rx bits 63_56 */
#define BCHP_MOCA_PHY_DES_KEY_REG_1              0x002880bc /* DES key sequence  Low Portion */
#define BCHP_MOCA_PHY_DES_KEY_REG_2              0x002880c0 /* DES key sequence  High Portion */
#define BCHP_MOCA_PHY_TP_SC_LOCATION             0x002880c4 /* "ProbeII SC1, SC2" */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1          0x002880c8 /* Rx and Tx Burst Parameters #1 */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2          0x002880cc /* Rx and Tx Burst Parameters #2 */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3          0x002880d0 /* Rx and Tx Burst Parameters #3 */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4          0x002880d4 /* Fec Parameters */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG        0x002880d8 /* RX Results Reading Register and RX-Learning Parameters Load */
#define BCHP_MOCA_PHY_BURST_RX_REG_1             0x002880dc /* RX Burst Parameters #1 */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1        0x002880e0 /* RX Burst Init Parameters #1 */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG        0x002880e4 /* RX Burst Eye Debug */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2        0x002880e8 /* RX Burst Init Parameters #2 */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1        0x002880ec /* TX Burst Switches */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2        0x002880f0 /* TX Burst Switches */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1           0x002880f4 /* Profile TX - Gain */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG2           0x002880f8 /* Profile TX - Gain */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1        0x002880fc /* Profile parameters #1 */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_1        0x00288180 /* Pilot sub  carrier mask vector  #1 */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_2        0x00288184 /* Pilot sub  carrier mask vector  #2 */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_3        0x00288188 /* Pilot sub  carrier mask vector  #3 */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_4        0x0028818c /* Pilot sub  carrier mask vector  #4 */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1        0x00288190 /* RX Burst Switches */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2        0x00288194 /* RX Burst Switches */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2           0x00288198 /* Rx RF Parameters */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG        0x0028819c /* RX Burst Parameters #2 */
#define BCHP_MOCA_PHY_SCFO_STEP_REG              0x002881a0 /* CFO & SFO step sizes */
#define BCHP_MOCA_PHY_ACQUISITION_REG            0x002881a4 /* Acquisition */
#define BCHP_MOCA_PHY_ACQUISITION_REG_1          0x002881a8 /* Acquisition Parameter #1 */
#define BCHP_MOCA_PHY_ACQUISITION_REG_2          0x002881ac /* Acquisition Parameter #1 */
#define BCHP_MOCA_PHY_BURST_RF_FCW_1             0x002881b0 /* LO Freq Offset #1 */
#define BCHP_MOCA_PHY_BURST_RF_FCW_2             0x002881b4 /* LO Freq Offset #2 */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1          0x002881b8 /* RX Gain Set */
#define BCHP_MOCA_PHY_BURST_RX_LERN_REG_1        0x0028823c /* Rx Burst Learn Parameters #1 */
#define BCHP_MOCA_PHY_BURST_RX_LERN_SFO_REG      0x00288240 /* Rx Burst Learn Parameters #2 */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG        0x00288300 /* Indicates the receive burst status */
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG         0x00288304 /* The number of blocks has no FEC error */
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG       0x00288308 /* The number of blocks has FEC errors and corrections */
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG     0x0028830c /* The number of blocks has un-correctable FEC errors */
#define BCHP_MOCA_PHY_PP_P_EN_DATA_REG           0x00288310 /* Samples the absolute value of the Power function at the maximum level found so far */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG       0x00288314 /* Samples the real value of the auto-correlation function at the maximum level found so far */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG       0x00288318 /* Samples the image value of the auto-correlation function at the maximum level found so far */
#define BCHP_MOCA_PHY_PP_ABS_VAL_REG             0x0028831c /* Samples the absolute value of the auto-correlation function maximum found so far */
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG  0x00288320 /* AGC RSSI */
#define BCHP_MOCA_PHY_GAIN_RESULT                0x00288324 /* Gain Result */
#define BCHP_MOCA_PHY_RX_LEARN_1_REG             0x00288340 /* Rx Learning register #1 */
#define BCHP_MOCA_PHY_RX_LEARN_SFO_REG           0x00288344 /* Rx Learning register #2 */
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG       0x00288348 /* Gortzel Results */
#define BCHP_MOCA_PHY_PROBES_STATUS              0x00288c00 /* Indicates if the probe ( I or III) results are ready */

/***************************************************************************
 *RTL_VER_REG - Shows the version number of the HDL
 ***************************************************************************/
/* MOCA_PHY :: RTL_VER_REG :: reserved0 [31:04] */
#define BCHP_MOCA_PHY_RTL_VER_REG_reserved0_MASK                   0xfffffff0
#define BCHP_MOCA_PHY_RTL_VER_REG_reserved0_SHIFT                  4

/* MOCA_PHY :: RTL_VER_REG :: ver_num [03:00] */
#define BCHP_MOCA_PHY_RTL_VER_REG_ver_num_MASK                     0x0000000f
#define BCHP_MOCA_PHY_RTL_VER_REG_ver_num_SHIFT                    0
#define BCHP_MOCA_PHY_RTL_VER_REG_ver_num_DEFAULT                  0x00000008

/***************************************************************************
 *CPU_CONTROL_REG - Register enables the CPU to control the PHY
 ***************************************************************************/
/* MOCA_PHY :: CPU_CONTROL_REG :: reserved0 [31:10] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_reserved0_MASK               0xfffffc00
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_reserved0_SHIFT              10

/* MOCA_PHY :: CPU_CONTROL_REG :: trx_test_mode [09:09] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_trx_test_mode_MASK           0x00000200
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_trx_test_mode_SHIFT          9
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_trx_test_mode_DEFAULT        0x00000000

/* MOCA_PHY :: CPU_CONTROL_REG :: mpi_clk_rate_sel [08:07] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_mpi_clk_rate_sel_MASK        0x00000180
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_mpi_clk_rate_sel_SHIFT       7
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_mpi_clk_rate_sel_DEFAULT     0x00000000

/* MOCA_PHY :: CPU_CONTROL_REG :: phy_pll_domain_sw_rst [06:06] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_pll_domain_sw_rst_MASK   0x00000040
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_pll_domain_sw_rst_SHIFT  6
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_pll_domain_sw_rst_DEFAULT 0x00000000

/* MOCA_PHY :: CPU_CONTROL_REG :: goertzel_restart [05:05] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_goertzel_restart_MASK        0x00000020
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_goertzel_restart_SHIFT       5
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_goertzel_restart_DEFAULT     0x00000000

/* MOCA_PHY :: CPU_CONTROL_REG :: phy_enable [04:04] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_enable_MASK              0x00000010
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_enable_SHIFT             4
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_enable_DEFAULT           0x00000000

/* MOCA_PHY :: CPU_CONTROL_REG :: test_mode [03:03] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_test_mode_MASK               0x00000008
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_test_mode_SHIFT              3
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_test_mode_DEFAULT            0x00000000

/* MOCA_PHY :: CPU_CONTROL_REG :: doub_buf_deb [02:01] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_doub_buf_deb_MASK            0x00000006
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_doub_buf_deb_SHIFT           1
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_doub_buf_deb_DEFAULT         0x00000000

/* MOCA_PHY :: CPU_CONTROL_REG :: cpu_ctrl [00:00] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_cpu_ctrl_MASK                0x00000001
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_cpu_ctrl_SHIFT               0
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_cpu_ctrl_DEFAULT             0x00000000

/***************************************************************************
 *BYPASS_REG - Debug Bypass Register
 ***************************************************************************/
/* MOCA_PHY :: BYPASS_REG :: reserved0 [31:17] */
#define BCHP_MOCA_PHY_BYPASS_REG_reserved0_MASK                    0xfffe0000
#define BCHP_MOCA_PHY_BYPASS_REG_reserved0_SHIFT                   17

/* MOCA_PHY :: BYPASS_REG :: rx_lpf_bypass [16:16] */
#define BCHP_MOCA_PHY_BYPASS_REG_rx_lpf_bypass_MASK                0x00010000
#define BCHP_MOCA_PHY_BYPASS_REG_rx_lpf_bypass_SHIFT               16
#define BCHP_MOCA_PHY_BYPASS_REG_rx_lpf_bypass_DEFAULT             0x00000000

/* MOCA_PHY :: BYPASS_REG :: rx_int_dec_bypass [15:15] */
#define BCHP_MOCA_PHY_BYPASS_REG_rx_int_dec_bypass_MASK            0x00008000
#define BCHP_MOCA_PHY_BYPASS_REG_rx_int_dec_bypass_SHIFT           15
#define BCHP_MOCA_PHY_BYPASS_REG_rx_int_dec_bypass_DEFAULT         0x00000000

/* MOCA_PHY :: BYPASS_REG :: sync_disable [14:14] */
#define BCHP_MOCA_PHY_BYPASS_REG_sync_disable_MASK                 0x00004000
#define BCHP_MOCA_PHY_BYPASS_REG_sync_disable_SHIFT                14
#define BCHP_MOCA_PHY_BYPASS_REG_sync_disable_DEFAULT              0x00000000

/* MOCA_PHY :: BYPASS_REG :: afe_rf_test_mode [13:13] */
#define BCHP_MOCA_PHY_BYPASS_REG_afe_rf_test_mode_MASK             0x00002000
#define BCHP_MOCA_PHY_BYPASS_REG_afe_rf_test_mode_SHIFT            13
#define BCHP_MOCA_PHY_BYPASS_REG_afe_rf_test_mode_DEFAULT          0x00000000

/* MOCA_PHY :: BYPASS_REG :: convert_int_x4_bypass [12:12] */
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x4_bypass_MASK        0x00001000
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x4_bypass_SHIFT       12
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x4_bypass_DEFAULT     0x00000000

/* MOCA_PHY :: BYPASS_REG :: convert_int_x2_bypass [11:11] */
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x2_bypass_MASK        0x00000800
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x2_bypass_SHIFT       11
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x2_bypass_DEFAULT     0x00000000

/* MOCA_PHY :: BYPASS_REG :: lo_freq_cor_en [10:10] */
#define BCHP_MOCA_PHY_BYPASS_REG_lo_freq_cor_en_MASK               0x00000400
#define BCHP_MOCA_PHY_BYPASS_REG_lo_freq_cor_en_SHIFT              10
#define BCHP_MOCA_PHY_BYPASS_REG_lo_freq_cor_en_DEFAULT            0x00000000

/* MOCA_PHY :: BYPASS_REG :: tx_int_dec_bypass [09:09] */
#define BCHP_MOCA_PHY_BYPASS_REG_tx_int_dec_bypass_MASK            0x00000200
#define BCHP_MOCA_PHY_BYPASS_REG_tx_int_dec_bypass_SHIFT           9
#define BCHP_MOCA_PHY_BYPASS_REG_tx_int_dec_bypass_DEFAULT         0x00000000

/* MOCA_PHY :: BYPASS_REG :: fd_pr_bypass [08:08] */
#define BCHP_MOCA_PHY_BYPASS_REG_fd_pr_bypass_MASK                 0x00000100
#define BCHP_MOCA_PHY_BYPASS_REG_fd_pr_bypass_SHIFT                8
#define BCHP_MOCA_PHY_BYPASS_REG_fd_pr_bypass_DEFAULT              0x00000000

/* MOCA_PHY :: BYPASS_REG :: agc_bypass [07:07] */
#define BCHP_MOCA_PHY_BYPASS_REG_agc_bypass_MASK                   0x00000080
#define BCHP_MOCA_PHY_BYPASS_REG_agc_bypass_SHIFT                  7
#define BCHP_MOCA_PHY_BYPASS_REG_agc_bypass_DEFAULT                0x00000000

/* MOCA_PHY :: BYPASS_REG :: tx_iqcompensator_bypass [06:06] */
#define BCHP_MOCA_PHY_BYPASS_REG_tx_iqcompensator_bypass_MASK      0x00000040
#define BCHP_MOCA_PHY_BYPASS_REG_tx_iqcompensator_bypass_SHIFT     6
#define BCHP_MOCA_PHY_BYPASS_REG_tx_iqcompensator_bypass_DEFAULT   0x00000000

/* MOCA_PHY :: BYPASS_REG :: convert_dec_int_bypass [05:05] */
#define BCHP_MOCA_PHY_BYPASS_REG_convert_dec_int_bypass_MASK       0x00000020
#define BCHP_MOCA_PHY_BYPASS_REG_convert_dec_int_bypass_SHIFT      5
#define BCHP_MOCA_PHY_BYPASS_REG_convert_dec_int_bypass_DEFAULT    0x00000000

/* MOCA_PHY :: BYPASS_REG :: rx_phase_rot_bypass [04:04] */
#define BCHP_MOCA_PHY_BYPASS_REG_rx_phase_rot_bypass_MASK          0x00000010
#define BCHP_MOCA_PHY_BYPASS_REG_rx_phase_rot_bypass_SHIFT         4
#define BCHP_MOCA_PHY_BYPASS_REG_rx_phase_rot_bypass_DEFAULT       0x00000000

/* MOCA_PHY :: BYPASS_REG :: rs_rx_bypass [03:03] */
#define BCHP_MOCA_PHY_BYPASS_REG_rs_rx_bypass_MASK                 0x00000008
#define BCHP_MOCA_PHY_BYPASS_REG_rs_rx_bypass_SHIFT                3
#define BCHP_MOCA_PHY_BYPASS_REG_rs_rx_bypass_DEFAULT              0x00000000

/* MOCA_PHY :: BYPASS_REG :: hpf_bypass [02:02] */
#define BCHP_MOCA_PHY_BYPASS_REG_hpf_bypass_MASK                   0x00000004
#define BCHP_MOCA_PHY_BYPASS_REG_hpf_bypass_SHIFT                  2
#define BCHP_MOCA_PHY_BYPASS_REG_hpf_bypass_DEFAULT                0x00000000

/* MOCA_PHY :: BYPASS_REG :: des_bypass [01:01] */
#define BCHP_MOCA_PHY_BYPASS_REG_des_bypass_MASK                   0x00000002
#define BCHP_MOCA_PHY_BYPASS_REG_des_bypass_SHIFT                  1
#define BCHP_MOCA_PHY_BYPASS_REG_des_bypass_DEFAULT                0x00000000

/* MOCA_PHY :: BYPASS_REG :: rs_tx_bypass [00:00] */
#define BCHP_MOCA_PHY_BYPASS_REG_rs_tx_bypass_MASK                 0x00000001
#define BCHP_MOCA_PHY_BYPASS_REG_rs_tx_bypass_SHIFT                0
#define BCHP_MOCA_PHY_BYPASS_REG_rs_tx_bypass_DEFAULT              0x00000000

/***************************************************************************
 *CALIB_CONTROL_REG - Calibration Control Register
 ***************************************************************************/
/* MOCA_PHY :: CALIB_CONTROL_REG :: reserved0 [31:01] */
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_reserved0_MASK             0xfffffffe
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_reserved0_SHIFT            1

/* MOCA_PHY :: CALIB_CONTROL_REG :: calic_param_valid_n [00:00] */
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_calic_param_valid_n_MASK   0x00000001
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_calic_param_valid_n_SHIFT  0
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_calic_param_valid_n_DEFAULT 0x00000000

/***************************************************************************
 *FIXED_REG_1 - Probe and Preamble Factor related params
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_1 :: preamble_nor_fac [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_1_preamble_nor_fac_MASK            0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_1_preamble_nor_fac_SHIFT           16
#define BCHP_MOCA_PHY_FIXED_REG_1_preamble_nor_fac_DEFAULT         0x00000000

/* MOCA_PHY :: FIXED_REG_1 :: probe_ii_nor_fac [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_1_probe_ii_nor_fac_MASK            0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_1_probe_ii_nor_fac_SHIFT           0
#define BCHP_MOCA_PHY_FIXED_REG_1_probe_ii_nor_fac_DEFAULT         0x00000000

/***************************************************************************
 *FIXED_REG_2 - Bin Scrambler Seed and Probe I Seed
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_2 :: reserved0 [31:30] */
#define BCHP_MOCA_PHY_FIXED_REG_2_reserved0_MASK                   0xc0000000
#define BCHP_MOCA_PHY_FIXED_REG_2_reserved0_SHIFT                  30

/* MOCA_PHY :: FIXED_REG_2 :: pp_seed [29:15] */
#define BCHP_MOCA_PHY_FIXED_REG_2_pp_seed_MASK                     0x3fff8000
#define BCHP_MOCA_PHY_FIXED_REG_2_pp_seed_SHIFT                    15
#define BCHP_MOCA_PHY_FIXED_REG_2_pp_seed_DEFAULT                  0x00000000

/* MOCA_PHY :: FIXED_REG_2 :: bin_scram_seed [14:00] */
#define BCHP_MOCA_PHY_FIXED_REG_2_bin_scram_seed_MASK              0x00007fff
#define BCHP_MOCA_PHY_FIXED_REG_2_bin_scram_seed_SHIFT             0
#define BCHP_MOCA_PHY_FIXED_REG_2_bin_scram_seed_DEFAULT           0x00000000

/***************************************************************************
 *FIXED_REG_3 - Fixed Register #3
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_3 :: pp_cc_mode_sel [31:31] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_mode_sel_MASK              0x80000000
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_mode_sel_SHIFT             31
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_mode_sel_DEFAULT           0x00000000

/* MOCA_PHY :: FIXED_REG_3 :: pp_cc_avg_length [30:26] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_avg_length_MASK            0x7c000000
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_avg_length_SHIFT           26
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_avg_length_DEFAULT         0x00000000

/* MOCA_PHY :: FIXED_REG_3 :: pp_cc_peak_num_th [25:22] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_peak_num_th_MASK           0x03c00000
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_peak_num_th_SHIFT          22
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_peak_num_th_DEFAULT        0x00000000

/* MOCA_PHY :: FIXED_REG_3 :: reserved0 [21:19] */
#define BCHP_MOCA_PHY_FIXED_REG_3_reserved0_MASK                   0x00380000
#define BCHP_MOCA_PHY_FIXED_REG_3_reserved0_SHIFT                  19

/* MOCA_PHY :: FIXED_REG_3 :: pp_sm_p1_count [18:11] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_sm_p1_count_MASK              0x0007f800
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_sm_p1_count_SHIFT             11
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_sm_p1_count_DEFAULT           0x00000000

/* MOCA_PHY :: FIXED_REG_3 :: probe3_seed [10:01] */
#define BCHP_MOCA_PHY_FIXED_REG_3_probe3_seed_MASK                 0x000007fe
#define BCHP_MOCA_PHY_FIXED_REG_3_probe3_seed_SHIFT                1
#define BCHP_MOCA_PHY_FIXED_REG_3_probe3_seed_DEFAULT              0x00000000

/* MOCA_PHY :: FIXED_REG_3 :: reserved1 [00:00] */
#define BCHP_MOCA_PHY_FIXED_REG_3_reserved1_MASK                   0x00000001
#define BCHP_MOCA_PHY_FIXED_REG_3_reserved1_SHIFT                  0

/***************************************************************************
 *OFFSET_REG - Offset Register
 ***************************************************************************/
/* MOCA_PHY :: OFFSET_REG :: reserved0 [31:31] */
#define BCHP_MOCA_PHY_OFFSET_REG_reserved0_MASK                    0x80000000
#define BCHP_MOCA_PHY_OFFSET_REG_reserved0_SHIFT                   31

/* MOCA_PHY :: OFFSET_REG :: pp_cordic_angl_lim [30:20] */
#define BCHP_MOCA_PHY_OFFSET_REG_pp_cordic_angl_lim_MASK           0x7ff00000
#define BCHP_MOCA_PHY_OFFSET_REG_pp_cordic_angl_lim_SHIFT          20
#define BCHP_MOCA_PHY_OFFSET_REG_pp_cordic_angl_lim_DEFAULT        0x00000000

/* MOCA_PHY :: OFFSET_REG :: sfo_offset_turbo [19:14] */
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_turbo_MASK             0x000fc000
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_turbo_SHIFT            14
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_turbo_DEFAULT          0x00000000

/* MOCA_PHY :: OFFSET_REG :: cfo_offset_turbo [13:10] */
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_turbo_MASK             0x00003c00
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_turbo_SHIFT            10
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_turbo_DEFAULT          0x00000000

/* MOCA_PHY :: OFFSET_REG :: sfo_offset [09:04] */
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_MASK                   0x000003f0
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_SHIFT                  4
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_DEFAULT                0x00000000

/* MOCA_PHY :: OFFSET_REG :: cfo_offset [03:00] */
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_MASK                   0x0000000f
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_SHIFT                  0
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_DEFAULT                0x00000000

/***************************************************************************
 *FIXED_REG_5 - Preamble Processing Parameters II + Normal RS + Farrow
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_5 :: reserved0 [31:31] */
#define BCHP_MOCA_PHY_FIXED_REG_5_reserved0_MASK                   0x80000000
#define BCHP_MOCA_PHY_FIXED_REG_5_reserved0_SHIFT                  31

/* MOCA_PHY :: FIXED_REG_5 :: cfo_sfo_clr_en [30:30] */
#define BCHP_MOCA_PHY_FIXED_REG_5_cfo_sfo_clr_en_MASK              0x40000000
#define BCHP_MOCA_PHY_FIXED_REG_5_cfo_sfo_clr_en_SHIFT             30
#define BCHP_MOCA_PHY_FIXED_REG_5_cfo_sfo_clr_en_DEFAULT           0x00000000

/* MOCA_PHY :: FIXED_REG_5 :: farrow_coff [29:26] */
#define BCHP_MOCA_PHY_FIXED_REG_5_farrow_coff_MASK                 0x3c000000
#define BCHP_MOCA_PHY_FIXED_REG_5_farrow_coff_SHIFT                26
#define BCHP_MOCA_PHY_FIXED_REG_5_farrow_coff_DEFAULT              0x00000000

/* MOCA_PHY :: FIXED_REG_5 :: normal_rs_k_t [25:14] */
#define BCHP_MOCA_PHY_FIXED_REG_5_normal_rs_k_t_MASK               0x03ffc000
#define BCHP_MOCA_PHY_FIXED_REG_5_normal_rs_k_t_SHIFT              14
#define BCHP_MOCA_PHY_FIXED_REG_5_normal_rs_k_t_DEFAULT            0x00000000

/* MOCA_PHY :: FIXED_REG_5 :: pp_cc_maxf_reg_cnt_1 [13:08] */
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_cc_maxf_reg_cnt_1_MASK        0x00003f00
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_cc_maxf_reg_cnt_1_SHIFT       8
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_cc_maxf_reg_cnt_1_DEFAULT     0x00000000

/* MOCA_PHY :: FIXED_REG_5 :: pp_ac_maxf_reg_cnt_5 [07:04] */
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_5_MASK        0x000000f0
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_5_SHIFT       4
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_5_DEFAULT     0x00000000

/* MOCA_PHY :: FIXED_REG_5 :: pp_ac_maxf_reg_cnt_2 [03:00] */
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_2_MASK        0x0000000f
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_2_SHIFT       0
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_2_DEFAULT     0x00000000

/***************************************************************************
 *ADC_TMCTRL_REG - ADC Test Mode control register
 ***************************************************************************/
/* MOCA_PHY :: ADC_TMCTRL_REG :: reserved0 [31:25] */
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_reserved0_MASK                0xfe000000
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_reserved0_SHIFT               25

/* MOCA_PHY :: ADC_TMCTRL_REG :: adc_tmctl_en [24:24] */
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_en_MASK             0x01000000
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_en_SHIFT            24
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_en_DEFAULT          0x00000000

/* MOCA_PHY :: ADC_TMCTRL_REG :: adc_tmctl_buf_size [23:16] */
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_buf_size_MASK       0x00ff0000
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_buf_size_SHIFT      16
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_buf_size_DEFAULT    0x00000000

/* MOCA_PHY :: ADC_TMCTRL_REG :: adc_tmctl_base_address [15:00] */
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_base_address_MASK   0x0000ffff
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_base_address_SHIFT  0
#define BCHP_MOCA_PHY_ADC_TMCTRL_REG_adc_tmctl_base_address_DEFAULT 0x00000000

/***************************************************************************
 *ADC_TMSTAT_REG - ADC Test Mode status register
 ***************************************************************************/
/* MOCA_PHY :: ADC_TMSTAT_REG :: reserved0 [31:02] */
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_reserved0_MASK                0xfffffffc
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_reserved0_SHIFT               2

/* MOCA_PHY :: ADC_TMSTAT_REG :: adc_tmctl_almost_full [01:01] */
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_adc_tmctl_almost_full_MASK    0x00000002
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_adc_tmctl_almost_full_SHIFT   1
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_adc_tmctl_almost_full_DEFAULT 0x00000000

/* MOCA_PHY :: ADC_TMSTAT_REG :: adc_tmctl_done [00:00] */
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_adc_tmctl_done_MASK           0x00000001
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_adc_tmctl_done_SHIFT          0
#define BCHP_MOCA_PHY_ADC_TMSTAT_REG_adc_tmctl_done_DEFAULT        0x00000000

/***************************************************************************
 *HPF_PARM_REG_1 - HPF Poles and Gains
 ***************************************************************************/
/* MOCA_PHY :: HPF_PARM_REG_1 :: rx_hpf_gain [31:16] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_gain_MASK              0xffff0000
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_gain_SHIFT             16
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_gain_DEFAULT           0x00000000

/* MOCA_PHY :: HPF_PARM_REG_1 :: rx_hpf_pole [15:00] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_pole_MASK              0x0000ffff
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_pole_SHIFT             0
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_pole_DEFAULT           0x00000000

/***************************************************************************
 *HPF_PARM_REG_2 - HPF Poles and Gains
 ***************************************************************************/
/* MOCA_PHY :: HPF_PARM_REG_2 :: rx_hpf_gain_turbo [31:16] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_gain_turbo_MASK        0xffff0000
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_gain_turbo_SHIFT       16
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_gain_turbo_DEFAULT     0x00000000

/* MOCA_PHY :: HPF_PARM_REG_2 :: rx_hpf_pole_turbo [15:00] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_pole_turbo_MASK        0x0000ffff
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_pole_turbo_SHIFT       0
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_pole_turbo_DEFAULT     0x00000000

/***************************************************************************
 *PHY_DELAYES_REG - Delays in the PHY and some TDU parameters
 ***************************************************************************/
/* MOCA_PHY :: PHY_DELAYES_REG :: reserved0 [31:31] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved0_MASK               0x80000000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved0_SHIFT              31

/* MOCA_PHY :: PHY_DELAYES_REG :: pp_ac_maxf_cnt_1 [30:24] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_pp_ac_maxf_cnt_1_MASK        0x7f000000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_pp_ac_maxf_cnt_1_SHIFT       24
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_pp_ac_maxf_cnt_1_DEFAULT     0x00000000

/* MOCA_PHY :: PHY_DELAYES_REG :: reserved1 [23:21] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved1_MASK               0x00e00000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved1_SHIFT              21

/* MOCA_PHY :: PHY_DELAYES_REG :: burst_start_delay [20:12] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_start_delay_MASK       0x001ff000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_start_delay_SHIFT      12
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_start_delay_DEFAULT    0x00000000

/* MOCA_PHY :: PHY_DELAYES_REG :: reserved2 [11:11] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved2_MASK               0x00000800
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved2_SHIFT              11

/* MOCA_PHY :: PHY_DELAYES_REG :: burst_init_delay [10:00] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_init_delay_MASK        0x000007ff
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_init_delay_SHIFT       0
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_init_delay_DEFAULT     0x00000000

/***************************************************************************
 *PHY_DELAYES_REG_2 - PHY Delays #2
 ***************************************************************************/
/* MOCA_PHY :: PHY_DELAYES_REG_2 :: fc_sfo_conv_factor_turbo [31:16] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_fc_sfo_conv_factor_turbo_MASK 0xffff0000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_fc_sfo_conv_factor_turbo_SHIFT 16
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_fc_sfo_conv_factor_turbo_DEFAULT 0x00000000

/* MOCA_PHY :: PHY_DELAYES_REG_2 :: mpd_gap_delay [15:08] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_gap_delay_MASK         0x0000ff00
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_gap_delay_SHIFT        8
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_gap_delay_DEFAULT      0x00000000

/* MOCA_PHY :: PHY_DELAYES_REG_2 :: mpd_rx_delay [07:00] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_rx_delay_MASK          0x000000ff
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_rx_delay_SHIFT         0
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_rx_delay_DEFAULT       0x00000000

/***************************************************************************
 *RX_IQ_REG_1 - Rx IQ parameters for Noraml mode
 ***************************************************************************/
/* MOCA_PHY :: RX_IQ_REG_1 :: reserved0 [31:25] */
#define BCHP_MOCA_PHY_RX_IQ_REG_1_reserved0_MASK                   0xfe000000
#define BCHP_MOCA_PHY_RX_IQ_REG_1_reserved0_SHIFT                  25

/* MOCA_PHY :: RX_IQ_REG_1 :: rx_iq_scale_q_norm [24:24] */
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_scale_q_norm_MASK          0x01000000
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_scale_q_norm_SHIFT         24
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_scale_q_norm_DEFAULT       0x00000000

/* MOCA_PHY :: RX_IQ_REG_1 :: rx_iq_cor_teta_norm [23:12] */
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_cor_teta_norm_MASK         0x00fff000
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_cor_teta_norm_SHIFT        12
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_cor_teta_norm_DEFAULT      0x00000000

/* MOCA_PHY :: RX_IQ_REG_1 :: rx_iq_cor_rho_norm [11:00] */
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_cor_rho_norm_MASK          0x00000fff
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_cor_rho_norm_SHIFT         0
#define BCHP_MOCA_PHY_RX_IQ_REG_1_rx_iq_cor_rho_norm_DEFAULT       0x00000000

/***************************************************************************
 *SP_RX_REG_0 - SP Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_0 :: sp_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_0_sp_rx_bits7_0_MASK               0xffffffff
#define BCHP_MOCA_PHY_SP_RX_REG_0_sp_rx_bits7_0_SHIFT              0
#define BCHP_MOCA_PHY_SP_RX_REG_0_sp_rx_bits7_0_DEFAULT            0x00000000

/***************************************************************************
 *SP_RX_REG_1 - SP Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_1 :: sp_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_1_sp_rx_bits15_8_MASK              0xffffffff
#define BCHP_MOCA_PHY_SP_RX_REG_1_sp_rx_bits15_8_SHIFT             0
#define BCHP_MOCA_PHY_SP_RX_REG_1_sp_rx_bits15_8_DEFAULT           0x00000000

/***************************************************************************
 *SP_RX_REG_2 - SP Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_2 :: sp_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_2_sp_rx_bits23_16_MASK             0xffffffff
#define BCHP_MOCA_PHY_SP_RX_REG_2_sp_rx_bits23_16_SHIFT            0
#define BCHP_MOCA_PHY_SP_RX_REG_2_sp_rx_bits23_16_DEFAULT          0x00000000

/***************************************************************************
 *SP_RX_REG_3 - SP Rx bits 29-24
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_3 :: reserved0 [31:24] */
#define BCHP_MOCA_PHY_SP_RX_REG_3_reserved0_MASK                   0xff000000
#define BCHP_MOCA_PHY_SP_RX_REG_3_reserved0_SHIFT                  24

/* MOCA_PHY :: SP_RX_REG_3 :: sp_rx_bits29_24 [23:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_3_sp_rx_bits29_24_MASK             0x00ffffff
#define BCHP_MOCA_PHY_SP_RX_REG_3_sp_rx_bits29_24_SHIFT            0
#define BCHP_MOCA_PHY_SP_RX_REG_3_sp_rx_bits29_24_DEFAULT          0x00000000

/***************************************************************************
 *AFE_COUNTERS_REG - AFE Counters
 ***************************************************************************/
/* MOCA_PHY :: AFE_COUNTERS_REG :: afe_goerzel_count [31:16] */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_goerzel_count_MASK      0xffff0000
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_goerzel_count_SHIFT     16
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_goerzel_count_DEFAULT   0x00000000

/* MOCA_PHY :: AFE_COUNTERS_REG :: afe_gain_settling_time_short [15:08] */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_short_MASK 0x0000ff00
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_short_SHIFT 8
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_short_DEFAULT 0x00000000

/* MOCA_PHY :: AFE_COUNTERS_REG :: afe_gain_settling_time_long [07:00] */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_long_MASK 0x000000ff
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_long_SHIFT 0
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_long_DEFAULT 0x00000000

/***************************************************************************
 *TXON_TIMER_REG - TXON Timer
 ***************************************************************************/
/* MOCA_PHY :: TXON_TIMER_REG :: conv_txon_timer_load_value [31:16] */
#define BCHP_MOCA_PHY_TXON_TIMER_REG_conv_txon_timer_load_value_MASK 0xffff0000
#define BCHP_MOCA_PHY_TXON_TIMER_REG_conv_txon_timer_load_value_SHIFT 16
#define BCHP_MOCA_PHY_TXON_TIMER_REG_conv_txon_timer_load_value_DEFAULT 0x00000000

/* MOCA_PHY :: TXON_TIMER_REG :: trx_txon_timer_load_value [15:00] */
#define BCHP_MOCA_PHY_TXON_TIMER_REG_trx_txon_timer_load_value_MASK 0x0000ffff
#define BCHP_MOCA_PHY_TXON_TIMER_REG_trx_txon_timer_load_value_SHIFT 0
#define BCHP_MOCA_PHY_TXON_TIMER_REG_trx_txon_timer_load_value_DEFAULT 0x00000000

/***************************************************************************
 *TXOFF_TIMER_REG - TXOFF Timer
 ***************************************************************************/
/* MOCA_PHY :: TXOFF_TIMER_REG :: wait_after_high_r [31:28] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_high_r_MASK       0xf0000000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_high_r_SHIFT      28
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_high_r_DEFAULT    0x00000000

/* MOCA_PHY :: TXOFF_TIMER_REG :: wait_after_turn_on_switch [27:24] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_turn_on_switch_MASK 0x0f000000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_turn_on_switch_SHIFT 24
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_turn_on_switch_DEFAULT 0x00000000

/* MOCA_PHY :: TXOFF_TIMER_REG :: spare [23:22] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_spare_MASK                   0x00c00000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_spare_SHIFT                  22
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_spare_DEFAULT                0x00000000

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr_postgain [21:21] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_postgain_MASK    0x00200000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_postgain_SHIFT   21
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_postgain_DEFAULT 0x00000000

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr2_postgain [20:20] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_postgain_MASK   0x00100000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_postgain_SHIFT  20
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_postgain_DEFAULT 0x00000000

/* MOCA_PHY :: TXOFF_TIMER_REG :: mix_shrtr_postgain [19:19] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_postgain_MASK      0x00080000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_postgain_SHIFT     19
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_postgain_DEFAULT   0x00000000

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr_pregain [18:18] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_pregain_MASK     0x00040000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_pregain_SHIFT    18
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_pregain_DEFAULT  0x00000001

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr2_pregain [17:17] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_pregain_MASK    0x00020000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_pregain_SHIFT   17
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_pregain_DEFAULT 0x00000001

/* MOCA_PHY :: TXOFF_TIMER_REG :: mix_shrtr_pregain [16:16] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_pregain_MASK       0x00010000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_pregain_SHIFT      16
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_pregain_DEFAULT    0x00000001

/* MOCA_PHY :: TXOFF_TIMER_REG :: conv_txoff_timer_load_value [15:08] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_conv_txoff_timer_load_value_MASK 0x0000ff00
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_conv_txoff_timer_load_value_SHIFT 8
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_conv_txoff_timer_load_value_DEFAULT 0x00000000

/* MOCA_PHY :: TXOFF_TIMER_REG :: trx_txoff_timer_load_value [07:00] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_trx_txoff_timer_load_value_MASK 0x000000ff
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_trx_txoff_timer_load_value_SHIFT 0
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_trx_txoff_timer_load_value_DEFAULT 0x00000000

/***************************************************************************
 *RXON_TIMER_REG - RXON Timer
 ***************************************************************************/
/* MOCA_PHY :: RXON_TIMER_REG :: conv_rxon_timer_load_value [31:16] */
#define BCHP_MOCA_PHY_RXON_TIMER_REG_conv_rxon_timer_load_value_MASK 0xffff0000
#define BCHP_MOCA_PHY_RXON_TIMER_REG_conv_rxon_timer_load_value_SHIFT 16
#define BCHP_MOCA_PHY_RXON_TIMER_REG_conv_rxon_timer_load_value_DEFAULT 0x00000000

/* MOCA_PHY :: RXON_TIMER_REG :: trx_rxon_timer_load_value [15:00] */
#define BCHP_MOCA_PHY_RXON_TIMER_REG_trx_rxon_timer_load_value_MASK 0x0000ffff
#define BCHP_MOCA_PHY_RXON_TIMER_REG_trx_rxon_timer_load_value_SHIFT 0
#define BCHP_MOCA_PHY_RXON_TIMER_REG_trx_rxon_timer_load_value_DEFAULT 0x00000000

/***************************************************************************
 *AGC_PARM_REG_1 - AGC Parameter - Windows
 ***************************************************************************/
/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_unlock_th_cnt_limit [31:29] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_th_cnt_limit_MASK  0xe0000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_th_cnt_limit_SHIFT 29
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_th_cnt_limit_DEFAULT 0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_unlock_tl_cnt_limit [28:26] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_tl_cnt_limit_MASK  0x1c000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_tl_cnt_limit_SHIFT 26
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_tl_cnt_limit_DEFAULT 0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_gain_offset [25:18] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_gain_offset_MASK          0x03fc0000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_gain_offset_SHIFT         18
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_gain_offset_DEFAULT       0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_count_slide_win_m2 [17:15] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m2_MASK 0x00038000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m2_SHIFT 15
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m2_DEFAULT 0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_count_slide_win_m1 [14:12] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m1_MASK 0x00007000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m1_SHIFT 12
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m1_DEFAULT 0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_count_slide_win_m0 [11:09] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m0_MASK 0x00000e00
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m0_SHIFT 9
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m0_DEFAULT 0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_slide_win_n2 [08:06] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n2_MASK 0x000001c0
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n2_SHIFT 6
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n2_DEFAULT 0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_slide_win_n1 [05:03] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n1_MASK 0x00000038
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n1_SHIFT 3
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n1_DEFAULT 0x00000000

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_slide_win_n0 [02:00] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n0_MASK 0x00000007
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n0_SHIFT 0
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n0_DEFAULT 0x00000000

/***************************************************************************
 *AGC_PARM_REG_2 - AGC Parameter - Threshold
 ***************************************************************************/
/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_sm_iter_num [31:29] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_sm_iter_num_MASK          0xe0000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_sm_iter_num_SHIFT         29
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_sm_iter_num_DEFAULT       0x00000000

/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_gain_slope [28:20] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_slope_MASK           0x1ff00000
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_slope_SHIFT          20
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_slope_DEFAULT        0x00000000

/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_gain_pkt_det_th [19:10] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_pkt_det_th_MASK      0x000ffc00
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_pkt_det_th_SHIFT     10
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_pkt_det_th_DEFAULT   0x00000000

/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_gain_up_win_th [09:00] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_up_win_th_MASK       0x000003ff
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_up_win_th_SHIFT      0
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_up_win_th_DEFAULT    0x00000000

/***************************************************************************
 *AGC_PARM_REG_3 - AGC Parameter Gain Settings
 ***************************************************************************/
/* MOCA_PHY :: AGC_PARM_REG_3 :: reserved0 [31:27] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_reserved0_MASK                0xf8000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_reserved0_SHIFT               27

/* MOCA_PHY :: AGC_PARM_REG_3 :: agc_gain_gain_calc9 [26:18] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc9_MASK      0x07fc0000
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc9_SHIFT     18
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc9_DEFAULT   0x00000000

/* MOCA_PHY :: AGC_PARM_REG_3 :: agc_gain_gain_calc8 [17:10] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc8_MASK      0x0003fc00
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc8_SHIFT     10
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc8_DEFAULT   0x00000000

/* MOCA_PHY :: AGC_PARM_REG_3 :: agc_gain_pkt_det_th_b [09:00] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_pkt_det_th_b_MASK    0x000003ff
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_pkt_det_th_b_SHIFT   0
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_pkt_det_th_b_DEFAULT 0x00000000

/***************************************************************************
 *RX_IQ_REG_2 - Rx IQ parameters for Turbo mode
 ***************************************************************************/
/* MOCA_PHY :: RX_IQ_REG_2 :: reserved0 [31:25] */
#define BCHP_MOCA_PHY_RX_IQ_REG_2_reserved0_MASK                   0xfe000000
#define BCHP_MOCA_PHY_RX_IQ_REG_2_reserved0_SHIFT                  25

/* MOCA_PHY :: RX_IQ_REG_2 :: rx_iq_scale_q_turbo [24:24] */
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_scale_q_turbo_MASK         0x01000000
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_scale_q_turbo_SHIFT        24
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_scale_q_turbo_DEFAULT      0x00000000

/* MOCA_PHY :: RX_IQ_REG_2 :: rx_iq_cor_teta_turbo [23:12] */
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_cor_teta_turbo_MASK        0x00fff000
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_cor_teta_turbo_SHIFT       12
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_cor_teta_turbo_DEFAULT     0x00000000

/* MOCA_PHY :: RX_IQ_REG_2 :: rx_iq_cor_rho_turbo [11:00] */
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_cor_rho_turbo_MASK         0x00000fff
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_cor_rho_turbo_SHIFT        0
#define BCHP_MOCA_PHY_RX_IQ_REG_2_rx_iq_cor_rho_turbo_DEFAULT      0x00000000

/***************************************************************************
 *FIXED_REG_9 - Fixed Register #9
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_9 :: reserved0 [31:25] */
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved0_MASK                   0xfe000000
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved0_SHIFT                  25

/* MOCA_PHY :: FIXED_REG_9 :: agc_gain_gain_calc10 [24:15] */
#define BCHP_MOCA_PHY_FIXED_REG_9_agc_gain_gain_calc10_MASK        0x01ff8000
#define BCHP_MOCA_PHY_FIXED_REG_9_agc_gain_gain_calc10_SHIFT       15
#define BCHP_MOCA_PHY_FIXED_REG_9_agc_gain_gain_calc10_DEFAULT     0x00000000

/* MOCA_PHY :: FIXED_REG_9 :: spare [14:14] */
#define BCHP_MOCA_PHY_FIXED_REG_9_spare_MASK                       0x00004000
#define BCHP_MOCA_PHY_FIXED_REG_9_spare_SHIFT                      14
#define BCHP_MOCA_PHY_FIXED_REG_9_spare_DEFAULT                    0x00000000

/* MOCA_PHY :: FIXED_REG_9 :: des_key_sel [13:13] */
#define BCHP_MOCA_PHY_FIXED_REG_9_des_key_sel_MASK                 0x00002000
#define BCHP_MOCA_PHY_FIXED_REG_9_des_key_sel_SHIFT                13
#define BCHP_MOCA_PHY_FIXED_REG_9_des_key_sel_DEFAULT              0x00000000

/* MOCA_PHY :: FIXED_REG_9 :: tx_flip_spectrum [12:12] */
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_flip_spectrum_MASK            0x00001000
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_flip_spectrum_SHIFT           12
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_flip_spectrum_DEFAULT         0x00000000

/* MOCA_PHY :: FIXED_REG_9 :: reserved1 [11:10] */
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved1_MASK                   0x00000c00
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved1_SHIFT                  10

/* MOCA_PHY :: FIXED_REG_9 :: tx_digital_gain [09:00] */
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_digital_gain_MASK             0x000003ff
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_digital_gain_SHIFT            0
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_digital_gain_DEFAULT          0x00000000

/***************************************************************************
 *FIXED_REG_10 - Fixed Register #10
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_10 :: fc_sfo_conv_factor [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_10_fc_sfo_conv_factor_MASK         0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_10_fc_sfo_conv_factor_SHIFT        16
#define BCHP_MOCA_PHY_FIXED_REG_10_fc_sfo_conv_factor_DEFAULT      0x00000000

/* MOCA_PHY :: FIXED_REG_10 :: probe3_miu_factor [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_10_probe3_miu_factor_MASK          0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_10_probe3_miu_factor_SHIFT         0
#define BCHP_MOCA_PHY_FIXED_REG_10_probe3_miu_factor_DEFAULT       0x00000000

/***************************************************************************
 *INTER_STAT_REG - Interrupt Status
 ***************************************************************************/
/* MOCA_PHY :: INTER_STAT_REG :: reserved0 [31:02] */
#define BCHP_MOCA_PHY_INTER_STAT_REG_reserved0_MASK                0xfffffffc
#define BCHP_MOCA_PHY_INTER_STAT_REG_reserved0_SHIFT               2

/* MOCA_PHY :: INTER_STAT_REG :: fec_error_int_stat [01:01] */
#define BCHP_MOCA_PHY_INTER_STAT_REG_fec_error_int_stat_MASK       0x00000002
#define BCHP_MOCA_PHY_INTER_STAT_REG_fec_error_int_stat_SHIFT      1
#define BCHP_MOCA_PHY_INTER_STAT_REG_fec_error_int_stat_DEFAULT    0x00000000

/* MOCA_PHY :: INTER_STAT_REG :: acq_fail_int_stat [00:00] */
#define BCHP_MOCA_PHY_INTER_STAT_REG_acq_fail_int_stat_MASK        0x00000001
#define BCHP_MOCA_PHY_INTER_STAT_REG_acq_fail_int_stat_SHIFT       0
#define BCHP_MOCA_PHY_INTER_STAT_REG_acq_fail_int_stat_DEFAULT     0x00000000

/***************************************************************************
 *FIXED_REG_11 - Fixed Register #11
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_11 :: reserved0 [31:21] */
#define BCHP_MOCA_PHY_FIXED_REG_11_reserved0_MASK                  0xffe00000
#define BCHP_MOCA_PHY_FIXED_REG_11_reserved0_SHIFT                 21

/* MOCA_PHY :: FIXED_REG_11 :: tp_ma_pc_sel [20:19] */
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_ma_pc_sel_MASK               0x00180000
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_ma_pc_sel_SHIFT              19
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_ma_pc_sel_DEFAULT            0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: tp_ac_cc_sel [18:17] */
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_ac_cc_sel_MASK               0x00060000
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_ac_cc_sel_SHIFT              17
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_ac_cc_sel_DEFAULT            0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: adc_tp_rate_sel [16:15] */
#define BCHP_MOCA_PHY_FIXED_REG_11_adc_tp_rate_sel_MASK            0x00018000
#define BCHP_MOCA_PHY_FIXED_REG_11_adc_tp_rate_sel_SHIFT           15
#define BCHP_MOCA_PHY_FIXED_REG_11_adc_tp_rate_sel_DEFAULT         0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: fec_err_interrupt_en [14:14] */
#define BCHP_MOCA_PHY_FIXED_REG_11_fec_err_interrupt_en_MASK       0x00004000
#define BCHP_MOCA_PHY_FIXED_REG_11_fec_err_interrupt_en_SHIFT      14
#define BCHP_MOCA_PHY_FIXED_REG_11_fec_err_interrupt_en_DEFAULT    0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: acq_fail_interrupt_en [13:13] */
#define BCHP_MOCA_PHY_FIXED_REG_11_acq_fail_interrupt_en_MASK      0x00002000
#define BCHP_MOCA_PHY_FIXED_REG_11_acq_fail_interrupt_en_SHIFT     13
#define BCHP_MOCA_PHY_FIXED_REG_11_acq_fail_interrupt_en_DEFAULT   0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: asic_tp_mux_sel [12:12] */
#define BCHP_MOCA_PHY_FIXED_REG_11_asic_tp_mux_sel_MASK            0x00001000
#define BCHP_MOCA_PHY_FIXED_REG_11_asic_tp_mux_sel_SHIFT           12
#define BCHP_MOCA_PHY_FIXED_REG_11_asic_tp_mux_sel_DEFAULT         0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: spare_tp_sel [11:08] */
#define BCHP_MOCA_PHY_FIXED_REG_11_spare_tp_sel_MASK               0x00000f00
#define BCHP_MOCA_PHY_FIXED_REG_11_spare_tp_sel_SHIFT              8
#define BCHP_MOCA_PHY_FIXED_REG_11_spare_tp_sel_DEFAULT            0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: ctrl_tp_sel [07:04] */
#define BCHP_MOCA_PHY_FIXED_REG_11_ctrl_tp_sel_MASK                0x000000f0
#define BCHP_MOCA_PHY_FIXED_REG_11_ctrl_tp_sel_SHIFT               4
#define BCHP_MOCA_PHY_FIXED_REG_11_ctrl_tp_sel_DEFAULT             0x00000000

/* MOCA_PHY :: FIXED_REG_11 :: data_tp_sel [03:00] */
#define BCHP_MOCA_PHY_FIXED_REG_11_data_tp_sel_MASK                0x0000000f
#define BCHP_MOCA_PHY_FIXED_REG_11_data_tp_sel_SHIFT               0
#define BCHP_MOCA_PHY_FIXED_REG_11_data_tp_sel_DEFAULT             0x00000000

/***************************************************************************
 *FIXED_REG_12 - Fixed Register #12
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_12 :: reserved0 [31:26] */
#define BCHP_MOCA_PHY_FIXED_REG_12_reserved0_MASK                  0xfc000000
#define BCHP_MOCA_PHY_FIXED_REG_12_reserved0_SHIFT                 26

/* MOCA_PHY :: FIXED_REG_12 :: tx_iqcompensator_qdc_sel [25:13] */
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_qdc_sel_MASK   0x03ffe000
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_qdc_sel_SHIFT  13
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_qdc_sel_DEFAULT 0x00000000

/* MOCA_PHY :: FIXED_REG_12 :: tx_iqcompensator_a_sel [12:00] */
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_a_sel_MASK     0x00001fff
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_a_sel_SHIFT    0
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_a_sel_DEFAULT  0x00000000

/***************************************************************************
 *FIXED_REG_13 - Fixed Register #13
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_13 :: reserved0 [31:26] */
#define BCHP_MOCA_PHY_FIXED_REG_13_reserved0_MASK                  0xfc000000
#define BCHP_MOCA_PHY_FIXED_REG_13_reserved0_SHIFT                 26

/* MOCA_PHY :: FIXED_REG_13 :: tx_iqcompensator_idc_sel [25:13] */
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_idc_sel_MASK   0x03ffe000
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_idc_sel_SHIFT  13
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_idc_sel_DEFAULT 0x00000000

/* MOCA_PHY :: FIXED_REG_13 :: tx_iqcompensator_b_sel [12:00] */
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_b_sel_MASK     0x00001fff
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_b_sel_SHIFT    0
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_b_sel_DEFAULT  0x00000000

/***************************************************************************
 *FIXED_REG_14 - Fixed Register #14
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_14 :: preamble_extend_mode [31:31] */
#define BCHP_MOCA_PHY_FIXED_REG_14_preamble_extend_mode_MASK       0x80000000
#define BCHP_MOCA_PHY_FIXED_REG_14_preamble_extend_mode_SHIFT      31
#define BCHP_MOCA_PHY_FIXED_REG_14_preamble_extend_mode_DEFAULT    0x00000000

/* MOCA_PHY :: FIXED_REG_14 :: preamble_extend [30:30] */
#define BCHP_MOCA_PHY_FIXED_REG_14_preamble_extend_MASK            0x40000000
#define BCHP_MOCA_PHY_FIXED_REG_14_preamble_extend_SHIFT           30
#define BCHP_MOCA_PHY_FIXED_REG_14_preamble_extend_DEFAULT         0x00000000

/* MOCA_PHY :: FIXED_REG_14 :: tone_refresh_timing [29:16] */
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_refresh_timing_MASK        0x3fff0000
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_refresh_timing_SHIFT       16
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_refresh_timing_DEFAULT     0x00000000

/* MOCA_PHY :: FIXED_REG_14 :: tone_gain [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_gain_MASK                  0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_gain_SHIFT                 0
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_gain_DEFAULT               0x00000000

/***************************************************************************
 *FIXED_REG_15 - Fixed Register #15
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_15 :: osc_conv_factor_real [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_real_MASK       0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_real_SHIFT      16
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_real_DEFAULT    0x00000000

/* MOCA_PHY :: FIXED_REG_15 :: osc_conv_factor_imag [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_imag_MASK       0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_imag_SHIFT      0
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_imag_DEFAULT    0x00000000

/***************************************************************************
 *FIXED_REG_16 - Fixed Register #16
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_16 :: reserved0 [31:26] */
#define BCHP_MOCA_PHY_FIXED_REG_16_reserved0_MASK                  0xfc000000
#define BCHP_MOCA_PHY_FIXED_REG_16_reserved0_SHIFT                 26

/* MOCA_PHY :: FIXED_REG_16 :: tx_iqcompensator_b_sel_turbo [25:13] */
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_iqcompensator_b_sel_turbo_MASK 0x03ffe000
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_iqcompensator_b_sel_turbo_SHIFT 13
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_iqcompensator_b_sel_turbo_DEFAULT 0x00000000

/* MOCA_PHY :: FIXED_REG_16 :: tx_iqcompensator_a_sel_turbo [12:00] */
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_iqcompensator_a_sel_turbo_MASK 0x00001fff
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_iqcompensator_a_sel_turbo_SHIFT 0
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_iqcompensator_a_sel_turbo_DEFAULT 0x00000000

/***************************************************************************
 *COG_STAT - CoG Status Register
 ***************************************************************************/
/* MOCA_PHY :: COG_STAT :: reserved0 [31:08] */
#define BCHP_MOCA_PHY_COG_STAT_reserved0_MASK                      0xffffff00
#define BCHP_MOCA_PHY_COG_STAT_reserved0_SHIFT                     8

/* MOCA_PHY :: COG_STAT :: cog_offset_probe3 [07:00] */
#define BCHP_MOCA_PHY_COG_STAT_cog_offset_probe3_MASK              0x000000ff
#define BCHP_MOCA_PHY_COG_STAT_cog_offset_probe3_SHIFT             0
#define BCHP_MOCA_PHY_COG_STAT_cog_offset_probe3_DEFAULT           0x00000000

/***************************************************************************
 *INST_AGC_VGA_LUT_MEM%i - RAM_REGISTER
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_BASE             0x0028a000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_START            0
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_END              255
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *INST_AGC_VGA_LUT_MEM%i - RAM_REGISTER
 ***************************************************************************/
/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: reserved0 [31:27] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_reserved0_MASK         0xf8000000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_reserved0_SHIFT        27

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: total [26:17] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_total_MASK             0x07fe0000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_total_SHIFT            17

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: lna [16:13] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_lna_MASK               0x0001e000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_lna_SHIFT              13

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: RFpga_gain [12:09] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_RFpga_gain_MASK        0x00001e00
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_RFpga_gain_SHIFT       9

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: filtGain [08:06] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_filtGain_MASK          0x000001c0
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_filtGain_SHIFT         6

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: IFpgaGain [05:00] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_IFpgaGain_MASK         0x0000003f
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_IFpgaGain_SHIFT        0


/***************************************************************************
 *LP1_RX_REG_0 - LP1 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_0 :: lp1_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_0_lp1_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_0_lp1_rx_bits7_0_SHIFT            0
#define BCHP_MOCA_PHY_LP1_RX_REG_0_lp1_rx_bits7_0_DEFAULT          0x00000000

/***************************************************************************
 *LP1_RX_REG_1 - LP1 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_1 :: lp1_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_1_lp1_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_1_lp1_rx_bits15_8_SHIFT           0
#define BCHP_MOCA_PHY_LP1_RX_REG_1_lp1_rx_bits15_8_DEFAULT         0x00000000

/***************************************************************************
 *LP1_RX_REG_2 - LP1 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_2 :: lp1_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_2_lp1_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_2_lp1_rx_bits23_16_SHIFT          0
#define BCHP_MOCA_PHY_LP1_RX_REG_2_lp1_rx_bits23_16_DEFAULT        0x00000000

/***************************************************************************
 *LP1_RX_REG_3 - LP1 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_3 :: lp1_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_3_lp1_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_3_lp1_rx_bits31_24_SHIFT          0
#define BCHP_MOCA_PHY_LP1_RX_REG_3_lp1_rx_bits31_24_DEFAULT        0x00000000

/***************************************************************************
 *LP1_RX_REG_4 - LP1 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_4 :: lp1_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_4_lp1_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_4_lp1_rx_bits39_32_SHIFT          0
#define BCHP_MOCA_PHY_LP1_RX_REG_4_lp1_rx_bits39_32_DEFAULT        0x00000000

/***************************************************************************
 *LP1_RX_REG_5 - LP1 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_5 :: lp1_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_5_lp1_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_5_lp1_rx_bits47_40_SHIFT          0
#define BCHP_MOCA_PHY_LP1_RX_REG_5_lp1_rx_bits47_40_DEFAULT        0x00000000

/***************************************************************************
 *LP1_RX_REG_6 - LP1 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_6 :: lp1_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_6_lp1_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_6_lp1_rx_bits55_48_SHIFT          0
#define BCHP_MOCA_PHY_LP1_RX_REG_6_lp1_rx_bits55_48_DEFAULT        0x00000000

/***************************************************************************
 *LP1_RX_REG_7 - LP1 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_7 :: lp1_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_7_lp1_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_7_lp1_rx_bits63_56_SHIFT          0
#define BCHP_MOCA_PHY_LP1_RX_REG_7_lp1_rx_bits63_56_DEFAULT        0x00000000

/***************************************************************************
 *LP2_RX_REG_0 - LP2 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_0 :: lp2_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_0_lp2_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_0_lp2_rx_bits7_0_SHIFT            0
#define BCHP_MOCA_PHY_LP2_RX_REG_0_lp2_rx_bits7_0_DEFAULT          0x00000000

/***************************************************************************
 *LP2_RX_REG_1 - LP2 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_1 :: lp2_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_1_lp2_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_1_lp2_rx_bits15_8_SHIFT           0
#define BCHP_MOCA_PHY_LP2_RX_REG_1_lp2_rx_bits15_8_DEFAULT         0x00000000

/***************************************************************************
 *LP2_RX_REG_2 - LP2 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_2 :: lp2_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_2_lp2_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_2_lp2_rx_bits23_16_SHIFT          0
#define BCHP_MOCA_PHY_LP2_RX_REG_2_lp2_rx_bits23_16_DEFAULT        0x00000000

/***************************************************************************
 *LP2_RX_REG_3 - LP2 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_3 :: lp2_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_3_lp2_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_3_lp2_rx_bits31_24_SHIFT          0
#define BCHP_MOCA_PHY_LP2_RX_REG_3_lp2_rx_bits31_24_DEFAULT        0x00000000

/***************************************************************************
 *LP2_RX_REG_4 - LP2 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_4 :: lp2_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_4_lp2_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_4_lp2_rx_bits39_32_SHIFT          0
#define BCHP_MOCA_PHY_LP2_RX_REG_4_lp2_rx_bits39_32_DEFAULT        0x00000000

/***************************************************************************
 *LP2_RX_REG_5 - LP2 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_5 :: lp2_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_5_lp2_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_5_lp2_rx_bits47_40_SHIFT          0
#define BCHP_MOCA_PHY_LP2_RX_REG_5_lp2_rx_bits47_40_DEFAULT        0x00000000

/***************************************************************************
 *LP2_RX_REG_6 - LP2 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_6 :: lp2_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_6_lp2_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_6_lp2_rx_bits55_48_SHIFT          0
#define BCHP_MOCA_PHY_LP2_RX_REG_6_lp2_rx_bits55_48_DEFAULT        0x00000000

/***************************************************************************
 *LP2_RX_REG_7 - LP2 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_7 :: lp2_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_7_lp2_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_7_lp2_rx_bits63_56_SHIFT          0
#define BCHP_MOCA_PHY_LP2_RX_REG_7_lp2_rx_bits63_56_DEFAULT        0x00000000

/***************************************************************************
 *LP3_RX_REG_0 - LP3 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_0 :: lp3_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_0_lp3_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_0_lp3_rx_bits7_0_SHIFT            0
#define BCHP_MOCA_PHY_LP3_RX_REG_0_lp3_rx_bits7_0_DEFAULT          0x00000000

/***************************************************************************
 *LP3_RX_REG_1 - LP3 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_1 :: lp3_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_1_lp3_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_1_lp3_rx_bits15_8_SHIFT           0
#define BCHP_MOCA_PHY_LP3_RX_REG_1_lp3_rx_bits15_8_DEFAULT         0x00000000

/***************************************************************************
 *LP3_RX_REG_2 - LP3 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_2 :: lp3_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_2_lp3_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_2_lp3_rx_bits23_16_SHIFT          0
#define BCHP_MOCA_PHY_LP3_RX_REG_2_lp3_rx_bits23_16_DEFAULT        0x00000000

/***************************************************************************
 *LP3_RX_REG_3 - LP3 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_3 :: lp3_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_3_lp3_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_3_lp3_rx_bits31_24_SHIFT          0
#define BCHP_MOCA_PHY_LP3_RX_REG_3_lp3_rx_bits31_24_DEFAULT        0x00000000

/***************************************************************************
 *LP3_RX_REG_4 - LP3 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_4 :: lp3_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_4_lp3_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_4_lp3_rx_bits39_32_SHIFT          0
#define BCHP_MOCA_PHY_LP3_RX_REG_4_lp3_rx_bits39_32_DEFAULT        0x00000000

/***************************************************************************
 *LP3_RX_REG_5 - LP3 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_5 :: lp3_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_5_lp3_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_5_lp3_rx_bits47_40_SHIFT          0
#define BCHP_MOCA_PHY_LP3_RX_REG_5_lp3_rx_bits47_40_DEFAULT        0x00000000

/***************************************************************************
 *LP3_RX_REG_6 - LP3 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_6 :: lp3_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_6_lp3_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_6_lp3_rx_bits55_48_SHIFT          0
#define BCHP_MOCA_PHY_LP3_RX_REG_6_lp3_rx_bits55_48_DEFAULT        0x00000000

/***************************************************************************
 *LP3_RX_REG_7 - LP3 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_7 :: lp3_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_7_lp3_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_7_lp3_rx_bits63_56_SHIFT          0
#define BCHP_MOCA_PHY_LP3_RX_REG_7_lp3_rx_bits63_56_DEFAULT        0x00000000

/***************************************************************************
 *LP4_RX_REG_0 - LP4 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_0 :: lp4_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_0_lp4_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_0_lp4_rx_bits7_0_SHIFT            0
#define BCHP_MOCA_PHY_LP4_RX_REG_0_lp4_rx_bits7_0_DEFAULT          0x00000000

/***************************************************************************
 *LP4_RX_REG_1 - LP4 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_1 :: lp4_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_1_lp4_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_1_lp4_rx_bits15_8_SHIFT           0
#define BCHP_MOCA_PHY_LP4_RX_REG_1_lp4_rx_bits15_8_DEFAULT         0x00000000

/***************************************************************************
 *LP4_RX_REG_2 - LP4 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_2 :: lp4_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_2_lp4_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_2_lp4_rx_bits23_16_SHIFT          0
#define BCHP_MOCA_PHY_LP4_RX_REG_2_lp4_rx_bits23_16_DEFAULT        0x00000000

/***************************************************************************
 *LP4_RX_REG_3 - LP4 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_3 :: lp4_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_3_lp4_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_3_lp4_rx_bits31_24_SHIFT          0
#define BCHP_MOCA_PHY_LP4_RX_REG_3_lp4_rx_bits31_24_DEFAULT        0x00000000

/***************************************************************************
 *LP4_RX_REG_4 - LP4 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_4 :: lp4_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_4_lp4_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_4_lp4_rx_bits39_32_SHIFT          0
#define BCHP_MOCA_PHY_LP4_RX_REG_4_lp4_rx_bits39_32_DEFAULT        0x00000000

/***************************************************************************
 *LP4_RX_REG_5 - LP4 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_5 :: lp4_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_5_lp4_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_5_lp4_rx_bits47_40_SHIFT          0
#define BCHP_MOCA_PHY_LP4_RX_REG_5_lp4_rx_bits47_40_DEFAULT        0x00000000

/***************************************************************************
 *LP4_RX_REG_6 - LP4 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_6 :: lp4_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_6_lp4_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_6_lp4_rx_bits55_48_SHIFT          0
#define BCHP_MOCA_PHY_LP4_RX_REG_6_lp4_rx_bits55_48_DEFAULT        0x00000000

/***************************************************************************
 *LP4_RX_REG_7 - LP4 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_7 :: lp4_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_7_lp4_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_7_lp4_rx_bits63_56_SHIFT          0
#define BCHP_MOCA_PHY_LP4_RX_REG_7_lp4_rx_bits63_56_DEFAULT        0x00000000

/***************************************************************************
 *DES_KEY_REG_1 - DES key sequence  Low Portion
 ***************************************************************************/
/* MOCA_PHY :: DES_KEY_REG_1 :: des_key_1 [31:00] */
#define BCHP_MOCA_PHY_DES_KEY_REG_1_des_key_1_MASK                 0xffffffff
#define BCHP_MOCA_PHY_DES_KEY_REG_1_des_key_1_SHIFT                0
#define BCHP_MOCA_PHY_DES_KEY_REG_1_des_key_1_DEFAULT              0x00000000

/***************************************************************************
 *DES_KEY_REG_2 - DES key sequence  High Portion
 ***************************************************************************/
/* MOCA_PHY :: DES_KEY_REG_2 :: des_key_2 [31:00] */
#define BCHP_MOCA_PHY_DES_KEY_REG_2_des_key_2_MASK                 0xffffffff
#define BCHP_MOCA_PHY_DES_KEY_REG_2_des_key_2_SHIFT                0
#define BCHP_MOCA_PHY_DES_KEY_REG_2_des_key_2_DEFAULT              0x00000000

/***************************************************************************
 *TP_SC_LOCATION - "ProbeII SC1, SC2"
 ***************************************************************************/
/* MOCA_PHY :: TP_SC_LOCATION :: reserved0 [31:16] */
#define BCHP_MOCA_PHY_TP_SC_LOCATION_reserved0_MASK                0xffff0000
#define BCHP_MOCA_PHY_TP_SC_LOCATION_reserved0_SHIFT               16

/* MOCA_PHY :: TP_SC_LOCATION :: tp_sc_1 [15:08] */
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_1_MASK                  0x0000ff00
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_1_SHIFT                 8
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_1_DEFAULT               0x00000000

/* MOCA_PHY :: TP_SC_LOCATION :: tp_sc_2 [07:00] */
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_2_MASK                  0x000000ff
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_2_SHIFT                 0
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_2_DEFAULT               0x00000000

/***************************************************************************
 *BURST_TX_RX_REG_1 - Rx and Tx Burst Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_1 :: goertzel_active [31:31] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_goertzel_active_MASK       0x80000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_goertzel_active_SHIFT      31
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_goertzel_active_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: rx_tx_sel [30:30] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_rx_tx_sel_MASK             0x40000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_rx_tx_sel_SHIFT            30
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_rx_tx_sel_DEFAULT          0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: burst_type [29:27] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_burst_type_MASK            0x38000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_burst_type_SHIFT           27
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_burst_type_DEFAULT         0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: preamble_type [26:24] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_preamble_type_MASK         0x07000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_preamble_type_SHIFT        24
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_preamble_type_DEFAULT      0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: des_enc_enable [23:23] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_des_enc_enable_MASK        0x00800000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_des_enc_enable_SHIFT       23
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_des_enc_enable_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: byte_scram_seed [22:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_byte_scram_seed_MASK       0x007fffff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_byte_scram_seed_SHIFT      0
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_byte_scram_seed_DEFAULT    0x00000000

/***************************************************************************
 *BURST_TX_RX_REG_2 - Rx and Tx Burst Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_2 :: reserved0 [31:18] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_reserved0_MASK             0xfffc0000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_reserved0_SHIFT            18

/* MOCA_PHY :: BURST_TX_RX_REG_2 :: tpcap_en [17:17] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_tpcap_en_MASK              0x00020000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_tpcap_en_SHIFT             17
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_tpcap_en_DEFAULT           0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_2 :: dbg_stop_on_err [16:16] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_dbg_stop_on_err_MASK       0x00010000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_dbg_stop_on_err_SHIFT      16
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_dbg_stop_on_err_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_2 :: n_sym [15:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_n_sym_MASK                 0x0000ffff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_n_sym_SHIFT                0
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_n_sym_DEFAULT              0x00000000

/***************************************************************************
 *BURST_TX_RX_REG_3 - Rx and Tx Burst Parameters #3
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_3 :: frame_len [31:18] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_frame_len_MASK             0xfffc0000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_frame_len_SHIFT            18
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_frame_len_DEFAULT          0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_3 :: burst_duration [17:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_burst_duration_MASK        0x0003ffff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_burst_duration_SHIFT       0
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_burst_duration_DEFAULT     0x00000000

/***************************************************************************
 *BURST_TX_RX_REG_4 - Fec Parameters
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_4 :: fec_pad_len [31:18] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_fec_pad_len_MASK           0xfffc0000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_fec_pad_len_SHIFT          18
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_fec_pad_len_DEFAULT        0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_4 :: no_rs_long [17:12] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_no_rs_long_MASK            0x0003f000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_no_rs_long_SHIFT           12
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_no_rs_long_DEFAULT         0x00000000

/* MOCA_PHY :: BURST_TX_RX_REG_4 :: last_rs_k_t [11:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_last_rs_k_t_MASK           0x00000fff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_last_rs_k_t_SHIFT          0
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_last_rs_k_t_DEFAULT        0x00000000

/***************************************************************************
 *RX_RESULTS_READ_REG - RX Results Reading Register and RX-Learning Parameters Load
 ***************************************************************************/
/* MOCA_PHY :: RX_RESULTS_READ_REG :: rx_learn_param [31:31] */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_learn_param_MASK      0x80000000
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_learn_param_SHIFT     31
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_learn_param_DEFAULT   0x00000000

/* MOCA_PHY :: RX_RESULTS_READ_REG :: agc_learn_sel [30:30] */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_agc_learn_sel_MASK       0x40000000
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_agc_learn_sel_SHIFT      30
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_agc_learn_sel_DEFAULT    0x00000000

/* MOCA_PHY :: RX_RESULTS_READ_REG :: rx_results [29:00] */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_results_MASK          0x3fffffff
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_results_SHIFT         0
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_results_DEFAULT       0x00000000

/***************************************************************************
 *BURST_RX_REG_1 - RX Burst Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_REG_1 :: rx_diversity_major_en [31:31] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rx_diversity_major_en_MASK    0x80000000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rx_diversity_major_en_SHIFT   31
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rx_diversity_major_en_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RX_REG_1 :: rssi_peak_detect_en [30:30] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rssi_peak_detect_en_MASK      0x40000000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rssi_peak_detect_en_SHIFT     30
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rssi_peak_detect_en_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RX_REG_1 :: agc_mode [29:28] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_agc_mode_MASK                 0x30000000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_agc_mode_SHIFT                28
#define BCHP_MOCA_PHY_BURST_RX_REG_1_agc_mode_DEFAULT              0x00000000

/* MOCA_PHY :: BURST_RX_REG_1 :: ma_sp_buff_length [27:20] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_sp_buff_length_MASK        0x0ff00000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_sp_buff_length_SHIFT       20
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_sp_buff_length_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_RX_REG_1 :: ma_lp_buff_length [19:12] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_lp_buff_length_MASK        0x000ff000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_lp_buff_length_SHIFT       12
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_lp_buff_length_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_RX_REG_1 :: pp_state_to_cnt [11:00] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_pp_state_to_cnt_MASK          0x00000fff
#define BCHP_MOCA_PHY_BURST_RX_REG_1_pp_state_to_cnt_SHIFT         0
#define BCHP_MOCA_PHY_BURST_RX_REG_1_pp_state_to_cnt_DEFAULT       0x00000000

/***************************************************************************
 *BURST_RX_INIT_REG_1 - RX Burst Init Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: detect_offset [31:24] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_detect_offset_MASK       0xff000000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_detect_offset_SHIFT      24
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_detect_offset_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: fec_err_int_mask_n [23:23] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_fec_err_int_mask_n_MASK  0x00800000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_fec_err_int_mask_n_SHIFT 23
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_fec_err_int_mask_n_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: acq_fail_int_mask_n [22:22] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_acq_fail_int_mask_n_MASK 0x00400000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_acq_fail_int_mask_n_SHIFT 22
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_acq_fail_int_mask_n_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: reserved0 [21:16] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_reserved0_MASK           0x003f0000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_reserved0_SHIFT          16

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: burst_id [15:00] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_burst_id_MASK            0x0000ffff
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_burst_id_SHIFT           0
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_burst_id_DEFAULT         0x00000000

/***************************************************************************
 *BURST_EYE_DEBUG_REG - RX Burst Eye Debug
 ***************************************************************************/
/* MOCA_PHY :: BURST_EYE_DEBUG_REG :: reserved0 [31:09] */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_reserved0_MASK           0xfffffe00
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_reserved0_SHIFT          9

/* MOCA_PHY :: BURST_EYE_DEBUG_REG :: eye_debug_en [08:08] */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_debug_en_MASK        0x00000100
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_debug_en_SHIFT       8
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_debug_en_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_EYE_DEBUG_REG :: eye_sym_num [07:00] */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_sym_num_MASK         0x000000ff
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_sym_num_SHIFT        0
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_sym_num_DEFAULT      0x00000000

/***************************************************************************
 *BURST_RX_INIT_REG_2 - RX Burst Init Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_INIT_REG_2 :: reserved0 [31:31] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_reserved0_MASK           0x80000000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_reserved0_SHIFT          31

/* MOCA_PHY :: BURST_RX_INIT_REG_2 :: preamble_timeout [30:00] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_preamble_timeout_MASK    0x7fffffff
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_preamble_timeout_SHIFT   0
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_preamble_timeout_DEFAULT 0x00000000

/***************************************************************************
 *BURST_RF_TX_SW_REG1 - TX Burst Switches
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_SF_pu_TXCal_off [31:31] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_TXCal_off_MASK 0x80000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_TXCal_off_SHIFT 31
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_TXCal_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_SF_pu_TXCal_on [30:30] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_TXCal_on_MASK 0x40000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_TXCal_on_SHIFT 30
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_TXCal_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_SF_pu_src_off [29:29] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_src_off_MASK 0x20000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_src_off_SHIFT 29
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_src_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_SF_pu_src_on [28:28] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_src_on_MASK  0x10000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_src_on_SHIFT 28
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_pu_src_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_en_PAD_off [27:27] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_PAD_off_MASK    0x08000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_PAD_off_SHIFT   27
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_PAD_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_en_PAD_on [26:26] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_PAD_on_MASK     0x04000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_PAD_on_SHIFT    26
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_PAD_on_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_SF_bias_pu_off [25:25] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_bias_pu_off_MASK 0x02000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_bias_pu_off_SHIFT 25
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_bias_pu_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_SF_bias_pu_on [24:24] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_bias_pu_on_MASK 0x01000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_bias_pu_on_SHIFT 24
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_SF_bias_pu_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_PAD_PwrUp_off [23:23] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_PAD_PwrUp_off_MASK    0x00800000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_PAD_PwrUp_off_SHIFT   23
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_PAD_PwrUp_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_PAD_PwrUp_on [22:22] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_PAD_PwrUp_on_MASK     0x00400000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_PAD_PwrUp_on_SHIFT    22
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_PAD_PwrUp_on_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lobuf_reg_pwrup_off [21:21] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lobuf_reg_pwrup_off_MASK 0x00200000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lobuf_reg_pwrup_off_SHIFT 21
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lobuf_reg_pwrup_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lobuf_reg_pwrup_on [20:20] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lobuf_reg_pwrup_on_MASK 0x00100000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lobuf_reg_pwrup_on_SHIFT 20
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lobuf_reg_pwrup_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_hrmix_mixQ_pu_off [19:19] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixQ_pu_off_MASK 0x00080000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixQ_pu_off_SHIFT 19
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixQ_pu_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_hrmix_mixQ_pu_on [18:18] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixQ_pu_on_MASK 0x00040000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixQ_pu_on_SHIFT 18
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixQ_pu_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_hrmix_mixI_pu_off [17:17] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixI_pu_off_MASK 0x00020000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixI_pu_off_SHIFT 17
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixI_pu_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_hrmix_mixI_pu_on [16:16] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixI_pu_on_MASK 0x00010000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixI_pu_on_SHIFT 16
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_hrmix_mixI_pu_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lpf_bias_pu_off [15:15] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_bias_pu_off_MASK  0x00008000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_bias_pu_off_SHIFT 15
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_bias_pu_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lpf_bias_pu_on [14:14] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_bias_pu_on_MASK   0x00004000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_bias_pu_on_SHIFT  14
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_bias_pu_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lpf_Q_pu_off [13:13] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_Q_pu_off_MASK     0x00002000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_Q_pu_off_SHIFT    13
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_Q_pu_off_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lpf_Q_pu_on [12:12] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_Q_pu_on_MASK      0x00001000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_Q_pu_on_SHIFT     12
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_Q_pu_on_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lpf_I_pu_off [11:11] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_I_pu_off_MASK     0x00000800
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_I_pu_off_SHIFT    11
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_I_pu_off_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_lpf_I_pu_on [10:10] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_I_pu_on_MASK      0x00000400
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_I_pu_on_SHIFT     10
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_lpf_I_pu_on_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_TX_BIAS_pu_off [09:09] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_TX_BIAS_pu_off_MASK   0x00000200
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_TX_BIAS_pu_off_SHIFT  9
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_TX_BIAS_pu_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_TX_BIAS_pu_on [08:08] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_TX_BIAS_pu_on_MASK    0x00000100
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_TX_BIAS_pu_on_SHIFT   8
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_TX_BIAS_pu_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_en_hrmix_off [07:07] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_hrmix_off_MASK  0x00000080
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_hrmix_off_SHIFT 7
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_hrmix_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_LB_en_hrmix_on [06:06] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_hrmix_on_MASK   0x00000040
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_hrmix_on_SHIFT  6
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_LB_en_hrmix_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_idac_pu_off [05:05] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_idac_pu_off_MASK      0x00000020
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_idac_pu_off_SHIFT     5
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_idac_pu_off_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_idac_pu_on [04:04] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_idac_pu_on_MASK       0x00000010
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_idac_pu_on_SHIFT      4
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_idac_pu_on_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_i_opamp_pwup_off [03:03] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_opamp_pwup_off_MASK 0x00000008
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_opamp_pwup_off_SHIFT 3
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_opamp_pwup_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_i_opamp_pwup_on [02:02] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_opamp_pwup_on_MASK  0x00000004
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_opamp_pwup_on_SHIFT 2
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_opamp_pwup_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_i_mixer_pwup_off [01:01] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_mixer_pwup_off_MASK 0x00000002
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_mixer_pwup_off_SHIFT 1
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_mixer_pwup_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG1 :: tx_i_mixer_pwup_on [00:00] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_mixer_pwup_on_MASK  0x00000001
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_mixer_pwup_on_SHIFT 0
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG1_tx_i_mixer_pwup_on_DEFAULT 0x00000000

/***************************************************************************
 *BURST_RF_TX_SW_REG2 - TX Burst Switches
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_logen_reset_off [31:31] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_reset_off_MASK  0x80000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_reset_off_SHIFT 31
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_reset_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_logen_reset_on [30:30] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_reset_on_MASK   0x40000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_reset_on_SHIFT  30
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_reset_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_DACOUT_Q_enb_off [29:29] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_Q_enb_off_MASK 0x20000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_Q_enb_off_SHIFT 29
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_Q_enb_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_DACOUT_Q_enb_on [28:28] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_Q_enb_on_MASK  0x10000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_Q_enb_on_SHIFT 28
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_Q_enb_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_DACOUT_I_enb_off [27:27] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_I_enb_off_MASK 0x08000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_I_enb_off_SHIFT 27
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_I_enb_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_DACOUT_I_enb_on [26:26] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_I_enb_on_MASK  0x04000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_I_enb_on_SHIFT 26
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_DACOUT_I_enb_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: dac_pwrup_I_off [25:25] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_I_off_MASK     0x02000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_I_off_SHIFT    25
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_I_off_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: dac_pwrup_I_on [24:24] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_I_on_MASK      0x01000000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_I_on_SHIFT     24
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_I_on_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_logen_start_off [23:23] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_start_off_MASK  0x00800000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_start_off_SHIFT 23
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_start_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_logen_start_on [22:22] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_start_on_MASK   0x00400000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_start_on_SHIFT  22
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_logen_start_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: LObuf_sel_RXTX_off_1 [21:21] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_LObuf_sel_RXTX_off_1_MASK 0x00200000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_LObuf_sel_RXTX_off_1_SHIFT 21
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_LObuf_sel_RXTX_off_1_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: LObuf_sel_RXTX_on_1 [20:20] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_LObuf_sel_RXTX_on_1_MASK 0x00100000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_LObuf_sel_RXTX_on_1_SHIFT 20
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_LObuf_sel_RXTX_on_1_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_I_powerup_LDO_off [19:19] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_powerup_LDO_off_MASK 0x00080000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_powerup_LDO_off_SHIFT 19
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_powerup_LDO_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_I_powerup_LDO_on [18:18] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_powerup_LDO_on_MASK 0x00040000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_powerup_LDO_on_SHIFT 18
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_powerup_LDO_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_d2d_pu_off [17:17] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_d2d_pu_off_MASK       0x00020000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_d2d_pu_off_SHIFT      17
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_d2d_pu_off_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_d2d_pu_on [16:16] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_d2d_pu_on_MASK        0x00010000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_d2d_pu_on_SHIFT       16
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_d2d_pu_on_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_I_self_mixer_en_off [15:15] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_self_mixer_en_off_MASK 0x00008000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_self_mixer_en_off_SHIFT 15
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_self_mixer_en_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_I_self_mixer_en_on [14:14] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_self_mixer_en_on_MASK 0x00004000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_self_mixer_en_on_SHIFT 14
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_I_self_mixer_en_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_LB_SF_pu_off [13:13] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_LB_SF_pu_off_MASK     0x00002000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_LB_SF_pu_off_SHIFT    13
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_LB_SF_pu_off_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_LB_SF_pu_on [12:12] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_LB_SF_pu_on_MASK      0x00001000
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_LB_SF_pu_on_SHIFT     12
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_LB_SF_pu_on_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_TX_GAIN_CAL_EN_off [11:11] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_TX_GAIN_CAL_EN_off_MASK 0x00000800
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_TX_GAIN_CAL_EN_off_SHIFT 11
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_TX_GAIN_CAL_EN_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_TX_GAIN_CAL_EN_on [10:10] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_TX_GAIN_CAL_EN_on_MASK 0x00000400
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_TX_GAIN_CAL_EN_on_SHIFT 10
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_TX_GAIN_CAL_EN_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_Txcal_Ckenable_off [09:09] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_Ckenable_off_MASK 0x00000200
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_Ckenable_off_SHIFT 9
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_Ckenable_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_Txcal_Ckenable_on [08:08] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_Ckenable_on_MASK 0x00000100
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_Ckenable_on_SHIFT 8
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_Ckenable_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_Txcal_div_reset_off [07:07] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_div_reset_off_MASK 0x00000080
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_div_reset_off_SHIFT 7
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_div_reset_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_Txcal_div_reset_on [06:06] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_div_reset_on_MASK 0x00000040
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_div_reset_on_SHIFT 6
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Txcal_div_reset_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_Ctrlclk_TRX_DIG_off [05:05] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Ctrlclk_TRX_DIG_off_MASK 0x00000020
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Ctrlclk_TRX_DIG_off_SHIFT 5
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Ctrlclk_TRX_DIG_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: tx_Ctrlclk_TRX_DIG_on [04:04] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Ctrlclk_TRX_DIG_on_MASK 0x00000010
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Ctrlclk_TRX_DIG_on_SHIFT 4
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_tx_Ctrlclk_TRX_DIG_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: dac_pwrup_Q_off [03:03] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_Q_off_MASK     0x00000008
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_Q_off_SHIFT    3
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_Q_off_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: dac_pwrup_Q_on [02:02] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_Q_on_MASK      0x00000004
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_Q_on_SHIFT     2
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_dac_pwrup_Q_on_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: pa_pu_off [01:01] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_pa_pu_off_MASK           0x00000002
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_pa_pu_off_SHIFT          1
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_pa_pu_off_DEFAULT        0x00000000

/* MOCA_PHY :: BURST_RF_TX_SW_REG2 :: pa_pu_on [00:00] */
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_pa_pu_on_MASK            0x00000001
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_pa_pu_on_SHIFT           0
#define BCHP_MOCA_PHY_BURST_RF_TX_SW_REG2_pa_pu_on_DEFAULT         0x00000000

/***************************************************************************
 *BURST_RF_TX_REG1 - Profile TX - Gain
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_TX_REG1 :: spare [31:30] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_spare_MASK                  0xc0000000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_spare_SHIFT                 30
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_spare_DEFAULT               0x00000000

/* MOCA_PHY :: BURST_RF_TX_REG1 :: tx_lpf_Bwset [29:23] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_lpf_Bwset_MASK           0x3f800000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_lpf_Bwset_SHIFT          23
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_lpf_Bwset_DEFAULT        0x0000002f

/* MOCA_PHY :: BURST_RF_TX_REG1 :: tx_TXCAL_LPF_BW_sel [22:17] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_TXCAL_LPF_BW_sel_MASK    0x007e0000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_TXCAL_LPF_BW_sel_SHIFT   17
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_TXCAL_LPF_BW_sel_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_REG1 :: tx_I_txgain_cal_opamp_gain [16:14] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_I_txgain_cal_opamp_gain_MASK 0x0001c000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_I_txgain_cal_opamp_gain_SHIFT 14
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_I_txgain_cal_opamp_gain_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_TX_REG1 :: tx_Gain_ctrl_mixer [13:12] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_Gain_ctrl_mixer_MASK     0x00003000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_Gain_ctrl_mixer_SHIFT    12
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_tx_Gain_ctrl_mixer_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_TX_REG1 :: trx_3450_pa_gc [11:08] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_trx_3450_pa_gc_MASK         0x00000f00
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_trx_3450_pa_gc_SHIFT        8
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_trx_3450_pa_gc_DEFAULT      0x00000000

/* MOCA_PHY :: BURST_RF_TX_REG1 :: pad_gc [07:00] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_pad_gc_MASK                 0x000000ff
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_pad_gc_SHIFT                0
#define BCHP_MOCA_PHY_BURST_RF_TX_REG1_pad_gc_DEFAULT              0x00000000

/***************************************************************************
 *BURST_RF_TX_REG2 - Profile TX - Gain
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_TX_REG2 :: spare [31:04] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG2_spare_MASK                  0xfffffff0
#define BCHP_MOCA_PHY_BURST_RF_TX_REG2_spare_SHIFT                 4
#define BCHP_MOCA_PHY_BURST_RF_TX_REG2_spare_DEFAULT               0x00000000

/* MOCA_PHY :: BURST_RF_TX_REG2 :: pad_ctrl_deg [03:00] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG2_pad_ctrl_deg_MASK           0x0000000f
#define BCHP_MOCA_PHY_BURST_RF_TX_REG2_pad_ctrl_deg_SHIFT          0
#define BCHP_MOCA_PHY_BURST_RF_TX_REG2_pad_ctrl_deg_DEFAULT        0x00000004

/***************************************************************************
 *PROFILE_PARAM_REG_1 - Profile parameters #1
 ***************************************************************************/
/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: reserved0 [31:20] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_reserved0_MASK           0xfff00000
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_reserved0_SHIFT          20

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: turbo_mode_active [19:19] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_turbo_mode_active_MASK   0x00080000
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_turbo_mode_active_SHIFT  19
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_turbo_mode_active_DEFAULT 0x00000000

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: tx_rx_window_bypass [18:18] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_bypass_MASK 0x00040000
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_bypass_SHIFT 18
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_bypass_DEFAULT 0x00000000

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: tx_rx_window_len [17:16] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_len_MASK    0x00030000
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_len_SHIFT   16
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_len_DEFAULT 0x00000000

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: ce_cp [15:08] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_ce_cp_MASK               0x0000ff00
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_ce_cp_SHIFT              8
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_ce_cp_DEFAULT            0x00000000

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: payload_cp [07:00] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_payload_cp_MASK          0x000000ff
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_payload_cp_SHIFT         0
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_payload_cp_DEFAULT       0x00000000

/***************************************************************************
 *INST_MOD_GAIN_MEM_1%i - RAM_REGISTER
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_BASE              0x00288100
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_START             0
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_END               31
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *INST_MOD_GAIN_MEM_1%i - RAM_REGISTER
 ***************************************************************************/
/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_0 [31:28] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_0_MASK         0xf0000000
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_0_SHIFT        28

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_1 [27:24] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_1_MASK         0x0f000000
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_1_SHIFT        24

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_2 [23:20] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_2_MASK         0x00f00000
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_2_SHIFT        20

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_3 [19:16] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_3_MASK         0x000f0000
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_3_SHIFT        16

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_4 [15:12] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_4_MASK         0x0000f000
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_4_SHIFT        12

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_5 [11:08] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_5_MASK         0x00000f00
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_5_SHIFT        8

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_6 [07:04] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_6_MASK         0x000000f0
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_6_SHIFT        4

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_7 [03:00] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_7_MASK         0x0000000f
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_7_SHIFT        0


/***************************************************************************
 *PILOT_SC_MASK_REG_1 - Pilot sub  carrier mask vector  #1
 ***************************************************************************/
/* MOCA_PHY :: PILOT_SC_MASK_REG_1 :: pilot_sc_mask_31_0 [31:00] */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_1_pilot_sc_mask_31_0_MASK  0xffffffff
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_1_pilot_sc_mask_31_0_SHIFT 0
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_1_pilot_sc_mask_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_SC_MASK_REG_2 - Pilot sub  carrier mask vector  #2
 ***************************************************************************/
/* MOCA_PHY :: PILOT_SC_MASK_REG_2 :: pilot_sc_mask_63_32 [31:00] */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_2_pilot_sc_mask_63_32_MASK 0xffffffff
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_2_pilot_sc_mask_63_32_SHIFT 0
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_2_pilot_sc_mask_63_32_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_SC_MASK_REG_3 - Pilot sub  carrier mask vector  #3
 ***************************************************************************/
/* MOCA_PHY :: PILOT_SC_MASK_REG_3 :: pilot_sc_mask_95_64 [31:00] */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_3_pilot_sc_mask_95_64_MASK 0xffffffff
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_3_pilot_sc_mask_95_64_SHIFT 0
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_3_pilot_sc_mask_95_64_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_SC_MASK_REG_4 - Pilot sub  carrier mask vector  #4
 ***************************************************************************/
/* MOCA_PHY :: PILOT_SC_MASK_REG_4 :: pilot_sc_mask_127_96 [31:00] */
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_4_pilot_sc_mask_127_96_MASK 0xffffffff
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_4_pilot_sc_mask_127_96_SHIFT 0
#define BCHP_MOCA_PHY_PILOT_SC_MASK_REG_4_pilot_sc_mask_127_96_DEFAULT 0x00000000

/***************************************************************************
 *BURST_RF_RX_SW_REG1 - RX Burst Switches
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: lna_pu_off [31:31] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_lna_pu_off_MASK          0x80000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_lna_pu_off_SHIFT         31
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_lna_pu_off_DEFAULT       0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: lna_pu_on [30:30] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_lna_pu_on_MASK           0x40000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_lna_pu_on_SHIFT          30
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_lna_pu_on_DEFAULT        0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_puRFpga_off [29:29] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_puRFpga_off_MASK      0x20000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_puRFpga_off_SHIFT     29
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_puRFpga_off_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_puRFpga_on [28:28] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_puRFpga_on_MASK       0x10000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_puRFpga_on_SHIFT      28
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_puRFpga_on_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_lobuf_reg_off [27:27] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_lobuf_reg_off_MASK 0x08000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_lobuf_reg_off_SHIFT 27
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_lobuf_reg_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_lobuf_reg_on [26:26] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_lobuf_reg_on_MASK  0x04000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_lobuf_reg_on_SHIFT 26
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_lobuf_reg_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_mixQ_off [25:25] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixQ_off_MASK      0x02000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixQ_off_SHIFT     25
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixQ_off_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_mixQ_on [24:24] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixQ_on_MASK       0x01000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixQ_on_SHIFT      24
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixQ_on_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_mixI_off [23:23] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixI_off_MASK      0x00800000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixI_off_SHIFT     23
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixI_off_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_mixI_on [22:22] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixI_on_MASK       0x00400000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixI_on_SHIFT      22
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_mixI_on_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_spare_sw_off_5 [21:21] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_spare_sw_off_5_MASK   0x00200000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_spare_sw_off_5_SHIFT  21
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_spare_sw_off_5_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_spare_sw_on_5 [20:20] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_spare_sw_on_5_MASK    0x00100000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_spare_sw_on_5_SHIFT   20
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_spare_sw_on_5_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_RSSI_resetB_off [19:19] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_resetB_off_MASK  0x00080000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_resetB_off_SHIFT 19
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_resetB_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_RSSI_resetB_on [18:18] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_resetB_on_MASK   0x00040000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_resetB_on_SHIFT  18
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_resetB_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_RSSI_en_off [17:17] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_en_off_MASK      0x00020000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_en_off_SHIFT     17
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_en_off_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_RSSI_en_on [16:16] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_en_on_MASK       0x00010000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_en_on_SHIFT      16
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_en_on_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_RSSI_pwrup_off [15:15] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_pwrup_off_MASK   0x00008000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_pwrup_off_SHIFT  15
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_pwrup_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_RSSI_pwrup_on [14:14] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_pwrup_on_MASK    0x00004000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_pwrup_on_SHIFT   14
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_RSSI_pwrup_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_logen_start_off [13:13] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_logen_start_off_MASK  0x00002000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_logen_start_off_SHIFT 13
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_logen_start_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_logen_start_on [12:12] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_logen_start_on_MASK   0x00001000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_logen_start_on_SHIFT  12
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_logen_start_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_d2d_mix_LO_off [11:11] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_d2d_mix_LO_off_MASK 0x00000800
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_d2d_mix_LO_off_SHIFT 11
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_d2d_mix_LO_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_d2d_mix_LO_on [10:10] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_d2d_mix_LO_on_MASK 0x00000400
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_d2d_mix_LO_on_SHIFT 10
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_d2d_mix_LO_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_FGA_Q_off [09:09] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_Q_off_MASK     0x00000200
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_Q_off_SHIFT    9
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_Q_off_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_FGA_Q_on [08:08] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_Q_on_MASK      0x00000100
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_Q_on_SHIFT     8
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_Q_on_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_FGA_I_off [07:07] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_I_off_MASK     0x00000080
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_I_off_SHIFT    7
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_I_off_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_FGA_I_on [06:06] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_I_on_MASK      0x00000040
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_I_on_SHIFT     6
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_FGA_I_on_DEFAULT   0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_rxlpf_Q_off [05:05] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_Q_off_MASK   0x00000020
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_Q_off_SHIFT  5
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_Q_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_rxlpf_Q_on [04:04] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_Q_on_MASK    0x00000010
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_Q_on_SHIFT   4
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_Q_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_rxlpf_I_off [03:03] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_I_off_MASK   0x00000008
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_I_off_SHIFT  3
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_I_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_rxlpf_I_on [02:02] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_I_on_MASK    0x00000004
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_I_on_SHIFT   2
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_rxlpf_I_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_ifpga_Q_off [01:01] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_ifpga_Q_off_MASK   0x00000002
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_ifpga_Q_off_SHIFT  1
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_ifpga_Q_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG1 :: rx_pu_ifpga_Q_on [00:00] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_ifpga_Q_on_MASK    0x00000001
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_ifpga_Q_on_SHIFT   0
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG1_rx_pu_ifpga_Q_on_DEFAULT 0x00000000

/***************************************************************************
 *BURST_RF_RX_SW_REG2 - RX Burst Switches
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_off_0 [31:31] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_0_MASK   0x80000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_0_SHIFT  31
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_0_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_on_0 [30:30] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_0_MASK    0x40000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_0_SHIFT   30
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_0_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_off_1 [29:29] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_1_MASK   0x20000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_1_SHIFT  29
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_1_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_on_1 [28:28] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_1_MASK    0x10000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_1_SHIFT   28
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_1_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_off_2 [27:27] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_2_MASK   0x08000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_2_SHIFT  27
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_2_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_on_2 [26:26] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_2_MASK    0x04000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_2_SHIFT   26
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_2_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_off_3 [25:25] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_3_MASK   0x02000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_3_SHIFT  25
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_3_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_on_3 [24:24] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_3_MASK    0x01000000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_3_SHIFT   24
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_3_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_off_4 [23:23] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_4_MASK   0x00800000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_4_SHIFT  23
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_off_4_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_spare_sw_on_4 [22:22] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_4_MASK    0x00400000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_4_SHIFT   22
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_spare_sw_on_4_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_logen_reset_off [21:21] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_logen_reset_off_MASK  0x00200000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_logen_reset_off_SHIFT 21
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_logen_reset_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_logen_reset_on [20:20] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_logen_reset_on_MASK   0x00100000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_logen_reset_on_SHIFT  20
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_logen_reset_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_tx_loopback_2_off [19:19] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_2_off_MASK 0x00080000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_2_off_SHIFT 19
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_2_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_tx_loopback_2_on [18:18] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_2_on_MASK 0x00040000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_2_on_SHIFT 18
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_2_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_tx_loopback_1_off [17:17] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_1_off_MASK 0x00020000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_1_off_SHIFT 17
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_1_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_tx_loopback_1_on [16:16] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_1_on_MASK 0x00010000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_1_on_SHIFT 16
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_tx_loopback_1_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: LObuf_sel_RXTX_off_0 [15:15] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_LObuf_sel_RXTX_off_0_MASK 0x00008000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_LObuf_sel_RXTX_off_0_SHIFT 15
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_LObuf_sel_RXTX_off_0_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: LObuf_sel_RXTX_on_0 [14:14] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_LObuf_sel_RXTX_on_0_MASK 0x00004000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_LObuf_sel_RXTX_on_0_SHIFT 14
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_LObuf_sel_RXTX_on_0_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_pu_ifpga_I_off [13:13] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pu_ifpga_I_off_MASK   0x00002000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pu_ifpga_I_off_SHIFT  13
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pu_ifpga_I_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_pu_ifpga_I_on [12:12] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pu_ifpga_I_on_MASK    0x00001000
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pu_ifpga_I_on_SHIFT   12
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pu_ifpga_I_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_connectRFpga_off [11:11] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_connectRFpga_off_MASK 0x00000800
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_connectRFpga_off_SHIFT 11
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_connectRFpga_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_connectRFpga_on [10:10] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_connectRFpga_on_MASK  0x00000400
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_connectRFpga_on_SHIFT 10
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_connectRFpga_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_pwrupF_off [09:09] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pwrupF_off_MASK       0x00000200
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pwrupF_off_SHIFT      9
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pwrupF_off_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_pwrupF_on [08:08] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pwrupF_on_MASK        0x00000100
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pwrupF_on_SHIFT       8
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_pwrupF_on_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_sel_adcin_rx0_txcal1_off [07:07] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_sel_adcin_rx0_txcal1_off_MASK 0x00000080
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_sel_adcin_rx0_txcal1_off_SHIFT 7
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_sel_adcin_rx0_txcal1_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_sel_adcin_rx0_txcal1_on [06:06] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_sel_adcin_rx0_txcal1_on_MASK 0x00000040
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_sel_adcin_rx0_txcal1_on_SHIFT 6
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_sel_adcin_rx0_txcal1_on_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: adc_rstb_off [05:05] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_rstb_off_MASK        0x00000020
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_rstb_off_SHIFT       5
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_rstb_off_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: adc_rstb_on [04:04] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_rstb_on_MASK         0x00000010
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_rstb_on_SHIFT        4
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_rstb_on_DEFAULT      0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: adc_pwrup_off [03:03] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_pwrup_off_MASK       0x00000008
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_pwrup_off_SHIFT      3
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_pwrup_off_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: adc_pwrup_on [02:02] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_pwrup_on_MASK        0x00000004
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_pwrup_on_SHIFT       2
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_adc_pwrup_on_DEFAULT     0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_Ctrlclk_ADC_off [01:01] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_Ctrlclk_ADC_off_MASK  0x00000002
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_Ctrlclk_ADC_off_SHIFT 1
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_Ctrlclk_ADC_off_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_SW_REG2 :: rx_Ctrlclk_ADC_on [00:00] */
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_Ctrlclk_ADC_on_MASK   0x00000001
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_Ctrlclk_ADC_on_SHIFT  0
#define BCHP_MOCA_PHY_BURST_RF_RX_SW_REG2_rx_Ctrlclk_ADC_on_DEFAULT 0x00000000

/***************************************************************************
 *BURST_RF_RX_REG2 - Rx RF Parameters
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_RX_REG2 :: spare [31:14] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_spare_MASK                  0xffffc000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_spare_SHIFT                 14
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_spare_DEFAULT               0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG2 :: rx_FGA_C_ctrl [13:06] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_rx_FGA_C_ctrl_MASK          0x00003fc0
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_rx_FGA_C_ctrl_SHIFT         6
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_rx_FGA_C_ctrl_DEFAULT       0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG2 :: rx_filtBW [05:00] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_rx_filtBW_MASK              0x0000003f
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_rx_filtBW_SHIFT             0
#define BCHP_MOCA_PHY_BURST_RF_RX_REG2_rx_filtBW_DEFAULT           0x0000000c

/***************************************************************************
 *BURST_RX_PILOTS_REG - RX Burst Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_PILOTS_REG :: reserved0 [31:29] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved0_MASK           0xe0000000
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved0_SHIFT          29

/* MOCA_PHY :: BURST_RX_PILOTS_REG :: pilots_miu_factor [28:16] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_miu_factor_MASK   0x1fff0000
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_miu_factor_SHIFT  16
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_miu_factor_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RX_PILOTS_REG :: reserved1 [15:13] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved1_MASK           0x0000e000
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved1_SHIFT          13

/* MOCA_PHY :: BURST_RX_PILOTS_REG :: pilots_eta_factor [12:00] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_eta_factor_MASK   0x00001fff
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_eta_factor_SHIFT  0
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_eta_factor_DEFAULT 0x00000000

/***************************************************************************
 *SCFO_STEP_REG - CFO & SFO step sizes
 ***************************************************************************/
/* MOCA_PHY :: SCFO_STEP_REG :: fc_fd_step_size_h [31:16] */
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_h_MASK         0xffff0000
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_h_SHIFT        16
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_h_DEFAULT      0x00000000

/* MOCA_PHY :: SCFO_STEP_REG :: fc_fd_step_size_m [15:00] */
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_m_MASK         0x0000ffff
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_m_SHIFT        0
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_m_DEFAULT      0x00000000

/***************************************************************************
 *ACQUISITION_REG - Acquisition
 ***************************************************************************/
/* MOCA_PHY :: ACQUISITION_REG :: sfo_cfo_lern [31:31] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_sfo_cfo_lern_MASK            0x80000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_sfo_cfo_lern_SHIFT           31
#define BCHP_MOCA_PHY_ACQUISITION_REG_sfo_cfo_lern_DEFAULT         0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: pp_sm_p1_mode [30:30] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_p1_mode_MASK           0x40000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_p1_mode_SHIFT          30
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_p1_mode_DEFAULT        0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: rx_skip_acq_cor [29:29] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_skip_acq_cor_MASK         0x20000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_skip_acq_cor_SHIFT        29
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_skip_acq_cor_DEFAULT      0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: rx_pp_cog_bypass [28:28] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_pp_cog_bypass_MASK        0x10000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_pp_cog_bypass_SHIFT       28
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_pp_cog_bypass_DEFAULT     0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: pp_sm_skip_sp [27:27] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_skip_sp_MASK           0x08000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_skip_sp_SHIFT          27
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_skip_sp_DEFAULT        0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: pp_sm_rst_mode [26:26] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_rst_mode_MASK          0x04000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_rst_mode_SHIFT         26
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_rst_mode_DEFAULT       0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: rx_hpf_acq_only [25:25] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_hpf_acq_only_MASK         0x02000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_hpf_acq_only_SHIFT        25
#define BCHP_MOCA_PHY_ACQUISITION_REG_rx_hpf_acq_only_DEFAULT      0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: spare [24:21] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_spare_MASK                   0x01e00000
#define BCHP_MOCA_PHY_ACQUISITION_REG_spare_SHIFT                  21
#define BCHP_MOCA_PHY_ACQUISITION_REG_spare_DEFAULT                0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: pp_dcounter [20:15] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_dcounter_MASK             0x001f8000
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_dcounter_SHIFT            15
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_dcounter_DEFAULT          0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: pp_cc_maxf_th_scl [14:10] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_cc_maxf_th_scl_MASK       0x00007c00
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_cc_maxf_th_scl_SHIFT      10
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_cc_maxf_th_scl_DEFAULT    0x00000000

/* MOCA_PHY :: ACQUISITION_REG :: pp_ac_maxf_th_scl [09:00] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_ac_maxf_th_scl_MASK       0x000003ff
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_ac_maxf_th_scl_SHIFT      0
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_ac_maxf_th_scl_DEFAULT    0x00000000

/***************************************************************************
 *ACQUISITION_REG_1 - Acquisition Parameter #1
 ***************************************************************************/
/* MOCA_PHY :: ACQUISITION_REG_1 :: pp_ac_maxf_en_th [31:00] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_1_pp_ac_maxf_en_th_MASK      0xffffffff
#define BCHP_MOCA_PHY_ACQUISITION_REG_1_pp_ac_maxf_en_th_SHIFT     0
#define BCHP_MOCA_PHY_ACQUISITION_REG_1_pp_ac_maxf_en_th_DEFAULT   0x00000000

/***************************************************************************
 *ACQUISITION_REG_2 - Acquisition Parameter #1
 ***************************************************************************/
/* MOCA_PHY :: ACQUISITION_REG_2 :: reserved0 [31:20] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_2_reserved0_MASK             0xfff00000
#define BCHP_MOCA_PHY_ACQUISITION_REG_2_reserved0_SHIFT            20

/* MOCA_PHY :: ACQUISITION_REG_2 :: pp_cc_maxf_en_th [19:00] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_2_pp_cc_maxf_en_th_MASK      0x000fffff
#define BCHP_MOCA_PHY_ACQUISITION_REG_2_pp_cc_maxf_en_th_SHIFT     0
#define BCHP_MOCA_PHY_ACQUISITION_REG_2_pp_cc_maxf_en_th_DEFAULT   0x00000000

/***************************************************************************
 *BURST_RF_FCW_1 - LO Freq Offset #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_FCW_1 :: lo_freq_offset_4lsb [31:00] */
#define BCHP_MOCA_PHY_BURST_RF_FCW_1_lo_freq_offset_4lsb_MASK      0xffffffff
#define BCHP_MOCA_PHY_BURST_RF_FCW_1_lo_freq_offset_4lsb_SHIFT     0
#define BCHP_MOCA_PHY_BURST_RF_FCW_1_lo_freq_offset_4lsb_DEFAULT   0x00000000

/***************************************************************************
 *BURST_RF_FCW_2 - LO Freq Offset #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_FCW_2 :: lo_freq_offset_msb [31:00] */
#define BCHP_MOCA_PHY_BURST_RF_FCW_2_lo_freq_offset_msb_MASK       0xffffffff
#define BCHP_MOCA_PHY_BURST_RF_FCW_2_lo_freq_offset_msb_SHIFT      0
#define BCHP_MOCA_PHY_BURST_RF_FCW_2_lo_freq_offset_msb_DEFAULT    0x00000000

/***************************************************************************
 *BURST_RF_RX_REG_1 - RX Gain Set
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_RX_REG_1 :: rx_swHPF_test_mode [31:29] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_swHPF_test_mode_MASK    0xe0000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_swHPF_test_mode_SHIFT   29
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_swHPF_test_mode_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: rx_IFpgaGain_test_mode [28:23] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_IFpgaGain_test_mode_MASK 0x1f800000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_IFpgaGain_test_mode_SHIFT 23
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_IFpgaGain_test_mode_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: rx_filtGain_test_mode [22:20] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_filtGain_test_mode_MASK 0x00700000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_filtGain_test_mode_SHIFT 20
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_filtGain_test_mode_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: rx_RFpga_gain_test_mode [19:16] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_RFpga_gain_test_mode_MASK 0x000f0000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_RFpga_gain_test_mode_SHIFT 16
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_RFpga_gain_test_mode_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: rx_trx_3450_test_mode [15:10] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_trx_3450_test_mode_MASK 0x0000fc00
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_trx_3450_test_mode_SHIFT 10
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_trx_3450_test_mode_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: rx_line_in_en_test_mode [09:09] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_line_in_en_test_mode_MASK 0x00000200
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_line_in_en_test_mode_SHIFT 9
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_line_in_en_test_mode_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: rx_iq_cor_blk_en_test_mode [08:08] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_iq_cor_blk_en_test_mode_MASK 0x00000100
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_iq_cor_blk_en_test_mode_SHIFT 8
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_rx_iq_cor_blk_en_test_mode_DEFAULT 0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: afe_agc_lut_sel [07:06] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_afe_agc_lut_sel_MASK       0x000000c0
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_afe_agc_lut_sel_SHIFT      6
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_afe_agc_lut_sel_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: agc_init_gain_adr [05:00] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_agc_init_gain_adr_MASK     0x0000003f
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_agc_init_gain_adr_SHIFT    0
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_agc_init_gain_adr_DEFAULT  0x00000000

/***************************************************************************
 *BURST_RX_LERN_REG_1 - Rx Burst Learn Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_LERN_REG_1 :: freq_offset [31:00] */
#define BCHP_MOCA_PHY_BURST_RX_LERN_REG_1_freq_offset_MASK         0xffffffff
#define BCHP_MOCA_PHY_BURST_RX_LERN_REG_1_freq_offset_SHIFT        0
#define BCHP_MOCA_PHY_BURST_RX_LERN_REG_1_freq_offset_DEFAULT      0x00000000

/***************************************************************************
 *BURST_RX_LERN_SFO_REG - Rx Burst Learn Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_LERN_SFO_REG :: sampling_offset [31:00] */
#define BCHP_MOCA_PHY_BURST_RX_LERN_SFO_REG_sampling_offset_MASK   0xffffffff
#define BCHP_MOCA_PHY_BURST_RX_LERN_SFO_REG_sampling_offset_SHIFT  0
#define BCHP_MOCA_PHY_BURST_RX_LERN_SFO_REG_sampling_offset_DEFAULT 0x00000000

/***************************************************************************
 *BURST_STATUS_IN_REG - Indicates the receive burst status
 ***************************************************************************/
/* MOCA_PHY :: BURST_STATUS_IN_REG :: burst_id [31:16] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_burst_id_MASK            0xffff0000
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_burst_id_SHIFT           16
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_burst_id_DEFAULT         0x00000000

/* MOCA_PHY :: BURST_STATUS_IN_REG :: cog_calc_offset [15:08] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_cog_calc_offset_MASK     0x0000ff00
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_cog_calc_offset_SHIFT    8
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_cog_calc_offset_DEFAULT  0x00000000

/* MOCA_PHY :: BURST_STATUS_IN_REG :: agc_status [07:06] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_agc_status_MASK          0x000000c0
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_agc_status_SHIFT         6
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_agc_status_DEFAULT       0x00000000

/* MOCA_PHY :: BURST_STATUS_IN_REG :: preamble_type [05:03] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_preamble_type_MASK       0x00000038
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_preamble_type_SHIFT      3
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_preamble_type_DEFAULT    0x00000000

/* MOCA_PHY :: BURST_STATUS_IN_REG :: acq_status [02:00] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_acq_status_MASK          0x00000007
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_acq_status_SHIFT         0
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_acq_status_DEFAULT       0x00000000

/***************************************************************************
 *FEC_UNERROR_IN_REG - The number of blocks has no FEC error
 ***************************************************************************/
/* MOCA_PHY :: FEC_UNERROR_IN_REG :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_reserved0_MASK            0xffffffc0
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_reserved0_SHIFT           6

/* MOCA_PHY :: FEC_UNERROR_IN_REG :: fec_unerror [05:00] */
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_fec_unerror_MASK          0x0000003f
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_fec_unerror_SHIFT         0
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_fec_unerror_DEFAULT       0x00000000

/***************************************************************************
 *FEC_CORRECTED_IN_REG - The number of blocks has FEC errors and corrections
 ***************************************************************************/
/* MOCA_PHY :: FEC_CORRECTED_IN_REG :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_reserved0_MASK          0xffffffc0
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_reserved0_SHIFT         6

/* MOCA_PHY :: FEC_CORRECTED_IN_REG :: fec_corrected [05:00] */
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_fec_corrected_MASK      0x0000003f
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_fec_corrected_SHIFT     0
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_fec_corrected_DEFAULT   0x00000000

/***************************************************************************
 *FEC_UNCORRECTED_IN_REG - The number of blocks has un-correctable FEC errors
 ***************************************************************************/
/* MOCA_PHY :: FEC_UNCORRECTED_IN_REG :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_reserved0_MASK        0xffffffc0
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_reserved0_SHIFT       6

/* MOCA_PHY :: FEC_UNCORRECTED_IN_REG :: fec_uncorrected [05:00] */
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_fec_uncorrected_MASK  0x0000003f
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_fec_uncorrected_SHIFT 0
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_fec_uncorrected_DEFAULT 0x00000000

/***************************************************************************
 *PP_P_EN_DATA_REG - Samples the absolute value of the Power function at the maximum level found so far
 ***************************************************************************/
/* MOCA_PHY :: PP_P_EN_DATA_REG :: pp_p_en_data [31:00] */
#define BCHP_MOCA_PHY_PP_P_EN_DATA_REG_pp_p_en_data_MASK           0xffffffff
#define BCHP_MOCA_PHY_PP_P_EN_DATA_REG_pp_p_en_data_SHIFT          0
#define BCHP_MOCA_PHY_PP_P_EN_DATA_REG_pp_p_en_data_DEFAULT        0x00000000

/***************************************************************************
 *PP_A_AC_MAX_REAL_REG - Samples the real value of the auto-correlation function at the maximum level found so far
 ***************************************************************************/
/* MOCA_PHY :: PP_A_AC_MAX_REAL_REG :: reserved0 [31:20] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_reserved0_MASK          0xfff00000
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_reserved0_SHIFT         20

/* MOCA_PHY :: PP_A_AC_MAX_REAL_REG :: pp_a_ac_max_real [19:00] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_pp_a_ac_max_real_MASK   0x000fffff
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_pp_a_ac_max_real_SHIFT  0
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_pp_a_ac_max_real_DEFAULT 0x00000000

/***************************************************************************
 *PP_A_AC_MAX_IMAG_REG - Samples the image value of the auto-correlation function at the maximum level found so far
 ***************************************************************************/
/* MOCA_PHY :: PP_A_AC_MAX_IMAG_REG :: reserved0 [31:20] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_reserved0_MASK          0xfff00000
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_reserved0_SHIFT         20

/* MOCA_PHY :: PP_A_AC_MAX_IMAG_REG :: pp_a_ac_max_imag [19:00] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_pp_a_ac_max_imag_MASK   0x000fffff
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_pp_a_ac_max_imag_SHIFT  0
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_pp_a_ac_max_imag_DEFAULT 0x00000000

/***************************************************************************
 *PP_ABS_VAL_REG - Samples the absolute value of the auto-correlation function maximum found so far
 ***************************************************************************/
/* MOCA_PHY :: PP_ABS_VAL_REG :: pp_abs_val [31:00] */
#define BCHP_MOCA_PHY_PP_ABS_VAL_REG_pp_abs_val_MASK               0xffffffff
#define BCHP_MOCA_PHY_PP_ABS_VAL_REG_pp_abs_val_SHIFT              0
#define BCHP_MOCA_PHY_PP_ABS_VAL_REG_pp_abs_val_DEFAULT            0x00000000

/***************************************************************************
 *AGC_STAT_RSSI_AVRG_IN_REG - AGC RSSI
 ***************************************************************************/
/* MOCA_PHY :: AGC_STAT_RSSI_AVRG_IN_REG :: reserved0 [31:24] */
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_reserved0_MASK     0xff000000
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_reserved0_SHIFT    24

/* MOCA_PHY :: AGC_STAT_RSSI_AVRG_IN_REG :: agc_stat_rssi_avrg_in [23:00] */
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_agc_stat_rssi_avrg_in_MASK 0x00ffffff
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_agc_stat_rssi_avrg_in_SHIFT 0
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_agc_stat_rssi_avrg_in_DEFAULT 0x00000000

/***************************************************************************
 *GAIN_RESULT - Gain Result
 ***************************************************************************/
/* MOCA_PHY :: GAIN_RESULT :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_GAIN_RESULT_reserved0_MASK                   0xffffffc0
#define BCHP_MOCA_PHY_GAIN_RESULT_reserved0_SHIFT                  6

/* MOCA_PHY :: GAIN_RESULT :: agc_stat_gain_adr [05:00] */
#define BCHP_MOCA_PHY_GAIN_RESULT_agc_stat_gain_adr_MASK           0x0000003f
#define BCHP_MOCA_PHY_GAIN_RESULT_agc_stat_gain_adr_SHIFT          0
#define BCHP_MOCA_PHY_GAIN_RESULT_agc_stat_gain_adr_DEFAULT        0x00000000

/***************************************************************************
 *RX_LEARN_1_REG - Rx Learning register #1
 ***************************************************************************/
/* MOCA_PHY :: RX_LEARN_1_REG :: frequency_offset [31:00] */
#define BCHP_MOCA_PHY_RX_LEARN_1_REG_frequency_offset_MASK         0xffffffff
#define BCHP_MOCA_PHY_RX_LEARN_1_REG_frequency_offset_SHIFT        0
#define BCHP_MOCA_PHY_RX_LEARN_1_REG_frequency_offset_DEFAULT      0x00000000

/***************************************************************************
 *RX_LEARN_SFO_REG - Rx Learning register #2
 ***************************************************************************/
/* MOCA_PHY :: RX_LEARN_SFO_REG :: sampling_offset_in [31:00] */
#define BCHP_MOCA_PHY_RX_LEARN_SFO_REG_sampling_offset_in_MASK     0xffffffff
#define BCHP_MOCA_PHY_RX_LEARN_SFO_REG_sampling_offset_in_SHIFT    0
#define BCHP_MOCA_PHY_RX_LEARN_SFO_REG_sampling_offset_in_DEFAULT  0x00000000

/***************************************************************************
 *GOERTZEL_RESULTS_REG - Gortzel Results
 ***************************************************************************/
/* MOCA_PHY :: GOERTZEL_RESULTS_REG :: goertzel_am_square [31:00] */
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG_goertzel_am_square_MASK 0xffffffff
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG_goertzel_am_square_SHIFT 0
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG_goertzel_am_square_DEFAULT 0x00000000

/***************************************************************************
 *INST_PROBES_MEM%i - Probes Memory
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_BASE                  0x00288400
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_START                 0
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_END                   255
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *INST_PROBES_MEM%i - Probes Memory
 ***************************************************************************/
/* MOCA_PHY :: INST_PROBES_MEMi :: probes_val_i_1 [31:16] */
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_1_MASK         0xffff0000
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_1_SHIFT        16

/* MOCA_PHY :: INST_PROBES_MEMi :: probes_val_i_0 [15:00] */
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_0_MASK         0x0000ffff
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_0_SHIFT        0


/***************************************************************************
 *INST_PROBI_BIAS_MEM%i - Probe I Bias Memory
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_BASE              0x00288800
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_START             0
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_END               255
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *INST_PROBI_BIAS_MEM%i - Probe I Bias Memory
 ***************************************************************************/
/* MOCA_PHY :: INST_PROBI_BIAS_MEMi :: probe_i_bais_i_1 [31:16] */
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_1_MASK   0xffff0000
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_1_SHIFT  16

/* MOCA_PHY :: INST_PROBI_BIAS_MEMi :: probe_i_bais_i_0 [15:00] */
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_0_MASK   0x0000ffff
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_0_SHIFT  0


/***************************************************************************
 *PROBES_STATUS - Indicates if the probe ( I or III) results are ready
 ***************************************************************************/
/* MOCA_PHY :: PROBES_STATUS :: reserved0 [31:03] */
#define BCHP_MOCA_PHY_PROBES_STATUS_reserved0_MASK                 0xfffffff8
#define BCHP_MOCA_PHY_PROBES_STATUS_reserved0_SHIFT                3

/* MOCA_PHY :: PROBES_STATUS :: regs_stat [02:02] */
#define BCHP_MOCA_PHY_PROBES_STATUS_regs_stat_MASK                 0x00000004
#define BCHP_MOCA_PHY_PROBES_STATUS_regs_stat_SHIFT                2
#define BCHP_MOCA_PHY_PROBES_STATUS_regs_stat_DEFAULT              0x00000000

/* MOCA_PHY :: PROBES_STATUS :: probes_status [01:00] */
#define BCHP_MOCA_PHY_PROBES_STATUS_probes_status_MASK             0x00000003
#define BCHP_MOCA_PHY_PROBES_STATUS_probes_status_SHIFT            0
#define BCHP_MOCA_PHY_PROBES_STATUS_probes_status_DEFAULT          0x00000000

#endif /* #ifndef BCHP_MOCA_PHY_H__ */

/* End of File */
