

================================================================
== Vivado HLS Report for 'dut_dense'
================================================================
* Date:           Wed Oct 26 20:54:58 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33491|  33491|  33491|  33491|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  33490|  33490|      3349|          -|          -|    10|    no    |
        | + Loop 1.1  |   3328|   3328|        13|          -|          -|   256|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    102|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     754|   1504|
|Memory           |        1|      -|      32|      5|
|Multiplexer      |        -|      -|       -|    265|
|Register         |        -|      -|     262|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    1048|   1876|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U20  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fcmp_32ns_32ns_1_1_U23            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U21   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_sitofp_32ns_32_6_U22              |dut_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  754| 1504|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-----------------+---------+----+----+------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+----+----+------+-----+------+-------------+
    |b_fc2_U  |dut_dense_b_fc2  |        0|  32|   5|    10|   32|     1|          320|
    |w_fc2_U  |dut_dense_w_fc2  |        1|   0|   0|  2560|    1|     1|         2560|
    +---------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total    |                 |        1|  32|   5|  2570|   33|     2|         2880|
    +---------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |m_3_fu_203_p2         |     +    |      0|  0|   9|           9|           1|
    |n_1_fu_191_p2         |     +    |      0|  0|   4|           4|           1|
    |tmp1_fu_235_p2        |     +    |      0|  0|  10|          10|          10|
    |w_index_fu_244_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_1_fu_359_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_353_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_185_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_197_p2    |   icmp   |      0|  0|   4|           9|          10|
    |notlhs7_fu_335_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_317_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs8_fu_341_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_323_p2      |   icmp   |      0|  0|   8|          23|           1|
    |tmp_4_fu_329_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_347_p2       |    or    |      0|  0|   1|           1|           1|
    |biased_max_fu_365_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp2_fu_260_p2        |    xor   |      0|  0|   2|           1|           2|
    |tmp_11_fu_266_p2      |    xor   |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 102|         117|          83|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  60|         35|    1|         35|
    |grp_fu_149_p0    |  32|          3|   32|         96|
    |grp_fu_149_p1    |  32|          4|   32|        128|
    |grp_fu_155_p0    |  32|          3|   32|         96|
    |grp_fu_155_p1    |  32|          3|   32|         96|
    |m_reg_138        |   9|          2|    9|         18|
    |max_reg_102      |  32|          2|   32|         64|
    |n_reg_114        |   4|          2|    4|          8|
    |one_out_reg_126  |  32|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 265|         56|  206|        605|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  34|   0|   34|          0|
    |b_fc2_load_reg_434  |  32|   0|   32|          0|
    |m_3_reg_389         |   9|   0|    9|          0|
    |m_reg_138           |   9|   0|    9|          0|
    |max_reg_102         |  32|   0|   32|          0|
    |n_1_reg_381         |   4|   0|    4|          0|
    |n_cast6_reg_373     |   4|   0|   10|          6|
    |n_reg_114           |   4|   0|    4|          0|
    |one_out_reg_126     |  32|   0|   32|          0|
    |reg_170             |  32|   0|   32|          0|
    |reg_175             |  32|   0|   32|          0|
    |tmp_11_reg_404      |   1|   0|    1|          0|
    |tmp_13_reg_414      |  32|   0|   32|          0|
    |tmp_6_reg_424       |   4|   0|   64|         60|
    |tmp_9_reg_439       |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 262|   0|  328|         66|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   dut_dense  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   dut_dense  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   dut_dense  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   dut_dense  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   dut_dense  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   dut_dense  | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

