Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 20:27:06 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0055        --    0.0477    0.0422    0.0453    0.0012        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0055        --    0.0477    0.0422        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0477 f    0.0463 f        --          --
                                   L   i_img2_jtag_tap_tdo_reg/CPN      0.0477 f    0.0463 f        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_26_/CP
                                                                        0.0469 r    0.0454 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_40_/CP
                                                                        0.0469 r    0.0454 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
                                                                        0.0469 r    0.0454 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_0_/CP
                                                                        0.0437 r    0.0422 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0437 r    0.0422 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
                                                                        0.0437 r    0.0422 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_1_/CP
                                                                        0.0437 r    0.0422 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_0_/CP
                                                                        0.0437 r    0.0422 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0477
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 f
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 f
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0041    0.0126    0.0133 f
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0133 f
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0032    0.0083    0.0216 f
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0032    0.0000    0.0216 f
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0034    0.0083    0.0299 f
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0034    0.0000    0.0299 f
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0084    0.0062    0.0361 r
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0002    0.0363 r
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0159    0.0108    0.0471 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0159    0.0006    0.0477 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0477


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0477
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 f
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 f
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0041    0.0126    0.0133 f
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0133 f
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0032    0.0083    0.0216 f
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0032    0.0000    0.0216 f
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0034    0.0083    0.0299 f
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0034    0.0000    0.0299 f
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0084    0.0062    0.0361 r
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0002    0.0363 r
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0159    0.0108    0.0471 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)              0.0159    0.0006    0.0477 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0477


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_26_/CP
Latency             : 0.0469
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0142 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0143 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0144    0.0078    0.0108    0.0352 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0078    0.0003    0.0354 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0283    0.0055    0.0049    0.0403 f
  ctstcts_inv_7901043/I (DCCKND14BWP16P90CPDULVT)                    0.0057    0.0006    0.0409 f
  ctstcts_inv_7901043/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0332    0.0068    0.0050    0.0459 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_26_/CP (DFCNQD1BWP16P90CPD)     0.0071    0.0010    0.0469 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0469


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_40_/CP
Latency             : 0.0469
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0142 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0143 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0144    0.0078    0.0108    0.0352 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0078    0.0003    0.0354 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0283    0.0055    0.0049    0.0403 f
  ctstcts_inv_7901043/I (DCCKND14BWP16P90CPDULVT)                    0.0057    0.0006    0.0409 f
  ctstcts_inv_7901043/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0332    0.0068    0.0050    0.0459 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_40_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0071    0.0010    0.0469 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0469


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
Latency             : 0.0469
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0142 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0143 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0056    0.0099    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0144    0.0078    0.0108    0.0352 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0078    0.0003    0.0354 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0283    0.0055    0.0049    0.0403 f
  ctstcts_inv_7901043/I (DCCKND14BWP16P90CPDULVT)                    0.0057    0.0006    0.0409 f
  ctstcts_inv_7901043/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0332    0.0068    0.0050    0.0459 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP (DFCNQD1BWP16P90CPD)     0.0071    0.0010    0.0469 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0469


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_0_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299   -0.0007   -0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0127 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0002    0.0129 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0050    0.0062    0.0090    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0062    0.0002    0.0220 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0158    0.0181    0.0203    0.0422 r
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)          0.0181    0.0000    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299   -0.0007   -0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0127 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0002    0.0129 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0050    0.0062    0.0090    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0062    0.0002    0.0220 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0158    0.0181    0.0203    0.0422 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0181    0.0000    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299   -0.0007   -0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0127 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0002    0.0129 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0050    0.0062    0.0090    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0062    0.0002    0.0220 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0158    0.0181    0.0203    0.0422 r
  i_img2_jtag_attn_stat_shift_reg_reg_2_/CP (DFCNQND1BWP16P90CPD)    0.0181    0.0000    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_1_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299   -0.0007   -0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0127 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0002    0.0129 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0050    0.0062    0.0090    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0062    0.0002    0.0220 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0158    0.0181    0.0203    0.0422 r
  i_img2_jtag_attn_stat_shift_reg_reg_1_/CP (DFCNQD4BWP16P90CPD)     0.0181    0.0000    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_0_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299   -0.0007   -0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0059    0.0134    0.0127 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0002    0.0129 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0050    0.0062    0.0090    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0062    0.0002    0.0220 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0158    0.0181    0.0203    0.0422 r
  i_img2_jtag_attn_stat_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)     0.0181    0.0000    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0061        --    0.0767    0.0706    0.0736    0.0017        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0061        --    0.0767    0.0706        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
                                                                        0.0767 r    0.0767 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0767 r    0.0767 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0767 r    0.0767 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
                                                                        0.0766 r    0.0766 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0766 r    0.0766 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0706 r    0.0706 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0707 f    0.0707 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0709 f    0.0709 f        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0709 r    0.0709 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_16_/CP
                                                                        0.0711 r    0.0711 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
Latency             : 0.0767
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0066    0.0088    0.0197    0.0206 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0008    0.0214 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0159    0.0372 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0120    0.0101    0.0165    0.0546 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0121    0.0017    0.0563 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0076    0.0068    0.0631 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0031    0.0662 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0303    0.0081    0.0061    0.0723 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPD)     0.0135    0.0044    0.0767 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0767


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0767
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0066    0.0088    0.0197    0.0206 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0008    0.0214 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0159    0.0372 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0120    0.0101    0.0165    0.0546 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0121    0.0017    0.0563 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0076    0.0068    0.0631 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0031    0.0662 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0303    0.0081    0.0061    0.0723 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPD)     0.0134    0.0044    0.0767 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0767


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0767
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0066    0.0088    0.0197    0.0206 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0008    0.0214 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0159    0.0372 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0120    0.0101    0.0165    0.0546 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0121    0.0017    0.0563 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0076    0.0068    0.0631 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0031    0.0662 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0303    0.0081    0.0061    0.0723 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPD)     0.0135    0.0044    0.0767 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0767


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
Latency             : 0.0766
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0066    0.0088    0.0197    0.0206 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0008    0.0214 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0159    0.0372 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0120    0.0101    0.0165    0.0546 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0121    0.0017    0.0563 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0076    0.0068    0.0631 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0031    0.0662 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0303    0.0081    0.0061    0.0723 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPD)     0.0135    0.0043    0.0766 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0766


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0766
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0066    0.0088    0.0197    0.0206 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0008    0.0214 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0159    0.0372 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0120    0.0101    0.0165    0.0546 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0121    0.0017    0.0563 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0076    0.0068    0.0631 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0031    0.0662 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0303    0.0081    0.0061    0.0723 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0134    0.0043    0.0766 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0766


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0706
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 r
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0058    0.0188    0.0195 r
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0195 r
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0127    0.0323 r
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0323 r
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0451 r
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0452 r
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0081    0.0533 f
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0103    0.0008    0.0541 f
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0253    0.0138    0.0679 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0264    0.0027    0.0706 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0706


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0707
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 f
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 f
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0058    0.0172    0.0178 f
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0178 f
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0049    0.0121    0.0300 f
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0301 f
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0053    0.0123    0.0423 f
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0425 f
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0123    0.0090    0.0515 r
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0124    0.0008    0.0523 r
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0274    0.0266    0.0156    0.0678 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0278    0.0029    0.0707 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0707


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0709
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 f
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 f
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0058    0.0172    0.0178 f
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0178 f
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0049    0.0121    0.0300 f
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0301 f
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0053    0.0123    0.0423 f
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0425 f
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0123    0.0090    0.0515 r
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0124    0.0008    0.0523 r
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0274    0.0266    0.0156    0.0678 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)              0.0278    0.0030    0.0709 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0709


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0709
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 r
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0058    0.0188    0.0195 r
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0195 r
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0127    0.0323 r
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0323 r
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0451 r
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0452 r
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0081    0.0533 f
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0103    0.0008    0.0541 f
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0253    0.0138    0.0679 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0265    0.0030    0.0709 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0709


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_16_/CP
Latency             : 0.0711
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0009    0.0009 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0066    0.0088    0.0197    0.0206 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0008    0.0214 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0159    0.0372 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0381 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0158    0.0144    0.0187    0.0568 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0146    0.0009    0.0577 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0139    0.0066    0.0062    0.0640 f
  ctstcts_inv_8091062/I (CKND2BWP16P90CPDULVT)                       0.0067    0.0006    0.0645 f
  ctstcts_inv_8091062/ZN (CKND2BWP16P90CPDULVT)     2      0.0025    0.0071    0.0062    0.0708 r
  i_img2_jtag_tap_idcode_reg_reg_16_/CP (DFCNQD1BWP16P90CPDILVT)     0.0071    0.0003    0.0711 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0711


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0047        --    0.0602    0.0555    0.0582    0.0011        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0047        --    0.0602    0.0555        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
                                                                        0.0602 r    0.0597 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0602 r    0.0596 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0602 r    0.0596 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
                                                                        0.0602 r    0.0596 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0601 r    0.0595 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
                                                                        0.0561 r    0.0555 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
                                                                        0.0561 r    0.0555 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0562 r    0.0556 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_1_/CP
                                                                        0.0562 r    0.0556 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_0_/CP
                                                                        0.0563 r    0.0557 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
Latency             : 0.0602
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0170 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0004    0.0174 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0127    0.0301 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0141    0.0097    0.0138    0.0444 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0099    0.0007    0.0451 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0064    0.0057    0.0508 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0075    0.0017    0.0525 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0309    0.0073    0.0052    0.0577 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPD)     0.0097    0.0025    0.0602 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0602


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0602
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0170 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0004    0.0174 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0127    0.0301 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0141    0.0097    0.0138    0.0444 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0099    0.0007    0.0451 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0064    0.0057    0.0508 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0075    0.0017    0.0525 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0309    0.0073    0.0052    0.0577 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPD)     0.0097    0.0025    0.0602 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0602


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0602
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0170 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0004    0.0174 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0127    0.0301 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0141    0.0097    0.0138    0.0444 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0099    0.0007    0.0451 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0064    0.0057    0.0508 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0075    0.0017    0.0525 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0309    0.0073    0.0052    0.0577 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPD)     0.0097    0.0025    0.0602 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0602


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
Latency             : 0.0602
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0170 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0004    0.0174 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0127    0.0301 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0141    0.0097    0.0138    0.0444 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0099    0.0007    0.0451 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0064    0.0057    0.0508 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0075    0.0017    0.0525 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0309    0.0073    0.0052    0.0577 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPD)     0.0097    0.0024    0.0602 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0602


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0601
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0170 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0004    0.0174 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0127    0.0301 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0306 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0141    0.0097    0.0138    0.0444 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0099    0.0007    0.0451 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0255    0.0064    0.0057    0.0508 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0075    0.0017    0.0525 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0309    0.0073    0.0052    0.0577 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0097    0.0024    0.0601 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0601


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
Latency             : 0.0555
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298   -0.0001   -0.0001 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0164 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0004    0.0168 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0049    0.0077    0.0115    0.0283 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0078    0.0004    0.0287 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0151    0.0229    0.0261    0.0549 r
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0228    0.0006    0.0555 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0555


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
Latency             : 0.0555
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298   -0.0001   -0.0001 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0164 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0004    0.0168 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0049    0.0077    0.0115    0.0283 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0078    0.0004    0.0287 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0151    0.0229    0.0261    0.0549 r
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)     0.0229    0.0006    0.0555 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0555


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0556
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298   -0.0001   -0.0001 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0164 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0004    0.0168 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0049    0.0077    0.0115    0.0283 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0078    0.0004    0.0287 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0151    0.0229    0.0261    0.0549 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0229    0.0007    0.0556 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0556


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_1_/CP
Latency             : 0.0556
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298   -0.0001   -0.0001 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0164 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0004    0.0168 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0049    0.0077    0.0115    0.0283 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0078    0.0004    0.0287 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0151    0.0229    0.0261    0.0549 r
  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPD)          0.0229    0.0007    0.0556 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0556


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_0_/CP
Latency             : 0.0557
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298   -0.0001   -0.0001 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0067    0.0074    0.0164    0.0164 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0004    0.0168 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0049    0.0077    0.0115    0.0283 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0078    0.0004    0.0287 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0151    0.0229    0.0261    0.0549 r
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)          0.0229    0.0008    0.0557 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0557


1
