Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,21
design__inferred_latch__count,0
design__instance__count,1494
design__instance__area,16694.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,762
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.016879435628652573
power__switching__total,0.005896066781133413
power__leakage__total,1.709920915970997E-8
power__total,0.022775519639253616
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.10612920564983631
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.1058692469212682
timing__hold__ws__corner:nom_tt_025C_1v80,0.3460163642437566
timing__setup__ws__corner:nom_tt_025C_1v80,0.4446413363355245
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.346016
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.444641
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2752
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.10807370582131026
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.1078207970091479
timing__hold__ws__corner:nom_ss_100C_1v60,0.8179125941372007
timing__setup__ws__corner:nom_ss_100C_1v60,-1.1890622156788142
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-240.36857096196053
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.1890622156788142
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.817913
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,292
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.189062
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,292
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,340
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.10490714149870564
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.10464178431052762
timing__hold__ws__corner:nom_ff_n40C_1v95,0.18490906551526173
timing__setup__ws__corner:nom_ff_n40C_1v95,0.9999822364311036
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.184909
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.999982
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2781
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.10431149295136036
clock__skew__worst_setup,0.10414745749483274
timing__hold__ws,0.1836976178721043
timing__setup__ws,-1.2146655136630156
timing__hold__tns,0.0
timing__setup__tns,-244.57103345890326
timing__hold__wns,0
timing__setup__wns,-1.2146655136630156
timing__hold_vio__count,0
timing__hold_r2r__ws,0.183698
timing__hold_r2r_vio__count,0
timing__setup_vio__count,876
timing__setup_r2r__ws,-1.214666
timing__setup_r2r_vio__count,876
design__die__bbox,0.0 0.0 191.04 201.76
design__core__bbox,5.52 10.88 185.38 190.4
design__io,15
design__die__area,38544.2
design__core__area,32288.5
design__instance__count__stdcell,1494
design__instance__area__stdcell,16694.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.51705
design__instance__utilization__stdcell,0.51705
design__instance__count__class:buffer,1
design__instance__count__class:inverter,18
design__instance__count__class:sequential_cell,347
design__instance__count__class:multi_input_combinational_cell,512
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2016
design__instance__count__class:tap_cell,442
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,13
design__io__hpwl,1268832
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17196
design__violations,0
design__instance__count__class:clock_buffer,46
design__instance__count__class:timing_repair_buffer,95
design__instance__count__class:clock_inverter,24
design__instance__count__setup_buffer,62
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,9
design__instance__count__class:antenna_cell,9
route__net,1022
route__net__special,2
route__drc_errors__iter:1,504
route__wirelength__iter:1,21266
route__drc_errors__iter:2,48
route__wirelength__iter:2,21140
route__drc_errors__iter:3,34
route__wirelength__iter:3,21162
route__drc_errors__iter:4,0
route__wirelength__iter:4,21178
route__drc_errors,0
route__wirelength,21178
route__vias,7196
route__vias__singlecut,7196
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1234.97
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,743
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.10538988036125325
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.10522939761850493
timing__hold__ws__corner:min_tt_025C_1v80,0.34424655767014806
timing__setup__ws__corner:min_tt_025C_1v80,0.4534337478277098
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.344247
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.453434
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,2705
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.10709854140005122
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.1069427215941382
timing__hold__ws__corner:min_ss_100C_1v60,0.8146437088821953
timing__setup__ws__corner:min_ss_100C_1v60,-1.1591825605274182
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-236.72213659318507
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.1591825605274182
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.814644
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,292
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.159183
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,292
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,302
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.10431149295136036
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.10414745749483274
timing__hold__ws__corner:min_ff_n40C_1v95,0.1836976178721043
timing__setup__ws__corner:min_ff_n40C_1v95,1.0061842754889727
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.183698
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,1.006184
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,776
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.10706875966657337
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.10649707805945
timing__hold__ws__corner:max_tt_025C_1v80,0.34741568938356976
timing__setup__ws__corner:max_tt_025C_1v80,0.4325595559729501
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.347416
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.432560
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2781
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.10917959900741618
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.10862276663366714
timing__hold__ws__corner:max_ss_100C_1v60,0.8202680988840149
timing__setup__ws__corner:max_ss_100C_1v60,-1.2146655136630156
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-244.57103345890326
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-1.2146655136630156
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.820268
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,292
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-1.214666
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,292
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,367
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.10576093078436481
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.10517813306889301
timing__hold__ws__corner:max_ff_n40C_1v95,0.18594770693974896
timing__setup__ws__corner:max_ff_n40C_1v95,0.9938607995671018
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.185948
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.993861
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79579
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79881
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00420603
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00440629
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00122689
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00440629
design_powergrid__voltage__worst,0.00440629
design_powergrid__voltage__worst__net:VPWR,1.79579
design_powergrid__drop__worst,0.00440629
design_powergrid__drop__worst__net:VPWR,0.00420603
design_powergrid__voltage__worst__net:VGND,0.00440629
design_powergrid__drop__worst__net:VGND,0.00440629
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0011900000000000000854871728961370536126196384429931640625
ir__drop__worst,0.00421000000000000020039525594484075554646551609039306640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
