
segment_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bc4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08009d58  08009d58  00019d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0e8  0800a0e8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a0e8  0800a0e8  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a0e8  0800a0e8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0e8  0800a0e8  0001a0e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a0ec  0800a0ec  0001a0ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a0f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  200001e0  0800a2d0  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  0800a2d0  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094bc  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001eb4  00000000  00000000  000296cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a58  00000000  00000000  0002b580  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000940  00000000  00000000  0002bfd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001783f  00000000  00000000  0002c918  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007a42  00000000  00000000  00044157  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007a029  00000000  00000000  0004bb99  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c5bc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003884  00000000  00000000  000c5c40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009d3c 	.word	0x08009d3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009d3c 	.word	0x08009d3c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <LL_EXTI_EnableIT_0_31+0x20>)
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	4904      	ldr	r1, [pc, #16]	; (8000ca8 <LL_EXTI_EnableIT_0_31+0x20>)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	600b      	str	r3, [r1, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	40010400 	.word	0x40010400

08000cac <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000cb4:	4b05      	ldr	r3, [pc, #20]	; (8000ccc <LL_EXTI_EnableIT_32_63+0x20>)
 8000cb6:	6a1a      	ldr	r2, [r3, #32]
 8000cb8:	4904      	ldr	r1, [pc, #16]	; (8000ccc <LL_EXTI_EnableIT_32_63+0x20>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	620b      	str	r3, [r1, #32]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	40010400 	.word	0x40010400

08000cd0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000cd8:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <LL_EXTI_DisableIT_0_31+0x24>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	43db      	mvns	r3, r3
 8000ce0:	4904      	ldr	r1, [pc, #16]	; (8000cf4 <LL_EXTI_DisableIT_0_31+0x24>)
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	600b      	str	r3, [r1, #0]
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	40010400 	.word	0x40010400

08000cf8 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <LL_EXTI_DisableIT_32_63+0x24>)
 8000d02:	6a1a      	ldr	r2, [r3, #32]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	43db      	mvns	r3, r3
 8000d08:	4904      	ldr	r1, [pc, #16]	; (8000d1c <LL_EXTI_DisableIT_32_63+0x24>)
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	620b      	str	r3, [r1, #32]
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	40010400 	.word	0x40010400

08000d20 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	4904      	ldr	r1, [pc, #16]	; (8000d40 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	604b      	str	r3, [r1, #4]

}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	40010400 	.word	0x40010400

08000d44 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000d4c:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d50:	4904      	ldr	r1, [pc, #16]	; (8000d64 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	40010400 	.word	0x40010400

08000d68 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000d72:	685a      	ldr	r2, [r3, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	43db      	mvns	r3, r3
 8000d78:	4904      	ldr	r1, [pc, #16]	; (8000d8c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	604b      	str	r3, [r1, #4]
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40010400 	.word	0x40010400

08000d90 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000d9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	4904      	ldr	r1, [pc, #16]	; (8000db4 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000da2:	4013      	ands	r3, r2
 8000da4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40010400 	.word	0x40010400

08000db8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000dc0:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000dc2:	689a      	ldr	r2, [r3, #8]
 8000dc4:	4904      	ldr	r1, [pc, #16]	; (8000dd8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	608b      	str	r3, [r1, #8]

}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	40010400 	.word	0x40010400

08000ddc <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000de4:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000de6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000de8:	4904      	ldr	r1, [pc, #16]	; (8000dfc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	40010400 	.word	0x40010400

08000e00 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000e0a:	689a      	ldr	r2, [r3, #8]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	4904      	ldr	r1, [pc, #16]	; (8000e24 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000e12:	4013      	ands	r3, r2
 8000e14:	608b      	str	r3, [r1, #8]

}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40010400 	.word	0x40010400

08000e28 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000e32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	43db      	mvns	r3, r3
 8000e38:	4904      	ldr	r1, [pc, #16]	; (8000e4c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	40010400 	.word	0x40010400

08000e50 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000e5a:	68da      	ldr	r2, [r3, #12]
 8000e5c:	4904      	ldr	r1, [pc, #16]	; (8000e70 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	60cb      	str	r3, [r1, #12]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	40010400 	.word	0x40010400

08000e74 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e80:	4904      	ldr	r1, [pc, #16]	; (8000e94 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	40010400 	.word	0x40010400

08000e98 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000ea2:	68da      	ldr	r2, [r3, #12]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	4904      	ldr	r1, [pc, #16]	; (8000ebc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000eaa:	4013      	ands	r3, r2
 8000eac:	60cb      	str	r3, [r1, #12]
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	40010400 	.word	0x40010400

08000ec0 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	4904      	ldr	r1, [pc, #16]	; (8000ee4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	40010400 	.word	0x40010400

08000ee8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	7a1b      	ldrb	r3, [r3, #8]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	f000 80c2 	beq.w	8001082 <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d05b      	beq.n	8000fbe <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	7a5b      	ldrb	r3, [r3, #9]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d00e      	beq.n	8000f2c <LL_EXTI_Init+0x44>
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d017      	beq.n	8000f42 <LL_EXTI_Init+0x5a>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d120      	bne.n	8000f58 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ff24 	bl	8000d68 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff feaf 	bl	8000c88 <LL_EXTI_EnableIT_0_31>
          break;
 8000f2a:	e018      	b.n	8000f5e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fecd 	bl	8000cd0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fef0 	bl	8000d20 <LL_EXTI_EnableEvent_0_31>
          break;
 8000f40:	e00d      	b.n	8000f5e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fe9e 	bl	8000c88 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fee5 	bl	8000d20 <LL_EXTI_EnableEvent_0_31>
          break;
 8000f56:	e002      	b.n	8000f5e <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	73fb      	strb	r3, [r7, #15]
          break;
 8000f5c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	7a9b      	ldrb	r3, [r3, #10]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d02b      	beq.n	8000fbe <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	7a9b      	ldrb	r3, [r3, #10]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d00e      	beq.n	8000f8c <LL_EXTI_Init+0xa4>
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	d017      	beq.n	8000fa2 <LL_EXTI_Init+0xba>
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d120      	bne.n	8000fb8 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff ff8c 	bl	8000e98 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff17 	bl	8000db8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8000f8a:	e019      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff35 	bl	8000e00 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff ff58 	bl	8000e50 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000fa0:	e00e      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ff06 	bl	8000db8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff4d 	bl	8000e50 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000fb6:	e003      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	73fb      	strb	r3, [r7, #15]
            break;
 8000fbc:	e000      	b.n	8000fc0 <LL_EXTI_Init+0xd8>
        }
      }
 8000fbe:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d071      	beq.n	80010ac <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	7a5b      	ldrb	r3, [r3, #9]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d00e      	beq.n	8000fee <LL_EXTI_Init+0x106>
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d017      	beq.n	8001004 <LL_EXTI_Init+0x11c>
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d120      	bne.n	800101a <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fed7 	bl	8000d90 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fe60 	bl	8000cac <LL_EXTI_EnableIT_32_63>
          break;
 8000fec:	e018      	b.n	8001020 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fe80 	bl	8000cf8 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fea1 	bl	8000d44 <LL_EXTI_EnableEvent_32_63>
          break;
 8001002:	e00d      	b.n	8001020 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fe4f 	bl	8000cac <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fe96 	bl	8000d44 <LL_EXTI_EnableEvent_32_63>
          break;
 8001018:	e002      	b.n	8001020 <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	73fb      	strb	r3, [r7, #15]
          break;
 800101e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7a9b      	ldrb	r3, [r3, #10]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d041      	beq.n	80010ac <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	7a9b      	ldrb	r3, [r3, #10]
 800102c:	2b02      	cmp	r3, #2
 800102e:	d00e      	beq.n	800104e <LL_EXTI_Init+0x166>
 8001030:	2b03      	cmp	r3, #3
 8001032:	d017      	beq.n	8001064 <LL_EXTI_Init+0x17c>
 8001034:	2b01      	cmp	r3, #1
 8001036:	d120      	bne.n	800107a <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ff3f 	bl	8000ec0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fec8 	bl	8000ddc <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800104c:	e02f      	b.n	80010ae <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fee8 	bl	8000e28 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ff09 	bl	8000e74 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001062:	e024      	b.n	80010ae <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff feb7 	bl	8000ddc <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fefe 	bl	8000e74 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001078:	e019      	b.n	80010ae <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	73fb      	strb	r3, [r7, #15]
            break;
 800107e:	bf00      	nop
 8001080:	e015      	b.n	80010ae <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fe22 	bl	8000cd0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fe69 	bl	8000d68 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fe2c 	bl	8000cf8 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fe73 	bl	8000d90 <LL_EXTI_DisableEvent_32_63>
 80010aa:	e000      	b.n	80010ae <LL_EXTI_Init+0x1c6>
      }
 80010ac:	bf00      	nop
#endif
  }
  return status;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	; 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	fa93 f3a3 	rbit	r3, r3
 80010d2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	fab3 f383 	clz	r3, r3
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	2103      	movs	r1, #3
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43db      	mvns	r3, r3
 80010e4:	401a      	ands	r2, r3
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	fa93 f3a3 	rbit	r3, r3
 80010f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	fab3 f383 	clz	r3, r3
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001100:	431a      	orrs	r2, r3
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	601a      	str	r2, [r3, #0]
}
 8001106:	bf00      	nop
 8001108:	3724      	adds	r7, #36	; 0x24
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001112:	b480      	push	{r7}
 8001114:	b085      	sub	sp, #20
 8001116:	af00      	add	r7, sp, #0
 8001118:	60f8      	str	r0, [r7, #12]
 800111a:	60b9      	str	r1, [r7, #8]
 800111c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	43db      	mvns	r3, r3
 8001126:	401a      	ands	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	6879      	ldr	r1, [r7, #4]
 800112c:	fb01 f303 	mul.w	r3, r1, r3
 8001130:	431a      	orrs	r2, r3
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	605a      	str	r2, [r3, #4]
}
 8001136:	bf00      	nop
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001142:	b480      	push	{r7}
 8001144:	b089      	sub	sp, #36	; 0x24
 8001146:	af00      	add	r7, sp, #0
 8001148:	60f8      	str	r0, [r7, #12]
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	fa93 f3a3 	rbit	r3, r3
 800115c:	613b      	str	r3, [r7, #16]
  return(result);
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	fab3 f383 	clz	r3, r3
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	2103      	movs	r1, #3
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	401a      	ands	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	fa93 f3a3 	rbit	r3, r3
 800117a:	61bb      	str	r3, [r7, #24]
  return(result);
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	fab3 f383 	clz	r3, r3
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	6879      	ldr	r1, [r7, #4]
 8001186:	fa01 f303 	lsl.w	r3, r1, r3
 800118a:	431a      	orrs	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001190:	bf00      	nop
 8001192:	3724      	adds	r7, #36	; 0x24
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800119c:	b480      	push	{r7}
 800119e:	b089      	sub	sp, #36	; 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	68da      	ldr	r2, [r3, #12]
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa93 f3a3 	rbit	r3, r3
 80011b6:	613b      	str	r3, [r7, #16]
  return(result);
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	fab3 f383 	clz	r3, r3
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	2103      	movs	r1, #3
 80011c2:	fa01 f303 	lsl.w	r3, r1, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	401a      	ands	r2, r3
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	fa93 f3a3 	rbit	r3, r3
 80011d4:	61bb      	str	r3, [r7, #24]
  return(result);
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	fab3 f383 	clz	r3, r3
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	fa01 f303 	lsl.w	r3, r1, r3
 80011e4:	431a      	orrs	r2, r3
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	60da      	str	r2, [r3, #12]
}
 80011ea:	bf00      	nop
 80011ec:	3724      	adds	r7, #36	; 0x24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b089      	sub	sp, #36	; 0x24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6a1a      	ldr	r2, [r3, #32]
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	fa93 f3a3 	rbit	r3, r3
 8001210:	613b      	str	r3, [r7, #16]
  return(result);
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	fab3 f383 	clz	r3, r3
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	210f      	movs	r1, #15
 800121c:	fa01 f303 	lsl.w	r3, r1, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	401a      	ands	r2, r3
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	fa93 f3a3 	rbit	r3, r3
 800122e:	61bb      	str	r3, [r7, #24]
  return(result);
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	431a      	orrs	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001244:	bf00      	nop
 8001246:	3724      	adds	r7, #36	; 0x24
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001250:	b480      	push	{r7}
 8001252:	b089      	sub	sp, #36	; 0x24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	0a1b      	lsrs	r3, r3, #8
 8001264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	fa93 f3a3 	rbit	r3, r3
 800126c:	613b      	str	r3, [r7, #16]
  return(result);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	fab3 f383 	clz	r3, r3
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	210f      	movs	r1, #15
 8001278:	fa01 f303 	lsl.w	r3, r1, r3
 800127c:	43db      	mvns	r3, r3
 800127e:	401a      	ands	r2, r3
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	0a1b      	lsrs	r3, r3, #8
 8001284:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	fa93 f3a3 	rbit	r3, r3
 800128c:	61bb      	str	r3, [r7, #24]
  return(result);
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	fab3 f383 	clz	r3, r3
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	fa01 f303 	lsl.w	r3, r1, r3
 800129c:	431a      	orrs	r2, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80012a2:	bf00      	nop
 80012a4:	3724      	adds	r7, #36	; 0x24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b088      	sub	sp, #32
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
 80012b6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	fa93 f3a3 	rbit	r3, r3
 80012cc:	613b      	str	r3, [r7, #16]
  return(result);
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	fab3 f383 	clz	r3, r3
 80012d4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80012d6:	e048      	b.n	800136a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	2101      	movs	r1, #1
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	fa01 f303 	lsl.w	r3, r1, r3
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d03a      	beq.n	8001364 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	461a      	mov	r2, r3
 80012f4:	69b9      	ldr	r1, [r7, #24]
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fede 	bl	80010b8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d003      	beq.n	800130c <LL_GPIO_Init+0x5e>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b02      	cmp	r3, #2
 800130a:	d106      	bne.n	800131a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	461a      	mov	r2, r3
 8001312:	69b9      	ldr	r1, [r7, #24]
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff14 	bl	8001142 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	691b      	ldr	r3, [r3, #16]
 800131e:	461a      	mov	r2, r3
 8001320:	69b9      	ldr	r1, [r7, #24]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff3a 	bl	800119c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2b02      	cmp	r3, #2
 800132e:	d119      	bne.n	8001364 <LL_GPIO_Init+0xb6>
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	fa93 f3a3 	rbit	r3, r3
 800133a:	60bb      	str	r3, [r7, #8]
  return(result);
 800133c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800133e:	fab3 f383 	clz	r3, r3
 8001342:	2b07      	cmp	r3, #7
 8001344:	d807      	bhi.n	8001356 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	461a      	mov	r2, r3
 800134c:	69b9      	ldr	r1, [r7, #24]
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff51 	bl	80011f6 <LL_GPIO_SetAFPin_0_7>
 8001354:	e006      	b.n	8001364 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	461a      	mov	r2, r3
 800135c:	69b9      	ldr	r1, [r7, #24]
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff ff76 	bl	8001250 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	3301      	adds	r3, #1
 8001368:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	fa22 f303 	lsr.w	r3, r2, r3
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1af      	bne.n	80012d8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d003      	beq.n	8001388 <LL_GPIO_Init+0xda>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b02      	cmp	r3, #2
 8001386:	d107      	bne.n	8001398 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	6819      	ldr	r1, [r3, #0]
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	461a      	mov	r2, r3
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff febd 	bl	8001112 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3720      	adds	r7, #32
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f043 0201 	orr.w	r2, r3, #1
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	601a      	str	r2, [r3, #0]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f023 0201 	bic.w	r2, r3, #1
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	601a      	str	r2, [r3, #0]
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 80013e2:	b480      	push	{r7}
 80013e4:	b085      	sub	sp, #20
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	60f8      	str	r0, [r7, #12]
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	0219      	lsls	r1, r3, #8
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	430b      	orrs	r3, r1
 80013fe:	431a      	orrs	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	601a      	str	r2, [r3, #0]
}
 8001404:	bf00      	nop
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001424:	f023 0307 	bic.w	r3, r3, #7
 8001428:	68b9      	ldr	r1, [r7, #8]
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	430a      	orrs	r2, r1
 800142e:	431a      	orrs	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	609a      	str	r2, [r3, #8]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	609a      	str	r2, [r3, #8]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	609a      	str	r2, [r3, #8]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	611a      	str	r2, [r3, #16]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	431a      	orrs	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	605a      	str	r2, [r3, #4]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ff65 	bl	80013c2 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	6899      	ldr	r1, [r3, #8]
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	461a      	mov	r2, r3
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff ff6d 	bl	80013e2 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	4619      	mov	r1, r3
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ffb6 	bl	8001480 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ff44 	bl	80013a2 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffa0 	bl	8001460 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	6919      	ldr	r1, [r3, #16]
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	461a      	mov	r2, r3
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ff70 	bl	8001410 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d002      	beq.n	800153e <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ff81 	bl	8001440 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4619      	mov	r1, r3
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff ffa9 	bl	800149c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	4619      	mov	r1, r3
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ffb6 	bl	80014c2 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	639a      	str	r2, [r3, #56]	; 0x38
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH5 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH6 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	f043 0201 	orr.w	r2, r3, #1
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	615a      	str	r2, [r3, #20]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a2f      	ldr	r2, [pc, #188]	; (8001750 <LL_TIM_Init+0xd4>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d007      	beq.n	80016a8 <LL_TIM_Init+0x2c>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800169e:	d003      	beq.n	80016a8 <LL_TIM_Init+0x2c>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a2c      	ldr	r2, [pc, #176]	; (8001754 <LL_TIM_Init+0xd8>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d106      	bne.n	80016b6 <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a25      	ldr	r2, [pc, #148]	; (8001750 <LL_TIM_Init+0xd4>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d013      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016c4:	d00f      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a22      	ldr	r2, [pc, #136]	; (8001754 <LL_TIM_Init+0xd8>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d00b      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a21      	ldr	r2, [pc, #132]	; (8001758 <LL_TIM_Init+0xdc>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d007      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a20      	ldr	r2, [pc, #128]	; (800175c <LL_TIM_Init+0xe0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d003      	beq.n	80016e6 <LL_TIM_Init+0x6a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a1f      	ldr	r2, [pc, #124]	; (8001760 <LL_TIM_Init+0xe4>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d106      	bne.n	80016f4 <LL_TIM_Init+0x78>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	4619      	mov	r1, r3
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff ff3b 	bl	800157c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	4619      	mov	r1, r3
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff27 	bl	8001560 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a0e      	ldr	r2, [pc, #56]	; (8001750 <LL_TIM_Init+0xd4>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d00b      	beq.n	8001732 <LL_TIM_Init+0xb6>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a0e      	ldr	r2, [pc, #56]	; (8001758 <LL_TIM_Init+0xdc>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d007      	beq.n	8001732 <LL_TIM_Init+0xb6>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a0d      	ldr	r2, [pc, #52]	; (800175c <LL_TIM_Init+0xe0>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d003      	beq.n	8001732 <LL_TIM_Init+0xb6>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a0c      	ldr	r2, [pc, #48]	; (8001760 <LL_TIM_Init+0xe4>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d105      	bne.n	800173e <LL_TIM_Init+0xc2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	7c1b      	ldrb	r3, [r3, #16]
 8001736:	4619      	mov	r1, r3
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ff2d 	bl	8001598 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ff8c 	bl	800165c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40012c00 	.word	0x40012c00
 8001754:	40000400 	.word	0x40000400
 8001758:	40014000 	.word	0x40014000
 800175c:	40014400 	.word	0x40014400
 8001760:	40014800 	.word	0x40014800

08001764 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800177a:	d01f      	beq.n	80017bc <LL_TIM_OC_Init+0x58>
 800177c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001780:	d804      	bhi.n	800178c <LL_TIM_OC_Init+0x28>
 8001782:	2b01      	cmp	r3, #1
 8001784:	d00c      	beq.n	80017a0 <LL_TIM_OC_Init+0x3c>
 8001786:	2b10      	cmp	r3, #16
 8001788:	d011      	beq.n	80017ae <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 800178a:	e033      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 800178c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001790:	d022      	beq.n	80017d8 <LL_TIM_OC_Init+0x74>
 8001792:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001796:	d026      	beq.n	80017e6 <LL_TIM_OC_Init+0x82>
 8001798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800179c:	d015      	beq.n	80017ca <LL_TIM_OC_Init+0x66>
      break;
 800179e:	e029      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80017a0:	6879      	ldr	r1, [r7, #4]
 80017a2:	68f8      	ldr	r0, [r7, #12]
 80017a4:	f000 f82c 	bl	8001800 <OC1Config>
 80017a8:	4603      	mov	r3, r0
 80017aa:	75fb      	strb	r3, [r7, #23]
      break;
 80017ac:	e022      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	f000 f8a5 	bl	8001900 <OC2Config>
 80017b6:	4603      	mov	r3, r0
 80017b8:	75fb      	strb	r3, [r7, #23]
      break;
 80017ba:	e01b      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f000 f922 	bl	8001a08 <OC3Config>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]
      break;
 80017c8:	e014      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	68f8      	ldr	r0, [r7, #12]
 80017ce:	f000 f99f 	bl	8001b10 <OC4Config>
 80017d2:	4603      	mov	r3, r0
 80017d4:	75fb      	strb	r3, [r7, #23]
      break;
 80017d6:	e00d      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	68f8      	ldr	r0, [r7, #12]
 80017dc:	f000 fa04 	bl	8001be8 <OC5Config>
 80017e0:	4603      	mov	r3, r0
 80017e2:	75fb      	strb	r3, [r7, #23]
      break;
 80017e4:	e006      	b.n	80017f4 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f000 fa5f 	bl	8001cac <OC6Config>
 80017ee:	4603      	mov	r3, r0
 80017f0:	75fb      	strb	r3, [r7, #23]
      break;
 80017f2:	bf00      	nop
  }

  return result;
 80017f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a1b      	ldr	r3, [r3, #32]
 800181a:	f023 0201 	bic.w	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a1b      	ldr	r3, [r3, #32]
 8001826:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f023 0303 	bic.w	r3, r3, #3
 800183a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	4313      	orrs	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f023 0202 	bic.w	r2, r3, #2
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	f023 0201 	bic.w	r2, r3, #1
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	4313      	orrs	r3, r2
 8001868:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a20      	ldr	r2, [pc, #128]	; (80018f0 <OC1Config+0xf0>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d00b      	beq.n	800188a <OC1Config+0x8a>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a1f      	ldr	r2, [pc, #124]	; (80018f4 <OC1Config+0xf4>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d007      	beq.n	800188a <OC1Config+0x8a>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a1e      	ldr	r2, [pc, #120]	; (80018f8 <OC1Config+0xf8>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d003      	beq.n	800188a <OC1Config+0x8a>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a1d      	ldr	r2, [pc, #116]	; (80018fc <OC1Config+0xfc>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d11e      	bne.n	80018c8 <OC1Config+0xc8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f023 0208 	bic.w	r2, r3, #8
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	695b      	ldr	r3, [r3, #20]
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4313      	orrs	r3, r2
 8001898:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f023 0204 	bic.w	r2, r3, #4
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	4313      	orrs	r3, r2
 80018a8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	4313      	orrs	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	4619      	mov	r1, r3
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff fe6a 	bl	80015b4 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40012c00 	.word	0x40012c00
 80018f4:	40014000 	.word	0x40014000
 80018f8:	40014400 	.word	0x40014400
 80018fc:	40014800 	.word	0x40014800

08001900 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a1b      	ldr	r3, [r3, #32]
 800191a:	f023 0210 	bic.w	r2, r3, #16
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800193a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	6812      	ldr	r2, [r2, #0]
 800194a:	0212      	lsls	r2, r2, #8
 800194c:	4313      	orrs	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f023 0220 	bic.w	r2, r3, #32
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	4313      	orrs	r3, r2
 800195e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	f023 0210 	bic.w	r2, r3, #16
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	4313      	orrs	r3, r2
 800196e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a21      	ldr	r2, [pc, #132]	; (80019f8 <OC2Config+0xf8>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d00b      	beq.n	8001990 <OC2Config+0x90>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a20      	ldr	r2, [pc, #128]	; (80019fc <OC2Config+0xfc>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d007      	beq.n	8001990 <OC2Config+0x90>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a1f      	ldr	r2, [pc, #124]	; (8001a00 <OC2Config+0x100>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d003      	beq.n	8001990 <OC2Config+0x90>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a1e      	ldr	r2, [pc, #120]	; (8001a04 <OC2Config+0x104>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d11f      	bne.n	80019d0 <OC2Config+0xd0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	019b      	lsls	r3, r3, #6
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	019b      	lsls	r3, r3, #6
 80019ac:	4313      	orrs	r3, r2
 80019ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4313      	orrs	r3, r2
 80019be:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	4619      	mov	r1, r3
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff fdf4 	bl	80015d0 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40012c00 	.word	0x40012c00
 80019fc:	40014000 	.word	0x40014000
 8001a00:	40014400 	.word	0x40014400
 8001a04:	40014800 	.word	0x40014800

08001a08 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001a16:	2300      	movs	r3, #0
 8001a18:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a1b      	ldr	r3, [r3, #32]
 8001a22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a1b      	ldr	r3, [r3, #32]
 8001a2e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f023 0303 	bic.w	r3, r3, #3
 8001a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	6812      	ldr	r2, [r2, #0]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	4313      	orrs	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	021b      	lsls	r3, r3, #8
 8001a72:	4313      	orrs	r3, r2
 8001a74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a21      	ldr	r2, [pc, #132]	; (8001b00 <OC3Config+0xf8>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d00b      	beq.n	8001a96 <OC3Config+0x8e>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a20      	ldr	r2, [pc, #128]	; (8001b04 <OC3Config+0xfc>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d007      	beq.n	8001a96 <OC3Config+0x8e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a1f      	ldr	r2, [pc, #124]	; (8001b08 <OC3Config+0x100>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d003      	beq.n	8001a96 <OC3Config+0x8e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a1e      	ldr	r2, [pc, #120]	; (8001b0c <OC3Config+0x104>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d11f      	bne.n	8001ad6 <OC3Config+0xce>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	029b      	lsls	r3, r3, #10
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	029b      	lsls	r3, r3, #10
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	015b      	lsls	r3, r3, #5
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff fd7f 	bl	80015ec <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	697a      	ldr	r2, [r7, #20]
 8001af2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40012c00 	.word	0x40012c00
 8001b04:	40014000 	.word	0x40014000
 8001b08:	40014400 	.word	0x40014400
 8001b0c:	40014800 	.word	0x40014800

08001b10 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a1b      	ldr	r3, [r3, #32]
 8001b36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	613b      	str	r3, [r7, #16]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b4a:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	6812      	ldr	r2, [r2, #0]
 8001b5a:	0212      	lsls	r2, r2, #8
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	031b      	lsls	r3, r3, #12
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	031b      	lsls	r3, r3, #12
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <OC4Config+0xc8>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d00b      	beq.n	8001ba0 <OC4Config+0x90>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a14      	ldr	r2, [pc, #80]	; (8001bdc <OC4Config+0xcc>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d007      	beq.n	8001ba0 <OC4Config+0x90>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a13      	ldr	r2, [pc, #76]	; (8001be0 <OC4Config+0xd0>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d003      	beq.n	8001ba0 <OC4Config+0x90>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <OC4Config+0xd4>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d107      	bne.n	8001bb0 <OC4Config+0xa0>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	019b      	lsls	r3, r3, #6
 8001bac:	4313      	orrs	r3, r2
 8001bae:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f7ff fd20 	bl	8001608 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40012c00 	.word	0x40012c00
 8001bdc:	40014000 	.word	0x40014000
 8001be0:	40014400 	.word	0x40014400
 8001be4:	40014800 	.word	0x40014800

08001be8 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a1b      	ldr	r3, [r3, #32]
 8001bfe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c10:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	6812      	ldr	r2, [r2, #0]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	041b      	lsls	r3, r3, #16
 8001c30:	4313      	orrs	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	041b      	lsls	r3, r3, #16
 8001c40:	4313      	orrs	r3, r2
 8001c42:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a15      	ldr	r2, [pc, #84]	; (8001c9c <OC5Config+0xb4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d00b      	beq.n	8001c64 <OC5Config+0x7c>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a14      	ldr	r2, [pc, #80]	; (8001ca0 <OC5Config+0xb8>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d007      	beq.n	8001c64 <OC5Config+0x7c>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a13      	ldr	r2, [pc, #76]	; (8001ca4 <OC5Config+0xbc>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d003      	beq.n	8001c64 <OC5Config+0x7c>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <OC5Config+0xc0>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d109      	bne.n	8001c78 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	4619      	mov	r1, r3
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff fccd 	bl	8001624 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68ba      	ldr	r2, [r7, #8]
 8001c8e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40012c00 	.word	0x40012c00
 8001ca0:	40014000 	.word	0x40014000
 8001ca4:	40014400 	.word	0x40014400
 8001ca8:	40014800 	.word	0x40014800

08001cac <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
 8001cc2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a1b      	ldr	r3, [r3, #32]
 8001cce:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	0212      	lsls	r2, r2, #8
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	051b      	lsls	r3, r3, #20
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	051b      	lsls	r3, r3, #20
 8001d06:	4313      	orrs	r3, r2
 8001d08:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a14      	ldr	r2, [pc, #80]	; (8001d60 <OC6Config+0xb4>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00b      	beq.n	8001d2a <OC6Config+0x7e>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a13      	ldr	r2, [pc, #76]	; (8001d64 <OC6Config+0xb8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d007      	beq.n	8001d2a <OC6Config+0x7e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a12      	ldr	r2, [pc, #72]	; (8001d68 <OC6Config+0xbc>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d003      	beq.n	8001d2a <OC6Config+0x7e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a11      	ldr	r2, [pc, #68]	; (8001d6c <OC6Config+0xc0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d109      	bne.n	8001d3e <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	029b      	lsls	r3, r3, #10
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff fc78 	bl	8001640 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40012c00 	.word	0x40012c00
 8001d64:	40014000 	.word	0x40014000
 8001d68:	40014400 	.word	0x40014400
 8001d6c:	40014800 	.word	0x40014800

08001d70 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d82:	4a07      	ldr	r2, [pc, #28]	; (8001da0 <LL_InitTick+0x30>)
 8001d84:	3b01      	subs	r3, #1
 8001d86:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001d88:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <LL_InitTick+0x30>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d8e:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <LL_InitTick+0x30>)
 8001d90:	2205      	movs	r2, #5
 8001d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000e010 	.word	0xe000e010

08001da4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001dac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff ffdd 	bl	8001d70 <LL_InitTick>
}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001dc8:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <LL_mDelay+0x44>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001dce:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd6:	d00c      	beq.n	8001df2 <LL_mDelay+0x32>
  {
    Delay++;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001dde:	e008      	b.n	8001df2 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <LL_mDelay+0x44>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d002      	beq.n	8001df2 <LL_mDelay+0x32>
    {
      Delay--;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d1f3      	bne.n	8001de0 <LL_mDelay+0x20>
    }
  }
}
 8001df8:	bf00      	nop
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000e010 	.word	0xe000e010

08001e08 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001e10:	4a04      	ldr	r2, [pc, #16]	; (8001e24 <LL_SetSystemCoreClock+0x1c>)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6013      	str	r3, [r2, #0]
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000004 	.word	0x20000004

08001e28 <LL_TIM_ClearFlag_UPDATE>:
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f06f 0201 	mvn.w	r2, #1
 8001e36:	611a      	str	r2, [r3, #16]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	bf0c      	ite	eq
 8001e58:	2301      	moveq	r3, #1
 8001e5a:	2300      	movne	r3, #0
 8001e5c:	b2db      	uxtb	r3, r3
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	619a      	str	r2, [r3, #24]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <resetSegments>:
void updateDisplay(void);
void setDigit(uint8_t pos);

/*Reset (turn-off) all the segments of display*/
void resetSegments(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8001ea8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb0:	f7ff ffdb 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001eb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ebc:	f7ff ffd5 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	480e      	ldr	r0, [pc, #56]	; (8001efc <resetSegments+0x58>)
 8001ec4:	f7ff ffd1 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8001ec8:	2120      	movs	r1, #32
 8001eca:	480c      	ldr	r0, [pc, #48]	; (8001efc <resetSegments+0x58>)
 8001ecc:	f7ff ffcd 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8001ed0:	2110      	movs	r1, #16
 8001ed2:	480a      	ldr	r0, [pc, #40]	; (8001efc <resetSegments+0x58>)
 8001ed4:	f7ff ffc9 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8001ed8:	2101      	movs	r1, #1
 8001eda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ede:	f7ff ffc4 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8001ee2:	2102      	movs	r1, #2
 8001ee4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee8:	f7ff ffbf 	bl	8001e6a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8001eec:	2108      	movs	r1, #8
 8001eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef2:	f7ff ffba 	bl	8001e6a <LL_GPIO_SetOutputPin>
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	48000400 	.word	0x48000400

08001f00 <setSegments>:

/*Set (turn-on) all the segments of display*/
void setSegments(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8001f04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f0c:	f7ff ffbb 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001f10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f18:	f7ff ffb5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8001f1c:	2102      	movs	r1, #2
 8001f1e:	480e      	ldr	r0, [pc, #56]	; (8001f58 <setSegments+0x58>)
 8001f20:	f7ff ffb1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8001f24:	2120      	movs	r1, #32
 8001f26:	480c      	ldr	r0, [pc, #48]	; (8001f58 <setSegments+0x58>)
 8001f28:	f7ff ffad 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8001f2c:	2110      	movs	r1, #16
 8001f2e:	480a      	ldr	r0, [pc, #40]	; (8001f58 <setSegments+0x58>)
 8001f30:	f7ff ffa9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8001f34:	2101      	movs	r1, #1
 8001f36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f3a:	f7ff ffa4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8001f3e:	2102      	movs	r1, #2
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f44:	f7ff ff9f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8001f48:	2108      	movs	r1, #8
 8001f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f4e:	f7ff ff9a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	48000400 	.word	0x48000400

08001f5c <resetDigits>:

/* Reset (turn-off) all digits*/
void resetDigits(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_2);
 8001f60:	2104      	movs	r1, #4
 8001f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f66:	f7ff ff8e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_0);
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	480a      	ldr	r0, [pc, #40]	; (8001f98 <resetDigits+0x3c>)
 8001f6e:	f7ff ff8a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 8001f72:	2110      	movs	r1, #16
 8001f74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f78:	f7ff ff85 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_12);
 8001f7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f84:	f7ff ff7f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7);
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f8e:	f7ff ff7a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	48000400 	.word	0x48000400

08001f9c <setDigits>:

/* Reset (turn-on) all digits*/
void setDigits(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
	DIGIT_1_ON;
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	480d      	ldr	r0, [pc, #52]	; (8001fd8 <setDigits+0x3c>)
 8001fa4:	f7ff ff61 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_2_ON;
 8001fa8:	2110      	movs	r1, #16
 8001faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fae:	f7ff ff5c 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_3_ON;
 8001fb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fba:	f7ff ff56 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_4_ON;
 8001fbe:	2104      	movs	r1, #4
 8001fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc4:	f7ff ff51 	bl	8001e6a <LL_GPIO_SetOutputPin>
	DIGIT_TIME_ON;
 8001fc8:	2180      	movs	r1, #128	; 0x80
 8001fca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fce:	f7ff ff4c 	bl	8001e6a <LL_GPIO_SetOutputPin>
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	48000400 	.word	0x48000400

08001fdc <setDecimalPoint>:

void setDecimalPoint(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8001fe0:	2102      	movs	r1, #2
 8001fe2:	4802      	ldr	r0, [pc, #8]	; (8001fec <setDecimalPoint+0x10>)
 8001fe4:	f7ff ff4f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	48000400 	.word	0x48000400

08001ff0 <setOne>:

/* Functions to display numbers 0 - 9 */
void setOne(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
	// B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ffa:	f7ff ff44 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001ffe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002002:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002006:	f7ff ff3e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <setTwo>:

void setTwo(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
	// A,B,G,E,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002014:	2101      	movs	r1, #1
 8002016:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800201a:	f7ff ff34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800201e:	2102      	movs	r1, #2
 8002020:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002024:	f7ff ff2f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002028:	2110      	movs	r1, #16
 800202a:	4807      	ldr	r0, [pc, #28]	; (8002048 <setTwo+0x38>)
 800202c:	f7ff ff2b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002030:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002034:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002038:	f7ff ff25 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800203c:	2120      	movs	r1, #32
 800203e:	4802      	ldr	r0, [pc, #8]	; (8002048 <setTwo+0x38>)
 8002040:	f7ff ff21 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}
 8002048:	48000400 	.word	0x48000400

0800204c <setThree>:

void setThree(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
	// A,B,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002050:	2101      	movs	r1, #1
 8002052:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002056:	f7ff ff16 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800205a:	2102      	movs	r1, #2
 800205c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002060:	f7ff ff11 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002064:	2110      	movs	r1, #16
 8002066:	4807      	ldr	r0, [pc, #28]	; (8002084 <setThree+0x38>)
 8002068:	f7ff ff0d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800206c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002070:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002074:	f7ff ff07 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002078:	2120      	movs	r1, #32
 800207a:	4802      	ldr	r0, [pc, #8]	; (8002084 <setThree+0x38>)
 800207c:	f7ff ff03 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	48000400 	.word	0x48000400

08002088 <setFour>:

void setFour(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
	// F,B,G,C
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800208c:	2108      	movs	r1, #8
 800208e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002092:	f7ff fef8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002096:	2101      	movs	r1, #1
 8002098:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800209c:	f7ff fef3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80020a0:	2110      	movs	r1, #16
 80020a2:	4805      	ldr	r0, [pc, #20]	; (80020b8 <setFour+0x30>)
 80020a4:	f7ff feef 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80020a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b0:	f7ff fee9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	48000400 	.word	0x48000400

080020bc <setFive>:

void setFive(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
	// A,F,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80020c0:	2108      	movs	r1, #8
 80020c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020c6:	f7ff fede 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80020ca:	2120      	movs	r1, #32
 80020cc:	4809      	ldr	r0, [pc, #36]	; (80020f4 <setFive+0x38>)
 80020ce:	f7ff feda 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80020d2:	2110      	movs	r1, #16
 80020d4:	4807      	ldr	r0, [pc, #28]	; (80020f4 <setFive+0x38>)
 80020d6:	f7ff fed6 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80020da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020e2:	f7ff fed0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80020e6:	2102      	movs	r1, #2
 80020e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ec:	f7ff fecb 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	48000400 	.word	0x48000400

080020f8 <setSix>:

void setSix(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	// A,F,G,E,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80020fc:	2108      	movs	r1, #8
 80020fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002102:	f7ff fec0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002106:	2120      	movs	r1, #32
 8002108:	480c      	ldr	r0, [pc, #48]	; (800213c <setSix+0x44>)
 800210a:	f7ff febc 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800210e:	2110      	movs	r1, #16
 8002110:	480a      	ldr	r0, [pc, #40]	; (800213c <setSix+0x44>)
 8002112:	f7ff feb8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002116:	f44f 7180 	mov.w	r1, #256	; 0x100
 800211a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800211e:	f7ff feb2 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002122:	2102      	movs	r1, #2
 8002124:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002128:	f7ff fead 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800212c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002134:	f7ff fea7 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	48000400 	.word	0x48000400

08002140 <setSeven>:

void setSeven(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002144:	2101      	movs	r1, #1
 8002146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800214a:	f7ff fe9c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800214e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002152:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002156:	f7ff fe96 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800215a:	2102      	movs	r1, #2
 800215c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002160:	f7ff fe91 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}

08002168 <setEight>:

void setEight(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800216c:	2108      	movs	r1, #8
 800216e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002172:	f7ff fe88 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002176:	2120      	movs	r1, #32
 8002178:	480f      	ldr	r0, [pc, #60]	; (80021b8 <setEight+0x50>)
 800217a:	f7ff fe84 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800217e:	2110      	movs	r1, #16
 8002180:	480d      	ldr	r0, [pc, #52]	; (80021b8 <setEight+0x50>)
 8002182:	f7ff fe80 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002186:	f44f 7180 	mov.w	r1, #256	; 0x100
 800218a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800218e:	f7ff fe7a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002192:	2102      	movs	r1, #2
 8002194:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002198:	f7ff fe75 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800219c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a4:	f7ff fe6f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80021a8:	2101      	movs	r1, #1
 80021aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ae:	f7ff fe6a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	48000400 	.word	0x48000400

080021bc <setNine>:

void setNine(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80021c0:	2101      	movs	r1, #1
 80021c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c6:	f7ff fe5e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80021ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021d2:	f7ff fe58 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80021d6:	2102      	movs	r1, #2
 80021d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021dc:	f7ff fe53 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80021e0:	2110      	movs	r1, #16
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <setNine+0x3c>)
 80021e4:	f7ff fe4f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80021e8:	2108      	movs	r1, #8
 80021ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ee:	f7ff fe4a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	48000400 	.word	0x48000400

080021fc <setZero>:

void setZero(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002200:	2108      	movs	r1, #8
 8002202:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002206:	f7ff fe3e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800220a:	2120      	movs	r1, #32
 800220c:	480d      	ldr	r0, [pc, #52]	; (8002244 <setZero+0x48>)
 800220e:	f7ff fe3a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002212:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002216:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800221a:	f7ff fe34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800221e:	2102      	movs	r1, #2
 8002220:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002224:	f7ff fe2f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002228:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800222c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002230:	f7ff fe29 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002234:	2101      	movs	r1, #1
 8002236:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800223a:	f7ff fe24 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	48000400 	.word	0x48000400

08002248 <setA>:

void setA(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	// A,B,C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800224c:	2108      	movs	r1, #8
 800224e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002252:	f7ff fe18 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002256:	2110      	movs	r1, #16
 8002258:	480d      	ldr	r0, [pc, #52]	; (8002290 <setA+0x48>)
 800225a:	f7ff fe14 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800225e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002262:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002266:	f7ff fe0e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800226a:	2102      	movs	r1, #2
 800226c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002270:	f7ff fe09 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002274:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227c:	f7ff fe03 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002280:	2101      	movs	r1, #1
 8002282:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002286:	f7ff fdfe 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	48000400 	.word	0x48000400

08002294 <seta>:

void seta(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
	// A,B,C,E,D,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002298:	2120      	movs	r1, #32
 800229a:	480f      	ldr	r0, [pc, #60]	; (80022d8 <seta+0x44>)
 800229c:	f7ff fdf3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80022a0:	2110      	movs	r1, #16
 80022a2:	480d      	ldr	r0, [pc, #52]	; (80022d8 <seta+0x44>)
 80022a4:	f7ff fdef 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80022a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022b0:	f7ff fde9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80022b4:	2102      	movs	r1, #2
 80022b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ba:	f7ff fde4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80022be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f7ff fdde 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80022ca:	2101      	movs	r1, #1
 80022cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d0:	f7ff fdd9 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80022d4:	bf00      	nop
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	48000400 	.word	0x48000400

080022dc <setb>:

void setb(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	// C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80022e0:	2108      	movs	r1, #8
 80022e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e6:	f7ff fdce 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80022ea:	2110      	movs	r1, #16
 80022ec:	480a      	ldr	r0, [pc, #40]	; (8002318 <setb+0x3c>)
 80022ee:	f7ff fdca 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80022f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022fa:	f7ff fdc4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80022fe:	2120      	movs	r1, #32
 8002300:	4805      	ldr	r0, [pc, #20]	; (8002318 <setb+0x3c>)
 8002302:	f7ff fdc0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002306:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800230a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230e:	f7ff fdba 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	48000400 	.word	0x48000400

0800231c <setC>:

void setC(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
	// A,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002320:	2108      	movs	r1, #8
 8002322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002326:	f7ff fdae 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800232a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800232e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002332:	f7ff fda8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002336:	2102      	movs	r1, #2
 8002338:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800233c:	f7ff fda3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002340:	2120      	movs	r1, #32
 8002342:	4802      	ldr	r0, [pc, #8]	; (800234c <setC+0x30>)
 8002344:	f7ff fd9f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	48000400 	.word	0x48000400

08002350 <setc>:

void setc(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
	// D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002354:	2120      	movs	r1, #32
 8002356:	4807      	ldr	r0, [pc, #28]	; (8002374 <setc+0x24>)
 8002358:	f7ff fd95 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800235c:	2110      	movs	r1, #16
 800235e:	4805      	ldr	r0, [pc, #20]	; (8002374 <setc+0x24>)
 8002360:	f7ff fd91 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002364:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002368:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800236c:	f7ff fd8b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	48000400 	.word	0x48000400

08002378 <setd>:

void setd(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
	// B,C,D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800237c:	2120      	movs	r1, #32
 800237e:	480d      	ldr	r0, [pc, #52]	; (80023b4 <setd+0x3c>)
 8002380:	f7ff fd81 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002384:	2110      	movs	r1, #16
 8002386:	480b      	ldr	r0, [pc, #44]	; (80023b4 <setd+0x3c>)
 8002388:	f7ff fd7d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800238c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002394:	f7ff fd77 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002398:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800239c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a0:	f7ff fd71 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80023a4:	2101      	movs	r1, #1
 80023a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023aa:	f7ff fd6c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	48000400 	.word	0x48000400

080023b8 <setE>:

void setE(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
	// A,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80023bc:	2108      	movs	r1, #8
 80023be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023c2:	f7ff fd60 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80023c6:	2110      	movs	r1, #16
 80023c8:	4809      	ldr	r0, [pc, #36]	; (80023f0 <setE+0x38>)
 80023ca:	f7ff fd5c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80023ce:	2120      	movs	r1, #32
 80023d0:	4807      	ldr	r0, [pc, #28]	; (80023f0 <setE+0x38>)
 80023d2:	f7ff fd58 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80023d6:	2102      	movs	r1, #2
 80023d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023dc:	f7ff fd53 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80023e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e8:	f7ff fd4d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	48000400 	.word	0x48000400

080023f4 <setF>:

void setF(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	// A,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80023f8:	2108      	movs	r1, #8
 80023fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023fe:	f7ff fd42 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002402:	2110      	movs	r1, #16
 8002404:	4807      	ldr	r0, [pc, #28]	; (8002424 <setF+0x30>)
 8002406:	f7ff fd3e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800240a:	2102      	movs	r1, #2
 800240c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002410:	f7ff fd39 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002414:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800241c:	f7ff fd33 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}
 8002424:	48000400 	.word	0x48000400

08002428 <setG>:

void setG(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	// A,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800242c:	2108      	movs	r1, #8
 800242e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002432:	f7ff fd28 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002436:	2120      	movs	r1, #32
 8002438:	480a      	ldr	r0, [pc, #40]	; (8002464 <setG+0x3c>)
 800243a:	f7ff fd24 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800243e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002442:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002446:	f7ff fd1e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800244a:	2102      	movs	r1, #2
 800244c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002450:	f7ff fd19 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002454:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800245c:	f7ff fd13 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002460:	bf00      	nop
 8002462:	bd80      	pop	{r7, pc}
 8002464:	48000400 	.word	0x48000400

08002468 <setH>:

void setH(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	// B,C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800246c:	2108      	movs	r1, #8
 800246e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002472:	f7ff fd08 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002476:	2110      	movs	r1, #16
 8002478:	480a      	ldr	r0, [pc, #40]	; (80024a4 <setH+0x3c>)
 800247a:	f7ff fd04 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800247e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002482:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002486:	f7ff fcfe 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800248a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800248e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002492:	f7ff fcf8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002496:	2101      	movs	r1, #1
 8002498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800249c:	f7ff fcf3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	48000400 	.word	0x48000400

080024a8 <seth>:

void seth(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
	// C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80024ac:	2108      	movs	r1, #8
 80024ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024b2:	f7ff fce8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80024b6:	2110      	movs	r1, #16
 80024b8:	4808      	ldr	r0, [pc, #32]	; (80024dc <seth+0x34>)
 80024ba:	f7ff fce4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80024be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024c6:	f7ff fcde 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80024ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d2:	f7ff fcd8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	48000400 	.word	0x48000400

080024e0 <setI>:

void setI(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
	// E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80024e4:	2108      	movs	r1, #8
 80024e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ea:	f7ff fccc 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80024ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f6:	f7ff fcc6 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <setJ>:

void setJ(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
	// B,C,D,E
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002504:	2120      	movs	r1, #32
 8002506:	480b      	ldr	r0, [pc, #44]	; (8002534 <setJ+0x34>)
 8002508:	f7ff fcbd 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800250c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002510:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002514:	f7ff fcb7 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002518:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800251c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002520:	f7ff fcb1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002524:	2101      	movs	r1, #1
 8002526:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800252a:	f7ff fcac 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	48000400 	.word	0x48000400

08002538 <setL>:

void setL(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
	// D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800253c:	2108      	movs	r1, #8
 800253e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002542:	f7ff fca0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002546:	2120      	movs	r1, #32
 8002548:	4805      	ldr	r0, [pc, #20]	; (8002560 <setL+0x28>)
 800254a:	f7ff fc9c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800254e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002552:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002556:	f7ff fc96 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	48000400 	.word	0x48000400

08002564 <setn>:

void setn(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	// C,E,G
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002568:	2110      	movs	r1, #16
 800256a:	4808      	ldr	r0, [pc, #32]	; (800258c <setn+0x28>)
 800256c:	f7ff fc8b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002570:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002578:	f7ff fc85 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800257c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002580:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002584:	f7ff fc7f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	48000400 	.word	0x48000400

08002590 <setO>:

void setO(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002594:	2108      	movs	r1, #8
 8002596:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800259a:	f7ff fc74 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800259e:	2120      	movs	r1, #32
 80025a0:	480d      	ldr	r0, [pc, #52]	; (80025d8 <setO+0x48>)
 80025a2:	f7ff fc70 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80025a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ae:	f7ff fc6a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80025b2:	2102      	movs	r1, #2
 80025b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b8:	f7ff fc65 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80025bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025c4:	f7ff fc5f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80025c8:	2101      	movs	r1, #1
 80025ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ce:	f7ff fc5a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	48000400 	.word	0x48000400

080025dc <seto>:

void seto(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
	// C,D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80025e0:	2120      	movs	r1, #32
 80025e2:	480a      	ldr	r0, [pc, #40]	; (800260c <seto+0x30>)
 80025e4:	f7ff fc4f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80025e8:	2110      	movs	r1, #16
 80025ea:	4808      	ldr	r0, [pc, #32]	; (800260c <seto+0x30>)
 80025ec:	f7ff fc4b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80025f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025f8:	f7ff fc45 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80025fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002600:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002604:	f7ff fc3f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}
 800260c:	48000400 	.word	0x48000400

08002610 <setP>:

void setP(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
	// A,B,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002614:	2108      	movs	r1, #8
 8002616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800261a:	f7ff fc34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800261e:	2110      	movs	r1, #16
 8002620:	480a      	ldr	r0, [pc, #40]	; (800264c <setP+0x3c>)
 8002622:	f7ff fc30 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002626:	2102      	movs	r1, #2
 8002628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800262c:	f7ff fc2b 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002630:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002634:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002638:	f7ff fc25 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800263c:	2101      	movs	r1, #1
 800263e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002642:	f7ff fc20 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	48000400 	.word	0x48000400

08002650 <setq>:

void setq(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
	// A,B,C,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002654:	2108      	movs	r1, #8
 8002656:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800265a:	f7ff fc14 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800265e:	2110      	movs	r1, #16
 8002660:	480a      	ldr	r0, [pc, #40]	; (800268c <setq+0x3c>)
 8002662:	f7ff fc10 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002666:	f44f 7180 	mov.w	r1, #256	; 0x100
 800266a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800266e:	f7ff fc0a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002672:	2102      	movs	r1, #2
 8002674:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002678:	f7ff fc05 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800267c:	2101      	movs	r1, #1
 800267e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002682:	f7ff fc00 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	48000400 	.word	0x48000400

08002690 <setr>:

void setr(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
	// E,G
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002694:	2110      	movs	r1, #16
 8002696:	4805      	ldr	r0, [pc, #20]	; (80026ac <setr+0x1c>)
 8002698:	f7ff fbf5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800269c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80026a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026a4:	f7ff fbef 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	48000400 	.word	0x48000400

080026b0 <setS>:

void setS(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
	// A,C,D,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80026b4:	2108      	movs	r1, #8
 80026b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ba:	f7ff fbe4 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80026be:	2110      	movs	r1, #16
 80026c0:	4809      	ldr	r0, [pc, #36]	; (80026e8 <setS+0x38>)
 80026c2:	f7ff fbe0 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80026c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ce:	f7ff fbda 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80026d2:	2102      	movs	r1, #2
 80026d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026d8:	f7ff fbd5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80026dc:	2120      	movs	r1, #32
 80026de:	4802      	ldr	r0, [pc, #8]	; (80026e8 <setS+0x38>)
 80026e0:	f7ff fbd1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	48000400 	.word	0x48000400

080026ec <sett>:

void sett(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
	// D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80026f0:	2108      	movs	r1, #8
 80026f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026f6:	f7ff fbc6 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80026fa:	2110      	movs	r1, #16
 80026fc:	4807      	ldr	r0, [pc, #28]	; (800271c <sett+0x30>)
 80026fe:	f7ff fbc2 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002702:	2120      	movs	r1, #32
 8002704:	4805      	ldr	r0, [pc, #20]	; (800271c <sett+0x30>)
 8002706:	f7ff fbbe 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800270a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800270e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002712:	f7ff fbb8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002716:	bf00      	nop
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	48000400 	.word	0x48000400

08002720 <setU>:

void setU(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
	// B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002724:	2108      	movs	r1, #8
 8002726:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800272a:	f7ff fbac 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800272e:	2120      	movs	r1, #32
 8002730:	480a      	ldr	r0, [pc, #40]	; (800275c <setU+0x3c>)
 8002732:	f7ff fba8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002736:	f44f 7180 	mov.w	r1, #256	; 0x100
 800273a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800273e:	f7ff fba2 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002742:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800274a:	f7ff fb9c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800274e:	2101      	movs	r1, #1
 8002750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002754:	f7ff fb97 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002758:	bf00      	nop
 800275a:	bd80      	pop	{r7, pc}
 800275c:	48000400 	.word	0x48000400

08002760 <setu>:

void setu(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	// C,D,E
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002764:	2120      	movs	r1, #32
 8002766:	4808      	ldr	r0, [pc, #32]	; (8002788 <setu+0x28>)
 8002768:	f7ff fb8d 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800276c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002774:	f7ff fb87 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002778:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800277c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002780:	f7ff fb81 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002784:	bf00      	nop
 8002786:	bd80      	pop	{r7, pc}
 8002788:	48000400 	.word	0x48000400

0800278c <sety>:

void sety(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	// B,C,D,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002790:	2108      	movs	r1, #8
 8002792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002796:	f7ff fb76 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800279a:	2110      	movs	r1, #16
 800279c:	4809      	ldr	r0, [pc, #36]	; (80027c4 <sety+0x38>)
 800279e:	f7ff fb72 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80027a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027aa:	f7ff fb6c 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80027ae:	2120      	movs	r1, #32
 80027b0:	4804      	ldr	r0, [pc, #16]	; (80027c4 <sety+0x38>)
 80027b2:	f7ff fb68 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80027b6:	2101      	movs	r1, #1
 80027b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027bc:	f7ff fb63 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	48000400 	.word	0x48000400

080027c8 <setK>:

void setK(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	// A,C,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80027cc:	2108      	movs	r1, #8
 80027ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027d2:	f7ff fb58 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80027d6:	2110      	movs	r1, #16
 80027d8:	480a      	ldr	r0, [pc, #40]	; (8002804 <setK+0x3c>)
 80027da:	f7ff fb54 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80027de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027e6:	f7ff fb4e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80027ea:	2102      	movs	r1, #2
 80027ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027f0:	f7ff fb49 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80027f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fc:	f7ff fb43 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	48000400 	.word	0x48000400

08002808 <setM>:

void setM(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	// A,B,D,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800280c:	2108      	movs	r1, #8
 800280e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002812:	f7ff fb38 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002816:	2120      	movs	r1, #32
 8002818:	4807      	ldr	r0, [pc, #28]	; (8002838 <setM+0x30>)
 800281a:	f7ff fb34 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800281e:	2102      	movs	r1, #2
 8002820:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002824:	f7ff fb2f 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002828:	2101      	movs	r1, #1
 800282a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800282e:	f7ff fb2a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	48000400 	.word	0x48000400

0800283c <setV>:

void setV(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
	// B,D,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002840:	2108      	movs	r1, #8
 8002842:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002846:	f7ff fb1e 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800284a:	2120      	movs	r1, #32
 800284c:	4804      	ldr	r0, [pc, #16]	; (8002860 <setV+0x24>)
 800284e:	f7ff fb1a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002852:	2101      	movs	r1, #1
 8002854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002858:	f7ff fb15 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800285c:	bf00      	nop
 800285e:	bd80      	pop	{r7, pc}
 8002860:	48000400 	.word	0x48000400

08002864 <setW>:

void setW(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
	// B,C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002868:	2108      	movs	r1, #8
 800286a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800286e:	f7ff fb0a 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002872:	2120      	movs	r1, #32
 8002874:	480c      	ldr	r0, [pc, #48]	; (80028a8 <setW+0x44>)
 8002876:	f7ff fb06 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800287a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800287e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002882:	f7ff fb00 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002886:	2101      	movs	r1, #1
 8002888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800288c:	f7ff fafb 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002890:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002894:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002898:	f7ff faf5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800289c:	2110      	movs	r1, #16
 800289e:	4802      	ldr	r0, [pc, #8]	; (80028a8 <setW+0x44>)
 80028a0:	f7ff faf1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80028a4:	bf00      	nop
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	48000400 	.word	0x48000400

080028ac <setX>:

void setX(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
	// A,G,D
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80028b0:	2110      	movs	r1, #16
 80028b2:	4807      	ldr	r0, [pc, #28]	; (80028d0 <setX+0x24>)
 80028b4:	f7ff fae7 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80028b8:	2120      	movs	r1, #32
 80028ba:	4805      	ldr	r0, [pc, #20]	; (80028d0 <setX+0x24>)
 80028bc:	f7ff fae3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80028c0:	2102      	movs	r1, #2
 80028c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c6:	f7ff fade 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	48000400 	.word	0x48000400

080028d4 <setZ>:

void setZ(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	// A,B,D,E,G
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80028d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e0:	f7ff fad1 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80028e4:	2120      	movs	r1, #32
 80028e6:	4809      	ldr	r0, [pc, #36]	; (800290c <setZ+0x38>)
 80028e8:	f7ff facd 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80028ec:	2102      	movs	r1, #2
 80028ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f2:	f7ff fac8 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80028f6:	2101      	movs	r1, #1
 80028f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028fc:	f7ff fac3 	bl	8001e86 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002900:	2110      	movs	r1, #16
 8002902:	4802      	ldr	r0, [pc, #8]	; (800290c <setZ+0x38>)
 8002904:	f7ff fabf 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}
 800290c:	48000400 	.word	0x48000400

08002910 <setUnderscore>:

void setUnderscore(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
	// D
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002914:	2120      	movs	r1, #32
 8002916:	4802      	ldr	r0, [pc, #8]	; (8002920 <setUnderscore+0x10>)
 8002918:	f7ff fab5 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}
 8002920:	48000400 	.word	0x48000400

08002924 <setMinus>:

void setMinus(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
	// G
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002928:	2110      	movs	r1, #16
 800292a:	4802      	ldr	r0, [pc, #8]	; (8002934 <setMinus+0x10>)
 800292c:	f7ff faab 	bl	8001e86 <LL_GPIO_ResetOutputPin>
}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}
 8002934:	48000400 	.word	0x48000400

08002938 <displayNumber>:

/**
 * Pre-process number before it is displayed. Extract digits of the number
 */
void displayNumber(char *text)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	73fb      	strb	r3, [r7, #15]

	dDisplayData.digit_num = 4;
 8002944:	4b0f      	ldr	r3, [pc, #60]	; (8002984 <displayNumber+0x4c>)
 8002946:	2204      	movs	r2, #4
 8002948:	711a      	strb	r2, [r3, #4]
	dDisplayData.negative = 0;
 800294a:	4b0e      	ldr	r3, [pc, #56]	; (8002984 <displayNumber+0x4c>)
 800294c:	2200      	movs	r2, #0
 800294e:	715a      	strb	r2, [r3, #5]
	dDisplayData.resolution = 0;
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <displayNumber+0x4c>)
 8002952:	2200      	movs	r2, #0
 8002954:	719a      	strb	r2, [r3, #6]

	for (i = 0; i < 4; i++) {
 8002956:	2300      	movs	r3, #0
 8002958:	73fb      	strb	r3, [r7, #15]
 800295a:	e009      	b.n	8002970 <displayNumber+0x38>
		dDisplayData.digit[i] = *text++;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	1c5a      	adds	r2, r3, #1
 8002960:	607a      	str	r2, [r7, #4]
 8002962:	7bfa      	ldrb	r2, [r7, #15]
 8002964:	7819      	ldrb	r1, [r3, #0]
 8002966:	4b07      	ldr	r3, [pc, #28]	; (8002984 <displayNumber+0x4c>)
 8002968:	5499      	strb	r1, [r3, r2]
	for (i = 0; i < 4; i++) {
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	3301      	adds	r3, #1
 800296e:	73fb      	strb	r3, [r7, #15]
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	2b03      	cmp	r3, #3
 8002974:	d9f2      	bls.n	800295c <displayNumber+0x24>
	}
}
 8002976:	bf00      	nop
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	200001fc 	.word	0x200001fc

08002988 <setDigit>:

/*
 * Turns required digit ON
 */
void setDigit(uint8_t pos)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
	switch(pos)
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	2b03      	cmp	r3, #3
 8002996:	d823      	bhi.n	80029e0 <setDigit+0x58>
 8002998:	a201      	add	r2, pc, #4	; (adr r2, 80029a0 <setDigit+0x18>)
 800299a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800299e:	bf00      	nop
 80029a0:	080029d7 	.word	0x080029d7
 80029a4:	080029cb 	.word	0x080029cb
 80029a8:	080029bd 	.word	0x080029bd
 80029ac:	080029b1 	.word	0x080029b1
	{
		case 3:
			DIGIT_4_ON;
 80029b0:	2104      	movs	r1, #4
 80029b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029b6:	f7ff fa58 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029ba:	e011      	b.n	80029e0 <setDigit+0x58>
		case 2:
			DIGIT_3_ON;
 80029bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029c4:	f7ff fa51 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029c8:	e00a      	b.n	80029e0 <setDigit+0x58>
		case 1:
			DIGIT_2_ON;
 80029ca:	2110      	movs	r1, #16
 80029cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029d0:	f7ff fa4b 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029d4:	e004      	b.n	80029e0 <setDigit+0x58>
		case 0:
			DIGIT_1_ON;
 80029d6:	2101      	movs	r1, #1
 80029d8:	4803      	ldr	r0, [pc, #12]	; (80029e8 <setDigit+0x60>)
 80029da:	f7ff fa46 	bl	8001e6a <LL_GPIO_SetOutputPin>
			break;
 80029de:	bf00      	nop
	}
}
 80029e0:	bf00      	nop
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	48000400 	.word	0x48000400

080029ec <updateDisplay>:
/**
 * Display data in dDisplayData.
 * Sets every digit to display its value and decimal point.
 */
void updateDisplay(void)
{
 80029ec:	b590      	push	{r4, r7, lr}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 80029f2:	2300      	movs	r3, #0
 80029f4:	71fb      	strb	r3, [r7, #7]
 80029f6:	e1f5      	b.n	8002de4 <updateDisplay+0x3f8>
	{
		switch(dDisplayData.digit[i])
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	4ad3      	ldr	r2, [pc, #844]	; (8002d48 <updateDisplay+0x35c>)
 80029fc:	5cd3      	ldrb	r3, [r2, r3]
 80029fe:	3b2d      	subs	r3, #45	; 0x2d
 8002a00:	2b4c      	cmp	r3, #76	; 0x4c
 8002a02:	f200 81cd 	bhi.w	8002da0 <updateDisplay+0x3b4>
 8002a06:	a201      	add	r2, pc, #4	; (adr r2, 8002a0c <updateDisplay+0x20>)
 8002a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0c:	08002d93 	.word	0x08002d93
 8002a10:	08002da1 	.word	0x08002da1
 8002a14:	08002da1 	.word	0x08002da1
 8002a18:	08002b41 	.word	0x08002b41
 8002a1c:	08002b4f 	.word	0x08002b4f
 8002a20:	08002b5d 	.word	0x08002b5d
 8002a24:	08002b6b 	.word	0x08002b6b
 8002a28:	08002b79 	.word	0x08002b79
 8002a2c:	08002b87 	.word	0x08002b87
 8002a30:	08002b95 	.word	0x08002b95
 8002a34:	08002ba3 	.word	0x08002ba3
 8002a38:	08002bb1 	.word	0x08002bb1
 8002a3c:	08002bbf 	.word	0x08002bbf
 8002a40:	08002da1 	.word	0x08002da1
 8002a44:	08002da1 	.word	0x08002da1
 8002a48:	08002da1 	.word	0x08002da1
 8002a4c:	08002da1 	.word	0x08002da1
 8002a50:	08002da1 	.word	0x08002da1
 8002a54:	08002da1 	.word	0x08002da1
 8002a58:	08002da1 	.word	0x08002da1
 8002a5c:	08002bcd 	.word	0x08002bcd
 8002a60:	08002da1 	.word	0x08002da1
 8002a64:	08002bf7 	.word	0x08002bf7
 8002a68:	08002da1 	.word	0x08002da1
 8002a6c:	08002c21 	.word	0x08002c21
 8002a70:	08002c2f 	.word	0x08002c2f
 8002a74:	08002c3d 	.word	0x08002c3d
 8002a78:	08002c4b 	.word	0x08002c4b
 8002a7c:	08002c67 	.word	0x08002c67
 8002a80:	08002c75 	.word	0x08002c75
 8002a84:	08002d2b 	.word	0x08002d2b
 8002a88:	08002c83 	.word	0x08002c83
 8002a8c:	08002d39 	.word	0x08002d39
 8002a90:	08002da1 	.word	0x08002da1
 8002a94:	08002c9f 	.word	0x08002c9f
 8002a98:	08002cbb 	.word	0x08002cbb
 8002a9c:	08002da1 	.word	0x08002da1
 8002aa0:	08002da1 	.word	0x08002da1
 8002aa4:	08002ce5 	.word	0x08002ce5
 8002aa8:	08002da1 	.word	0x08002da1
 8002aac:	08002d01 	.word	0x08002d01
 8002ab0:	08002d4d 	.word	0x08002d4d
 8002ab4:	08002d5b 	.word	0x08002d5b
 8002ab8:	08002d69 	.word	0x08002d69
 8002abc:	08002da1 	.word	0x08002da1
 8002ac0:	08002d77 	.word	0x08002d77
 8002ac4:	08002da1 	.word	0x08002da1
 8002ac8:	08002da1 	.word	0x08002da1
 8002acc:	08002da1 	.word	0x08002da1
 8002ad0:	08002da1 	.word	0x08002da1
 8002ad4:	08002d85 	.word	0x08002d85
 8002ad8:	08002da1 	.word	0x08002da1
 8002adc:	08002bdb 	.word	0x08002bdb
 8002ae0:	08002be9 	.word	0x08002be9
 8002ae4:	08002c05 	.word	0x08002c05
 8002ae8:	08002c13 	.word	0x08002c13
 8002aec:	08002da1 	.word	0x08002da1
 8002af0:	08002da1 	.word	0x08002da1
 8002af4:	08002da1 	.word	0x08002da1
 8002af8:	08002c59 	.word	0x08002c59
 8002afc:	08002da1 	.word	0x08002da1
 8002b00:	08002da1 	.word	0x08002da1
 8002b04:	08002da1 	.word	0x08002da1
 8002b08:	08002da1 	.word	0x08002da1
 8002b0c:	08002da1 	.word	0x08002da1
 8002b10:	08002c91 	.word	0x08002c91
 8002b14:	08002cad 	.word	0x08002cad
 8002b18:	08002da1 	.word	0x08002da1
 8002b1c:	08002cc9 	.word	0x08002cc9
 8002b20:	08002cd7 	.word	0x08002cd7
 8002b24:	08002da1 	.word	0x08002da1
 8002b28:	08002cf3 	.word	0x08002cf3
 8002b2c:	08002d0f 	.word	0x08002d0f
 8002b30:	08002da1 	.word	0x08002da1
 8002b34:	08002da1 	.word	0x08002da1
 8002b38:	08002da1 	.word	0x08002da1
 8002b3c:	08002d1d 	.word	0x08002d1d
		{
			case '0':
			  setDigit(i);
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff ff20 	bl	8002988 <setDigit>
			  setZero();
 8002b48:	f7ff fb58 	bl	80021fc <setZero>
			  break;
 8002b4c:	e128      	b.n	8002da0 <updateDisplay+0x3b4>
			case '1':
			  setDigit(i);
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff ff19 	bl	8002988 <setDigit>
			  setOne();
 8002b56:	f7ff fa4b 	bl	8001ff0 <setOne>
			  break;
 8002b5a:	e121      	b.n	8002da0 <updateDisplay+0x3b4>
			case '2':
			  setDigit(i);
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff ff12 	bl	8002988 <setDigit>
			  setTwo();
 8002b64:	f7ff fa54 	bl	8002010 <setTwo>
			  break;
 8002b68:	e11a      	b.n	8002da0 <updateDisplay+0x3b4>
			case '3':
			  setDigit(i);
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff ff0b 	bl	8002988 <setDigit>
			  setThree();
 8002b72:	f7ff fa6b 	bl	800204c <setThree>
			  break;
 8002b76:	e113      	b.n	8002da0 <updateDisplay+0x3b4>
			case '4':
			  setDigit(i);
 8002b78:	79fb      	ldrb	r3, [r7, #7]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff ff04 	bl	8002988 <setDigit>
			  setFour();
 8002b80:	f7ff fa82 	bl	8002088 <setFour>
			  break;
 8002b84:	e10c      	b.n	8002da0 <updateDisplay+0x3b4>
			case '5':
			  setDigit(i);
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff fefd 	bl	8002988 <setDigit>
			  setFive();
 8002b8e:	f7ff fa95 	bl	80020bc <setFive>
			  break;
 8002b92:	e105      	b.n	8002da0 <updateDisplay+0x3b4>
			case '6':
			  setDigit(i);
 8002b94:	79fb      	ldrb	r3, [r7, #7]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fef6 	bl	8002988 <setDigit>
			  setSix();
 8002b9c:	f7ff faac 	bl	80020f8 <setSix>
			  break;
 8002ba0:	e0fe      	b.n	8002da0 <updateDisplay+0x3b4>
			case '7':
			  setDigit(i);
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff feef 	bl	8002988 <setDigit>
			  setSeven();
 8002baa:	f7ff fac9 	bl	8002140 <setSeven>
			  break;
 8002bae:	e0f7      	b.n	8002da0 <updateDisplay+0x3b4>
			case '8':
			  setDigit(i);
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff fee8 	bl	8002988 <setDigit>
			  setEight();
 8002bb8:	f7ff fad6 	bl	8002168 <setEight>
			  break;
 8002bbc:	e0f0      	b.n	8002da0 <updateDisplay+0x3b4>
			case '9':
			  setDigit(i);
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff fee1 	bl	8002988 <setDigit>
			  setNine();
 8002bc6:	f7ff faf9 	bl	80021bc <setNine>
			  break;
 8002bca:	e0e9      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'A':
			  setDigit(i);
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff feda 	bl	8002988 <setDigit>
			  setA();
 8002bd4:	f7ff fb38 	bl	8002248 <setA>
			  break;
 8002bd8:	e0e2      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'a':
			  setDigit(i);
 8002bda:	79fb      	ldrb	r3, [r7, #7]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff fed3 	bl	8002988 <setDigit>
			  seta();
 8002be2:	f7ff fb57 	bl	8002294 <seta>
			  break;
 8002be6:	e0db      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'b':
			  setDigit(i);
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fecc 	bl	8002988 <setDigit>
			  setb();
 8002bf0:	f7ff fb74 	bl	80022dc <setb>
			  break;
 8002bf4:	e0d4      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'C':
			  setDigit(i);
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fec5 	bl	8002988 <setDigit>
			  setC();
 8002bfe:	f7ff fb8d 	bl	800231c <setC>
			  break;
 8002c02:	e0cd      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'c':
			  setDigit(i);
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff febe 	bl	8002988 <setDigit>
			  setc();
 8002c0c:	f7ff fba0 	bl	8002350 <setc>
			  break;
 8002c10:	e0c6      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'd':
			  setDigit(i);
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff feb7 	bl	8002988 <setDigit>
			  setd();
 8002c1a:	f7ff fbad 	bl	8002378 <setd>
			  break;
 8002c1e:	e0bf      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'E':
			  setDigit(i);
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff feb0 	bl	8002988 <setDigit>
			  setE();
 8002c28:	f7ff fbc6 	bl	80023b8 <setE>
			  break;
 8002c2c:	e0b8      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'F':
			  setDigit(i);
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff fea9 	bl	8002988 <setDigit>
			  setF();
 8002c36:	f7ff fbdd 	bl	80023f4 <setF>
			  break;
 8002c3a:	e0b1      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'G':
			  setDigit(i);
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fea2 	bl	8002988 <setDigit>
			  setG();
 8002c44:	f7ff fbf0 	bl	8002428 <setG>
			  break;
 8002c48:	e0aa      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'H':
			  setDigit(i);
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff fe9b 	bl	8002988 <setDigit>
			  setH();
 8002c52:	f7ff fc09 	bl	8002468 <setH>
			  break;
 8002c56:	e0a3      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'h':
			  setDigit(i);
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fe94 	bl	8002988 <setDigit>
			  seth();
 8002c60:	f7ff fc22 	bl	80024a8 <seth>
			  break;
 8002c64:	e09c      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'I':
			  setDigit(i);
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fe8d 	bl	8002988 <setDigit>
			  setI();
 8002c6e:	f7ff fc37 	bl	80024e0 <setI>
			  break;
 8002c72:	e095      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'J':
			  setDigit(i);
 8002c74:	79fb      	ldrb	r3, [r7, #7]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff fe86 	bl	8002988 <setDigit>
			  setJ();
 8002c7c:	f7ff fc40 	bl	8002500 <setJ>
			  break;
 8002c80:	e08e      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'L':
			  setDigit(i);
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff fe7f 	bl	8002988 <setDigit>
			  setL();
 8002c8a:	f7ff fc55 	bl	8002538 <setL>
			  break;
 8002c8e:	e087      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'n':
			  setDigit(i);
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff fe78 	bl	8002988 <setDigit>
			  setn();
 8002c98:	f7ff fc64 	bl	8002564 <setn>
			  break;
 8002c9c:	e080      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'O':
			  setDigit(i);
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff fe71 	bl	8002988 <setDigit>
			  setO();
 8002ca6:	f7ff fc73 	bl	8002590 <setO>
			  break;
 8002caa:	e079      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'o':
			  setDigit(i);
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff fe6a 	bl	8002988 <setDigit>
			  seto();
 8002cb4:	f7ff fc92 	bl	80025dc <seto>
			  break;
 8002cb8:	e072      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'P':
			  setDigit(i);
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fe63 	bl	8002988 <setDigit>
			  setP();
 8002cc2:	f7ff fca5 	bl	8002610 <setP>
			  break;
 8002cc6:	e06b      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'q':
			  setDigit(i);
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fe5c 	bl	8002988 <setDigit>
			  setq();
 8002cd0:	f7ff fcbe 	bl	8002650 <setq>
			  break;
 8002cd4:	e064      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'r':
			  setDigit(i);
 8002cd6:	79fb      	ldrb	r3, [r7, #7]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff fe55 	bl	8002988 <setDigit>
			  setr();
 8002cde:	f7ff fcd7 	bl	8002690 <setr>
			  break;
 8002ce2:	e05d      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'S':
			  setDigit(i);
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fe4e 	bl	8002988 <setDigit>
			  setS();
 8002cec:	f7ff fce0 	bl	80026b0 <setS>
			  break;
 8002cf0:	e056      	b.n	8002da0 <updateDisplay+0x3b4>
			case 't':
			  setDigit(i);
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff fe47 	bl	8002988 <setDigit>
			  sett();
 8002cfa:	f7ff fcf7 	bl	80026ec <sett>
			  break;
 8002cfe:	e04f      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'U':
			  setDigit(i);
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fe40 	bl	8002988 <setDigit>
			  setU();
 8002d08:	f7ff fd0a 	bl	8002720 <setU>
			  break;
 8002d0c:	e048      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'u':
			  setDigit(i);
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff fe39 	bl	8002988 <setDigit>
			  setu();
 8002d16:	f7ff fd23 	bl	8002760 <setu>
			  break;
 8002d1a:	e041      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'y':
			  setDigit(i);
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff fe32 	bl	8002988 <setDigit>
			  sety();
 8002d24:	f7ff fd32 	bl	800278c <sety>
			  break;
 8002d28:	e03a      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'K':
			  setDigit(i);
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff fe2b 	bl	8002988 <setDigit>
			  setK();
 8002d32:	f7ff fd49 	bl	80027c8 <setK>
			  break;
 8002d36:	e033      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'M':
			  setDigit(i);
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fe24 	bl	8002988 <setDigit>
			  setM();
 8002d40:	f7ff fd62 	bl	8002808 <setM>
			  break;
 8002d44:	e02c      	b.n	8002da0 <updateDisplay+0x3b4>
 8002d46:	bf00      	nop
 8002d48:	200001fc 	.word	0x200001fc
			case 'V':
			  setDigit(i);
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff fe1a 	bl	8002988 <setDigit>
			  setV();
 8002d54:	f7ff fd72 	bl	800283c <setV>
			  break;
 8002d58:	e022      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'W':
			  setDigit(i);
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fe13 	bl	8002988 <setDigit>
			  setW();
 8002d62:	f7ff fd7f 	bl	8002864 <setW>
			  break;
 8002d66:	e01b      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'X':
			  setDigit(i);
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff fe0c 	bl	8002988 <setDigit>
			  setX();
 8002d70:	f7ff fd9c 	bl	80028ac <setX>
			  break;
 8002d74:	e014      	b.n	8002da0 <updateDisplay+0x3b4>
			case 'Z':
			  setDigit(i);
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fe05 	bl	8002988 <setDigit>
			  setZ();
 8002d7e:	f7ff fda9 	bl	80028d4 <setZ>
			  break;
 8002d82:	e00d      	b.n	8002da0 <updateDisplay+0x3b4>
			case '_':
			  setDigit(i);
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff fdfe 	bl	8002988 <setDigit>
			  setUnderscore();
 8002d8c:	f7ff fdc0 	bl	8002910 <setUnderscore>
			  break;
 8002d90:	e006      	b.n	8002da0 <updateDisplay+0x3b4>
			case '-':
			  setDigit(i);
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff fdf7 	bl	8002988 <setDigit>
			  setMinus();
 8002d9a:	f7ff fdc3 	bl	8002924 <setMinus>
			  break;
 8002d9e:	bf00      	nop
		}

		if(dDisplayData.resolution == i)
 8002da0:	4b14      	ldr	r3, [pc, #80]	; (8002df4 <updateDisplay+0x408>)
 8002da2:	799b      	ldrb	r3, [r3, #6]
 8002da4:	79fa      	ldrb	r2, [r7, #7]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d101      	bne.n	8002dae <updateDisplay+0x3c2>
		{
			setDecimalPoint();
 8002daa:	f7ff f917 	bl	8001fdc <setDecimalPoint>
		}

		disp_time_saved = disp_time;
 8002dae:	4b12      	ldr	r3, [pc, #72]	; (8002df8 <updateDisplay+0x40c>)
 8002db0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002db4:	4a11      	ldr	r2, [pc, #68]	; (8002dfc <updateDisplay+0x410>)
 8002db6:	e9c2 3400 	strd	r3, r4, [r2]
		while((disp_time_saved + 2) > disp_time){};
 8002dba:	bf00      	nop
 8002dbc:	4b0f      	ldr	r3, [pc, #60]	; (8002dfc <updateDisplay+0x410>)
 8002dbe:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002dc2:	1c8b      	adds	r3, r1, #2
 8002dc4:	f142 0400 	adc.w	r4, r2, #0
 8002dc8:	4a0b      	ldr	r2, [pc, #44]	; (8002df8 <updateDisplay+0x40c>)
 8002dca:	e9d2 1200 	ldrd	r1, r2, [r2]
 8002dce:	42a2      	cmp	r2, r4
 8002dd0:	bf08      	it	eq
 8002dd2:	4299      	cmpeq	r1, r3
 8002dd4:	d3f2      	bcc.n	8002dbc <updateDisplay+0x3d0>

		resetDigits();
 8002dd6:	f7ff f8c1 	bl	8001f5c <resetDigits>
		resetSegments();
 8002dda:	f7ff f863 	bl	8001ea4 <resetSegments>
	for(uint8_t i = 0; i < 4; i++)
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	3301      	adds	r3, #1
 8002de2:	71fb      	strb	r3, [r7, #7]
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	f67f ae06 	bls.w	80029f8 <updateDisplay+0xc>
	}
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd90      	pop	{r4, r7, pc}
 8002df4:	200001fc 	.word	0x200001fc
 8002df8:	20000208 	.word	0x20000208
 8002dfc:	20000210 	.word	0x20000210

08002e00 <TIM3_IRQHandler>:

//Update displayed data and keep display ON
void TIM3_IRQHandler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM3))
 8002e04:	4806      	ldr	r0, [pc, #24]	; (8002e20 <TIM3_IRQHandler+0x20>)
 8002e06:	f7ff f81d 	bl	8001e44 <LL_TIM_IsActiveFlag_UPDATE>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <TIM3_IRQHandler+0x14>
	{
		updateDisplay();
 8002e10:	f7ff fdec 	bl	80029ec <updateDisplay>
	}

	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002e14:	4802      	ldr	r0, [pc, #8]	; (8002e20 <TIM3_IRQHandler+0x20>)
 8002e16:	f7ff f807 	bl	8001e28 <LL_TIM_ClearFlag_UPDATE>
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40000400 	.word	0x40000400

08002e24 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e28:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <NVIC_GetPriorityGrouping+0x18>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	0a1b      	lsrs	r3, r3, #8
 8002e2e:	f003 0307 	and.w	r3, r3, #7
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	e000ed00 	.word	0xe000ed00

08002e40 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	f003 021f 	and.w	r2, r3, #31
 8002e50:	4907      	ldr	r1, [pc, #28]	; (8002e70 <NVIC_EnableIRQ+0x30>)
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	095b      	lsrs	r3, r3, #5
 8002e58:	2001      	movs	r0, #1
 8002e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e62:	bf00      	nop
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000e100 	.word	0xe000e100

08002e74 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	6039      	str	r1, [r7, #0]
 8002e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	da0b      	bge.n	8002ea0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	490c      	ldr	r1, [pc, #48]	; (8002ec0 <NVIC_SetPriority+0x4c>)
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	f003 030f 	and.w	r3, r3, #15
 8002e94:	3b04      	subs	r3, #4
 8002e96:	0112      	lsls	r2, r2, #4
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e9e:	e009      	b.n	8002eb4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	4907      	ldr	r1, [pc, #28]	; (8002ec4 <NVIC_SetPriority+0x50>)
 8002ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eaa:	0112      	lsls	r2, r2, #4
 8002eac:	b2d2      	uxtb	r2, r2
 8002eae:	440b      	add	r3, r1
 8002eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	e000ed00 	.word	0xe000ed00
 8002ec4:	e000e100 	.word	0xe000e100

08002ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b089      	sub	sp, #36	; 0x24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f1c3 0307 	rsb	r3, r3, #7
 8002ee2:	2b04      	cmp	r3, #4
 8002ee4:	bf28      	it	cs
 8002ee6:	2304      	movcs	r3, #4
 8002ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	3304      	adds	r3, #4
 8002eee:	2b06      	cmp	r3, #6
 8002ef0:	d902      	bls.n	8002ef8 <NVIC_EncodePriority+0x30>
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	3b03      	subs	r3, #3
 8002ef6:	e000      	b.n	8002efa <NVIC_EncodePriority+0x32>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002efc:	f04f 32ff 	mov.w	r2, #4294967295
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	43da      	mvns	r2, r3
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	401a      	ands	r2, r3
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f10:	f04f 31ff 	mov.w	r1, #4294967295
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1a:	43d9      	mvns	r1, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f20:	4313      	orrs	r3, r2
         );
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3724      	adds	r7, #36	; 0x24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
	...

08002f30 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8002f38:	4b08      	ldr	r3, [pc, #32]	; (8002f5c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f3a:	695a      	ldr	r2, [r3, #20]
 8002f3c:	4907      	ldr	r1, [pc, #28]	; (8002f5c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002f44:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f46:	695a      	ldr	r2, [r3, #20]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
}
 8002f50:	bf00      	nop
 8002f52:	3714      	adds	r7, #20
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	40021000 	.word	0x40021000

08002f60 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8002f6a:	4a12      	ldr	r2, [pc, #72]	; (8002fb4 <LL_SYSCFG_SetEXTISource+0x54>)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	3302      	adds	r3, #2
 8002f72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	0c1b      	lsrs	r3, r3, #16
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	ea02 0103 	and.w	r1, r2, r3
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	0c1b      	lsrs	r3, r3, #16
 8002f84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	fa93 f3a3 	rbit	r3, r3
 8002f8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	fab3 f383 	clz	r3, r3
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	409a      	lsls	r2, r3
 8002f98:	4806      	ldr	r0, [pc, #24]	; (8002fb4 <LL_SYSCFG_SetEXTISource+0x54>)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8002fa6:	bf00      	nop
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	40010000 	.word	0x40010000

08002fb8 <LL_GPIO_SetPinMode>:
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	; 0x24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	fa93 f3a3 	rbit	r3, r3
 8002fd2:	613b      	str	r3, [r7, #16]
  return(result);
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	fab3 f383 	clz	r3, r3
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	2103      	movs	r1, #3
 8002fde:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	401a      	ands	r2, r3
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	fa93 f3a3 	rbit	r3, r3
 8002ff0:	61bb      	str	r3, [r7, #24]
  return(result);
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	fab3 f383 	clz	r3, r3
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8003000:	431a      	orrs	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	601a      	str	r2, [r3, #0]
}
 8003006:	bf00      	nop
 8003008:	3724      	adds	r7, #36	; 0x24
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <LL_GPIO_SetPinPull>:
{
 8003012:	b480      	push	{r7}
 8003014:	b089      	sub	sp, #36	; 0x24
 8003016:	af00      	add	r7, sp, #0
 8003018:	60f8      	str	r0, [r7, #12]
 800301a:	60b9      	str	r1, [r7, #8]
 800301c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	613b      	str	r3, [r7, #16]
  return(result);
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	fab3 f383 	clz	r3, r3
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	2103      	movs	r1, #3
 8003038:	fa01 f303 	lsl.w	r3, r1, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	401a      	ands	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	fa93 f3a3 	rbit	r3, r3
 800304a:	61bb      	str	r3, [r7, #24]
  return(result);
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	fab3 f383 	clz	r3, r3
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	fa01 f303 	lsl.w	r3, r1, r3
 800305a:	431a      	orrs	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	60da      	str	r2, [r3, #12]
}
 8003060:	bf00      	nop
 8003062:	3724      	adds	r7, #36	; 0x24
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <LL_GPIO_ResetOutputPin>:
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b08a      	sub	sp, #40	; 0x28
 800308c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308e:	f107 0310 	add.w	r3, r7, #16
 8003092:	2200      	movs	r2, #0
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	605a      	str	r2, [r3, #4]
 8003098:	609a      	str	r2, [r3, #8]
 800309a:	60da      	str	r2, [r3, #12]
 800309c:	611a      	str	r2, [r3, #16]
 800309e:	615a      	str	r2, [r3, #20]
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80030a0:	1d3b      	adds	r3, r7, #4
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	605a      	str	r2, [r3, #4]
 80030a8:	609a      	str	r2, [r3, #8]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80030aa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80030ae:	f7ff ff3f 	bl	8002f30 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80030b2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80030b6:	f7ff ff3b 	bl	8002f30 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, DISP_B_Pin|DISP_A_Pin|DISP_3_Pin|DISP_F_Pin
 80030ba:	f641 119f 	movw	r1, #6559	; 0x199f
 80030be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030c2:	f7ff ffd3 	bl	800306c <LL_GPIO_ResetOutputPin>
                            |DISP_1_Pin|DISP_TIME_Pin|DISP_C_Pin|DISP_E_Pin
                            |DISP_2_Pin);

    /**/
    LL_GPIO_ResetOutputPin(GPIOB, DISP_0_Pin|DISP_DP_Pin|DISP_G_Pin|DISP_D_Pin);
 80030c6:	2133      	movs	r1, #51	; 0x33
 80030c8:	482a      	ldr	r0, [pc, #168]	; (8003174 <MX_GPIO_Init+0xec>)
 80030ca:	f7ff ffcf 	bl	800306c <LL_GPIO_ResetOutputPin>

    /**/
      GPIO_InitStruct.Pin = DISP_B_Pin|DISP_A_Pin|DISP_3_Pin|DISP_F_Pin
 80030ce:	f641 139f 	movw	r3, #6559	; 0x199f
 80030d2:	613b      	str	r3, [r7, #16]
                              |DISP_1_Pin|DISP_TIME_Pin|DISP_C_Pin|DISP_E_Pin
                              |DISP_2_Pin;
      GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030d4:	2301      	movs	r3, #1
 80030d6:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80030d8:	2300      	movs	r3, #0
 80030da:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030e0:	2300      	movs	r3, #0
 80030e2:	623b      	str	r3, [r7, #32]
      LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e4:	f107 0310 	add.w	r3, r7, #16
 80030e8:	4619      	mov	r1, r3
 80030ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030ee:	f7fe f8de 	bl	80012ae <LL_GPIO_Init>

      /**/
      GPIO_InitStruct.Pin = DISP_0_Pin|DISP_DP_Pin|DISP_G_Pin|DISP_D_Pin;
 80030f2:	2333      	movs	r3, #51	; 0x33
 80030f4:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030f6:	2301      	movs	r3, #1
 80030f8:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030fe:	2300      	movs	r3, #0
 8003100:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003102:	2300      	movs	r3, #0
 8003104:	623b      	str	r3, [r7, #32]
      LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003106:	f107 0310 	add.w	r3, r7, #16
 800310a:	4619      	mov	r1, r3
 800310c:	4819      	ldr	r0, [pc, #100]	; (8003174 <MX_GPIO_Init+0xec>)
 800310e:	f7fe f8ce 	bl	80012ae <LL_GPIO_Init>

      /**/
        LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE3);
 8003112:	f04f 4170 	mov.w	r1, #4026531840	; 0xf0000000
 8003116:	2001      	movs	r0, #1
 8003118:	f7ff ff22 	bl	8002f60 <LL_SYSCFG_SetEXTISource>

        /**/
        LL_GPIO_SetPinPull(BUTTON_GPIO_Port, BUTTON_Pin, LL_GPIO_PULL_NO);
 800311c:	2200      	movs	r2, #0
 800311e:	2108      	movs	r1, #8
 8003120:	4814      	ldr	r0, [pc, #80]	; (8003174 <MX_GPIO_Init+0xec>)
 8003122:	f7ff ff76 	bl	8003012 <LL_GPIO_SetPinPull>

        /**/
        LL_GPIO_SetPinMode(BUTTON_GPIO_Port, BUTTON_Pin, LL_GPIO_MODE_INPUT);
 8003126:	2200      	movs	r2, #0
 8003128:	2108      	movs	r1, #8
 800312a:	4812      	ldr	r0, [pc, #72]	; (8003174 <MX_GPIO_Init+0xec>)
 800312c:	f7ff ff44 	bl	8002fb8 <LL_GPIO_SetPinMode>

        /**/
        EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 8003130:	2308      	movs	r3, #8
 8003132:	607b      	str	r3, [r7, #4]
        EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8003134:	2300      	movs	r3, #0
 8003136:	60bb      	str	r3, [r7, #8]
        EXTI_InitStruct.LineCommand = ENABLE;
 8003138:	2301      	movs	r3, #1
 800313a:	733b      	strb	r3, [r7, #12]
        EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800313c:	2300      	movs	r3, #0
 800313e:	737b      	strb	r3, [r7, #13]
        EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8003140:	2301      	movs	r3, #1
 8003142:	73bb      	strb	r3, [r7, #14]
        LL_EXTI_Init(&EXTI_InitStruct);
 8003144:	1d3b      	adds	r3, r7, #4
 8003146:	4618      	mov	r0, r3
 8003148:	f7fd fece 	bl	8000ee8 <LL_EXTI_Init>

        /* EXTI interrupt init*/
        NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800314c:	f7ff fe6a 	bl	8002e24 <NVIC_GetPriorityGrouping>
 8003150:	4603      	mov	r3, r0
 8003152:	2200      	movs	r2, #0
 8003154:	2100      	movs	r1, #0
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff feb6 	bl	8002ec8 <NVIC_EncodePriority>
 800315c:	4603      	mov	r3, r0
 800315e:	4619      	mov	r1, r3
 8003160:	2009      	movs	r0, #9
 8003162:	f7ff fe87 	bl	8002e74 <NVIC_SetPriority>
        NVIC_EnableIRQ(EXTI3_IRQn);
 8003166:	2009      	movs	r0, #9
 8003168:	f7ff fe6a 	bl	8002e40 <NVIC_EnableIRQ>
}
 800316c:	bf00      	nop
 800316e:	3728      	adds	r7, #40	; 0x28
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	48000400 	.word	0x48000400

08003178 <NVIC_GetPriorityGrouping>:
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800317c:	4b04      	ldr	r3, [pc, #16]	; (8003190 <NVIC_GetPriorityGrouping+0x18>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	0a1b      	lsrs	r3, r3, #8
 8003182:	f003 0307 	and.w	r3, r3, #7
}
 8003186:	4618      	mov	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	e000ed00 	.word	0xe000ed00

08003194 <NVIC_EnableIRQ>:
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	f003 021f 	and.w	r2, r3, #31
 80031a4:	4907      	ldr	r1, [pc, #28]	; (80031c4 <NVIC_EnableIRQ+0x30>)
 80031a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	2001      	movs	r0, #1
 80031ae:	fa00 f202 	lsl.w	r2, r0, r2
 80031b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000e100 	.word	0xe000e100

080031c8 <NVIC_SetPriority>:
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	6039      	str	r1, [r7, #0]
 80031d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80031d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	da0b      	bge.n	80031f4 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	490c      	ldr	r1, [pc, #48]	; (8003214 <NVIC_SetPriority+0x4c>)
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	f003 030f 	and.w	r3, r3, #15
 80031e8:	3b04      	subs	r3, #4
 80031ea:	0112      	lsls	r2, r2, #4
 80031ec:	b2d2      	uxtb	r2, r2
 80031ee:	440b      	add	r3, r1
 80031f0:	761a      	strb	r2, [r3, #24]
}
 80031f2:	e009      	b.n	8003208 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	4907      	ldr	r1, [pc, #28]	; (8003218 <NVIC_SetPriority+0x50>)
 80031fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fe:	0112      	lsls	r2, r2, #4
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	440b      	add	r3, r1
 8003204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	e000ed00 	.word	0xe000ed00
 8003218:	e000e100 	.word	0xe000e100

0800321c <NVIC_EncodePriority>:
{
 800321c:	b480      	push	{r7}
 800321e:	b089      	sub	sp, #36	; 0x24
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f1c3 0307 	rsb	r3, r3, #7
 8003236:	2b04      	cmp	r3, #4
 8003238:	bf28      	it	cs
 800323a:	2304      	movcs	r3, #4
 800323c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	3304      	adds	r3, #4
 8003242:	2b06      	cmp	r3, #6
 8003244:	d902      	bls.n	800324c <NVIC_EncodePriority+0x30>
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	3b03      	subs	r3, #3
 800324a:	e000      	b.n	800324e <NVIC_EncodePriority+0x32>
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003250:	f04f 32ff 	mov.w	r2, #4294967295
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43da      	mvns	r2, r3
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	401a      	ands	r2, r3
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003264:	f04f 31ff 	mov.w	r1, #4294967295
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	fa01 f303 	lsl.w	r3, r1, r3
 800326e:	43d9      	mvns	r1, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003274:	4313      	orrs	r3, r2
}
 8003276:	4618      	mov	r0, r3
 8003278:	3724      	adds	r7, #36	; 0x24
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
	...

08003284 <LL_AHB1_GRP1_EnableClock>:
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800328c:	4b08      	ldr	r3, [pc, #32]	; (80032b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800328e:	695a      	ldr	r2, [r3, #20]
 8003290:	4907      	ldr	r1, [pc, #28]	; (80032b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4313      	orrs	r3, r2
 8003296:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800329a:	695a      	ldr	r2, [r3, #20]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4013      	ands	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032a2:	68fb      	ldr	r3, [r7, #12]
}
 80032a4:	bf00      	nop
 80032a6:	3714      	adds	r7, #20
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	40021000 	.word	0x40021000

080032b4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80032bc:	4b08      	ldr	r3, [pc, #32]	; (80032e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032be:	69da      	ldr	r2, [r3, #28]
 80032c0:	4907      	ldr	r1, [pc, #28]	; (80032e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80032c8:	4b05      	ldr	r3, [pc, #20]	; (80032e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80032ca:	69da      	ldr	r2, [r3, #28]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4013      	ands	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032d2:	68fb      	ldr	r3, [r7, #12]
}
 80032d4:	bf00      	nop
 80032d6:	3714      	adds	r7, #20
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	40021000 	.word	0x40021000

080032e4 <LL_I2C_Enable>:
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f043 0201 	orr.w	r2, r3, #1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	601a      	str	r2, [r3, #0]
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <LL_I2C_EnableClockStretching>:
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	601a      	str	r2, [r3, #0]
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <LL_I2C_DisableGeneralCall>:
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	601a      	str	r2, [r3, #0]
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <LL_I2C_SetOwnAddress2>:
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003358:	f023 0306 	bic.w	r3, r3, #6
 800335c:	68b9      	ldr	r1, [r7, #8]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	430a      	orrs	r2, r1
 8003362:	431a      	orrs	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	60da      	str	r2, [r3, #12]
}
 8003368:	bf00      	nop
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <LL_I2C_DisableOwnAddress2>:
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	60da      	str	r2, [r3, #12]
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <LL_I2C_EnableIT_RX>:
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f043 0204 	orr.w	r2, r3, #4
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	601a      	str	r2, [r3, #0]
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <LL_I2C_DisableIT_RX>:
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f023 0204 	bic.w	r2, r3, #4
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	601a      	str	r2, [r3, #0]
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <LL_I2C_IsActiveFlag_TXIS>:
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	bf0c      	ite	eq
 80033e8:	2301      	moveq	r3, #1
 80033ea:	2300      	movne	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <LL_I2C_IsActiveFlag_RXNE>:
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b04      	cmp	r3, #4
 800340c:	bf0c      	ite	eq
 800340e:	2301      	moveq	r3, #1
 8003410:	2300      	movne	r3, #0
 8003412:	b2db      	uxtb	r3, r3
}
 8003414:	4618      	mov	r0, r3
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <LL_I2C_IsActiveFlag_STOP>:
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	f003 0320 	and.w	r3, r3, #32
 8003430:	2b20      	cmp	r3, #32
 8003432:	bf0c      	ite	eq
 8003434:	2301      	moveq	r3, #1
 8003436:	2300      	movne	r3, #0
 8003438:	b2db      	uxtb	r3, r3
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <LL_I2C_ClearFlag_STOP>:
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	f043 0220 	orr.w	r2, r3, #32
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	61da      	str	r2, [r3, #28]
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr

08003466 <LL_I2C_EnableAutoEndMode>:
{
 8003466:	b480      	push	{r7}
 8003468:	b083      	sub	sp, #12
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	605a      	str	r2, [r3, #4]
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
	...

08003488 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
 8003494:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	0d5b      	lsrs	r3, r3, #21
 800349e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80034a2:	4b0b      	ldr	r3, [pc, #44]	; (80034d0 <LL_I2C_HandleTransfer+0x48>)
 80034a4:	430b      	orrs	r3, r1
 80034a6:	43db      	mvns	r3, r3
 80034a8:	401a      	ands	r2, r3
 80034aa:	68b9      	ldr	r1, [r7, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4319      	orrs	r1, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	041b      	lsls	r3, r3, #16
 80034b4:	4319      	orrs	r1, r3
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	4319      	orrs	r1, r3
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	430b      	orrs	r3, r1
 80034be:	431a      	orrs	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	605a      	str	r2, [r3, #4]
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | TransferSize << I2C_CR2_NBYTES_Pos | EndMode | Request);
}
 80034c4:	bf00      	nop
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	03ff7bff 	.word	0x03ff7bff

080034d4 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e0:	b2db      	uxtb	r3, r3
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b083      	sub	sp, #12
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
 80034f6:	460b      	mov	r3, r1
 80034f8:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 80034fa:	78fa      	ldrb	r2, [r7, #3]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08e      	sub	sp, #56	; 0x38
 8003510:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8003512:	f107 031c 	add.w	r3, r7, #28
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	605a      	str	r2, [r3, #4]
 800351c:	609a      	str	r2, [r3, #8]
 800351e:	60da      	str	r2, [r3, #12]
 8003520:	611a      	str	r2, [r3, #16]
 8003522:	615a      	str	r2, [r3, #20]
 8003524:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003526:	1d3b      	adds	r3, r7, #4
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	605a      	str	r2, [r3, #4]
 800352e:	609a      	str	r2, [r3, #8]
 8003530:	60da      	str	r2, [r3, #12]
 8003532:	611a      	str	r2, [r3, #16]
 8003534:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003536:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800353a:	f7ff fea3 	bl	8003284 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800353e:	23c0      	movs	r3, #192	; 0xc0
 8003540:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003542:	2302      	movs	r3, #2
 8003544:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8003546:	2303      	movs	r3, #3
 8003548:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800354a:	2301      	movs	r3, #1
 800354c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800354e:	2301      	movs	r3, #1
 8003550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8003552:	2304      	movs	r3, #4
 8003554:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003556:	1d3b      	adds	r3, r7, #4
 8003558:	4619      	mov	r1, r3
 800355a:	4821      	ldr	r0, [pc, #132]	; (80035e0 <MX_I2C1_Init+0xd4>)
 800355c:	f7fd fea7 	bl	80012ae <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8003560:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003564:	f7ff fea6 	bl	80032b4 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003568:	f7ff fe06 	bl	8003178 <NVIC_GetPriorityGrouping>
 800356c:	4603      	mov	r3, r0
 800356e:	2200      	movs	r2, #0
 8003570:	2100      	movs	r1, #0
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff fe52 	bl	800321c <NVIC_EncodePriority>
 8003578:	4603      	mov	r3, r0
 800357a:	4619      	mov	r1, r3
 800357c:	201f      	movs	r0, #31
 800357e:	f7ff fe23 	bl	80031c8 <NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003582:	201f      	movs	r0, #31
 8003584:	f7ff fe06 	bl	8003194 <NVIC_EnableIRQ>

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8003588:	4816      	ldr	r0, [pc, #88]	; (80035e4 <MX_I2C1_Init+0xd8>)
 800358a:	f7ff ff6c 	bl	8003466 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 800358e:	4815      	ldr	r0, [pc, #84]	; (80035e4 <MX_I2C1_Init+0xd8>)
 8003590:	f7ff fef0 	bl	8003374 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8003594:	4813      	ldr	r0, [pc, #76]	; (80035e4 <MX_I2C1_Init+0xd8>)
 8003596:	f7ff fec5 	bl	8003324 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800359a:	4812      	ldr	r0, [pc, #72]	; (80035e4 <MX_I2C1_Init+0xd8>)
 800359c:	f7ff feb2 	bl	8003304 <LL_I2C_EnableClockStretching>

  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80035a0:	2300      	movs	r3, #0
 80035a2:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 80035a4:	4b10      	ldr	r3, [pc, #64]	; (80035e8 <MX_I2C1_Init+0xdc>)
 80035a6:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80035a8:	2300      	movs	r3, #0
 80035aa:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 80035b0:	2302      	movs	r3, #2
 80035b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80035b4:	2300      	movs	r3, #0
 80035b6:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80035b8:	2300      	movs	r3, #0
 80035ba:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 80035bc:	f107 031c 	add.w	r3, r7, #28
 80035c0:	4619      	mov	r1, r3
 80035c2:	4808      	ldr	r0, [pc, #32]	; (80035e4 <MX_I2C1_Init+0xd8>)
 80035c4:	f7fd ff90 	bl	80014e8 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80035c8:	2200      	movs	r2, #0
 80035ca:	2100      	movs	r1, #0
 80035cc:	4805      	ldr	r0, [pc, #20]	; (80035e4 <MX_I2C1_Init+0xd8>)
 80035ce:	f7ff feb9 	bl	8003344 <LL_I2C_SetOwnAddress2>

  LL_I2C_Enable(I2C1);
 80035d2:	4804      	ldr	r0, [pc, #16]	; (80035e4 <MX_I2C1_Init+0xd8>)
 80035d4:	f7ff fe86 	bl	80032e4 <LL_I2C_Enable>
}
 80035d8:	bf00      	nop
 80035da:	3738      	adds	r7, #56	; 0x38
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	48000400 	.word	0x48000400
 80035e4:	40005400 	.word	0x40005400
 80035e8:	2000090e 	.word	0x2000090e

080035ec <i2c_master_write>:

void i2c_master_write(uint8_t data, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 80035ec:	b590      	push	{r4, r7, lr}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af02      	add	r7, sp, #8
 80035f2:	4604      	mov	r4, r0
 80035f4:	4608      	mov	r0, r1
 80035f6:	4611      	mov	r1, r2
 80035f8:	461a      	mov	r2, r3
 80035fa:	4623      	mov	r3, r4
 80035fc:	71fb      	strb	r3, [r7, #7]
 80035fe:	4603      	mov	r3, r0
 8003600:	71bb      	strb	r3, [r7, #6]
 8003602:	460b      	mov	r3, r1
 8003604:	717b      	strb	r3, [r7, #5]
 8003606:	4613      	mov	r3, r2
 8003608:	713b      	strb	r3, [r7, #4]
	if(read_flag)
 800360a:	793b      	ldrb	r3, [r7, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d003      	beq.n	8003618 <i2c_master_write+0x2c>
	{
		register_addr |= (1 << 7);
 8003610:	79bb      	ldrb	r3, [r7, #6]
 8003612:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003616:	71bb      	strb	r3, [r7, #6]
	}

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8003618:	7979      	ldrb	r1, [r7, #5]
 800361a:	4b14      	ldr	r3, [pc, #80]	; (800366c <i2c_master_write+0x80>)
 800361c:	9301      	str	r3, [sp, #4]
 800361e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	2302      	movs	r3, #2
 8003626:	2200      	movs	r2, #0
 8003628:	4811      	ldr	r0, [pc, #68]	; (8003670 <i2c_master_write+0x84>)
 800362a:	f7ff ff2d 	bl	8003488 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 800362e:	79bb      	ldrb	r3, [r7, #6]
 8003630:	4619      	mov	r1, r3
 8003632:	480f      	ldr	r0, [pc, #60]	; (8003670 <i2c_master_write+0x84>)
 8003634:	f7ff ff5b 	bl	80034ee <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8003638:	e00a      	b.n	8003650 <i2c_master_write+0x64>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 800363a:	480d      	ldr	r0, [pc, #52]	; (8003670 <i2c_master_write+0x84>)
 800363c:	f7ff feca 	bl	80033d4 <LL_I2C_IsActiveFlag_TXIS>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d004      	beq.n	8003650 <i2c_master_write+0x64>
		{
			LL_I2C_TransmitData8(I2C1, data);
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	4619      	mov	r1, r3
 800364a:	4809      	ldr	r0, [pc, #36]	; (8003670 <i2c_master_write+0x84>)
 800364c:	f7ff ff4f 	bl	80034ee <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8003650:	4807      	ldr	r0, [pc, #28]	; (8003670 <i2c_master_write+0x84>)
 8003652:	f7ff fee5 	bl	8003420 <LL_I2C_IsActiveFlag_STOP>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0ee      	beq.n	800363a <i2c_master_write+0x4e>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 800365c:	4804      	ldr	r0, [pc, #16]	; (8003670 <i2c_master_write+0x84>)
 800365e:	f7ff fef2 	bl	8003446 <LL_I2C_ClearFlag_STOP>
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	bd90      	pop	{r4, r7, pc}
 800366a:	bf00      	nop
 800366c:	80002000 	.word	0x80002000
 8003670:	40005400 	.word	0x40005400

08003674 <i2c_master_read>:


uint8_t* i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af02      	add	r7, sp, #8
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	4608      	mov	r0, r1
 800367e:	4611      	mov	r1, r2
 8003680:	461a      	mov	r2, r3
 8003682:	4603      	mov	r3, r0
 8003684:	70fb      	strb	r3, [r7, #3]
 8003686:	460b      	mov	r3, r1
 8003688:	70bb      	strb	r3, [r7, #2]
 800368a:	4613      	mov	r3, r2
 800368c:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 800368e:	4a31      	ldr	r2, [pc, #196]	; (8003754 <i2c_master_read+0xe0>)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6013      	str	r3, [r2, #0]

	if(read_flag)
 8003694:	7c3b      	ldrb	r3, [r7, #16]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d003      	beq.n	80036a2 <i2c_master_read+0x2e>
	{
		register_addr |= (1 << 7);
 800369a:	78bb      	ldrb	r3, [r7, #2]
 800369c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036a0:	70bb      	strb	r3, [r7, #2]
	}

	end_of_read_flag = 0;
 80036a2:	4b2d      	ldr	r3, [pc, #180]	; (8003758 <i2c_master_read+0xe4>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	701a      	strb	r2, [r3, #0]

	LL_I2C_EnableIT_RX(I2C1);
 80036a8:	482c      	ldr	r0, [pc, #176]	; (800375c <i2c_master_read+0xe8>)
 80036aa:	f7ff fe73 	bl	8003394 <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 80036ae:	7879      	ldrb	r1, [r7, #1]
 80036b0:	4b2b      	ldr	r3, [pc, #172]	; (8003760 <i2c_master_read+0xec>)
 80036b2:	9301      	str	r3, [sp, #4]
 80036b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	2301      	movs	r3, #1
 80036bc:	2200      	movs	r2, #0
 80036be:	4827      	ldr	r0, [pc, #156]	; (800375c <i2c_master_read+0xe8>)
 80036c0:	f7ff fee2 	bl	8003488 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80036c4:	e00a      	b.n	80036dc <i2c_master_read+0x68>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 80036c6:	4825      	ldr	r0, [pc, #148]	; (800375c <i2c_master_read+0xe8>)
 80036c8:	f7ff fe84 	bl	80033d4 <LL_I2C_IsActiveFlag_TXIS>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d004      	beq.n	80036dc <i2c_master_read+0x68>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 80036d2:	78bb      	ldrb	r3, [r7, #2]
 80036d4:	4619      	mov	r1, r3
 80036d6:	4821      	ldr	r0, [pc, #132]	; (800375c <i2c_master_read+0xe8>)
 80036d8:	f7ff ff09 	bl	80034ee <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80036dc:	481f      	ldr	r0, [pc, #124]	; (800375c <i2c_master_read+0xe8>)
 80036de:	f7ff fe9f 	bl	8003420 <LL_I2C_IsActiveFlag_STOP>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d0ee      	beq.n	80036c6 <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 80036e8:	481c      	ldr	r0, [pc, #112]	; (800375c <i2c_master_read+0xe8>)
 80036ea:	f7ff feac 	bl	8003446 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 80036ee:	bf00      	nop
 80036f0:	481a      	ldr	r0, [pc, #104]	; (800375c <i2c_master_read+0xe8>)
 80036f2:	f7ff fe95 	bl	8003420 <LL_I2C_IsActiveFlag_STOP>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1f9      	bne.n	80036f0 <i2c_master_read+0x7c>

	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 80036fc:	7879      	ldrb	r1, [r7, #1]
 80036fe:	78fa      	ldrb	r2, [r7, #3]
 8003700:	4b18      	ldr	r3, [pc, #96]	; (8003764 <i2c_master_read+0xf0>)
 8003702:	9301      	str	r3, [sp, #4]
 8003704:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003708:	9300      	str	r3, [sp, #0]
 800370a:	4613      	mov	r3, r2
 800370c:	2200      	movs	r2, #0
 800370e:	4813      	ldr	r0, [pc, #76]	; (800375c <i2c_master_read+0xe8>)
 8003710:	f7ff feba 	bl	8003488 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 8003714:	bf00      	nop
 8003716:	4811      	ldr	r0, [pc, #68]	; (800375c <i2c_master_read+0xe8>)
 8003718:	f7ff fe82 	bl	8003420 <LL_I2C_IsActiveFlag_STOP>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0f9      	beq.n	8003716 <i2c_master_read+0xa2>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 8003722:	480e      	ldr	r0, [pc, #56]	; (800375c <i2c_master_read+0xe8>)
 8003724:	f7ff fe8f 	bl	8003446 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 8003728:	480c      	ldr	r0, [pc, #48]	; (800375c <i2c_master_read+0xe8>)
 800372a:	f7ff fe43 	bl	80033b4 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 800372e:	4b0b      	ldr	r3, [pc, #44]	; (800375c <i2c_master_read+0xe8>)
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	4a0a      	ldr	r2, [pc, #40]	; (800375c <i2c_master_read+0xe8>)
 8003734:	f043 0310 	orr.w	r3, r3, #16
 8003738:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 800373a:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <i2c_master_read+0xf4>)
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 8003740:	4b05      	ldr	r3, [pc, #20]	; (8003758 <i2c_master_read+0xe4>)
 8003742:	2201      	movs	r2, #1
 8003744:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 8003746:	4b03      	ldr	r3, [pc, #12]	; (8003754 <i2c_master_read+0xe0>)
 8003748:	681b      	ldr	r3, [r3, #0]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	20000228 	.word	0x20000228
 8003758:	20000218 	.word	0x20000218
 800375c:	40005400 	.word	0x40005400
 8003760:	80002000 	.word	0x80002000
 8003764:	80002400 	.word	0x80002400
 8003768:	20000219 	.word	0x20000219

0800376c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 800376c:	b598      	push	{r3, r4, r7, lr}
 800376e:	af00      	add	r7, sp, #0
	/* Check RXNE flag value in ISR register */
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8003770:	4812      	ldr	r0, [pc, #72]	; (80037bc <I2C1_EV_IRQHandler+0x50>)
 8003772:	f7ff fe42 	bl	80033fa <LL_I2C_IsActiveFlag_RXNE>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d01c      	beq.n	80037b6 <I2C1_EV_IRQHandler+0x4a>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 800377c:	4b10      	ldr	r3, [pc, #64]	; (80037c0 <I2C1_EV_IRQHandler+0x54>)
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	4b10      	ldr	r3, [pc, #64]	; (80037c4 <I2C1_EV_IRQHandler+0x58>)
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	1c59      	adds	r1, r3, #1
 8003788:	b2c8      	uxtb	r0, r1
 800378a:	490e      	ldr	r1, [pc, #56]	; (80037c4 <I2C1_EV_IRQHandler+0x58>)
 800378c:	7008      	strb	r0, [r1, #0]
 800378e:	18d4      	adds	r4, r2, r3
 8003790:	480a      	ldr	r0, [pc, #40]	; (80037bc <I2C1_EV_IRQHandler+0x50>)
 8003792:	f7ff fe9f 	bl	80034d4 <LL_I2C_ReceiveData8>
 8003796:	4603      	mov	r3, r0
 8003798:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 800379a:	4b0a      	ldr	r3, [pc, #40]	; (80037c4 <I2C1_EV_IRQHandler+0x58>)
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b13      	cmp	r3, #19
 80037a2:	d903      	bls.n	80037ac <I2C1_EV_IRQHandler+0x40>
 80037a4:	4b07      	ldr	r3, [pc, #28]	; (80037c4 <I2C1_EV_IRQHandler+0x58>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	e001      	b.n	80037b0 <I2C1_EV_IRQHandler+0x44>
 80037ac:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <I2C1_EV_IRQHandler+0x58>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
		end_of_read_flag = 0;
 80037b0:	4b05      	ldr	r3, [pc, #20]	; (80037c8 <I2C1_EV_IRQHandler+0x5c>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
	}
}
 80037b6:	bf00      	nop
 80037b8:	bd98      	pop	{r3, r4, r7, pc}
 80037ba:	bf00      	nop
 80037bc:	40005400 	.word	0x40005400
 80037c0:	20000228 	.word	0x20000228
 80037c4:	20000219 	.word	0x20000219
 80037c8:	20000218 	.word	0x20000218

080037cc <NVIC_SetPriorityGrouping>:
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037dc:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <NVIC_SetPriorityGrouping+0x44>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037e8:	4013      	ands	r3, r2
 80037ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037fe:	4a04      	ldr	r2, [pc, #16]	; (8003810 <NVIC_SetPriorityGrouping+0x44>)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	60d3      	str	r3, [r2, #12]
}
 8003804:	bf00      	nop
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	e000ed00 	.word	0xe000ed00

08003814 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003818:	4b05      	ldr	r3, [pc, #20]	; (8003830 <LL_RCC_HSI_Enable+0x1c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a04      	ldr	r2, [pc, #16]	; (8003830 <LL_RCC_HSI_Enable+0x1c>)
 800381e:	f043 0301 	orr.w	r3, r3, #1
 8003822:	6013      	str	r3, [r2, #0]
}
 8003824:	bf00      	nop
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	40021000 	.word	0x40021000

08003834 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8003838:	4b06      	ldr	r3, [pc, #24]	; (8003854 <LL_RCC_HSI_IsReady+0x20>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b02      	cmp	r3, #2
 8003842:	bf0c      	ite	eq
 8003844:	2301      	moveq	r3, #1
 8003846:	2300      	movne	r3, #0
 8003848:	b2db      	uxtb	r3, r3
}
 800384a:	4618      	mov	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	40021000 	.word	0x40021000

08003858 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8003860:	4b07      	ldr	r3, [pc, #28]	; (8003880 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	4904      	ldr	r1, [pc, #16]	; (8003880 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800386e:	4313      	orrs	r3, r2
 8003870:	600b      	str	r3, [r1, #0]
}
 8003872:	bf00      	nop
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	40021000 	.word	0x40021000

08003884 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <LL_RCC_SetSysClkSource+0x24>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f023 0203 	bic.w	r2, r3, #3
 8003894:	4904      	ldr	r1, [pc, #16]	; (80038a8 <LL_RCC_SetSysClkSource+0x24>)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	40021000 	.word	0x40021000

080038ac <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80038b0:	4b04      	ldr	r3, [pc, #16]	; (80038c4 <LL_RCC_GetSysClkSource+0x18>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 030c 	and.w	r3, r3, #12
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40021000 	.word	0x40021000

080038c8 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80038d0:	4b06      	ldr	r3, [pc, #24]	; (80038ec <LL_RCC_SetAHBPrescaler+0x24>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038d8:	4904      	ldr	r1, [pc, #16]	; (80038ec <LL_RCC_SetAHBPrescaler+0x24>)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4313      	orrs	r3, r2
 80038de:	604b      	str	r3, [r1, #4]
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	40021000 	.word	0x40021000

080038f0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80038f8:	4b06      	ldr	r3, [pc, #24]	; (8003914 <LL_RCC_SetAPB1Prescaler+0x24>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003900:	4904      	ldr	r1, [pc, #16]	; (8003914 <LL_RCC_SetAPB1Prescaler+0x24>)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4313      	orrs	r3, r2
 8003906:	604b      	str	r3, [r1, #4]
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	40021000 	.word	0x40021000

08003918 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003920:	4b06      	ldr	r3, [pc, #24]	; (800393c <LL_RCC_SetAPB2Prescaler+0x24>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003928:	4904      	ldr	r1, [pc, #16]	; (800393c <LL_RCC_SetAPB2Prescaler+0x24>)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4313      	orrs	r3, r2
 800392e:	604b      	str	r3, [r1, #4]
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	40021000 	.word	0x40021000

08003940 <LL_APB1_GRP1_EnableClock>:
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003948:	4b08      	ldr	r3, [pc, #32]	; (800396c <LL_APB1_GRP1_EnableClock+0x2c>)
 800394a:	69da      	ldr	r2, [r3, #28]
 800394c:	4907      	ldr	r1, [pc, #28]	; (800396c <LL_APB1_GRP1_EnableClock+0x2c>)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4313      	orrs	r3, r2
 8003952:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003954:	4b05      	ldr	r3, [pc, #20]	; (800396c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003956:	69da      	ldr	r2, [r3, #28]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4013      	ands	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800395e:	68fb      	ldr	r3, [r7, #12]
}
 8003960:	bf00      	nop
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	40021000 	.word	0x40021000

08003970 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003978:	4b08      	ldr	r3, [pc, #32]	; (800399c <LL_APB2_GRP1_EnableClock+0x2c>)
 800397a:	699a      	ldr	r2, [r3, #24]
 800397c:	4907      	ldr	r1, [pc, #28]	; (800399c <LL_APB2_GRP1_EnableClock+0x2c>)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4313      	orrs	r3, r2
 8003982:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003984:	4b05      	ldr	r3, [pc, #20]	; (800399c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003986:	699a      	ldr	r2, [r3, #24]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4013      	ands	r3, r2
 800398c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800398e:	68fb      	ldr	r3, [r7, #12]
}
 8003990:	bf00      	nop
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	40021000 	.word	0x40021000

080039a0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80039a8:	4b06      	ldr	r3, [pc, #24]	; (80039c4 <LL_FLASH_SetLatency+0x24>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f023 0207 	bic.w	r2, r3, #7
 80039b0:	4904      	ldr	r1, [pc, #16]	; (80039c4 <LL_FLASH_SetLatency+0x24>)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	40022000 	.word	0x40022000

080039c8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80039cc:	4b04      	ldr	r3, [pc, #16]	; (80039e0 <LL_FLASH_GetLatency+0x18>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0307 	and.w	r3, r3, #7
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	40022000 	.word	0x40022000

080039e4 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b04      	cmp	r3, #4
 80039f0:	d106      	bne.n	8003a00 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80039f2:	4b09      	ldr	r3, [pc, #36]	; (8003a18 <LL_SYSTICK_SetClkSource+0x34>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a08      	ldr	r2, [pc, #32]	; (8003a18 <LL_SYSTICK_SetClkSource+0x34>)
 80039f8:	f043 0304 	orr.w	r3, r3, #4
 80039fc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80039fe:	e005      	b.n	8003a0c <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8003a00:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <LL_SYSTICK_SetClkSource+0x34>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a04      	ldr	r2, [pc, #16]	; (8003a18 <LL_SYSTICK_SetClkSource+0x34>)
 8003a06:	f023 0304 	bic.w	r3, r3, #4
 8003a0a:	6013      	str	r3, [r2, #0]
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	e000e010 	.word	0xe000e010

08003a1c <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003a20:	4b05      	ldr	r3, [pc, #20]	; (8003a38 <LL_SYSTICK_EnableIT+0x1c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a04      	ldr	r2, [pc, #16]	; (8003a38 <LL_SYSTICK_EnableIT+0x1c>)
 8003a26:	f043 0302 	orr.w	r3, r3, #2
 8003a2a:	6013      	str	r3, [r2, #0]
}
 8003a2c:	bf00      	nop
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	e000e010 	.word	0xe000e010

08003a3c <main>:
float get_azimuth(float x, float y);
uint8_t get_state();
void set_state(uint8_t state);

int main(void)
{
 8003a3c:	b590      	push	{r4, r7, lr}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af02      	add	r7, sp, #8

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8003a42:	2001      	movs	r0, #1
 8003a44:	f7ff ff94 	bl	8003970 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8003a48:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003a4c:	f7ff ff78 	bl	8003940 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a50:	2003      	movs	r0, #3
 8003a52:	f7ff febb 	bl	80037cc <NVIC_SetPriorityGrouping>

  SystemClock_Config();
 8003a56:	f000 f955 	bl	8003d04 <SystemClock_Config>

  MX_GPIO_Init();
 8003a5a:	f7ff fb15 	bl	8003088 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003a5e:	f7ff fd55 	bl	800350c <MX_I2C1_Init>

  setSegments();
 8003a62:	f7fe fa4d 	bl	8001f00 <setSegments>
  setDigits();
 8003a66:	f7fe fa99 	bl	8001f9c <setDigits>

  LL_mDelay(2000);
 8003a6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003a6e:	f7fe f9a7 	bl	8001dc0 <LL_mDelay>

  resetDigits();
 8003a72:	f7fe fa73 	bl	8001f5c <resetDigits>
  resetSegments();
 8003a76:	f7fe fa15 	bl	8001ea4 <resetSegments>

  while(!lsm6ds0_init());
 8003a7a:	bf00      	nop
 8003a7c:	f000 fd9e 	bl	80045bc <lsm6ds0_init>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0fa      	beq.n	8003a7c <main+0x40>
  while(!lps25hb_init());
 8003a86:	bf00      	nop
 8003a88:	f000 fe8c 	bl	80047a4 <lps25hb_init>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0fa      	beq.n	8003a88 <main+0x4c>
  while(!hts221_init());
 8003a92:	bf00      	nop
 8003a94:	f001 f8ba 	bl	8004c0c <hts221_init>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0fa      	beq.n	8003a94 <main+0x58>
  while(!lis3mdl_init());
 8003a9e:	bf00      	nop
 8003aa0:	f000 ff5e 	bl	8004960 <lis3mdl_init>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0fa      	beq.n	8003aa0 <main+0x64>

  MX_TIM3_Init();
 8003aaa:	f000 fccb 	bl	8004444 <MX_TIM3_Init>

  while (1)
  {
	  if (change_state) {
 8003aae:	4b81      	ldr	r3, [pc, #516]	; (8003cb4 <main+0x278>)
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d005      	beq.n	8003ac2 <main+0x86>
		  pos = 0; change_state = 0;
 8003ab6:	4b80      	ldr	r3, [pc, #512]	; (8003cb8 <main+0x27c>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	701a      	strb	r2, [r3, #0]
 8003abc:	4b7d      	ldr	r3, [pc, #500]	; (8003cb4 <main+0x278>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	701a      	strb	r2, [r3, #0]
	  }

	  /* Display chosen state */
	  if (switch_state == 1) {
 8003ac2:	4b7e      	ldr	r3, [pc, #504]	; (8003cbc <main+0x280>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d125      	bne.n	8003b16 <main+0xda>
		  lis3mdl_get_mag(mag, (mag+1), (mag+2));
 8003aca:	4b7d      	ldr	r3, [pc, #500]	; (8003cc0 <main+0x284>)
 8003acc:	4a7d      	ldr	r2, [pc, #500]	; (8003cc4 <main+0x288>)
 8003ace:	4619      	mov	r1, r3
 8003ad0:	487d      	ldr	r0, [pc, #500]	; (8003cc8 <main+0x28c>)
 8003ad2:	f000 fee3 	bl	800489c <lis3mdl_get_mag>
		  azimuth = get_azimuth(*mag, *(mag+1));
 8003ad6:	4b7c      	ldr	r3, [pc, #496]	; (8003cc8 <main+0x28c>)
 8003ad8:	edd3 7a00 	vldr	s15, [r3]
 8003adc:	4b7a      	ldr	r3, [pc, #488]	; (8003cc8 <main+0x28c>)
 8003ade:	ed93 7a01 	vldr	s14, [r3, #4]
 8003ae2:	eef0 0a47 	vmov.f32	s1, s14
 8003ae6:	eeb0 0a67 	vmov.f32	s0, s15
 8003aea:	f000 f945 	bl	8003d78 <get_azimuth>
 8003aee:	eef0 7a40 	vmov.f32	s15, s0
 8003af2:	4b76      	ldr	r3, [pc, #472]	; (8003ccc <main+0x290>)
 8003af4:	edc3 7a00 	vstr	s15, [r3]
		  snprintf(string, sizeof(string), "MAG_%2.1f", azimuth);
 8003af8:	4b74      	ldr	r3, [pc, #464]	; (8003ccc <main+0x290>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7fc fd23 	bl	8000548 <__aeabi_f2d>
 8003b02:	4603      	mov	r3, r0
 8003b04:	460c      	mov	r4, r1
 8003b06:	e9cd 3400 	strd	r3, r4, [sp]
 8003b0a:	4a71      	ldr	r2, [pc, #452]	; (8003cd0 <main+0x294>)
 8003b0c:	2110      	movs	r1, #16
 8003b0e:	4871      	ldr	r0, [pc, #452]	; (8003cd4 <main+0x298>)
 8003b10:	f001 ff14 	bl	800593c <sniprintf>
 8003b14:	e079      	b.n	8003c0a <main+0x1ce>
	  }

	  else if (switch_state == 2) {
 8003b16:	4b69      	ldr	r3, [pc, #420]	; (8003cbc <main+0x280>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d117      	bne.n	8003b4e <main+0x112>
		  temp = (float) hts221_get_temp();
 8003b1e:	f000 ffaf 	bl	8004a80 <hts221_get_temp>
 8003b22:	ee07 0a90 	vmov	s15, r0
 8003b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b2a:	4b6b      	ldr	r3, [pc, #428]	; (8003cd8 <main+0x29c>)
 8003b2c:	edc3 7a00 	vstr	s15, [r3]
		  snprintf(string, sizeof(string), "tEMP_%2.1f", temp);
 8003b30:	4b69      	ldr	r3, [pc, #420]	; (8003cd8 <main+0x29c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fc fd07 	bl	8000548 <__aeabi_f2d>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	460c      	mov	r4, r1
 8003b3e:	e9cd 3400 	strd	r3, r4, [sp]
 8003b42:	4a66      	ldr	r2, [pc, #408]	; (8003cdc <main+0x2a0>)
 8003b44:	2110      	movs	r1, #16
 8003b46:	4863      	ldr	r0, [pc, #396]	; (8003cd4 <main+0x298>)
 8003b48:	f001 fef8 	bl	800593c <sniprintf>
 8003b4c:	e05d      	b.n	8003c0a <main+0x1ce>
	  }

	  else if (switch_state == 3) {
 8003b4e:	4b5b      	ldr	r3, [pc, #364]	; (8003cbc <main+0x280>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b03      	cmp	r3, #3
 8003b54:	d10d      	bne.n	8003b72 <main+0x136>
		  hum = hts221_get_hum();
 8003b56:	f000 fffc 	bl	8004b52 <hts221_get_hum>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4b60      	ldr	r3, [pc, #384]	; (8003ce0 <main+0x2a4>)
 8003b60:	801a      	strh	r2, [r3, #0]
		  snprintf(string, sizeof(string), "HUM_%2d", hum);
 8003b62:	4b5f      	ldr	r3, [pc, #380]	; (8003ce0 <main+0x2a4>)
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	4a5f      	ldr	r2, [pc, #380]	; (8003ce4 <main+0x2a8>)
 8003b68:	2110      	movs	r1, #16
 8003b6a:	485a      	ldr	r0, [pc, #360]	; (8003cd4 <main+0x298>)
 8003b6c:	f001 fee6 	bl	800593c <sniprintf>
 8003b70:	e04b      	b.n	8003c0a <main+0x1ce>
	  }

	  else if (switch_state == 4) {
 8003b72:	4b52      	ldr	r3, [pc, #328]	; (8003cbc <main+0x280>)
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	2b04      	cmp	r3, #4
 8003b78:	d115      	bne.n	8003ba6 <main+0x16a>
		  press = lps25hb_get_press();
 8003b7a:	f000 fdd5 	bl	8004728 <lps25hb_get_press>
 8003b7e:	eef0 7a40 	vmov.f32	s15, s0
 8003b82:	4b59      	ldr	r3, [pc, #356]	; (8003ce8 <main+0x2ac>)
 8003b84:	edc3 7a00 	vstr	s15, [r3]
		  snprintf(string, sizeof(string), "bar_%.2f", press);
 8003b88:	4b57      	ldr	r3, [pc, #348]	; (8003ce8 <main+0x2ac>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fc fcdb 	bl	8000548 <__aeabi_f2d>
 8003b92:	4603      	mov	r3, r0
 8003b94:	460c      	mov	r4, r1
 8003b96:	e9cd 3400 	strd	r3, r4, [sp]
 8003b9a:	4a54      	ldr	r2, [pc, #336]	; (8003cec <main+0x2b0>)
 8003b9c:	2110      	movs	r1, #16
 8003b9e:	484d      	ldr	r0, [pc, #308]	; (8003cd4 <main+0x298>)
 8003ba0:	f001 fecc 	bl	800593c <sniprintf>
 8003ba4:	e031      	b.n	8003c0a <main+0x1ce>
	  }

	  else if (switch_state == 5) {
 8003ba6:	4b45      	ldr	r3, [pc, #276]	; (8003cbc <main+0x280>)
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	2b05      	cmp	r3, #5
 8003bac:	d127      	bne.n	8003bfe <main+0x1c2>
		  press = lps25hb_get_press();
 8003bae:	f000 fdbb 	bl	8004728 <lps25hb_get_press>
 8003bb2:	eef0 7a40 	vmov.f32	s15, s0
 8003bb6:	4b4c      	ldr	r3, [pc, #304]	; (8003ce8 <main+0x2ac>)
 8003bb8:	edc3 7a00 	vstr	s15, [r3]
		  float temperature = lps25hb_get_temp();
 8003bbc:	f000 fd7a 	bl	80046b4 <lps25hb_get_temp>
 8003bc0:	ed87 0a00 	vstr	s0, [r7]
		  alt = get_altitude(press, temperature);
 8003bc4:	4b48      	ldr	r3, [pc, #288]	; (8003ce8 <main+0x2ac>)
 8003bc6:	edd3 7a00 	vldr	s15, [r3]
 8003bca:	edd7 0a00 	vldr	s1, [r7]
 8003bce:	eeb0 0a67 	vmov.f32	s0, s15
 8003bd2:	f000 f911 	bl	8003df8 <get_altitude>
 8003bd6:	eef0 7a40 	vmov.f32	s15, s0
 8003bda:	4b45      	ldr	r3, [pc, #276]	; (8003cf0 <main+0x2b4>)
 8003bdc:	edc3 7a00 	vstr	s15, [r3]
		  snprintf(string, sizeof(string), "ALt_%4.1f", alt);
 8003be0:	4b43      	ldr	r3, [pc, #268]	; (8003cf0 <main+0x2b4>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7fc fcaf 	bl	8000548 <__aeabi_f2d>
 8003bea:	4603      	mov	r3, r0
 8003bec:	460c      	mov	r4, r1
 8003bee:	e9cd 3400 	strd	r3, r4, [sp]
 8003bf2:	4a40      	ldr	r2, [pc, #256]	; (8003cf4 <main+0x2b8>)
 8003bf4:	2110      	movs	r1, #16
 8003bf6:	4837      	ldr	r0, [pc, #220]	; (8003cd4 <main+0x298>)
 8003bf8:	f001 fea0 	bl	800593c <sniprintf>
 8003bfc:	e005      	b.n	8003c0a <main+0x1ce>
	  }

	  else {
		snprintf(string, sizeof(string), "Error");
 8003bfe:	4b35      	ldr	r3, [pc, #212]	; (8003cd4 <main+0x298>)
 8003c00:	4a3d      	ldr	r2, [pc, #244]	; (8003cf8 <main+0x2bc>)
 8003c02:	6810      	ldr	r0, [r2, #0]
 8003c04:	6018      	str	r0, [r3, #0]
 8003c06:	8892      	ldrh	r2, [r2, #4]
 8003c08:	809a      	strh	r2, [r3, #4]
	  }

	  /* Get direction of displaying values */
	  if(backwards) {
 8003c0a:	4b3c      	ldr	r3, [pc, #240]	; (8003cfc <main+0x2c0>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d020      	beq.n	8003c54 <main+0x218>
		  for (uint8_t i = 0; i < 4; i++) {
 8003c12:	2300      	movs	r3, #0
 8003c14:	71fb      	strb	r3, [r7, #7]
 8003c16:	e00c      	b.n	8003c32 <main+0x1f6>
			  string_disp[i] = string[pos-2+i];
 8003c18:	4b27      	ldr	r3, [pc, #156]	; (8003cb8 <main+0x27c>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	1e9a      	subs	r2, r3, #2
 8003c1e:	79fb      	ldrb	r3, [r7, #7]
 8003c20:	441a      	add	r2, r3
 8003c22:	79fb      	ldrb	r3, [r7, #7]
 8003c24:	492b      	ldr	r1, [pc, #172]	; (8003cd4 <main+0x298>)
 8003c26:	5c89      	ldrb	r1, [r1, r2]
 8003c28:	4a35      	ldr	r2, [pc, #212]	; (8003d00 <main+0x2c4>)
 8003c2a:	54d1      	strb	r1, [r2, r3]
		  for (uint8_t i = 0; i < 4; i++) {
 8003c2c:	79fb      	ldrb	r3, [r7, #7]
 8003c2e:	3301      	adds	r3, #1
 8003c30:	71fb      	strb	r3, [r7, #7]
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d9ef      	bls.n	8003c18 <main+0x1dc>
		  }

		  --pos;
 8003c38:	4b1f      	ldr	r3, [pc, #124]	; (8003cb8 <main+0x27c>)
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b2da      	uxtb	r2, r3
 8003c40:	4b1d      	ldr	r3, [pc, #116]	; (8003cb8 <main+0x27c>)
 8003c42:	701a      	strb	r2, [r3, #0]

		  if (pos <= 1) {
 8003c44:	4b1c      	ldr	r3, [pc, #112]	; (8003cb8 <main+0x27c>)
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d823      	bhi.n	8003c94 <main+0x258>
			  backwards = 0;
 8003c4c:	4b2b      	ldr	r3, [pc, #172]	; (8003cfc <main+0x2c0>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	701a      	strb	r2, [r3, #0]
 8003c52:	e01f      	b.n	8003c94 <main+0x258>
		  }
	  }

	  else {
		  for (uint8_t i = 0; i < 4; i++) {
 8003c54:	2300      	movs	r3, #0
 8003c56:	71bb      	strb	r3, [r7, #6]
 8003c58:	e00c      	b.n	8003c74 <main+0x238>
			  string_disp[i] = string[pos+i];
 8003c5a:	4b17      	ldr	r3, [pc, #92]	; (8003cb8 <main+0x27c>)
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	79bb      	ldrb	r3, [r7, #6]
 8003c62:	441a      	add	r2, r3
 8003c64:	79bb      	ldrb	r3, [r7, #6]
 8003c66:	491b      	ldr	r1, [pc, #108]	; (8003cd4 <main+0x298>)
 8003c68:	5c89      	ldrb	r1, [r1, r2]
 8003c6a:	4a25      	ldr	r2, [pc, #148]	; (8003d00 <main+0x2c4>)
 8003c6c:	54d1      	strb	r1, [r2, r3]
		  for (uint8_t i = 0; i < 4; i++) {
 8003c6e:	79bb      	ldrb	r3, [r7, #6]
 8003c70:	3301      	adds	r3, #1
 8003c72:	71bb      	strb	r3, [r7, #6]
 8003c74:	79bb      	ldrb	r3, [r7, #6]
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	d9ef      	bls.n	8003c5a <main+0x21e>
		  }

		  ++pos;
 8003c7a:	4b0f      	ldr	r3, [pc, #60]	; (8003cb8 <main+0x27c>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	4b0d      	ldr	r3, [pc, #52]	; (8003cb8 <main+0x27c>)
 8003c84:	701a      	strb	r2, [r3, #0]

		  if (pos >= (sizeof(string)/sizeof(string[1])-4)) {
 8003c86:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <main+0x27c>)
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b0b      	cmp	r3, #11
 8003c8c:	d902      	bls.n	8003c94 <main+0x258>
			  backwards = 1;
 8003c8e:	4b1b      	ldr	r3, [pc, #108]	; (8003cfc <main+0x2c0>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if (string_disp[3] == '\0') backwards = 1;
 8003c94:	4b1a      	ldr	r3, [pc, #104]	; (8003d00 <main+0x2c4>)
 8003c96:	78db      	ldrb	r3, [r3, #3]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d102      	bne.n	8003ca2 <main+0x266>
 8003c9c:	4b17      	ldr	r3, [pc, #92]	; (8003cfc <main+0x2c0>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	701a      	strb	r2, [r3, #0]

	  displayNumber(string_disp);
 8003ca2:	4817      	ldr	r0, [pc, #92]	; (8003d00 <main+0x2c4>)
 8003ca4:	f7fe fe48 	bl	8002938 <displayNumber>
	  LL_mDelay(500);
 8003ca8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003cac:	f7fe f888 	bl	8001dc0 <LL_mDelay>
	  if (change_state) {
 8003cb0:	e6fd      	b.n	8003aae <main+0x72>
 8003cb2:	bf00      	nop
 8003cb4:	20000001 	.word	0x20000001
 8003cb8:	2000021a 	.word	0x2000021a
 8003cbc:	20000000 	.word	0x20000000
 8003cc0:	20000264 	.word	0x20000264
 8003cc4:	20000268 	.word	0x20000268
 8003cc8:	20000260 	.word	0x20000260
 8003ccc:	2000023c 	.word	0x2000023c
 8003cd0:	08009d58 	.word	0x08009d58
 8003cd4:	20000240 	.word	0x20000240
 8003cd8:	20000250 	.word	0x20000250
 8003cdc:	08009d64 	.word	0x08009d64
 8003ce0:	2000022c 	.word	0x2000022c
 8003ce4:	08009d70 	.word	0x08009d70
 8003ce8:	20000258 	.word	0x20000258
 8003cec:	08009d78 	.word	0x08009d78
 8003cf0:	20000254 	.word	0x20000254
 8003cf4:	08009d84 	.word	0x08009d84
 8003cf8:	08009d90 	.word	0x08009d90
 8003cfc:	2000021b 	.word	0x2000021b
 8003d00:	2000025c 	.word	0x2000025c

08003d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8003d08:	2000      	movs	r0, #0
 8003d0a:	f7ff fe49 	bl	80039a0 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8003d0e:	f7ff fe5b 	bl	80039c8 <LL_FLASH_GetLatency>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8003d18:	f000 f8f4 	bl	8003f04 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8003d1c:	f7ff fd7a 	bl	8003814 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8003d20:	bf00      	nop
 8003d22:	f7ff fd87 	bl	8003834 <LL_RCC_HSI_IsReady>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d1fa      	bne.n	8003d22 <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8003d2c:	2010      	movs	r0, #16
 8003d2e:	f7ff fd93 	bl	8003858 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8003d32:	2000      	movs	r0, #0
 8003d34:	f7ff fdc8 	bl	80038c8 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8003d38:	2000      	movs	r0, #0
 8003d3a:	f7ff fdd9 	bl	80038f0 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f7ff fdea 	bl	8003918 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8003d44:	2000      	movs	r0, #0
 8003d46:	f7ff fd9d 	bl	8003884 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8003d4a:	bf00      	nop
 8003d4c:	f7ff fdae 	bl	80038ac <LL_RCC_GetSysClkSource>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1fa      	bne.n	8003d4c <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 8003d56:	4806      	ldr	r0, [pc, #24]	; (8003d70 <SystemClock_Config+0x6c>)
 8003d58:	f7fe f824 	bl	8001da4 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8003d5c:	2004      	movs	r0, #4
 8003d5e:	f7ff fe41 	bl	80039e4 <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 8003d62:	f7ff fe5b 	bl	8003a1c <LL_SYSTICK_EnableIT>
  LL_SetSystemCoreClock(8000000);
 8003d66:	4802      	ldr	r0, [pc, #8]	; (8003d70 <SystemClock_Config+0x6c>)
 8003d68:	f7fe f84e 	bl	8001e08 <LL_SetSystemCoreClock>
}
 8003d6c:	bf00      	nop
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	007a1200 	.word	0x007a1200
 8003d74:	00000000 	.word	0x00000000

08003d78 <get_azimuth>:

float get_azimuth(float x, float y)
{
 8003d78:	b5b0      	push	{r4, r5, r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	ed87 0a01 	vstr	s0, [r7, #4]
 8003d82:	edc7 0a00 	vstr	s1, [r7]
	return atan2(x, y) * 180.0/M_PI;
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fc fbde 	bl	8000548 <__aeabi_f2d>
 8003d8c:	4604      	mov	r4, r0
 8003d8e:	460d      	mov	r5, r1
 8003d90:	6838      	ldr	r0, [r7, #0]
 8003d92:	f7fc fbd9 	bl	8000548 <__aeabi_f2d>
 8003d96:	4602      	mov	r2, r0
 8003d98:	460b      	mov	r3, r1
 8003d9a:	ec43 2b11 	vmov	d1, r2, r3
 8003d9e:	ec45 4b10 	vmov	d0, r4, r5
 8003da2:	f004 fcf3 	bl	800878c <atan2>
 8003da6:	ec51 0b10 	vmov	r0, r1, d0
 8003daa:	f04f 0200 	mov.w	r2, #0
 8003dae:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <get_azimuth+0x78>)
 8003db0:	f7fc fc22 	bl	80005f8 <__aeabi_dmul>
 8003db4:	4603      	mov	r3, r0
 8003db6:	460c      	mov	r4, r1
 8003db8:	4618      	mov	r0, r3
 8003dba:	4621      	mov	r1, r4
 8003dbc:	a30a      	add	r3, pc, #40	; (adr r3, 8003de8 <get_azimuth+0x70>)
 8003dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc2:	f7fc fd43 	bl	800084c <__aeabi_ddiv>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	460c      	mov	r4, r1
 8003dca:	4618      	mov	r0, r3
 8003dcc:	4621      	mov	r1, r4
 8003dce:	f7fc ff0b 	bl	8000be8 <__aeabi_d2f>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	ee07 3a90 	vmov	s15, r3
}
 8003dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bdb0      	pop	{r4, r5, r7, pc}
 8003de2:	bf00      	nop
 8003de4:	f3af 8000 	nop.w
 8003de8:	54442d18 	.word	0x54442d18
 8003dec:	400921fb 	.word	0x400921fb
 8003df0:	40668000 	.word	0x40668000
 8003df4:	00000000 	.word	0x00000000

08003df8 <get_altitude>:

float get_altitude(float p, float temp)
{
 8003df8:	b5b0      	push	{r4, r5, r7, lr}
 8003dfa:	b08a      	sub	sp, #40	; 0x28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	ed87 0a01 	vstr	s0, [r7, #4]
 8003e02:	edc7 0a00 	vstr	s1, [r7]
	float p0 = 1013.25;
 8003e06:	4b2a      	ldr	r3, [pc, #168]	; (8003eb0 <get_altitude+0xb8>)
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
	double press = p0/p;
 8003e0a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003e0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e12:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e16:	ee16 0a90 	vmov	r0, s13
 8003e1a:	f7fc fb95 	bl	8000548 <__aeabi_f2d>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	460c      	mov	r4, r1
 8003e22:	e9c7 3406 	strd	r3, r4, [r7, #24]
	double exponent = 1/5.257;
 8003e26:	a41e      	add	r4, pc, #120	; (adr r4, 8003ea0 <get_altitude+0xa8>)
 8003e28:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003e2c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float numerator = (pow(press, exponent) - 1) * temp;
 8003e30:	ed97 1b04 	vldr	d1, [r7, #16]
 8003e34:	ed97 0b06 	vldr	d0, [r7, #24]
 8003e38:	f004 fcaa 	bl	8008790 <pow>
 8003e3c:	ec51 0b10 	vmov	r0, r1, d0
 8003e40:	f04f 0200 	mov.w	r2, #0
 8003e44:	4b1b      	ldr	r3, [pc, #108]	; (8003eb4 <get_altitude+0xbc>)
 8003e46:	f7fc fa1f 	bl	8000288 <__aeabi_dsub>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	460c      	mov	r4, r1
 8003e4e:	4625      	mov	r5, r4
 8003e50:	461c      	mov	r4, r3
 8003e52:	6838      	ldr	r0, [r7, #0]
 8003e54:	f7fc fb78 	bl	8000548 <__aeabi_f2d>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	4629      	mov	r1, r5
 8003e60:	f7fc fbca 	bl	80005f8 <__aeabi_dmul>
 8003e64:	4603      	mov	r3, r0
 8003e66:	460c      	mov	r4, r1
 8003e68:	4618      	mov	r0, r3
 8003e6a:	4621      	mov	r1, r4
 8003e6c:	f7fc febc 	bl	8000be8 <__aeabi_d2f>
 8003e70:	4603      	mov	r3, r0
 8003e72:	60fb      	str	r3, [r7, #12]
	return numerator/0.0065;
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f7fc fb67 	bl	8000548 <__aeabi_f2d>
 8003e7a:	a30b      	add	r3, pc, #44	; (adr r3, 8003ea8 <get_altitude+0xb0>)
 8003e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e80:	f7fc fce4 	bl	800084c <__aeabi_ddiv>
 8003e84:	4603      	mov	r3, r0
 8003e86:	460c      	mov	r4, r1
 8003e88:	4618      	mov	r0, r3
 8003e8a:	4621      	mov	r1, r4
 8003e8c:	f7fc feac 	bl	8000be8 <__aeabi_d2f>
 8003e90:	4603      	mov	r3, r0
 8003e92:	ee07 3a90 	vmov	s15, r3
}
 8003e96:	eeb0 0a67 	vmov.f32	s0, s15
 8003e9a:	3728      	adds	r7, #40	; 0x28
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bdb0      	pop	{r4, r5, r7, pc}
 8003ea0:	7dee2d4a 	.word	0x7dee2d4a
 8003ea4:	3fc85936 	.word	0x3fc85936
 8003ea8:	76c8b439 	.word	0x76c8b439
 8003eac:	3f7a9fbe 	.word	0x3f7a9fbe
 8003eb0:	447d5000 	.word	0x447d5000
 8003eb4:	3ff00000 	.word	0x3ff00000

08003eb8 <set_state>:

void set_state(uint8_t state)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	71fb      	strb	r3, [r7, #7]
	switch_state = state;
 8003ec2:	4a07      	ldr	r2, [pc, #28]	; (8003ee0 <set_state+0x28>)
 8003ec4:	79fb      	ldrb	r3, [r7, #7]
 8003ec6:	7013      	strb	r3, [r2, #0]
	change_state = 1;
 8003ec8:	4b06      	ldr	r3, [pc, #24]	; (8003ee4 <set_state+0x2c>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	701a      	strb	r2, [r3, #0]
	backwards = 0;
 8003ece:	4b06      	ldr	r3, [pc, #24]	; (8003ee8 <set_state+0x30>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	701a      	strb	r2, [r3, #0]
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	20000000 	.word	0x20000000
 8003ee4:	20000001 	.word	0x20000001
 8003ee8:	2000021b 	.word	0x2000021b

08003eec <get_state>:

uint8_t get_state()
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
	return switch_state;
 8003ef0:	4b03      	ldr	r3, [pc, #12]	; (8003f00 <get_state+0x14>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	20000000 	.word	0x20000000

08003f04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f08:	bf00      	nop
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
	...

08003f14 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8003f1c:	4b07      	ldr	r3, [pc, #28]	; (8003f3c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003f1e:	695a      	ldr	r2, [r3, #20]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4013      	ands	r3, r2
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	bf0c      	ite	eq
 8003f2a:	2301      	moveq	r3, #1
 8003f2c:	2300      	movne	r3, #0
 8003f2e:	b2db      	uxtb	r3, r3
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr
 8003f3c:	40010400 	.word	0x40010400

08003f40 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8003f48:	4a04      	ldr	r2, [pc, #16]	; (8003f5c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6153      	str	r3, [r2, #20]
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	40010400 	.word	0x40010400

08003f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f64:	bf00      	nop
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr

08003f6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f72:	e7fe      	b.n	8003f72 <HardFault_Handler+0x4>

08003f74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f78:	e7fe      	b.n	8003f78 <MemManage_Handler+0x4>

08003f7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f7e:	e7fe      	b.n	8003f7e <BusFault_Handler+0x4>

08003f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f84:	e7fe      	b.n	8003f84 <UsageFault_Handler+0x4>

08003f86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f86:	b480      	push	{r7}
 8003f88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f8a:	bf00      	nop
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f98:	bf00      	nop
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fa6:	bf00      	nop
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fb0:	b490      	push	{r4, r7}
 8003fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  disp_time++;
 8003fb4:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <SysTick_Handler+0x20>)
 8003fb6:	e9d3 1200 	ldrd	r1, r2, [r3]
 8003fba:	1c4b      	adds	r3, r1, #1
 8003fbc:	f142 0400 	adc.w	r4, r2, #0
 8003fc0:	4a03      	ldr	r2, [pc, #12]	; (8003fd0 <SysTick_Handler+0x20>)
 8003fc2:	e9c2 3400 	strd	r3, r4, [r2]
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fc6:	bf00      	nop
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc90      	pop	{r4, r7}
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000208 	.word	0x20000208

08003fd4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af02      	add	r7, sp, #8
	if(checkButtonState(GPIO_PORT_BUTTON,
 8003fda:	2314      	movs	r3, #20
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	231e      	movs	r3, #30
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	2103      	movs	r1, #3
 8003fe4:	4812      	ldr	r0, [pc, #72]	; (8004030 <EXTI3_IRQHandler+0x5c>)
 8003fe6:	f000 f825 	bl	8004034 <checkButtonState>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d011      	beq.n	8004014 <EXTI3_IRQHandler+0x40>
													GPIO_PIN_BUTTON,
													BUTTON_EXTI_TRIGGER,
													BUTTON_EXTI_SAMPLES_WINDOW,
													BUTTON_EXTI_SAMPLES_REQUIRED))
	{
		uint8_t state_actual = get_state();
 8003ff0:	f7ff ff7c 	bl	8003eec <get_state>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	71fb      	strb	r3, [r7, #7]
		if (state_actual >= 5) set_state(1);
 8003ff8:	79fb      	ldrb	r3, [r7, #7]
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d903      	bls.n	8004006 <EXTI3_IRQHandler+0x32>
 8003ffe:	2001      	movs	r0, #1
 8004000:	f7ff ff5a 	bl	8003eb8 <set_state>
 8004004:	e006      	b.n	8004014 <EXTI3_IRQHandler+0x40>
		else set_state(++state_actual);
 8004006:	79fb      	ldrb	r3, [r7, #7]
 8004008:	3301      	adds	r3, #1
 800400a:	71fb      	strb	r3, [r7, #7]
 800400c:	79fb      	ldrb	r3, [r7, #7]
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff ff52 	bl	8003eb8 <set_state>
	}


	  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_3) != RESET)
 8004014:	2008      	movs	r0, #8
 8004016:	f7ff ff7d 	bl	8003f14 <LL_EXTI_IsActiveFlag_0_31>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <EXTI3_IRQHandler+0x52>
	  {
	    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_3);
 8004020:	2008      	movs	r0, #8
 8004022:	f7ff ff8d 	bl	8003f40 <LL_EXTI_ClearFlag_0_31>

	  }
}
 8004026:	bf00      	nop
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	48000400 	.word	0x48000400

08004034 <checkButtonState>:

uint8_t checkButtonState(GPIO_TypeDef* PORT, uint8_t PIN, uint8_t edge, uint8_t samples_window, uint8_t samples_required)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	4608      	mov	r0, r1
 800403e:	4611      	mov	r1, r2
 8004040:	461a      	mov	r2, r3
 8004042:	4603      	mov	r3, r0
 8004044:	70fb      	strb	r3, [r7, #3]
 8004046:	460b      	mov	r3, r1
 8004048:	70bb      	strb	r3, [r7, #2]
 800404a:	4613      	mov	r3, r2
 800404c:	707b      	strb	r3, [r7, #1]
	uint8_t button_state = 0, it = 0;
 800404e:	2300      	movs	r3, #0
 8004050:	73fb      	strb	r3, [r7, #15]
 8004052:	2300      	movs	r3, #0
 8004054:	73bb      	strb	r3, [r7, #14]

	while(it < samples_window)
 8004056:	e01b      	b.n	8004090 <checkButtonState+0x5c>
	{
		if((!(PORT->IDR & (1 << PIN)) == edge) /*LL_GPIO_IsInputPinSet(PORT, PIN)*/)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	78fa      	ldrb	r2, [r7, #3]
 800405e:	2101      	movs	r1, #1
 8004060:	fa01 f202 	lsl.w	r2, r1, r2
 8004064:	4013      	ands	r3, r2
 8004066:	2b00      	cmp	r3, #0
 8004068:	bf0c      	ite	eq
 800406a:	2301      	moveq	r3, #1
 800406c:	2300      	movne	r3, #0
 800406e:	b2db      	uxtb	r3, r3
 8004070:	461a      	mov	r2, r3
 8004072:	78bb      	ldrb	r3, [r7, #2]
 8004074:	429a      	cmp	r2, r3
 8004076:	d103      	bne.n	8004080 <checkButtonState+0x4c>
		{
			button_state += 1;
 8004078:	7bfb      	ldrb	r3, [r7, #15]
 800407a:	3301      	adds	r3, #1
 800407c:	73fb      	strb	r3, [r7, #15]
 800407e:	e001      	b.n	8004084 <checkButtonState+0x50>
		}
		else
		{
			button_state = 0;
 8004080:	2300      	movs	r3, #0
 8004082:	73fb      	strb	r3, [r7, #15]
		}

		it++;
 8004084:	7bbb      	ldrb	r3, [r7, #14]
 8004086:	3301      	adds	r3, #1
 8004088:	73bb      	strb	r3, [r7, #14]
		LL_mDelay(1);
 800408a:	2001      	movs	r0, #1
 800408c:	f7fd fe98 	bl	8001dc0 <LL_mDelay>
	while(it < samples_window)
 8004090:	7bba      	ldrb	r2, [r7, #14]
 8004092:	787b      	ldrb	r3, [r7, #1]
 8004094:	429a      	cmp	r2, r3
 8004096:	d3df      	bcc.n	8004058 <checkButtonState+0x24>
	}

	if(button_state >= samples_required)
 8004098:	7bfa      	ldrb	r2, [r7, #15]
 800409a:	7e3b      	ldrb	r3, [r7, #24]
 800409c:	429a      	cmp	r2, r3
 800409e:	d301      	bcc.n	80040a4 <checkButtonState+0x70>
	{
		return 1;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e000      	b.n	80040a6 <checkButtonState+0x72>
	}

	else
	{
		return 0;
 80040a4:	2300      	movs	r3, #0
	}
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80040b8:	4b11      	ldr	r3, [pc, #68]	; (8004100 <_sbrk+0x50>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d102      	bne.n	80040c6 <_sbrk+0x16>
		heap_end = &end;
 80040c0:	4b0f      	ldr	r3, [pc, #60]	; (8004100 <_sbrk+0x50>)
 80040c2:	4a10      	ldr	r2, [pc, #64]	; (8004104 <_sbrk+0x54>)
 80040c4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80040c6:	4b0e      	ldr	r3, [pc, #56]	; (8004100 <_sbrk+0x50>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80040cc:	4b0c      	ldr	r3, [pc, #48]	; (8004100 <_sbrk+0x50>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4413      	add	r3, r2
 80040d4:	466a      	mov	r2, sp
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d907      	bls.n	80040ea <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80040da:	f000 fdb9 	bl	8004c50 <__errno>
 80040de:	4602      	mov	r2, r0
 80040e0:	230c      	movs	r3, #12
 80040e2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80040e4:	f04f 33ff 	mov.w	r3, #4294967295
 80040e8:	e006      	b.n	80040f8 <_sbrk+0x48>
	}

	heap_end += incr;
 80040ea:	4b05      	ldr	r3, [pc, #20]	; (8004100 <_sbrk+0x50>)
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4413      	add	r3, r2
 80040f2:	4a03      	ldr	r2, [pc, #12]	; (8004100 <_sbrk+0x50>)
 80040f4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80040f6:	68fb      	ldr	r3, [r7, #12]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	2000021c 	.word	0x2000021c
 8004104:	20000270 	.word	0x20000270

08004108 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800410c:	4b1f      	ldr	r3, [pc, #124]	; (800418c <SystemInit+0x84>)
 800410e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004112:	4a1e      	ldr	r2, [pc, #120]	; (800418c <SystemInit+0x84>)
 8004114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800411c:	4b1c      	ldr	r3, [pc, #112]	; (8004190 <SystemInit+0x88>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a1b      	ldr	r2, [pc, #108]	; (8004190 <SystemInit+0x88>)
 8004122:	f043 0301 	orr.w	r3, r3, #1
 8004126:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8004128:	4b19      	ldr	r3, [pc, #100]	; (8004190 <SystemInit+0x88>)
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	4918      	ldr	r1, [pc, #96]	; (8004190 <SystemInit+0x88>)
 800412e:	4b19      	ldr	r3, [pc, #100]	; (8004194 <SystemInit+0x8c>)
 8004130:	4013      	ands	r3, r2
 8004132:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004134:	4b16      	ldr	r3, [pc, #88]	; (8004190 <SystemInit+0x88>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a15      	ldr	r2, [pc, #84]	; (8004190 <SystemInit+0x88>)
 800413a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800413e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004142:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004144:	4b12      	ldr	r3, [pc, #72]	; (8004190 <SystemInit+0x88>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a11      	ldr	r2, [pc, #68]	; (8004190 <SystemInit+0x88>)
 800414a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800414e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004150:	4b0f      	ldr	r3, [pc, #60]	; (8004190 <SystemInit+0x88>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	4a0e      	ldr	r2, [pc, #56]	; (8004190 <SystemInit+0x88>)
 8004156:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800415a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800415c:	4b0c      	ldr	r3, [pc, #48]	; (8004190 <SystemInit+0x88>)
 800415e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004160:	4a0b      	ldr	r2, [pc, #44]	; (8004190 <SystemInit+0x88>)
 8004162:	f023 030f 	bic.w	r3, r3, #15
 8004166:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8004168:	4b09      	ldr	r3, [pc, #36]	; (8004190 <SystemInit+0x88>)
 800416a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800416c:	4908      	ldr	r1, [pc, #32]	; (8004190 <SystemInit+0x88>)
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <SystemInit+0x90>)
 8004170:	4013      	ands	r3, r2
 8004172:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8004174:	4b06      	ldr	r3, [pc, #24]	; (8004190 <SystemInit+0x88>)
 8004176:	2200      	movs	r2, #0
 8004178:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800417a:	4b04      	ldr	r3, [pc, #16]	; (800418c <SystemInit+0x84>)
 800417c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004180:	609a      	str	r2, [r3, #8]
#endif
}
 8004182:	bf00      	nop
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	e000ed00 	.word	0xe000ed00
 8004190:	40021000 	.word	0x40021000
 8004194:	f87fc00c 	.word	0xf87fc00c
 8004198:	ff00fccc 	.word	0xff00fccc

0800419c <NVIC_GetPriorityGrouping>:
{
 800419c:	b480      	push	{r7}
 800419e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041a0:	4b04      	ldr	r3, [pc, #16]	; (80041b4 <NVIC_GetPriorityGrouping+0x18>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	0a1b      	lsrs	r3, r3, #8
 80041a6:	f003 0307 	and.w	r3, r3, #7
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	e000ed00 	.word	0xe000ed00

080041b8 <NVIC_EnableIRQ>:
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	4603      	mov	r3, r0
 80041c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80041c2:	79fb      	ldrb	r3, [r7, #7]
 80041c4:	f003 021f 	and.w	r2, r3, #31
 80041c8:	4907      	ldr	r1, [pc, #28]	; (80041e8 <NVIC_EnableIRQ+0x30>)
 80041ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ce:	095b      	lsrs	r3, r3, #5
 80041d0:	2001      	movs	r0, #1
 80041d2:	fa00 f202 	lsl.w	r2, r0, r2
 80041d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	e000e100 	.word	0xe000e100

080041ec <NVIC_SetPriority>:
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4603      	mov	r3, r0
 80041f4:	6039      	str	r1, [r7, #0]
 80041f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80041f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	da0b      	bge.n	8004218 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	b2da      	uxtb	r2, r3
 8004204:	490c      	ldr	r1, [pc, #48]	; (8004238 <NVIC_SetPriority+0x4c>)
 8004206:	79fb      	ldrb	r3, [r7, #7]
 8004208:	f003 030f 	and.w	r3, r3, #15
 800420c:	3b04      	subs	r3, #4
 800420e:	0112      	lsls	r2, r2, #4
 8004210:	b2d2      	uxtb	r2, r2
 8004212:	440b      	add	r3, r1
 8004214:	761a      	strb	r2, [r3, #24]
}
 8004216:	e009      	b.n	800422c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	b2da      	uxtb	r2, r3
 800421c:	4907      	ldr	r1, [pc, #28]	; (800423c <NVIC_SetPriority+0x50>)
 800421e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004222:	0112      	lsls	r2, r2, #4
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	440b      	add	r3, r1
 8004228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr
 8004238:	e000ed00 	.word	0xe000ed00
 800423c:	e000e100 	.word	0xe000e100

08004240 <NVIC_EncodePriority>:
{
 8004240:	b480      	push	{r7}
 8004242:	b089      	sub	sp, #36	; 0x24
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f003 0307 	and.w	r3, r3, #7
 8004252:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	f1c3 0307 	rsb	r3, r3, #7
 800425a:	2b04      	cmp	r3, #4
 800425c:	bf28      	it	cs
 800425e:	2304      	movcs	r3, #4
 8004260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	3304      	adds	r3, #4
 8004266:	2b06      	cmp	r3, #6
 8004268:	d902      	bls.n	8004270 <NVIC_EncodePriority+0x30>
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	3b03      	subs	r3, #3
 800426e:	e000      	b.n	8004272 <NVIC_EncodePriority+0x32>
 8004270:	2300      	movs	r3, #0
 8004272:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004274:	f04f 32ff 	mov.w	r2, #4294967295
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	43da      	mvns	r2, r3
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	401a      	ands	r2, r3
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004288:	f04f 31ff 	mov.w	r1, #4294967295
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	fa01 f303 	lsl.w	r3, r1, r3
 8004292:	43d9      	mvns	r1, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004298:	4313      	orrs	r3, r2
}
 800429a:	4618      	mov	r0, r3
 800429c:	3724      	adds	r7, #36	; 0x24
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
	...

080042a8 <LL_APB1_GRP1_EnableClock>:
{
 80042a8:	b480      	push	{r7}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80042b0:	4b08      	ldr	r3, [pc, #32]	; (80042d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80042b2:	69da      	ldr	r2, [r3, #28]
 80042b4:	4907      	ldr	r1, [pc, #28]	; (80042d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80042bc:	4b05      	ldr	r3, [pc, #20]	; (80042d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80042be:	69da      	ldr	r2, [r3, #28]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4013      	ands	r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80042c6:	68fb      	ldr	r3, [r7, #12]
}
 80042c8:	bf00      	nop
 80042ca:	3714      	adds	r7, #20
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr
 80042d4:	40021000 	.word	0x40021000

080042d8 <LL_TIM_EnableCounter>:
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f043 0201 	orr.w	r2, r3, #1
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	601a      	str	r2, [r3, #0]
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <LL_TIM_EnableARRPreload>:
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	601a      	str	r2, [r3, #0]
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <LL_TIM_OC_DisableFast>:
{
 8004318:	b4b0      	push	{r4, r5, r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d028      	beq.n	800437a <LL_TIM_OC_DisableFast+0x62>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	2b04      	cmp	r3, #4
 800432c:	d023      	beq.n	8004376 <LL_TIM_OC_DisableFast+0x5e>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b10      	cmp	r3, #16
 8004332:	d01e      	beq.n	8004372 <LL_TIM_OC_DisableFast+0x5a>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2b40      	cmp	r3, #64	; 0x40
 8004338:	d019      	beq.n	800436e <LL_TIM_OC_DisableFast+0x56>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004340:	d013      	beq.n	800436a <LL_TIM_OC_DisableFast+0x52>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004348:	d00d      	beq.n	8004366 <LL_TIM_OC_DisableFast+0x4e>
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004350:	d007      	beq.n	8004362 <LL_TIM_OC_DisableFast+0x4a>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004358:	d101      	bne.n	800435e <LL_TIM_OC_DisableFast+0x46>
 800435a:	2307      	movs	r3, #7
 800435c:	e00e      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 800435e:	2308      	movs	r3, #8
 8004360:	e00c      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 8004362:	2306      	movs	r3, #6
 8004364:	e00a      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 8004366:	2305      	movs	r3, #5
 8004368:	e008      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 800436a:	2304      	movs	r3, #4
 800436c:	e006      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 800436e:	2303      	movs	r3, #3
 8004370:	e004      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 8004372:	2302      	movs	r3, #2
 8004374:	e002      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 8004376:	2301      	movs	r3, #1
 8004378:	e000      	b.n	800437c <LL_TIM_OC_DisableFast+0x64>
 800437a:	2300      	movs	r3, #0
 800437c:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3318      	adds	r3, #24
 8004382:	461a      	mov	r2, r3
 8004384:	4629      	mov	r1, r5
 8004386:	4b09      	ldr	r3, [pc, #36]	; (80043ac <LL_TIM_OC_DisableFast+0x94>)
 8004388:	5c5b      	ldrb	r3, [r3, r1]
 800438a:	4413      	add	r3, r2
 800438c:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800438e:	6822      	ldr	r2, [r4, #0]
 8004390:	4629      	mov	r1, r5
 8004392:	4b07      	ldr	r3, [pc, #28]	; (80043b0 <LL_TIM_OC_DisableFast+0x98>)
 8004394:	5c5b      	ldrb	r3, [r3, r1]
 8004396:	4619      	mov	r1, r3
 8004398:	2304      	movs	r3, #4
 800439a:	408b      	lsls	r3, r1
 800439c:	43db      	mvns	r3, r3
 800439e:	4013      	ands	r3, r2
 80043a0:	6023      	str	r3, [r4, #0]
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bcb0      	pop	{r4, r5, r7}
 80043aa:	4770      	bx	lr
 80043ac:	08009d98 	.word	0x08009d98
 80043b0:	08009da4 	.word	0x08009da4

080043b4 <LL_TIM_SetClockSource>:
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80043c6:	f023 0307 	bic.w	r3, r3, #7
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	431a      	orrs	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	609a      	str	r2, [r3, #8]
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <LL_TIM_SetTriggerOutput>:
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	431a      	orrs	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	605a      	str	r2, [r3, #4]
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <LL_TIM_DisableMasterSlaveMode>:
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	609a      	str	r2, [r3, #8]
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <LL_TIM_EnableIT_UPDATE>:
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f043 0201 	orr.w	r2, r3, #1
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	60da      	str	r2, [r3, #12]
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08e      	sub	sp, #56	; 0x38
 8004448:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800444a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800444e:	2200      	movs	r2, #0
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	605a      	str	r2, [r3, #4]
 8004454:	609a      	str	r2, [r3, #8]
 8004456:	60da      	str	r2, [r3, #12]
 8004458:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800445a:	1d3b      	adds	r3, r7, #4
 800445c:	2220      	movs	r2, #32
 800445e:	2100      	movs	r1, #0
 8004460:	4618      	mov	r0, r3
 8004462:	f000 fc1f 	bl	8004ca4 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8004466:	2002      	movs	r0, #2
 8004468:	f7ff ff1e 	bl	80042a8 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 2));
 800446c:	f7ff fe96 	bl	800419c <NVIC_GetPriorityGrouping>
 8004470:	4603      	mov	r3, r0
 8004472:	2202      	movs	r2, #2
 8004474:	2102      	movs	r1, #2
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff fee2 	bl	8004240 <NVIC_EncodePriority>
 800447c:	4603      	mov	r3, r0
 800447e:	4619      	mov	r1, r3
 8004480:	201d      	movs	r0, #29
 8004482:	f7ff feb3 	bl	80041ec <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8004486:	201d      	movs	r0, #29
 8004488:	f7ff fe96 	bl	80041b8 <NVIC_EnableIRQ>

  //TIM3 clock = 8MHz
  TIM_InitStruct.Prescaler = 7999; 								//1kHz
 800448c:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8004490:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004492:	2300      	movs	r3, #0
 8004494:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 19;								//20ms
 8004496:	2313      	movs	r3, #19
 8004498:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800449a:	2300      	movs	r3, #0
 800449c:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800449e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044a2:	4619      	mov	r1, r3
 80044a4:	4817      	ldr	r0, [pc, #92]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044a6:	f7fd f8e9 	bl	800167c <LL_TIM_Init>

  //LL_TIM_DisableARRPreload(TIM3);
  LL_TIM_EnableARRPreload(TIM3);
 80044aa:	4816      	ldr	r0, [pc, #88]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044ac:	f7ff ff24 	bl	80042f8 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80044b0:	2100      	movs	r1, #0
 80044b2:	4814      	ldr	r0, [pc, #80]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044b4:	f7ff ff7e 	bl	80043b4 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 80044b8:	2310      	movs	r3, #16
 80044ba:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80044bc:	2300      	movs	r3, #0
 80044be:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80044c0:	2300      	movs	r3, #0
 80044c2:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80044c8:	2300      	movs	r3, #0
 80044ca:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80044cc:	1d3b      	adds	r3, r7, #4
 80044ce:	461a      	mov	r2, r3
 80044d0:	2101      	movs	r1, #1
 80044d2:	480c      	ldr	r0, [pc, #48]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044d4:	f7fd f946 	bl	8001764 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 80044d8:	2101      	movs	r1, #1
 80044da:	480a      	ldr	r0, [pc, #40]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044dc:	f7ff ff1c 	bl	8004318 <LL_TIM_OC_DisableFast>

  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80044e0:	2100      	movs	r1, #0
 80044e2:	4808      	ldr	r0, [pc, #32]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044e4:	f7ff ff7b 	bl	80043de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80044e8:	4806      	ldr	r0, [pc, #24]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044ea:	f7ff ff8b 	bl	8004404 <LL_TIM_DisableMasterSlaveMode>

  LL_TIM_EnableIT_UPDATE(TIM3);
 80044ee:	4805      	ldr	r0, [pc, #20]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044f0:	f7ff ff98 	bl	8004424 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 80044f4:	4803      	ldr	r0, [pc, #12]	; (8004504 <MX_TIM3_Init+0xc0>)
 80044f6:	f7ff feef 	bl	80042d8 <LL_TIM_EnableCounter>

}
 80044fa:	bf00      	nop
 80044fc:	3738      	adds	r7, #56	; 0x38
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40000400 	.word	0x40000400

08004508 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004508:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004540 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800450c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800450e:	e003      	b.n	8004518 <LoopCopyDataInit>

08004510 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004510:	4b0c      	ldr	r3, [pc, #48]	; (8004544 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004512:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004514:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004516:	3104      	adds	r1, #4

08004518 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004518:	480b      	ldr	r0, [pc, #44]	; (8004548 <LoopForever+0xa>)
	ldr	r3, =_edata
 800451a:	4b0c      	ldr	r3, [pc, #48]	; (800454c <LoopForever+0xe>)
	adds	r2, r0, r1
 800451c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800451e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004520:	d3f6      	bcc.n	8004510 <CopyDataInit>
	ldr	r2, =_sbss
 8004522:	4a0b      	ldr	r2, [pc, #44]	; (8004550 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004524:	e002      	b.n	800452c <LoopFillZerobss>

08004526 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004526:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004528:	f842 3b04 	str.w	r3, [r2], #4

0800452c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800452c:	4b09      	ldr	r3, [pc, #36]	; (8004554 <LoopForever+0x16>)
	cmp	r2, r3
 800452e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004530:	d3f9      	bcc.n	8004526 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004532:	f7ff fde9 	bl	8004108 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004536:	f000 fb91 	bl	8004c5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800453a:	f7ff fa7f 	bl	8003a3c <main>

0800453e <LoopForever>:

LoopForever:
    b LoopForever
 800453e:	e7fe      	b.n	800453e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004540:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8004544:	0800a0f0 	.word	0x0800a0f0
	ldr	r0, =_sdata
 8004548:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800454c:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8004550:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8004554:	20000270 	.word	0x20000270

08004558 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004558:	e7fe      	b.n	8004558 <ADC1_2_IRQHandler>
	...

0800455c <lsm6ds0_read_byte>:
#include "lsm6ds0.h"

uint8_t addres = LSM6DS0_DEVICE_ADDRESS_0;

uint8_t lsm6ds0_read_byte(uint8_t reg_addr)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af02      	add	r7, sp, #8
 8004562:	4603      	mov	r3, r0
 8004564:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8004566:	2300      	movs	r3, #0
 8004568:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, addres, 0));
 800456a:	4b08      	ldr	r3, [pc, #32]	; (800458c <lsm6ds0_read_byte+0x30>)
 800456c:	7819      	ldrb	r1, [r3, #0]
 800456e:	79fa      	ldrb	r2, [r7, #7]
 8004570:	f107 000f 	add.w	r0, r7, #15
 8004574:	2300      	movs	r3, #0
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	460b      	mov	r3, r1
 800457a:	2101      	movs	r1, #1
 800457c:	f7ff f87a 	bl	8003674 <i2c_master_read>
 8004580:	4603      	mov	r3, r0
 8004582:	781b      	ldrb	r3, [r3, #0]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	20000008 	.word	0x20000008

08004590 <lsm6ds0_write_byte>:


void lsm6ds0_write_byte(uint8_t reg_addr, uint8_t value)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	4603      	mov	r3, r0
 8004598:	460a      	mov	r2, r1
 800459a:	71fb      	strb	r3, [r7, #7]
 800459c:	4613      	mov	r3, r2
 800459e:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, addres, 0);
 80045a0:	4b05      	ldr	r3, [pc, #20]	; (80045b8 <lsm6ds0_write_byte+0x28>)
 80045a2:	781a      	ldrb	r2, [r3, #0]
 80045a4:	79f9      	ldrb	r1, [r7, #7]
 80045a6:	79b8      	ldrb	r0, [r7, #6]
 80045a8:	2300      	movs	r3, #0
 80045aa:	f7ff f81f 	bl	80035ec <i2c_master_write>
}
 80045ae:	bf00      	nop
 80045b0:	3708      	adds	r7, #8
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	20000008 	.word	0x20000008

080045bc <lsm6ds0_init>:
	*z = (zz >> 4) / 1000.0f;
}


uint8_t lsm6ds0_init(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 80045c2:	2301      	movs	r3, #1
 80045c4:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 80045c6:	2064      	movs	r0, #100	; 0x64
 80045c8:	f7fd fbfa 	bl	8001dc0 <LL_mDelay>

	uint8_t val = lsm6ds0_read_byte(LSM6DS0_WHO_AM_I_ADDRES);
 80045cc:	200f      	movs	r0, #15
 80045ce:	f7ff ffc5 	bl	800455c <lsm6ds0_read_byte>
 80045d2:	4603      	mov	r3, r0
 80045d4:	71bb      	strb	r3, [r7, #6]

	if(val == LSM6DS0_WHO_AM_I_VALUE)
 80045d6:	79bb      	ldrb	r3, [r7, #6]
 80045d8:	2b68      	cmp	r3, #104	; 0x68
 80045da:	d102      	bne.n	80045e2 <lsm6ds0_init+0x26>
	{
		status = 1;
 80045dc:	2301      	movs	r3, #1
 80045de:	71fb      	strb	r3, [r7, #7]
 80045e0:	e011      	b.n	8004606 <lsm6ds0_init+0x4a>
	}
	else			//if the device is not found on one address, try another one
	{
		addres = LSM6DS0_DEVICE_ADDRESS_1;
 80045e2:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <lsm6ds0_init+0x64>)
 80045e4:	22d6      	movs	r2, #214	; 0xd6
 80045e6:	701a      	strb	r2, [r3, #0]
		val = lsm6ds0_read_byte(LSM6DS0_WHO_AM_I_ADDRES);
 80045e8:	200f      	movs	r0, #15
 80045ea:	f7ff ffb7 	bl	800455c <lsm6ds0_read_byte>
 80045ee:	4603      	mov	r3, r0
 80045f0:	71bb      	strb	r3, [r7, #6]
		if(val == LSM6DS0_WHO_AM_I_VALUE)
 80045f2:	79bb      	ldrb	r3, [r7, #6]
 80045f4:	2b68      	cmp	r3, #104	; 0x68
 80045f6:	d102      	bne.n	80045fe <lsm6ds0_init+0x42>
		{
			status = 1;
 80045f8:	2301      	movs	r3, #1
 80045fa:	71fb      	strb	r3, [r7, #7]
 80045fc:	e003      	b.n	8004606 <lsm6ds0_init+0x4a>
		}
		else
		{
			status = 0;
 80045fe:	2300      	movs	r3, #0
 8004600:	71fb      	strb	r3, [r7, #7]
			return status;
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	e007      	b.n	8004616 <lsm6ds0_init+0x5a>
		}
	}

	uint8_t ctrl1 = 8 << 4; // +-2g res
 8004606:	2380      	movs	r3, #128	; 0x80
 8004608:	717b      	strb	r3, [r7, #5]
	lsm6ds0_write_byte(LSM6DS0_ADDRESS_CTRL1, ctrl1);
 800460a:	797b      	ldrb	r3, [r7, #5]
 800460c:	4619      	mov	r1, r3
 800460e:	2010      	movs	r0, #16
 8004610:	f7ff ffbe 	bl	8004590 <lsm6ds0_write_byte>

	return status;
 8004614:	79fb      	ldrb	r3, [r7, #7]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20000008 	.word	0x20000008

08004624 <lps25hb_read_byte>:
#include "lps25hb.h"

uint8_t address_lps = LPS25HB_DEVICE_ADDRESS_0;

uint8_t lps25hb_read_byte(uint8_t reg_addr)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af02      	add	r7, sp, #8
 800462a:	4603      	mov	r3, r0
 800462c:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 800462e:	2300      	movs	r3, #0
 8004630:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, address_lps, 0));
 8004632:	4b08      	ldr	r3, [pc, #32]	; (8004654 <lps25hb_read_byte+0x30>)
 8004634:	7819      	ldrb	r1, [r3, #0]
 8004636:	79fa      	ldrb	r2, [r7, #7]
 8004638:	f107 000f 	add.w	r0, r7, #15
 800463c:	2300      	movs	r3, #0
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	460b      	mov	r3, r1
 8004642:	2101      	movs	r1, #1
 8004644:	f7ff f816 	bl	8003674 <i2c_master_read>
 8004648:	4603      	mov	r3, r0
 800464a:	781b      	ldrb	r3, [r3, #0]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	20000009 	.word	0x20000009

08004658 <lps25hb_write_byte>:


void lps25hb_write_byte(uint8_t reg_addr, uint8_t value)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	4603      	mov	r3, r0
 8004660:	460a      	mov	r2, r1
 8004662:	71fb      	strb	r3, [r7, #7]
 8004664:	4613      	mov	r3, r2
 8004666:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, address_lps, 0);
 8004668:	4b05      	ldr	r3, [pc, #20]	; (8004680 <lps25hb_write_byte+0x28>)
 800466a:	781a      	ldrb	r2, [r3, #0]
 800466c:	79f9      	ldrb	r1, [r7, #7]
 800466e:	79b8      	ldrb	r0, [r7, #6]
 8004670:	2300      	movs	r3, #0
 8004672:	f7fe ffbb 	bl	80035ec <i2c_master_write>
}
 8004676:	bf00      	nop
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20000009 	.word	0x20000009

08004684 <lps25hb_readArray>:

void lps25hb_readArray(uint8_t * data, uint8_t reg, uint8_t length)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af02      	add	r7, sp, #8
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	460b      	mov	r3, r1
 800468e:	70fb      	strb	r3, [r7, #3]
 8004690:	4613      	mov	r3, r2
 8004692:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, length, reg, address_lps, 1);
 8004694:	4b06      	ldr	r3, [pc, #24]	; (80046b0 <lps25hb_readArray+0x2c>)
 8004696:	7818      	ldrb	r0, [r3, #0]
 8004698:	78fa      	ldrb	r2, [r7, #3]
 800469a:	78b9      	ldrb	r1, [r7, #2]
 800469c:	2301      	movs	r3, #1
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	4603      	mov	r3, r0
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f7fe ffe6 	bl	8003674 <i2c_master_read>
}
 80046a8:	bf00      	nop
 80046aa:	3708      	adds	r7, #8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	20000009 	.word	0x20000009

080046b4 <lps25hb_get_temp>:

float lps25hb_get_temp()
{
 80046b4:	b590      	push	{r4, r7, lr}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
	uint8_t data[2];
	int16_t temp;

	lps25hb_readArray(data, LPS25HB_ADDRESS_TEMP, 2);
 80046ba:	1d3b      	adds	r3, r7, #4
 80046bc:	2202      	movs	r2, #2
 80046be:	212b      	movs	r1, #43	; 0x2b
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff ffdf 	bl	8004684 <lps25hb_readArray>

	temp = ((int16_t)((data[1] << 8) | data[0]));
 80046c6:	797b      	ldrb	r3, [r7, #5]
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	b21a      	sxth	r2, r3
 80046cc:	793b      	ldrb	r3, [r7, #4]
 80046ce:	b21b      	sxth	r3, r3
 80046d0:	4313      	orrs	r3, r2
 80046d2:	80fb      	strh	r3, [r7, #6]
	temp = temp/480 + 42.5;
 80046d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046d8:	4a11      	ldr	r2, [pc, #68]	; (8004720 <lps25hb_get_temp+0x6c>)
 80046da:	fb82 1203 	smull	r1, r2, r2, r3
 80046de:	441a      	add	r2, r3
 80046e0:	1212      	asrs	r2, r2, #8
 80046e2:	17db      	asrs	r3, r3, #31
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	b21b      	sxth	r3, r3
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7fb ff1b 	bl	8000524 <__aeabi_i2d>
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <lps25hb_get_temp+0x70>)
 80046f4:	f7fb fdca 	bl	800028c <__adddf3>
 80046f8:	4603      	mov	r3, r0
 80046fa:	460c      	mov	r4, r1
 80046fc:	4618      	mov	r0, r3
 80046fe:	4621      	mov	r1, r4
 8004700:	f7fc fa2a 	bl	8000b58 <__aeabi_d2iz>
 8004704:	4603      	mov	r3, r0
 8004706:	80fb      	strh	r3, [r7, #6]

	return temp;
 8004708:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800470c:	ee07 3a90 	vmov	s15, r3
 8004710:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8004714:	eeb0 0a67 	vmov.f32	s0, s15
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	bd90      	pop	{r4, r7, pc}
 800471e:	bf00      	nop
 8004720:	88888889 	.word	0x88888889
 8004724:	40454000 	.word	0x40454000

08004728 <lps25hb_get_press>:


float lps25hb_get_press()
{
 8004728:	b590      	push	{r4, r7, lr}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
	uint8_t pressure_xl, pressure_l, pressure_h;
	uint32_t pressure;
	uint8_t temp;

	//get current scale and use it for final calculation
    temp = lps25hb_read_byte(LPS25HB_ADDRESS_CTRL1);
 800472e:	2020      	movs	r0, #32
 8004730:	f7ff ff78 	bl	8004624 <lps25hb_read_byte>
 8004734:	4603      	mov	r3, r0
 8004736:	73fb      	strb	r3, [r7, #15]

	temp = temp >> 2;
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	089b      	lsrs	r3, r3, #2
 800473c:	73fb      	strb	r3, [r7, #15]
    temp &= 0x03;			//full scale bits exctracted
 800473e:	7bfb      	ldrb	r3, [r7, #15]
 8004740:	f003 0303 	and.w	r3, r3, #3
 8004744:	73fb      	strb	r3, [r7, #15]

    lps25hb_readArray(data, LPS25HB_ADDRESS_PRESS, 3);
 8004746:	1d3b      	adds	r3, r7, #4
 8004748:	2203      	movs	r2, #3
 800474a:	2128      	movs	r1, #40	; 0x28
 800474c:	4618      	mov	r0, r3
 800474e:	f7ff ff99 	bl	8004684 <lps25hb_readArray>

    pressure_xl = data[0];
 8004752:	793b      	ldrb	r3, [r7, #4]
 8004754:	73bb      	strb	r3, [r7, #14]
    pressure_l = data[1];
 8004756:	797b      	ldrb	r3, [r7, #5]
 8004758:	737b      	strb	r3, [r7, #13]
    pressure_h = data[2];
 800475a:	79bb      	ldrb	r3, [r7, #6]
 800475c:	733b      	strb	r3, [r7, #12]
    pressure = (uint32_t)pressure_l << 8 | pressure_xl;
 800475e:	7b7b      	ldrb	r3, [r7, #13]
 8004760:	021a      	lsls	r2, r3, #8
 8004762:	7bbb      	ldrb	r3, [r7, #14]
 8004764:	4313      	orrs	r3, r2
 8004766:	60bb      	str	r3, [r7, #8]
    pressure = (uint32_t)pressure_h << 16 | pressure;
 8004768:	7b3b      	ldrb	r3, [r7, #12]
 800476a:	041b      	lsls	r3, r3, #16
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	4313      	orrs	r3, r2
 8004770:	60bb      	str	r3, [r7, #8]

	return pressure/4096.0;
 8004772:	68b8      	ldr	r0, [r7, #8]
 8004774:	f7fb fec6 	bl	8000504 <__aeabi_ui2d>
 8004778:	f04f 0200 	mov.w	r2, #0
 800477c:	4b08      	ldr	r3, [pc, #32]	; (80047a0 <lps25hb_get_press+0x78>)
 800477e:	f7fc f865 	bl	800084c <__aeabi_ddiv>
 8004782:	4603      	mov	r3, r0
 8004784:	460c      	mov	r4, r1
 8004786:	4618      	mov	r0, r3
 8004788:	4621      	mov	r1, r4
 800478a:	f7fc fa2d 	bl	8000be8 <__aeabi_d2f>
 800478e:	4603      	mov	r3, r0
 8004790:	ee07 3a90 	vmov	s15, r3
}
 8004794:	eeb0 0a67 	vmov.f32	s0, s15
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	bd90      	pop	{r4, r7, pc}
 800479e:	bf00      	nop
 80047a0:	40b00000 	.word	0x40b00000

080047a4 <lps25hb_init>:


uint8_t lps25hb_init(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 80047aa:	2301      	movs	r3, #1
 80047ac:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 80047ae:	2064      	movs	r0, #100	; 0x64
 80047b0:	f7fd fb06 	bl	8001dc0 <LL_mDelay>

	uint8_t val = lps25hb_read_byte(LPS25HB_WHO_AM_I_ADDRES);
 80047b4:	200f      	movs	r0, #15
 80047b6:	f7ff ff35 	bl	8004624 <lps25hb_read_byte>
 80047ba:	4603      	mov	r3, r0
 80047bc:	71bb      	strb	r3, [r7, #6]

	if(val == LPS25HB_WHO_AM_I_VALUE)
 80047be:	79bb      	ldrb	r3, [r7, #6]
 80047c0:	2bbd      	cmp	r3, #189	; 0xbd
 80047c2:	d102      	bne.n	80047ca <lps25hb_init+0x26>
	{
		status = 1;
 80047c4:	2301      	movs	r3, #1
 80047c6:	71fb      	strb	r3, [r7, #7]
 80047c8:	e011      	b.n	80047ee <lps25hb_init+0x4a>
	}
	else			//if the device is not found on one address, try another one
	{
		address_lps = LPS25HB_DEVICE_ADDRESS_1;
 80047ca:	4b0f      	ldr	r3, [pc, #60]	; (8004808 <lps25hb_init+0x64>)
 80047cc:	22ba      	movs	r2, #186	; 0xba
 80047ce:	701a      	strb	r2, [r3, #0]
		val = lps25hb_read_byte(LPS25HB_WHO_AM_I_ADDRES);
 80047d0:	200f      	movs	r0, #15
 80047d2:	f7ff ff27 	bl	8004624 <lps25hb_read_byte>
 80047d6:	4603      	mov	r3, r0
 80047d8:	71bb      	strb	r3, [r7, #6]
		if(val == LPS25HB_WHO_AM_I_VALUE)
 80047da:	79bb      	ldrb	r3, [r7, #6]
 80047dc:	2bbd      	cmp	r3, #189	; 0xbd
 80047de:	d102      	bne.n	80047e6 <lps25hb_init+0x42>
		{
			status = 1;
 80047e0:	2301      	movs	r3, #1
 80047e2:	71fb      	strb	r3, [r7, #7]
 80047e4:	e003      	b.n	80047ee <lps25hb_init+0x4a>
		}
		else
		{
			status = 0;
 80047e6:	2300      	movs	r3, #0
 80047e8:	71fb      	strb	r3, [r7, #7]
			return status;
 80047ea:	79fb      	ldrb	r3, [r7, #7]
 80047ec:	e007      	b.n	80047fe <lps25hb_init+0x5a>
		}
	}

	uint8_t ctrl1 = 0b11000000;
 80047ee:	23c0      	movs	r3, #192	; 0xc0
 80047f0:	717b      	strb	r3, [r7, #5]
	lps25hb_write_byte(LPS25HB_ADDRESS_CTRL1, ctrl1);
 80047f2:	797b      	ldrb	r3, [r7, #5]
 80047f4:	4619      	mov	r1, r3
 80047f6:	2020      	movs	r0, #32
 80047f8:	f7ff ff2e 	bl	8004658 <lps25hb_write_byte>

	return status;
 80047fc:	79fb      	ldrb	r3, [r7, #7]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	20000009 	.word	0x20000009

0800480c <lis3mdl_read_byte>:
static uint8_t sLIS3MDLI2Caddress = LIS3MDL_DEVICE_ADDRESS;

uint64_t lastMovementTick = 0;

uint8_t lis3mdl_read_byte(uint8_t reg_addr)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af02      	add	r7, sp, #8
 8004812:	4603      	mov	r3, r0
 8004814:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8004816:	2300      	movs	r3, #0
 8004818:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, sLIS3MDLI2Caddress, 0));
 800481a:	4b08      	ldr	r3, [pc, #32]	; (800483c <lis3mdl_read_byte+0x30>)
 800481c:	7819      	ldrb	r1, [r3, #0]
 800481e:	79fa      	ldrb	r2, [r7, #7]
 8004820:	f107 000f 	add.w	r0, r7, #15
 8004824:	2300      	movs	r3, #0
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	460b      	mov	r3, r1
 800482a:	2101      	movs	r1, #1
 800482c:	f7fe ff22 	bl	8003674 <i2c_master_read>
 8004830:	4603      	mov	r3, r0
 8004832:	781b      	ldrb	r3, [r3, #0]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	2000000a 	.word	0x2000000a

08004840 <lis3mdl_write_byte>:

void lis3mdl_write_byte(uint8_t reg_addr, uint8_t value)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	4603      	mov	r3, r0
 8004848:	460a      	mov	r2, r1
 800484a:	71fb      	strb	r3, [r7, #7]
 800484c:	4613      	mov	r3, r2
 800484e:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, sLIS3MDLI2Caddress, 0);
 8004850:	4b05      	ldr	r3, [pc, #20]	; (8004868 <lis3mdl_write_byte+0x28>)
 8004852:	781a      	ldrb	r2, [r3, #0]
 8004854:	79f9      	ldrb	r1, [r7, #7]
 8004856:	79b8      	ldrb	r0, [r7, #6]
 8004858:	2300      	movs	r3, #0
 800485a:	f7fe fec7 	bl	80035ec <i2c_master_write>
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	2000000a 	.word	0x2000000a

0800486c <lis3mdl_readArray>:

void lis3mdl_readArray(uint8_t * data, uint8_t reg, uint8_t length)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af02      	add	r7, sp, #8
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	460b      	mov	r3, r1
 8004876:	70fb      	strb	r3, [r7, #3]
 8004878:	4613      	mov	r3, r2
 800487a:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, length, reg, sLIS3MDLI2Caddress, 1);
 800487c:	4b06      	ldr	r3, [pc, #24]	; (8004898 <lis3mdl_readArray+0x2c>)
 800487e:	7818      	ldrb	r0, [r3, #0]
 8004880:	78fa      	ldrb	r2, [r7, #3]
 8004882:	78b9      	ldrb	r1, [r7, #2]
 8004884:	2301      	movs	r3, #1
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	4603      	mov	r3, r0
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f7fe fef2 	bl	8003674 <i2c_master_read>
}
 8004890:	bf00      	nop
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	2000000a 	.word	0x2000000a

0800489c <lis3mdl_get_mag>:

	return (((int16_t)((temp[1] << 8) | temp[0])) >> 3)  + 25;
}

void lis3mdl_get_mag(float* x, float* y, float* z)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b08a      	sub	sp, #40	; 0x28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
	int16_t xx, yy, zz;

	uint8_t temp;

	//get current scale and use it for final calculation
    temp = lis3mdl_read_byte(LIS3MDL_ADDRESS_CTRL3);
 80048a8:	2022      	movs	r0, #34	; 0x22
 80048aa:	f7ff ffaf 	bl	800480c <lis3mdl_read_byte>
 80048ae:	4603      	mov	r3, r0
 80048b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	temp = temp >> 5;
 80048b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048b8:	095b      	lsrs	r3, r3, #5
 80048ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    temp &= 0x03;			//full scale bits exctracted
 80048be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	lis3mdl_readArray(data, LIS3MDL_ADDRESS_XL, 6);
 80048ca:	f107 0314 	add.w	r3, r7, #20
 80048ce:	2206      	movs	r2, #6
 80048d0:	2128      	movs	r1, #40	; 0x28
 80048d2:	4618      	mov	r0, r3
 80048d4:	f7ff ffca 	bl	800486c <lis3mdl_readArray>

	xx = ((uint16_t)data[1]) << 8 | data[0];
 80048d8:	7d7b      	ldrb	r3, [r7, #21]
 80048da:	021b      	lsls	r3, r3, #8
 80048dc:	b21a      	sxth	r2, r3
 80048de:	7d3b      	ldrb	r3, [r7, #20]
 80048e0:	b21b      	sxth	r3, r3
 80048e2:	4313      	orrs	r3, r2
 80048e4:	84bb      	strh	r3, [r7, #36]	; 0x24
	yy = ((uint16_t)data[3]) << 8 | data[2];
 80048e6:	7dfb      	ldrb	r3, [r7, #23]
 80048e8:	021b      	lsls	r3, r3, #8
 80048ea:	b21a      	sxth	r2, r3
 80048ec:	7dbb      	ldrb	r3, [r7, #22]
 80048ee:	b21b      	sxth	r3, r3
 80048f0:	4313      	orrs	r3, r2
 80048f2:	847b      	strh	r3, [r7, #34]	; 0x22
	zz = ((uint16_t)data[5]) << 8 | data[4];
 80048f4:	7e7b      	ldrb	r3, [r7, #25]
 80048f6:	021b      	lsls	r3, r3, #8
 80048f8:	b21a      	sxth	r2, r3
 80048fa:	7e3b      	ldrb	r3, [r7, #24]
 80048fc:	b21b      	sxth	r3, r3
 80048fe:	4313      	orrs	r3, r2
 8004900:	843b      	strh	r3, [r7, #32]

    const float range_scale = 6842.0f; //range +-4gaus
 8004902:	4b16      	ldr	r3, [pc, #88]	; (800495c <lis3mdl_get_mag+0xc0>)
 8004904:	61fb      	str	r3, [r7, #28]

	*x = (float)(xx/range_scale);
 8004906:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004912:	ed97 7a07 	vldr	s14, [r7, #28]
 8004916:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	edc3 7a00 	vstr	s15, [r3]
	*y = (float)(yy/range_scale);
 8004920:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8004924:	ee07 3a90 	vmov	s15, r3
 8004928:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800492c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004930:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	edc3 7a00 	vstr	s15, [r3]
	*z = (float)(zz/range_scale);
 800493a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004946:	ed97 7a07 	vldr	s14, [r7, #28]
 800494a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	edc3 7a00 	vstr	s15, [r3]
}
 8004954:	bf00      	nop
 8004956:	3728      	adds	r7, #40	; 0x28
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	45d5d000 	.word	0x45d5d000

08004960 <lis3mdl_init>:


uint8_t lis3mdl_init(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 8004966:	2301      	movs	r3, #1
 8004968:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 800496a:	2064      	movs	r0, #100	; 0x64
 800496c:	f7fd fa28 	bl	8001dc0 <LL_mDelay>

	uint8_t val = lis3mdl_read_byte(LIS3MDL_WHO_AM_I_ADDRES);
 8004970:	200f      	movs	r0, #15
 8004972:	f7ff ff4b 	bl	800480c <lis3mdl_read_byte>
 8004976:	4603      	mov	r3, r0
 8004978:	71bb      	strb	r3, [r7, #6]

	if(val == LIS3MDL_WHO_AM_I_VALUE)
 800497a:	79bb      	ldrb	r3, [r7, #6]
 800497c:	2b3d      	cmp	r3, #61	; 0x3d
 800497e:	d102      	bne.n	8004986 <lis3mdl_init+0x26>
	{
		status = 1;
 8004980:	2301      	movs	r3, #1
 8004982:	71fb      	strb	r3, [r7, #7]
 8004984:	e011      	b.n	80049aa <lis3mdl_init+0x4a>
	}
	else			//if the device is not found on one address, try another one
	{
		sLIS3MDLI2Caddress = LIS3MDL_DEVICE_ADDRESS_ALTERNATIVE;
 8004986:	4b19      	ldr	r3, [pc, #100]	; (80049ec <lis3mdl_init+0x8c>)
 8004988:	223c      	movs	r2, #60	; 0x3c
 800498a:	701a      	strb	r2, [r3, #0]
		val = lis3mdl_read_byte(LIS3MDL_WHO_AM_I_ADDRES);
 800498c:	200f      	movs	r0, #15
 800498e:	f7ff ff3d 	bl	800480c <lis3mdl_read_byte>
 8004992:	4603      	mov	r3, r0
 8004994:	71bb      	strb	r3, [r7, #6]
		if(val == LIS3MDL_WHO_AM_I_VALUE)
 8004996:	79bb      	ldrb	r3, [r7, #6]
 8004998:	2b3d      	cmp	r3, #61	; 0x3d
 800499a:	d102      	bne.n	80049a2 <lis3mdl_init+0x42>
		{
			status = 1;
 800499c:	2301      	movs	r3, #1
 800499e:	71fb      	strb	r3, [r7, #7]
 80049a0:	e003      	b.n	80049aa <lis3mdl_init+0x4a>
		}
		else
		{
			status = 0;
 80049a2:	2300      	movs	r3, #0
 80049a4:	71fb      	strb	r3, [r7, #7]
			return status;
 80049a6:	79fb      	ldrb	r3, [r7, #7]
 80049a8:	e01c      	b.n	80049e4 <lis3mdl_init+0x84>
		}
	}

	uint8_t ctrl1 = LIS3MDL_CTRL1_OM_UHP | LIS3MDL_CTRL1_DO_80HZ | (1 << 7);
 80049aa:	23fc      	movs	r3, #252	; 0xfc
 80049ac:	717b      	strb	r3, [r7, #5]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL1, ctrl1);
 80049ae:	797b      	ldrb	r3, [r7, #5]
 80049b0:	4619      	mov	r1, r3
 80049b2:	2020      	movs	r0, #32
 80049b4:	f7ff ff44 	bl	8004840 <lis3mdl_write_byte>

	uint8_t ctrl2 = LIS3MDL_CTRL2_FS_4GAUS;
 80049b8:	2300      	movs	r3, #0
 80049ba:	713b      	strb	r3, [r7, #4]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL2, ctrl2);
 80049bc:	793b      	ldrb	r3, [r7, #4]
 80049be:	4619      	mov	r1, r3
 80049c0:	2021      	movs	r0, #33	; 0x21
 80049c2:	f7ff ff3d 	bl	8004840 <lis3mdl_write_byte>

	uint8_t ctrl3 = LIS3MDL_CTRL3_MD_CONTINUES;
 80049c6:	2300      	movs	r3, #0
 80049c8:	70fb      	strb	r3, [r7, #3]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL3, ctrl3);
 80049ca:	78fb      	ldrb	r3, [r7, #3]
 80049cc:	4619      	mov	r1, r3
 80049ce:	2022      	movs	r0, #34	; 0x22
 80049d0:	f7ff ff36 	bl	8004840 <lis3mdl_write_byte>

	uint8_t ctrl4 = LIS3MDL_CTRL4_OMZ_UHP;
 80049d4:	230c      	movs	r3, #12
 80049d6:	70bb      	strb	r3, [r7, #2]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL4, ctrl4);
 80049d8:	78bb      	ldrb	r3, [r7, #2]
 80049da:	4619      	mov	r1, r3
 80049dc:	2023      	movs	r0, #35	; 0x23
 80049de:	f7ff ff2f 	bl	8004840 <lis3mdl_write_byte>

	return status;
 80049e2:	79fb      	ldrb	r3, [r7, #7]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3708      	adds	r7, #8
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	2000000a 	.word	0x2000000a

080049f0 <hts221_read_byte>:
#include "hts221.h"

uint8_t address_hts = HTS221_DEVICE_ADDRESS_0;

uint8_t hts221_read_byte(uint8_t reg_addr)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af02      	add	r7, sp, #8
 80049f6:	4603      	mov	r3, r0
 80049f8:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, address_hts, 0));
 80049fe:	4b08      	ldr	r3, [pc, #32]	; (8004a20 <hts221_read_byte+0x30>)
 8004a00:	7819      	ldrb	r1, [r3, #0]
 8004a02:	79fa      	ldrb	r2, [r7, #7]
 8004a04:	f107 000f 	add.w	r0, r7, #15
 8004a08:	2300      	movs	r3, #0
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	2101      	movs	r1, #1
 8004a10:	f7fe fe30 	bl	8003674 <i2c_master_read>
 8004a14:	4603      	mov	r3, r0
 8004a16:	781b      	ldrb	r3, [r3, #0]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	2000000b 	.word	0x2000000b

08004a24 <hts221_write_byte>:

void hts221_write_byte(uint8_t reg_addr, uint8_t value)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	460a      	mov	r2, r1
 8004a2e:	71fb      	strb	r3, [r7, #7]
 8004a30:	4613      	mov	r3, r2
 8004a32:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, address_hts, 0);
 8004a34:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <hts221_write_byte+0x28>)
 8004a36:	781a      	ldrb	r2, [r3, #0]
 8004a38:	79f9      	ldrb	r1, [r7, #7]
 8004a3a:	79b8      	ldrb	r0, [r7, #6]
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	f7fe fdd5 	bl	80035ec <i2c_master_write>
}
 8004a42:	bf00      	nop
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	2000000b 	.word	0x2000000b

08004a50 <hts221_readArray>:

void hts221_readArray(uint8_t * data, uint8_t reg, uint8_t length)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	460b      	mov	r3, r1
 8004a5a:	70fb      	strb	r3, [r7, #3]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, length, reg, address_hts, 1);
 8004a60:	4b06      	ldr	r3, [pc, #24]	; (8004a7c <hts221_readArray+0x2c>)
 8004a62:	7818      	ldrb	r0, [r3, #0]
 8004a64:	78fa      	ldrb	r2, [r7, #3]
 8004a66:	78b9      	ldrb	r1, [r7, #2]
 8004a68:	2301      	movs	r3, #1
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7fe fe00 	bl	8003674 <i2c_master_read>
}
 8004a74:	bf00      	nop
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	2000000b 	.word	0x2000000b

08004a80 <hts221_get_temp>:

int32_t hts221_get_temp()
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b088      	sub	sp, #32
 8004a84:	af00      	add	r7, sp, #0
	 int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
	 int16_t T0_degC, T1_degC;
	 uint8_t buffer[4], tmp;
	 int32_t tmp32, temperature;

	 hts221_readArray(buffer, 0x32, 4);
 8004a86:	1d3b      	adds	r3, r7, #4
 8004a88:	2204      	movs	r2, #4
 8004a8a:	2132      	movs	r1, #50	; 0x32
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff ffdf 	bl	8004a50 <hts221_readArray>
	 tmp = hts221_read_byte(0x35);
 8004a92:	2035      	movs	r0, #53	; 0x35
 8004a94:	f7ff ffac 	bl	80049f0 <hts221_read_byte>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	77fb      	strb	r3, [r7, #31]

	T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8004a9c:	7ffb      	ldrb	r3, [r7, #31]
 8004a9e:	021b      	lsls	r3, r3, #8
 8004aa0:	b21b      	sxth	r3, r3
 8004aa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aa6:	b21a      	sxth	r2, r3
 8004aa8:	793b      	ldrb	r3, [r7, #4]
 8004aaa:	b21b      	sxth	r3, r3
 8004aac:	4313      	orrs	r3, r2
 8004aae:	83bb      	strh	r3, [r7, #28]
	T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8004ab0:	7ffb      	ldrb	r3, [r7, #31]
 8004ab2:	019b      	lsls	r3, r3, #6
 8004ab4:	b21b      	sxth	r3, r3
 8004ab6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aba:	b21a      	sxth	r2, r3
 8004abc:	797b      	ldrb	r3, [r7, #5]
 8004abe:	b21b      	sxth	r3, r3
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	837b      	strh	r3, [r7, #26]
	T0_degC = T0_degC_x8_u16>>3;
 8004ac4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004ac8:	10db      	asrs	r3, r3, #3
 8004aca:	833b      	strh	r3, [r7, #24]
	T1_degC = T1_degC_x8_u16>>3;
 8004acc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004ad0:	10db      	asrs	r3, r3, #3
 8004ad2:	82fb      	strh	r3, [r7, #22]

	hts221_readArray(buffer, 0x3C, 4);
 8004ad4:	1d3b      	adds	r3, r7, #4
 8004ad6:	2204      	movs	r2, #4
 8004ad8:	213c      	movs	r1, #60	; 0x3c
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7ff ffb8 	bl	8004a50 <hts221_readArray>
	T0_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8004ae0:	797b      	ldrb	r3, [r7, #5]
 8004ae2:	021b      	lsls	r3, r3, #8
 8004ae4:	b21a      	sxth	r2, r3
 8004ae6:	793b      	ldrb	r3, [r7, #4]
 8004ae8:	b21b      	sxth	r3, r3
 8004aea:	4313      	orrs	r3, r2
 8004aec:	82bb      	strh	r3, [r7, #20]
	T1_out = (((uint16_t)buffer[3])<<8) | (uint16_t)buffer[2];
 8004aee:	79fb      	ldrb	r3, [r7, #7]
 8004af0:	021b      	lsls	r3, r3, #8
 8004af2:	b21a      	sxth	r2, r3
 8004af4:	79bb      	ldrb	r3, [r7, #6]
 8004af6:	b21b      	sxth	r3, r3
 8004af8:	4313      	orrs	r3, r2
 8004afa:	827b      	strh	r3, [r7, #18]

	hts221_readArray(buffer, 0x2A, 4);
 8004afc:	1d3b      	adds	r3, r7, #4
 8004afe:	2204      	movs	r2, #4
 8004b00:	212a      	movs	r1, #42	; 0x2a
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff ffa4 	bl	8004a50 <hts221_readArray>
	T_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8004b08:	797b      	ldrb	r3, [r7, #5]
 8004b0a:	021b      	lsls	r3, r3, #8
 8004b0c:	b21a      	sxth	r2, r3
 8004b0e:	793b      	ldrb	r3, [r7, #4]
 8004b10:	b21b      	sxth	r3, r3
 8004b12:	4313      	orrs	r3, r2
 8004b14:	823b      	strh	r3, [r7, #16]

	tmp32 = ((int32_t)(T_out - T0_out)) * ((int32_t)(T1_degC - T0_degC));
 8004b16:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004b1a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8004b24:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004b28:	1a8a      	subs	r2, r1, r2
 8004b2a:	fb02 f303 	mul.w	r3, r2, r3
 8004b2e:	60fb      	str	r3, [r7, #12]
	temperature = tmp32 /(T1_out - T0_out) + T0_degC;
 8004b30:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004b34:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	fb92 f2f3 	sdiv	r2, r2, r3
 8004b40:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004b44:	4413      	add	r3, r2
 8004b46:	60bb      	str	r3, [r7, #8]
	return temperature;
 8004b48:	68bb      	ldr	r3, [r7, #8]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3720      	adds	r7, #32
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <hts221_get_hum>:


uint16_t hts221_get_hum()
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b086      	sub	sp, #24
 8004b56:	af00      	add	r7, sp, #0
	int16_t H0_rh, H1_rh;
	uint8_t buffer[2];
	int32_t tmp;
	uint16_t humidity;

    hts221_readArray(buffer, 0x30, 2);
 8004b58:	1d3b      	adds	r3, r7, #4
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	2130      	movs	r1, #48	; 0x30
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7ff ff76 	bl	8004a50 <hts221_readArray>
    H0_rh = buffer[0]>>1;
 8004b64:	793b      	ldrb	r3, [r7, #4]
 8004b66:	085b      	lsrs	r3, r3, #1
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	82bb      	strh	r3, [r7, #20]
    H1_rh = buffer[1]>>1;
 8004b6c:	797b      	ldrb	r3, [r7, #5]
 8004b6e:	085b      	lsrs	r3, r3, #1
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	827b      	strh	r3, [r7, #18]

    hts221_readArray(buffer, 0x36, 2);
 8004b74:	1d3b      	adds	r3, r7, #4
 8004b76:	2202      	movs	r2, #2
 8004b78:	2136      	movs	r1, #54	; 0x36
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7ff ff68 	bl	8004a50 <hts221_readArray>
    H0_T0_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8004b80:	797b      	ldrb	r3, [r7, #5]
 8004b82:	021b      	lsls	r3, r3, #8
 8004b84:	b21a      	sxth	r2, r3
 8004b86:	793b      	ldrb	r3, [r7, #4]
 8004b88:	b21b      	sxth	r3, r3
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	823b      	strh	r3, [r7, #16]

    hts221_readArray(buffer, 0x3A, 2);
 8004b8e:	1d3b      	adds	r3, r7, #4
 8004b90:	2202      	movs	r2, #2
 8004b92:	213a      	movs	r1, #58	; 0x3a
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7ff ff5b 	bl	8004a50 <hts221_readArray>
    H1_T0_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8004b9a:	797b      	ldrb	r3, [r7, #5]
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	b21a      	sxth	r2, r3
 8004ba0:	793b      	ldrb	r3, [r7, #4]
 8004ba2:	b21b      	sxth	r3, r3
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	81fb      	strh	r3, [r7, #14]

    hts221_readArray(buffer, HTS221_ADDRESS_HUM, 2);
 8004ba8:	1d3b      	adds	r3, r7, #4
 8004baa:	2202      	movs	r2, #2
 8004bac:	2128      	movs	r1, #40	; 0x28
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff ff4e 	bl	8004a50 <hts221_readArray>
    H_T_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8004bb4:	797b      	ldrb	r3, [r7, #5]
 8004bb6:	021b      	lsls	r3, r3, #8
 8004bb8:	b21a      	sxth	r2, r3
 8004bba:	793b      	ldrb	r3, [r7, #4]
 8004bbc:	b21b      	sxth	r3, r3
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	81bb      	strh	r3, [r7, #12]

    tmp = ((int32_t)(H_T_out - H0_T0_out)) * ((int32_t)(H1_rh - H0_rh));
 8004bc2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004bc6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8004bd0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004bd4:	1a8a      	subs	r2, r1, r2
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	60bb      	str	r3, [r7, #8]
    humidity = (uint16_t)(tmp/(H1_T0_out - H0_T0_out) + H0_rh);
 8004bdc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004be0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	fb92 f3f3 	sdiv	r3, r2, r3
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	8abb      	ldrh	r3, [r7, #20]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	82fb      	strh	r3, [r7, #22]

    if (humidity > 1000) humidity = 1000;
 8004bf4:	8afb      	ldrh	r3, [r7, #22]
 8004bf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bfa:	d902      	bls.n	8004c02 <hts221_get_hum+0xb0>
 8004bfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c00:	82fb      	strh	r3, [r7, #22]

	return humidity;
 8004c02:	8afb      	ldrh	r3, [r7, #22]
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <hts221_init>:


uint8_t hts221_init(void)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 8004c12:	2301      	movs	r3, #1
 8004c14:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 8004c16:	2064      	movs	r0, #100	; 0x64
 8004c18:	f7fd f8d2 	bl	8001dc0 <LL_mDelay>

	uint8_t val = hts221_read_byte(HTS221_WHO_AM_I_ADDRES);
 8004c1c:	200f      	movs	r0, #15
 8004c1e:	f7ff fee7 	bl	80049f0 <hts221_read_byte>
 8004c22:	4603      	mov	r3, r0
 8004c24:	71bb      	strb	r3, [r7, #6]

	if(val == HTS221_WHO_AM_I_VALUE)
 8004c26:	79bb      	ldrb	r3, [r7, #6]
 8004c28:	2bbc      	cmp	r3, #188	; 0xbc
 8004c2a:	d10a      	bne.n	8004c42 <hts221_init+0x36>
	{
		status = 1;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	71fb      	strb	r3, [r7, #7]
	{
		status = 0;
		return status;
	}

	uint8_t ctrl1 = 0b10000111;
 8004c30:	2387      	movs	r3, #135	; 0x87
 8004c32:	717b      	strb	r3, [r7, #5]
	hts221_write_byte(HTS221_ADDRESS_CTRL1, ctrl1);
 8004c34:	797b      	ldrb	r3, [r7, #5]
 8004c36:	4619      	mov	r1, r3
 8004c38:	2020      	movs	r0, #32
 8004c3a:	f7ff fef3 	bl	8004a24 <hts221_write_byte>

	return status;
 8004c3e:	79fb      	ldrb	r3, [r7, #7]
 8004c40:	e002      	b.n	8004c48 <hts221_init+0x3c>
		status = 0;
 8004c42:	2300      	movs	r3, #0
 8004c44:	71fb      	strb	r3, [r7, #7]
		return status;
 8004c46:	79fb      	ldrb	r3, [r7, #7]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <__errno>:
 8004c50:	4b01      	ldr	r3, [pc, #4]	; (8004c58 <__errno+0x8>)
 8004c52:	6818      	ldr	r0, [r3, #0]
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	2000000c 	.word	0x2000000c

08004c5c <__libc_init_array>:
 8004c5c:	b570      	push	{r4, r5, r6, lr}
 8004c5e:	4e0d      	ldr	r6, [pc, #52]	; (8004c94 <__libc_init_array+0x38>)
 8004c60:	4c0d      	ldr	r4, [pc, #52]	; (8004c98 <__libc_init_array+0x3c>)
 8004c62:	1ba4      	subs	r4, r4, r6
 8004c64:	10a4      	asrs	r4, r4, #2
 8004c66:	2500      	movs	r5, #0
 8004c68:	42a5      	cmp	r5, r4
 8004c6a:	d109      	bne.n	8004c80 <__libc_init_array+0x24>
 8004c6c:	4e0b      	ldr	r6, [pc, #44]	; (8004c9c <__libc_init_array+0x40>)
 8004c6e:	4c0c      	ldr	r4, [pc, #48]	; (8004ca0 <__libc_init_array+0x44>)
 8004c70:	f005 f864 	bl	8009d3c <_init>
 8004c74:	1ba4      	subs	r4, r4, r6
 8004c76:	10a4      	asrs	r4, r4, #2
 8004c78:	2500      	movs	r5, #0
 8004c7a:	42a5      	cmp	r5, r4
 8004c7c:	d105      	bne.n	8004c8a <__libc_init_array+0x2e>
 8004c7e:	bd70      	pop	{r4, r5, r6, pc}
 8004c80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c84:	4798      	blx	r3
 8004c86:	3501      	adds	r5, #1
 8004c88:	e7ee      	b.n	8004c68 <__libc_init_array+0xc>
 8004c8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c8e:	4798      	blx	r3
 8004c90:	3501      	adds	r5, #1
 8004c92:	e7f2      	b.n	8004c7a <__libc_init_array+0x1e>
 8004c94:	0800a0e8 	.word	0x0800a0e8
 8004c98:	0800a0e8 	.word	0x0800a0e8
 8004c9c:	0800a0e8 	.word	0x0800a0e8
 8004ca0:	0800a0ec 	.word	0x0800a0ec

08004ca4 <memset>:
 8004ca4:	4402      	add	r2, r0
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d100      	bne.n	8004cae <memset+0xa>
 8004cac:	4770      	bx	lr
 8004cae:	f803 1b01 	strb.w	r1, [r3], #1
 8004cb2:	e7f9      	b.n	8004ca8 <memset+0x4>

08004cb4 <__cvt>:
 8004cb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cb8:	ec55 4b10 	vmov	r4, r5, d0
 8004cbc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004cbe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004cc2:	2d00      	cmp	r5, #0
 8004cc4:	460e      	mov	r6, r1
 8004cc6:	4691      	mov	r9, r2
 8004cc8:	4619      	mov	r1, r3
 8004cca:	bfb8      	it	lt
 8004ccc:	4622      	movlt	r2, r4
 8004cce:	462b      	mov	r3, r5
 8004cd0:	f027 0720 	bic.w	r7, r7, #32
 8004cd4:	bfbb      	ittet	lt
 8004cd6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004cda:	461d      	movlt	r5, r3
 8004cdc:	2300      	movge	r3, #0
 8004cde:	232d      	movlt	r3, #45	; 0x2d
 8004ce0:	bfb8      	it	lt
 8004ce2:	4614      	movlt	r4, r2
 8004ce4:	2f46      	cmp	r7, #70	; 0x46
 8004ce6:	700b      	strb	r3, [r1, #0]
 8004ce8:	d004      	beq.n	8004cf4 <__cvt+0x40>
 8004cea:	2f45      	cmp	r7, #69	; 0x45
 8004cec:	d100      	bne.n	8004cf0 <__cvt+0x3c>
 8004cee:	3601      	adds	r6, #1
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	e000      	b.n	8004cf6 <__cvt+0x42>
 8004cf4:	2103      	movs	r1, #3
 8004cf6:	ab03      	add	r3, sp, #12
 8004cf8:	9301      	str	r3, [sp, #4]
 8004cfa:	ab02      	add	r3, sp, #8
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	4632      	mov	r2, r6
 8004d00:	4653      	mov	r3, sl
 8004d02:	ec45 4b10 	vmov	d0, r4, r5
 8004d06:	f001 fdab 	bl	8006860 <_dtoa_r>
 8004d0a:	2f47      	cmp	r7, #71	; 0x47
 8004d0c:	4680      	mov	r8, r0
 8004d0e:	d102      	bne.n	8004d16 <__cvt+0x62>
 8004d10:	f019 0f01 	tst.w	r9, #1
 8004d14:	d026      	beq.n	8004d64 <__cvt+0xb0>
 8004d16:	2f46      	cmp	r7, #70	; 0x46
 8004d18:	eb08 0906 	add.w	r9, r8, r6
 8004d1c:	d111      	bne.n	8004d42 <__cvt+0x8e>
 8004d1e:	f898 3000 	ldrb.w	r3, [r8]
 8004d22:	2b30      	cmp	r3, #48	; 0x30
 8004d24:	d10a      	bne.n	8004d3c <__cvt+0x88>
 8004d26:	2200      	movs	r2, #0
 8004d28:	2300      	movs	r3, #0
 8004d2a:	4620      	mov	r0, r4
 8004d2c:	4629      	mov	r1, r5
 8004d2e:	f7fb fecb 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d32:	b918      	cbnz	r0, 8004d3c <__cvt+0x88>
 8004d34:	f1c6 0601 	rsb	r6, r6, #1
 8004d38:	f8ca 6000 	str.w	r6, [sl]
 8004d3c:	f8da 3000 	ldr.w	r3, [sl]
 8004d40:	4499      	add	r9, r3
 8004d42:	2200      	movs	r2, #0
 8004d44:	2300      	movs	r3, #0
 8004d46:	4620      	mov	r0, r4
 8004d48:	4629      	mov	r1, r5
 8004d4a:	f7fb febd 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d4e:	b938      	cbnz	r0, 8004d60 <__cvt+0xac>
 8004d50:	2230      	movs	r2, #48	; 0x30
 8004d52:	9b03      	ldr	r3, [sp, #12]
 8004d54:	454b      	cmp	r3, r9
 8004d56:	d205      	bcs.n	8004d64 <__cvt+0xb0>
 8004d58:	1c59      	adds	r1, r3, #1
 8004d5a:	9103      	str	r1, [sp, #12]
 8004d5c:	701a      	strb	r2, [r3, #0]
 8004d5e:	e7f8      	b.n	8004d52 <__cvt+0x9e>
 8004d60:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d64:	9b03      	ldr	r3, [sp, #12]
 8004d66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d68:	eba3 0308 	sub.w	r3, r3, r8
 8004d6c:	4640      	mov	r0, r8
 8004d6e:	6013      	str	r3, [r2, #0]
 8004d70:	b004      	add	sp, #16
 8004d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004d76 <__exponent>:
 8004d76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d78:	2900      	cmp	r1, #0
 8004d7a:	4604      	mov	r4, r0
 8004d7c:	bfba      	itte	lt
 8004d7e:	4249      	neglt	r1, r1
 8004d80:	232d      	movlt	r3, #45	; 0x2d
 8004d82:	232b      	movge	r3, #43	; 0x2b
 8004d84:	2909      	cmp	r1, #9
 8004d86:	f804 2b02 	strb.w	r2, [r4], #2
 8004d8a:	7043      	strb	r3, [r0, #1]
 8004d8c:	dd20      	ble.n	8004dd0 <__exponent+0x5a>
 8004d8e:	f10d 0307 	add.w	r3, sp, #7
 8004d92:	461f      	mov	r7, r3
 8004d94:	260a      	movs	r6, #10
 8004d96:	fb91 f5f6 	sdiv	r5, r1, r6
 8004d9a:	fb06 1115 	mls	r1, r6, r5, r1
 8004d9e:	3130      	adds	r1, #48	; 0x30
 8004da0:	2d09      	cmp	r5, #9
 8004da2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004da6:	f103 32ff 	add.w	r2, r3, #4294967295
 8004daa:	4629      	mov	r1, r5
 8004dac:	dc09      	bgt.n	8004dc2 <__exponent+0x4c>
 8004dae:	3130      	adds	r1, #48	; 0x30
 8004db0:	3b02      	subs	r3, #2
 8004db2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004db6:	42bb      	cmp	r3, r7
 8004db8:	4622      	mov	r2, r4
 8004dba:	d304      	bcc.n	8004dc6 <__exponent+0x50>
 8004dbc:	1a10      	subs	r0, r2, r0
 8004dbe:	b003      	add	sp, #12
 8004dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	e7e7      	b.n	8004d96 <__exponent+0x20>
 8004dc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dca:	f804 2b01 	strb.w	r2, [r4], #1
 8004dce:	e7f2      	b.n	8004db6 <__exponent+0x40>
 8004dd0:	2330      	movs	r3, #48	; 0x30
 8004dd2:	4419      	add	r1, r3
 8004dd4:	7083      	strb	r3, [r0, #2]
 8004dd6:	1d02      	adds	r2, r0, #4
 8004dd8:	70c1      	strb	r1, [r0, #3]
 8004dda:	e7ef      	b.n	8004dbc <__exponent+0x46>

08004ddc <_printf_float>:
 8004ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de0:	b08d      	sub	sp, #52	; 0x34
 8004de2:	460c      	mov	r4, r1
 8004de4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004de8:	4616      	mov	r6, r2
 8004dea:	461f      	mov	r7, r3
 8004dec:	4605      	mov	r5, r0
 8004dee:	f002 fe1b 	bl	8007a28 <_localeconv_r>
 8004df2:	6803      	ldr	r3, [r0, #0]
 8004df4:	9304      	str	r3, [sp, #16]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fb f9ea 	bl	80001d0 <strlen>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	930a      	str	r3, [sp, #40]	; 0x28
 8004e00:	f8d8 3000 	ldr.w	r3, [r8]
 8004e04:	9005      	str	r0, [sp, #20]
 8004e06:	3307      	adds	r3, #7
 8004e08:	f023 0307 	bic.w	r3, r3, #7
 8004e0c:	f103 0208 	add.w	r2, r3, #8
 8004e10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e14:	f8d4 b000 	ldr.w	fp, [r4]
 8004e18:	f8c8 2000 	str.w	r2, [r8]
 8004e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e20:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004e24:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004e28:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004e2c:	9307      	str	r3, [sp, #28]
 8004e2e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e32:	f04f 32ff 	mov.w	r2, #4294967295
 8004e36:	4ba7      	ldr	r3, [pc, #668]	; (80050d4 <_printf_float+0x2f8>)
 8004e38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e3c:	f7fb fe76 	bl	8000b2c <__aeabi_dcmpun>
 8004e40:	bb70      	cbnz	r0, 8004ea0 <_printf_float+0xc4>
 8004e42:	f04f 32ff 	mov.w	r2, #4294967295
 8004e46:	4ba3      	ldr	r3, [pc, #652]	; (80050d4 <_printf_float+0x2f8>)
 8004e48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e4c:	f7fb fe50 	bl	8000af0 <__aeabi_dcmple>
 8004e50:	bb30      	cbnz	r0, 8004ea0 <_printf_float+0xc4>
 8004e52:	2200      	movs	r2, #0
 8004e54:	2300      	movs	r3, #0
 8004e56:	4640      	mov	r0, r8
 8004e58:	4649      	mov	r1, r9
 8004e5a:	f7fb fe3f 	bl	8000adc <__aeabi_dcmplt>
 8004e5e:	b110      	cbz	r0, 8004e66 <_printf_float+0x8a>
 8004e60:	232d      	movs	r3, #45	; 0x2d
 8004e62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e66:	4a9c      	ldr	r2, [pc, #624]	; (80050d8 <_printf_float+0x2fc>)
 8004e68:	4b9c      	ldr	r3, [pc, #624]	; (80050dc <_printf_float+0x300>)
 8004e6a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004e6e:	bf8c      	ite	hi
 8004e70:	4690      	movhi	r8, r2
 8004e72:	4698      	movls	r8, r3
 8004e74:	2303      	movs	r3, #3
 8004e76:	f02b 0204 	bic.w	r2, fp, #4
 8004e7a:	6123      	str	r3, [r4, #16]
 8004e7c:	6022      	str	r2, [r4, #0]
 8004e7e:	f04f 0900 	mov.w	r9, #0
 8004e82:	9700      	str	r7, [sp, #0]
 8004e84:	4633      	mov	r3, r6
 8004e86:	aa0b      	add	r2, sp, #44	; 0x2c
 8004e88:	4621      	mov	r1, r4
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	f000 f9e6 	bl	800525c <_printf_common>
 8004e90:	3001      	adds	r0, #1
 8004e92:	f040 808d 	bne.w	8004fb0 <_printf_float+0x1d4>
 8004e96:	f04f 30ff 	mov.w	r0, #4294967295
 8004e9a:	b00d      	add	sp, #52	; 0x34
 8004e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea0:	4642      	mov	r2, r8
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	4649      	mov	r1, r9
 8004ea8:	f7fb fe40 	bl	8000b2c <__aeabi_dcmpun>
 8004eac:	b110      	cbz	r0, 8004eb4 <_printf_float+0xd8>
 8004eae:	4a8c      	ldr	r2, [pc, #560]	; (80050e0 <_printf_float+0x304>)
 8004eb0:	4b8c      	ldr	r3, [pc, #560]	; (80050e4 <_printf_float+0x308>)
 8004eb2:	e7da      	b.n	8004e6a <_printf_float+0x8e>
 8004eb4:	6861      	ldr	r1, [r4, #4]
 8004eb6:	1c4b      	adds	r3, r1, #1
 8004eb8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004ebc:	a80a      	add	r0, sp, #40	; 0x28
 8004ebe:	d13e      	bne.n	8004f3e <_printf_float+0x162>
 8004ec0:	2306      	movs	r3, #6
 8004ec2:	6063      	str	r3, [r4, #4]
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004eca:	ab09      	add	r3, sp, #36	; 0x24
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	ec49 8b10 	vmov	d0, r8, r9
 8004ed2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ed6:	6022      	str	r2, [r4, #0]
 8004ed8:	f8cd a004 	str.w	sl, [sp, #4]
 8004edc:	6861      	ldr	r1, [r4, #4]
 8004ede:	4628      	mov	r0, r5
 8004ee0:	f7ff fee8 	bl	8004cb4 <__cvt>
 8004ee4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004ee8:	2b47      	cmp	r3, #71	; 0x47
 8004eea:	4680      	mov	r8, r0
 8004eec:	d109      	bne.n	8004f02 <_printf_float+0x126>
 8004eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ef0:	1cd8      	adds	r0, r3, #3
 8004ef2:	db02      	blt.n	8004efa <_printf_float+0x11e>
 8004ef4:	6862      	ldr	r2, [r4, #4]
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	dd47      	ble.n	8004f8a <_printf_float+0x1ae>
 8004efa:	f1aa 0a02 	sub.w	sl, sl, #2
 8004efe:	fa5f fa8a 	uxtb.w	sl, sl
 8004f02:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004f06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f08:	d824      	bhi.n	8004f54 <_printf_float+0x178>
 8004f0a:	3901      	subs	r1, #1
 8004f0c:	4652      	mov	r2, sl
 8004f0e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f12:	9109      	str	r1, [sp, #36]	; 0x24
 8004f14:	f7ff ff2f 	bl	8004d76 <__exponent>
 8004f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f1a:	1813      	adds	r3, r2, r0
 8004f1c:	2a01      	cmp	r2, #1
 8004f1e:	4681      	mov	r9, r0
 8004f20:	6123      	str	r3, [r4, #16]
 8004f22:	dc02      	bgt.n	8004f2a <_printf_float+0x14e>
 8004f24:	6822      	ldr	r2, [r4, #0]
 8004f26:	07d1      	lsls	r1, r2, #31
 8004f28:	d501      	bpl.n	8004f2e <_printf_float+0x152>
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	6123      	str	r3, [r4, #16]
 8004f2e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0a5      	beq.n	8004e82 <_printf_float+0xa6>
 8004f36:	232d      	movs	r3, #45	; 0x2d
 8004f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f3c:	e7a1      	b.n	8004e82 <_printf_float+0xa6>
 8004f3e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004f42:	f000 8177 	beq.w	8005234 <_printf_float+0x458>
 8004f46:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004f4a:	d1bb      	bne.n	8004ec4 <_printf_float+0xe8>
 8004f4c:	2900      	cmp	r1, #0
 8004f4e:	d1b9      	bne.n	8004ec4 <_printf_float+0xe8>
 8004f50:	2301      	movs	r3, #1
 8004f52:	e7b6      	b.n	8004ec2 <_printf_float+0xe6>
 8004f54:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004f58:	d119      	bne.n	8004f8e <_printf_float+0x1b2>
 8004f5a:	2900      	cmp	r1, #0
 8004f5c:	6863      	ldr	r3, [r4, #4]
 8004f5e:	dd0c      	ble.n	8004f7a <_printf_float+0x19e>
 8004f60:	6121      	str	r1, [r4, #16]
 8004f62:	b913      	cbnz	r3, 8004f6a <_printf_float+0x18e>
 8004f64:	6822      	ldr	r2, [r4, #0]
 8004f66:	07d2      	lsls	r2, r2, #31
 8004f68:	d502      	bpl.n	8004f70 <_printf_float+0x194>
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	440b      	add	r3, r1
 8004f6e:	6123      	str	r3, [r4, #16]
 8004f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f72:	65a3      	str	r3, [r4, #88]	; 0x58
 8004f74:	f04f 0900 	mov.w	r9, #0
 8004f78:	e7d9      	b.n	8004f2e <_printf_float+0x152>
 8004f7a:	b913      	cbnz	r3, 8004f82 <_printf_float+0x1a6>
 8004f7c:	6822      	ldr	r2, [r4, #0]
 8004f7e:	07d0      	lsls	r0, r2, #31
 8004f80:	d501      	bpl.n	8004f86 <_printf_float+0x1aa>
 8004f82:	3302      	adds	r3, #2
 8004f84:	e7f3      	b.n	8004f6e <_printf_float+0x192>
 8004f86:	2301      	movs	r3, #1
 8004f88:	e7f1      	b.n	8004f6e <_printf_float+0x192>
 8004f8a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004f8e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004f92:	4293      	cmp	r3, r2
 8004f94:	db05      	blt.n	8004fa2 <_printf_float+0x1c6>
 8004f96:	6822      	ldr	r2, [r4, #0]
 8004f98:	6123      	str	r3, [r4, #16]
 8004f9a:	07d1      	lsls	r1, r2, #31
 8004f9c:	d5e8      	bpl.n	8004f70 <_printf_float+0x194>
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	e7e5      	b.n	8004f6e <_printf_float+0x192>
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	bfd4      	ite	le
 8004fa6:	f1c3 0302 	rsble	r3, r3, #2
 8004faa:	2301      	movgt	r3, #1
 8004fac:	4413      	add	r3, r2
 8004fae:	e7de      	b.n	8004f6e <_printf_float+0x192>
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	055a      	lsls	r2, r3, #21
 8004fb4:	d407      	bmi.n	8004fc6 <_printf_float+0x1ea>
 8004fb6:	6923      	ldr	r3, [r4, #16]
 8004fb8:	4642      	mov	r2, r8
 8004fba:	4631      	mov	r1, r6
 8004fbc:	4628      	mov	r0, r5
 8004fbe:	47b8      	blx	r7
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	d12b      	bne.n	800501c <_printf_float+0x240>
 8004fc4:	e767      	b.n	8004e96 <_printf_float+0xba>
 8004fc6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004fca:	f240 80dc 	bls.w	8005186 <_printf_float+0x3aa>
 8004fce:	2200      	movs	r2, #0
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004fd6:	f7fb fd77 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fda:	2800      	cmp	r0, #0
 8004fdc:	d033      	beq.n	8005046 <_printf_float+0x26a>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	4a41      	ldr	r2, [pc, #260]	; (80050e8 <_printf_float+0x30c>)
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	47b8      	blx	r7
 8004fe8:	3001      	adds	r0, #1
 8004fea:	f43f af54 	beq.w	8004e96 <_printf_float+0xba>
 8004fee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	db02      	blt.n	8004ffc <_printf_float+0x220>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	07d8      	lsls	r0, r3, #31
 8004ffa:	d50f      	bpl.n	800501c <_printf_float+0x240>
 8004ffc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005000:	4631      	mov	r1, r6
 8005002:	4628      	mov	r0, r5
 8005004:	47b8      	blx	r7
 8005006:	3001      	adds	r0, #1
 8005008:	f43f af45 	beq.w	8004e96 <_printf_float+0xba>
 800500c:	f04f 0800 	mov.w	r8, #0
 8005010:	f104 091a 	add.w	r9, r4, #26
 8005014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005016:	3b01      	subs	r3, #1
 8005018:	4543      	cmp	r3, r8
 800501a:	dc09      	bgt.n	8005030 <_printf_float+0x254>
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	079b      	lsls	r3, r3, #30
 8005020:	f100 8103 	bmi.w	800522a <_printf_float+0x44e>
 8005024:	68e0      	ldr	r0, [r4, #12]
 8005026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005028:	4298      	cmp	r0, r3
 800502a:	bfb8      	it	lt
 800502c:	4618      	movlt	r0, r3
 800502e:	e734      	b.n	8004e9a <_printf_float+0xbe>
 8005030:	2301      	movs	r3, #1
 8005032:	464a      	mov	r2, r9
 8005034:	4631      	mov	r1, r6
 8005036:	4628      	mov	r0, r5
 8005038:	47b8      	blx	r7
 800503a:	3001      	adds	r0, #1
 800503c:	f43f af2b 	beq.w	8004e96 <_printf_float+0xba>
 8005040:	f108 0801 	add.w	r8, r8, #1
 8005044:	e7e6      	b.n	8005014 <_printf_float+0x238>
 8005046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005048:	2b00      	cmp	r3, #0
 800504a:	dc2b      	bgt.n	80050a4 <_printf_float+0x2c8>
 800504c:	2301      	movs	r3, #1
 800504e:	4a26      	ldr	r2, [pc, #152]	; (80050e8 <_printf_float+0x30c>)
 8005050:	4631      	mov	r1, r6
 8005052:	4628      	mov	r0, r5
 8005054:	47b8      	blx	r7
 8005056:	3001      	adds	r0, #1
 8005058:	f43f af1d 	beq.w	8004e96 <_printf_float+0xba>
 800505c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800505e:	b923      	cbnz	r3, 800506a <_printf_float+0x28e>
 8005060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005062:	b913      	cbnz	r3, 800506a <_printf_float+0x28e>
 8005064:	6823      	ldr	r3, [r4, #0]
 8005066:	07d9      	lsls	r1, r3, #31
 8005068:	d5d8      	bpl.n	800501c <_printf_float+0x240>
 800506a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800506e:	4631      	mov	r1, r6
 8005070:	4628      	mov	r0, r5
 8005072:	47b8      	blx	r7
 8005074:	3001      	adds	r0, #1
 8005076:	f43f af0e 	beq.w	8004e96 <_printf_float+0xba>
 800507a:	f04f 0900 	mov.w	r9, #0
 800507e:	f104 0a1a 	add.w	sl, r4, #26
 8005082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005084:	425b      	negs	r3, r3
 8005086:	454b      	cmp	r3, r9
 8005088:	dc01      	bgt.n	800508e <_printf_float+0x2b2>
 800508a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800508c:	e794      	b.n	8004fb8 <_printf_float+0x1dc>
 800508e:	2301      	movs	r3, #1
 8005090:	4652      	mov	r2, sl
 8005092:	4631      	mov	r1, r6
 8005094:	4628      	mov	r0, r5
 8005096:	47b8      	blx	r7
 8005098:	3001      	adds	r0, #1
 800509a:	f43f aefc 	beq.w	8004e96 <_printf_float+0xba>
 800509e:	f109 0901 	add.w	r9, r9, #1
 80050a2:	e7ee      	b.n	8005082 <_printf_float+0x2a6>
 80050a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050a8:	429a      	cmp	r2, r3
 80050aa:	bfa8      	it	ge
 80050ac:	461a      	movge	r2, r3
 80050ae:	2a00      	cmp	r2, #0
 80050b0:	4691      	mov	r9, r2
 80050b2:	dd07      	ble.n	80050c4 <_printf_float+0x2e8>
 80050b4:	4613      	mov	r3, r2
 80050b6:	4631      	mov	r1, r6
 80050b8:	4642      	mov	r2, r8
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f aee9 	beq.w	8004e96 <_printf_float+0xba>
 80050c4:	f104 031a 	add.w	r3, r4, #26
 80050c8:	f04f 0b00 	mov.w	fp, #0
 80050cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050d0:	9306      	str	r3, [sp, #24]
 80050d2:	e015      	b.n	8005100 <_printf_float+0x324>
 80050d4:	7fefffff 	.word	0x7fefffff
 80050d8:	08009db1 	.word	0x08009db1
 80050dc:	08009dad 	.word	0x08009dad
 80050e0:	08009db9 	.word	0x08009db9
 80050e4:	08009db5 	.word	0x08009db5
 80050e8:	08009dbd 	.word	0x08009dbd
 80050ec:	2301      	movs	r3, #1
 80050ee:	9a06      	ldr	r2, [sp, #24]
 80050f0:	4631      	mov	r1, r6
 80050f2:	4628      	mov	r0, r5
 80050f4:	47b8      	blx	r7
 80050f6:	3001      	adds	r0, #1
 80050f8:	f43f aecd 	beq.w	8004e96 <_printf_float+0xba>
 80050fc:	f10b 0b01 	add.w	fp, fp, #1
 8005100:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005104:	ebaa 0309 	sub.w	r3, sl, r9
 8005108:	455b      	cmp	r3, fp
 800510a:	dcef      	bgt.n	80050ec <_printf_float+0x310>
 800510c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005110:	429a      	cmp	r2, r3
 8005112:	44d0      	add	r8, sl
 8005114:	db15      	blt.n	8005142 <_printf_float+0x366>
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	07da      	lsls	r2, r3, #31
 800511a:	d412      	bmi.n	8005142 <_printf_float+0x366>
 800511c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800511e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005120:	eba3 020a 	sub.w	r2, r3, sl
 8005124:	eba3 0a01 	sub.w	sl, r3, r1
 8005128:	4592      	cmp	sl, r2
 800512a:	bfa8      	it	ge
 800512c:	4692      	movge	sl, r2
 800512e:	f1ba 0f00 	cmp.w	sl, #0
 8005132:	dc0e      	bgt.n	8005152 <_printf_float+0x376>
 8005134:	f04f 0800 	mov.w	r8, #0
 8005138:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800513c:	f104 091a 	add.w	r9, r4, #26
 8005140:	e019      	b.n	8005176 <_printf_float+0x39a>
 8005142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005146:	4631      	mov	r1, r6
 8005148:	4628      	mov	r0, r5
 800514a:	47b8      	blx	r7
 800514c:	3001      	adds	r0, #1
 800514e:	d1e5      	bne.n	800511c <_printf_float+0x340>
 8005150:	e6a1      	b.n	8004e96 <_printf_float+0xba>
 8005152:	4653      	mov	r3, sl
 8005154:	4642      	mov	r2, r8
 8005156:	4631      	mov	r1, r6
 8005158:	4628      	mov	r0, r5
 800515a:	47b8      	blx	r7
 800515c:	3001      	adds	r0, #1
 800515e:	d1e9      	bne.n	8005134 <_printf_float+0x358>
 8005160:	e699      	b.n	8004e96 <_printf_float+0xba>
 8005162:	2301      	movs	r3, #1
 8005164:	464a      	mov	r2, r9
 8005166:	4631      	mov	r1, r6
 8005168:	4628      	mov	r0, r5
 800516a:	47b8      	blx	r7
 800516c:	3001      	adds	r0, #1
 800516e:	f43f ae92 	beq.w	8004e96 <_printf_float+0xba>
 8005172:	f108 0801 	add.w	r8, r8, #1
 8005176:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800517a:	1a9b      	subs	r3, r3, r2
 800517c:	eba3 030a 	sub.w	r3, r3, sl
 8005180:	4543      	cmp	r3, r8
 8005182:	dcee      	bgt.n	8005162 <_printf_float+0x386>
 8005184:	e74a      	b.n	800501c <_printf_float+0x240>
 8005186:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005188:	2a01      	cmp	r2, #1
 800518a:	dc01      	bgt.n	8005190 <_printf_float+0x3b4>
 800518c:	07db      	lsls	r3, r3, #31
 800518e:	d53a      	bpl.n	8005206 <_printf_float+0x42a>
 8005190:	2301      	movs	r3, #1
 8005192:	4642      	mov	r2, r8
 8005194:	4631      	mov	r1, r6
 8005196:	4628      	mov	r0, r5
 8005198:	47b8      	blx	r7
 800519a:	3001      	adds	r0, #1
 800519c:	f43f ae7b 	beq.w	8004e96 <_printf_float+0xba>
 80051a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051a4:	4631      	mov	r1, r6
 80051a6:	4628      	mov	r0, r5
 80051a8:	47b8      	blx	r7
 80051aa:	3001      	adds	r0, #1
 80051ac:	f108 0801 	add.w	r8, r8, #1
 80051b0:	f43f ae71 	beq.w	8004e96 <_printf_float+0xba>
 80051b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051b6:	2200      	movs	r2, #0
 80051b8:	f103 3aff 	add.w	sl, r3, #4294967295
 80051bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051c0:	2300      	movs	r3, #0
 80051c2:	f7fb fc81 	bl	8000ac8 <__aeabi_dcmpeq>
 80051c6:	b9c8      	cbnz	r0, 80051fc <_printf_float+0x420>
 80051c8:	4653      	mov	r3, sl
 80051ca:	4642      	mov	r2, r8
 80051cc:	4631      	mov	r1, r6
 80051ce:	4628      	mov	r0, r5
 80051d0:	47b8      	blx	r7
 80051d2:	3001      	adds	r0, #1
 80051d4:	d10e      	bne.n	80051f4 <_printf_float+0x418>
 80051d6:	e65e      	b.n	8004e96 <_printf_float+0xba>
 80051d8:	2301      	movs	r3, #1
 80051da:	4652      	mov	r2, sl
 80051dc:	4631      	mov	r1, r6
 80051de:	4628      	mov	r0, r5
 80051e0:	47b8      	blx	r7
 80051e2:	3001      	adds	r0, #1
 80051e4:	f43f ae57 	beq.w	8004e96 <_printf_float+0xba>
 80051e8:	f108 0801 	add.w	r8, r8, #1
 80051ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051ee:	3b01      	subs	r3, #1
 80051f0:	4543      	cmp	r3, r8
 80051f2:	dcf1      	bgt.n	80051d8 <_printf_float+0x3fc>
 80051f4:	464b      	mov	r3, r9
 80051f6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80051fa:	e6de      	b.n	8004fba <_printf_float+0x1de>
 80051fc:	f04f 0800 	mov.w	r8, #0
 8005200:	f104 0a1a 	add.w	sl, r4, #26
 8005204:	e7f2      	b.n	80051ec <_printf_float+0x410>
 8005206:	2301      	movs	r3, #1
 8005208:	e7df      	b.n	80051ca <_printf_float+0x3ee>
 800520a:	2301      	movs	r3, #1
 800520c:	464a      	mov	r2, r9
 800520e:	4631      	mov	r1, r6
 8005210:	4628      	mov	r0, r5
 8005212:	47b8      	blx	r7
 8005214:	3001      	adds	r0, #1
 8005216:	f43f ae3e 	beq.w	8004e96 <_printf_float+0xba>
 800521a:	f108 0801 	add.w	r8, r8, #1
 800521e:	68e3      	ldr	r3, [r4, #12]
 8005220:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005222:	1a9b      	subs	r3, r3, r2
 8005224:	4543      	cmp	r3, r8
 8005226:	dcf0      	bgt.n	800520a <_printf_float+0x42e>
 8005228:	e6fc      	b.n	8005024 <_printf_float+0x248>
 800522a:	f04f 0800 	mov.w	r8, #0
 800522e:	f104 0919 	add.w	r9, r4, #25
 8005232:	e7f4      	b.n	800521e <_printf_float+0x442>
 8005234:	2900      	cmp	r1, #0
 8005236:	f43f ae8b 	beq.w	8004f50 <_printf_float+0x174>
 800523a:	2300      	movs	r3, #0
 800523c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005240:	ab09      	add	r3, sp, #36	; 0x24
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	ec49 8b10 	vmov	d0, r8, r9
 8005248:	6022      	str	r2, [r4, #0]
 800524a:	f8cd a004 	str.w	sl, [sp, #4]
 800524e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005252:	4628      	mov	r0, r5
 8005254:	f7ff fd2e 	bl	8004cb4 <__cvt>
 8005258:	4680      	mov	r8, r0
 800525a:	e648      	b.n	8004eee <_printf_float+0x112>

0800525c <_printf_common>:
 800525c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005260:	4691      	mov	r9, r2
 8005262:	461f      	mov	r7, r3
 8005264:	688a      	ldr	r2, [r1, #8]
 8005266:	690b      	ldr	r3, [r1, #16]
 8005268:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800526c:	4293      	cmp	r3, r2
 800526e:	bfb8      	it	lt
 8005270:	4613      	movlt	r3, r2
 8005272:	f8c9 3000 	str.w	r3, [r9]
 8005276:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800527a:	4606      	mov	r6, r0
 800527c:	460c      	mov	r4, r1
 800527e:	b112      	cbz	r2, 8005286 <_printf_common+0x2a>
 8005280:	3301      	adds	r3, #1
 8005282:	f8c9 3000 	str.w	r3, [r9]
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	0699      	lsls	r1, r3, #26
 800528a:	bf42      	ittt	mi
 800528c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005290:	3302      	addmi	r3, #2
 8005292:	f8c9 3000 	strmi.w	r3, [r9]
 8005296:	6825      	ldr	r5, [r4, #0]
 8005298:	f015 0506 	ands.w	r5, r5, #6
 800529c:	d107      	bne.n	80052ae <_printf_common+0x52>
 800529e:	f104 0a19 	add.w	sl, r4, #25
 80052a2:	68e3      	ldr	r3, [r4, #12]
 80052a4:	f8d9 2000 	ldr.w	r2, [r9]
 80052a8:	1a9b      	subs	r3, r3, r2
 80052aa:	42ab      	cmp	r3, r5
 80052ac:	dc28      	bgt.n	8005300 <_printf_common+0xa4>
 80052ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80052b2:	6822      	ldr	r2, [r4, #0]
 80052b4:	3300      	adds	r3, #0
 80052b6:	bf18      	it	ne
 80052b8:	2301      	movne	r3, #1
 80052ba:	0692      	lsls	r2, r2, #26
 80052bc:	d42d      	bmi.n	800531a <_printf_common+0xbe>
 80052be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052c2:	4639      	mov	r1, r7
 80052c4:	4630      	mov	r0, r6
 80052c6:	47c0      	blx	r8
 80052c8:	3001      	adds	r0, #1
 80052ca:	d020      	beq.n	800530e <_printf_common+0xb2>
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	68e5      	ldr	r5, [r4, #12]
 80052d0:	f8d9 2000 	ldr.w	r2, [r9]
 80052d4:	f003 0306 	and.w	r3, r3, #6
 80052d8:	2b04      	cmp	r3, #4
 80052da:	bf08      	it	eq
 80052dc:	1aad      	subeq	r5, r5, r2
 80052de:	68a3      	ldr	r3, [r4, #8]
 80052e0:	6922      	ldr	r2, [r4, #16]
 80052e2:	bf0c      	ite	eq
 80052e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052e8:	2500      	movne	r5, #0
 80052ea:	4293      	cmp	r3, r2
 80052ec:	bfc4      	itt	gt
 80052ee:	1a9b      	subgt	r3, r3, r2
 80052f0:	18ed      	addgt	r5, r5, r3
 80052f2:	f04f 0900 	mov.w	r9, #0
 80052f6:	341a      	adds	r4, #26
 80052f8:	454d      	cmp	r5, r9
 80052fa:	d11a      	bne.n	8005332 <_printf_common+0xd6>
 80052fc:	2000      	movs	r0, #0
 80052fe:	e008      	b.n	8005312 <_printf_common+0xb6>
 8005300:	2301      	movs	r3, #1
 8005302:	4652      	mov	r2, sl
 8005304:	4639      	mov	r1, r7
 8005306:	4630      	mov	r0, r6
 8005308:	47c0      	blx	r8
 800530a:	3001      	adds	r0, #1
 800530c:	d103      	bne.n	8005316 <_printf_common+0xba>
 800530e:	f04f 30ff 	mov.w	r0, #4294967295
 8005312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005316:	3501      	adds	r5, #1
 8005318:	e7c3      	b.n	80052a2 <_printf_common+0x46>
 800531a:	18e1      	adds	r1, r4, r3
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	2030      	movs	r0, #48	; 0x30
 8005320:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005324:	4422      	add	r2, r4
 8005326:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800532a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800532e:	3302      	adds	r3, #2
 8005330:	e7c5      	b.n	80052be <_printf_common+0x62>
 8005332:	2301      	movs	r3, #1
 8005334:	4622      	mov	r2, r4
 8005336:	4639      	mov	r1, r7
 8005338:	4630      	mov	r0, r6
 800533a:	47c0      	blx	r8
 800533c:	3001      	adds	r0, #1
 800533e:	d0e6      	beq.n	800530e <_printf_common+0xb2>
 8005340:	f109 0901 	add.w	r9, r9, #1
 8005344:	e7d8      	b.n	80052f8 <_printf_common+0x9c>
	...

08005348 <_printf_i>:
 8005348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800534c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005350:	460c      	mov	r4, r1
 8005352:	7e09      	ldrb	r1, [r1, #24]
 8005354:	b085      	sub	sp, #20
 8005356:	296e      	cmp	r1, #110	; 0x6e
 8005358:	4617      	mov	r7, r2
 800535a:	4606      	mov	r6, r0
 800535c:	4698      	mov	r8, r3
 800535e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005360:	f000 80b3 	beq.w	80054ca <_printf_i+0x182>
 8005364:	d822      	bhi.n	80053ac <_printf_i+0x64>
 8005366:	2963      	cmp	r1, #99	; 0x63
 8005368:	d036      	beq.n	80053d8 <_printf_i+0x90>
 800536a:	d80a      	bhi.n	8005382 <_printf_i+0x3a>
 800536c:	2900      	cmp	r1, #0
 800536e:	f000 80b9 	beq.w	80054e4 <_printf_i+0x19c>
 8005372:	2958      	cmp	r1, #88	; 0x58
 8005374:	f000 8083 	beq.w	800547e <_printf_i+0x136>
 8005378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800537c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005380:	e032      	b.n	80053e8 <_printf_i+0xa0>
 8005382:	2964      	cmp	r1, #100	; 0x64
 8005384:	d001      	beq.n	800538a <_printf_i+0x42>
 8005386:	2969      	cmp	r1, #105	; 0x69
 8005388:	d1f6      	bne.n	8005378 <_printf_i+0x30>
 800538a:	6820      	ldr	r0, [r4, #0]
 800538c:	6813      	ldr	r3, [r2, #0]
 800538e:	0605      	lsls	r5, r0, #24
 8005390:	f103 0104 	add.w	r1, r3, #4
 8005394:	d52a      	bpl.n	80053ec <_printf_i+0xa4>
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6011      	str	r1, [r2, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	da03      	bge.n	80053a6 <_printf_i+0x5e>
 800539e:	222d      	movs	r2, #45	; 0x2d
 80053a0:	425b      	negs	r3, r3
 80053a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80053a6:	486f      	ldr	r0, [pc, #444]	; (8005564 <_printf_i+0x21c>)
 80053a8:	220a      	movs	r2, #10
 80053aa:	e039      	b.n	8005420 <_printf_i+0xd8>
 80053ac:	2973      	cmp	r1, #115	; 0x73
 80053ae:	f000 809d 	beq.w	80054ec <_printf_i+0x1a4>
 80053b2:	d808      	bhi.n	80053c6 <_printf_i+0x7e>
 80053b4:	296f      	cmp	r1, #111	; 0x6f
 80053b6:	d020      	beq.n	80053fa <_printf_i+0xb2>
 80053b8:	2970      	cmp	r1, #112	; 0x70
 80053ba:	d1dd      	bne.n	8005378 <_printf_i+0x30>
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	f043 0320 	orr.w	r3, r3, #32
 80053c2:	6023      	str	r3, [r4, #0]
 80053c4:	e003      	b.n	80053ce <_printf_i+0x86>
 80053c6:	2975      	cmp	r1, #117	; 0x75
 80053c8:	d017      	beq.n	80053fa <_printf_i+0xb2>
 80053ca:	2978      	cmp	r1, #120	; 0x78
 80053cc:	d1d4      	bne.n	8005378 <_printf_i+0x30>
 80053ce:	2378      	movs	r3, #120	; 0x78
 80053d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053d4:	4864      	ldr	r0, [pc, #400]	; (8005568 <_printf_i+0x220>)
 80053d6:	e055      	b.n	8005484 <_printf_i+0x13c>
 80053d8:	6813      	ldr	r3, [r2, #0]
 80053da:	1d19      	adds	r1, r3, #4
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	6011      	str	r1, [r2, #0]
 80053e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053e8:	2301      	movs	r3, #1
 80053ea:	e08c      	b.n	8005506 <_printf_i+0x1be>
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6011      	str	r1, [r2, #0]
 80053f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80053f4:	bf18      	it	ne
 80053f6:	b21b      	sxthne	r3, r3
 80053f8:	e7cf      	b.n	800539a <_printf_i+0x52>
 80053fa:	6813      	ldr	r3, [r2, #0]
 80053fc:	6825      	ldr	r5, [r4, #0]
 80053fe:	1d18      	adds	r0, r3, #4
 8005400:	6010      	str	r0, [r2, #0]
 8005402:	0628      	lsls	r0, r5, #24
 8005404:	d501      	bpl.n	800540a <_printf_i+0xc2>
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	e002      	b.n	8005410 <_printf_i+0xc8>
 800540a:	0668      	lsls	r0, r5, #25
 800540c:	d5fb      	bpl.n	8005406 <_printf_i+0xbe>
 800540e:	881b      	ldrh	r3, [r3, #0]
 8005410:	4854      	ldr	r0, [pc, #336]	; (8005564 <_printf_i+0x21c>)
 8005412:	296f      	cmp	r1, #111	; 0x6f
 8005414:	bf14      	ite	ne
 8005416:	220a      	movne	r2, #10
 8005418:	2208      	moveq	r2, #8
 800541a:	2100      	movs	r1, #0
 800541c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005420:	6865      	ldr	r5, [r4, #4]
 8005422:	60a5      	str	r5, [r4, #8]
 8005424:	2d00      	cmp	r5, #0
 8005426:	f2c0 8095 	blt.w	8005554 <_printf_i+0x20c>
 800542a:	6821      	ldr	r1, [r4, #0]
 800542c:	f021 0104 	bic.w	r1, r1, #4
 8005430:	6021      	str	r1, [r4, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d13d      	bne.n	80054b2 <_printf_i+0x16a>
 8005436:	2d00      	cmp	r5, #0
 8005438:	f040 808e 	bne.w	8005558 <_printf_i+0x210>
 800543c:	4665      	mov	r5, ip
 800543e:	2a08      	cmp	r2, #8
 8005440:	d10b      	bne.n	800545a <_printf_i+0x112>
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	07db      	lsls	r3, r3, #31
 8005446:	d508      	bpl.n	800545a <_printf_i+0x112>
 8005448:	6923      	ldr	r3, [r4, #16]
 800544a:	6862      	ldr	r2, [r4, #4]
 800544c:	429a      	cmp	r2, r3
 800544e:	bfde      	ittt	le
 8005450:	2330      	movle	r3, #48	; 0x30
 8005452:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005456:	f105 35ff 	addle.w	r5, r5, #4294967295
 800545a:	ebac 0305 	sub.w	r3, ip, r5
 800545e:	6123      	str	r3, [r4, #16]
 8005460:	f8cd 8000 	str.w	r8, [sp]
 8005464:	463b      	mov	r3, r7
 8005466:	aa03      	add	r2, sp, #12
 8005468:	4621      	mov	r1, r4
 800546a:	4630      	mov	r0, r6
 800546c:	f7ff fef6 	bl	800525c <_printf_common>
 8005470:	3001      	adds	r0, #1
 8005472:	d14d      	bne.n	8005510 <_printf_i+0x1c8>
 8005474:	f04f 30ff 	mov.w	r0, #4294967295
 8005478:	b005      	add	sp, #20
 800547a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800547e:	4839      	ldr	r0, [pc, #228]	; (8005564 <_printf_i+0x21c>)
 8005480:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005484:	6813      	ldr	r3, [r2, #0]
 8005486:	6821      	ldr	r1, [r4, #0]
 8005488:	1d1d      	adds	r5, r3, #4
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6015      	str	r5, [r2, #0]
 800548e:	060a      	lsls	r2, r1, #24
 8005490:	d50b      	bpl.n	80054aa <_printf_i+0x162>
 8005492:	07ca      	lsls	r2, r1, #31
 8005494:	bf44      	itt	mi
 8005496:	f041 0120 	orrmi.w	r1, r1, #32
 800549a:	6021      	strmi	r1, [r4, #0]
 800549c:	b91b      	cbnz	r3, 80054a6 <_printf_i+0x15e>
 800549e:	6822      	ldr	r2, [r4, #0]
 80054a0:	f022 0220 	bic.w	r2, r2, #32
 80054a4:	6022      	str	r2, [r4, #0]
 80054a6:	2210      	movs	r2, #16
 80054a8:	e7b7      	b.n	800541a <_printf_i+0xd2>
 80054aa:	064d      	lsls	r5, r1, #25
 80054ac:	bf48      	it	mi
 80054ae:	b29b      	uxthmi	r3, r3
 80054b0:	e7ef      	b.n	8005492 <_printf_i+0x14a>
 80054b2:	4665      	mov	r5, ip
 80054b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80054b8:	fb02 3311 	mls	r3, r2, r1, r3
 80054bc:	5cc3      	ldrb	r3, [r0, r3]
 80054be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80054c2:	460b      	mov	r3, r1
 80054c4:	2900      	cmp	r1, #0
 80054c6:	d1f5      	bne.n	80054b4 <_printf_i+0x16c>
 80054c8:	e7b9      	b.n	800543e <_printf_i+0xf6>
 80054ca:	6813      	ldr	r3, [r2, #0]
 80054cc:	6825      	ldr	r5, [r4, #0]
 80054ce:	6961      	ldr	r1, [r4, #20]
 80054d0:	1d18      	adds	r0, r3, #4
 80054d2:	6010      	str	r0, [r2, #0]
 80054d4:	0628      	lsls	r0, r5, #24
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	d501      	bpl.n	80054de <_printf_i+0x196>
 80054da:	6019      	str	r1, [r3, #0]
 80054dc:	e002      	b.n	80054e4 <_printf_i+0x19c>
 80054de:	066a      	lsls	r2, r5, #25
 80054e0:	d5fb      	bpl.n	80054da <_printf_i+0x192>
 80054e2:	8019      	strh	r1, [r3, #0]
 80054e4:	2300      	movs	r3, #0
 80054e6:	6123      	str	r3, [r4, #16]
 80054e8:	4665      	mov	r5, ip
 80054ea:	e7b9      	b.n	8005460 <_printf_i+0x118>
 80054ec:	6813      	ldr	r3, [r2, #0]
 80054ee:	1d19      	adds	r1, r3, #4
 80054f0:	6011      	str	r1, [r2, #0]
 80054f2:	681d      	ldr	r5, [r3, #0]
 80054f4:	6862      	ldr	r2, [r4, #4]
 80054f6:	2100      	movs	r1, #0
 80054f8:	4628      	mov	r0, r5
 80054fa:	f7fa fe71 	bl	80001e0 <memchr>
 80054fe:	b108      	cbz	r0, 8005504 <_printf_i+0x1bc>
 8005500:	1b40      	subs	r0, r0, r5
 8005502:	6060      	str	r0, [r4, #4]
 8005504:	6863      	ldr	r3, [r4, #4]
 8005506:	6123      	str	r3, [r4, #16]
 8005508:	2300      	movs	r3, #0
 800550a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800550e:	e7a7      	b.n	8005460 <_printf_i+0x118>
 8005510:	6923      	ldr	r3, [r4, #16]
 8005512:	462a      	mov	r2, r5
 8005514:	4639      	mov	r1, r7
 8005516:	4630      	mov	r0, r6
 8005518:	47c0      	blx	r8
 800551a:	3001      	adds	r0, #1
 800551c:	d0aa      	beq.n	8005474 <_printf_i+0x12c>
 800551e:	6823      	ldr	r3, [r4, #0]
 8005520:	079b      	lsls	r3, r3, #30
 8005522:	d413      	bmi.n	800554c <_printf_i+0x204>
 8005524:	68e0      	ldr	r0, [r4, #12]
 8005526:	9b03      	ldr	r3, [sp, #12]
 8005528:	4298      	cmp	r0, r3
 800552a:	bfb8      	it	lt
 800552c:	4618      	movlt	r0, r3
 800552e:	e7a3      	b.n	8005478 <_printf_i+0x130>
 8005530:	2301      	movs	r3, #1
 8005532:	464a      	mov	r2, r9
 8005534:	4639      	mov	r1, r7
 8005536:	4630      	mov	r0, r6
 8005538:	47c0      	blx	r8
 800553a:	3001      	adds	r0, #1
 800553c:	d09a      	beq.n	8005474 <_printf_i+0x12c>
 800553e:	3501      	adds	r5, #1
 8005540:	68e3      	ldr	r3, [r4, #12]
 8005542:	9a03      	ldr	r2, [sp, #12]
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	42ab      	cmp	r3, r5
 8005548:	dcf2      	bgt.n	8005530 <_printf_i+0x1e8>
 800554a:	e7eb      	b.n	8005524 <_printf_i+0x1dc>
 800554c:	2500      	movs	r5, #0
 800554e:	f104 0919 	add.w	r9, r4, #25
 8005552:	e7f5      	b.n	8005540 <_printf_i+0x1f8>
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1ac      	bne.n	80054b2 <_printf_i+0x16a>
 8005558:	7803      	ldrb	r3, [r0, #0]
 800555a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800555e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005562:	e76c      	b.n	800543e <_printf_i+0xf6>
 8005564:	08009dbf 	.word	0x08009dbf
 8005568:	08009dd0 	.word	0x08009dd0

0800556c <_scanf_float>:
 800556c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005570:	469a      	mov	sl, r3
 8005572:	688b      	ldr	r3, [r1, #8]
 8005574:	4616      	mov	r6, r2
 8005576:	1e5a      	subs	r2, r3, #1
 8005578:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800557c:	b087      	sub	sp, #28
 800557e:	bf83      	ittte	hi
 8005580:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005584:	189b      	addhi	r3, r3, r2
 8005586:	9301      	strhi	r3, [sp, #4]
 8005588:	2300      	movls	r3, #0
 800558a:	bf86      	itte	hi
 800558c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005590:	608b      	strhi	r3, [r1, #8]
 8005592:	9301      	strls	r3, [sp, #4]
 8005594:	680b      	ldr	r3, [r1, #0]
 8005596:	4688      	mov	r8, r1
 8005598:	f04f 0b00 	mov.w	fp, #0
 800559c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80055a0:	f848 3b1c 	str.w	r3, [r8], #28
 80055a4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80055a8:	4607      	mov	r7, r0
 80055aa:	460c      	mov	r4, r1
 80055ac:	4645      	mov	r5, r8
 80055ae:	465a      	mov	r2, fp
 80055b0:	46d9      	mov	r9, fp
 80055b2:	f8cd b008 	str.w	fp, [sp, #8]
 80055b6:	68a1      	ldr	r1, [r4, #8]
 80055b8:	b181      	cbz	r1, 80055dc <_scanf_float+0x70>
 80055ba:	6833      	ldr	r3, [r6, #0]
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	2b49      	cmp	r3, #73	; 0x49
 80055c0:	d071      	beq.n	80056a6 <_scanf_float+0x13a>
 80055c2:	d84d      	bhi.n	8005660 <_scanf_float+0xf4>
 80055c4:	2b39      	cmp	r3, #57	; 0x39
 80055c6:	d840      	bhi.n	800564a <_scanf_float+0xde>
 80055c8:	2b31      	cmp	r3, #49	; 0x31
 80055ca:	f080 8088 	bcs.w	80056de <_scanf_float+0x172>
 80055ce:	2b2d      	cmp	r3, #45	; 0x2d
 80055d0:	f000 8090 	beq.w	80056f4 <_scanf_float+0x188>
 80055d4:	d815      	bhi.n	8005602 <_scanf_float+0x96>
 80055d6:	2b2b      	cmp	r3, #43	; 0x2b
 80055d8:	f000 808c 	beq.w	80056f4 <_scanf_float+0x188>
 80055dc:	f1b9 0f00 	cmp.w	r9, #0
 80055e0:	d003      	beq.n	80055ea <_scanf_float+0x7e>
 80055e2:	6823      	ldr	r3, [r4, #0]
 80055e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055e8:	6023      	str	r3, [r4, #0]
 80055ea:	3a01      	subs	r2, #1
 80055ec:	2a01      	cmp	r2, #1
 80055ee:	f200 80ea 	bhi.w	80057c6 <_scanf_float+0x25a>
 80055f2:	4545      	cmp	r5, r8
 80055f4:	f200 80dc 	bhi.w	80057b0 <_scanf_float+0x244>
 80055f8:	2601      	movs	r6, #1
 80055fa:	4630      	mov	r0, r6
 80055fc:	b007      	add	sp, #28
 80055fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005602:	2b2e      	cmp	r3, #46	; 0x2e
 8005604:	f000 809f 	beq.w	8005746 <_scanf_float+0x1da>
 8005608:	2b30      	cmp	r3, #48	; 0x30
 800560a:	d1e7      	bne.n	80055dc <_scanf_float+0x70>
 800560c:	6820      	ldr	r0, [r4, #0]
 800560e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005612:	d064      	beq.n	80056de <_scanf_float+0x172>
 8005614:	9b01      	ldr	r3, [sp, #4]
 8005616:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800561a:	6020      	str	r0, [r4, #0]
 800561c:	f109 0901 	add.w	r9, r9, #1
 8005620:	b11b      	cbz	r3, 800562a <_scanf_float+0xbe>
 8005622:	3b01      	subs	r3, #1
 8005624:	3101      	adds	r1, #1
 8005626:	9301      	str	r3, [sp, #4]
 8005628:	60a1      	str	r1, [r4, #8]
 800562a:	68a3      	ldr	r3, [r4, #8]
 800562c:	3b01      	subs	r3, #1
 800562e:	60a3      	str	r3, [r4, #8]
 8005630:	6923      	ldr	r3, [r4, #16]
 8005632:	3301      	adds	r3, #1
 8005634:	6123      	str	r3, [r4, #16]
 8005636:	6873      	ldr	r3, [r6, #4]
 8005638:	3b01      	subs	r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	6073      	str	r3, [r6, #4]
 800563e:	f340 80ac 	ble.w	800579a <_scanf_float+0x22e>
 8005642:	6833      	ldr	r3, [r6, #0]
 8005644:	3301      	adds	r3, #1
 8005646:	6033      	str	r3, [r6, #0]
 8005648:	e7b5      	b.n	80055b6 <_scanf_float+0x4a>
 800564a:	2b45      	cmp	r3, #69	; 0x45
 800564c:	f000 8085 	beq.w	800575a <_scanf_float+0x1ee>
 8005650:	2b46      	cmp	r3, #70	; 0x46
 8005652:	d06a      	beq.n	800572a <_scanf_float+0x1be>
 8005654:	2b41      	cmp	r3, #65	; 0x41
 8005656:	d1c1      	bne.n	80055dc <_scanf_float+0x70>
 8005658:	2a01      	cmp	r2, #1
 800565a:	d1bf      	bne.n	80055dc <_scanf_float+0x70>
 800565c:	2202      	movs	r2, #2
 800565e:	e046      	b.n	80056ee <_scanf_float+0x182>
 8005660:	2b65      	cmp	r3, #101	; 0x65
 8005662:	d07a      	beq.n	800575a <_scanf_float+0x1ee>
 8005664:	d818      	bhi.n	8005698 <_scanf_float+0x12c>
 8005666:	2b54      	cmp	r3, #84	; 0x54
 8005668:	d066      	beq.n	8005738 <_scanf_float+0x1cc>
 800566a:	d811      	bhi.n	8005690 <_scanf_float+0x124>
 800566c:	2b4e      	cmp	r3, #78	; 0x4e
 800566e:	d1b5      	bne.n	80055dc <_scanf_float+0x70>
 8005670:	2a00      	cmp	r2, #0
 8005672:	d146      	bne.n	8005702 <_scanf_float+0x196>
 8005674:	f1b9 0f00 	cmp.w	r9, #0
 8005678:	d145      	bne.n	8005706 <_scanf_float+0x19a>
 800567a:	6821      	ldr	r1, [r4, #0]
 800567c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005680:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005684:	d13f      	bne.n	8005706 <_scanf_float+0x19a>
 8005686:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800568a:	6021      	str	r1, [r4, #0]
 800568c:	2201      	movs	r2, #1
 800568e:	e02e      	b.n	80056ee <_scanf_float+0x182>
 8005690:	2b59      	cmp	r3, #89	; 0x59
 8005692:	d01e      	beq.n	80056d2 <_scanf_float+0x166>
 8005694:	2b61      	cmp	r3, #97	; 0x61
 8005696:	e7de      	b.n	8005656 <_scanf_float+0xea>
 8005698:	2b6e      	cmp	r3, #110	; 0x6e
 800569a:	d0e9      	beq.n	8005670 <_scanf_float+0x104>
 800569c:	d815      	bhi.n	80056ca <_scanf_float+0x15e>
 800569e:	2b66      	cmp	r3, #102	; 0x66
 80056a0:	d043      	beq.n	800572a <_scanf_float+0x1be>
 80056a2:	2b69      	cmp	r3, #105	; 0x69
 80056a4:	d19a      	bne.n	80055dc <_scanf_float+0x70>
 80056a6:	f1bb 0f00 	cmp.w	fp, #0
 80056aa:	d138      	bne.n	800571e <_scanf_float+0x1b2>
 80056ac:	f1b9 0f00 	cmp.w	r9, #0
 80056b0:	d197      	bne.n	80055e2 <_scanf_float+0x76>
 80056b2:	6821      	ldr	r1, [r4, #0]
 80056b4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80056b8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80056bc:	d195      	bne.n	80055ea <_scanf_float+0x7e>
 80056be:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80056c2:	6021      	str	r1, [r4, #0]
 80056c4:	f04f 0b01 	mov.w	fp, #1
 80056c8:	e011      	b.n	80056ee <_scanf_float+0x182>
 80056ca:	2b74      	cmp	r3, #116	; 0x74
 80056cc:	d034      	beq.n	8005738 <_scanf_float+0x1cc>
 80056ce:	2b79      	cmp	r3, #121	; 0x79
 80056d0:	d184      	bne.n	80055dc <_scanf_float+0x70>
 80056d2:	f1bb 0f07 	cmp.w	fp, #7
 80056d6:	d181      	bne.n	80055dc <_scanf_float+0x70>
 80056d8:	f04f 0b08 	mov.w	fp, #8
 80056dc:	e007      	b.n	80056ee <_scanf_float+0x182>
 80056de:	eb12 0f0b 	cmn.w	r2, fp
 80056e2:	f47f af7b 	bne.w	80055dc <_scanf_float+0x70>
 80056e6:	6821      	ldr	r1, [r4, #0]
 80056e8:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80056ec:	6021      	str	r1, [r4, #0]
 80056ee:	702b      	strb	r3, [r5, #0]
 80056f0:	3501      	adds	r5, #1
 80056f2:	e79a      	b.n	800562a <_scanf_float+0xbe>
 80056f4:	6821      	ldr	r1, [r4, #0]
 80056f6:	0608      	lsls	r0, r1, #24
 80056f8:	f57f af70 	bpl.w	80055dc <_scanf_float+0x70>
 80056fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005700:	e7f4      	b.n	80056ec <_scanf_float+0x180>
 8005702:	2a02      	cmp	r2, #2
 8005704:	d047      	beq.n	8005796 <_scanf_float+0x22a>
 8005706:	f1bb 0f01 	cmp.w	fp, #1
 800570a:	d003      	beq.n	8005714 <_scanf_float+0x1a8>
 800570c:	f1bb 0f04 	cmp.w	fp, #4
 8005710:	f47f af64 	bne.w	80055dc <_scanf_float+0x70>
 8005714:	f10b 0b01 	add.w	fp, fp, #1
 8005718:	fa5f fb8b 	uxtb.w	fp, fp
 800571c:	e7e7      	b.n	80056ee <_scanf_float+0x182>
 800571e:	f1bb 0f03 	cmp.w	fp, #3
 8005722:	d0f7      	beq.n	8005714 <_scanf_float+0x1a8>
 8005724:	f1bb 0f05 	cmp.w	fp, #5
 8005728:	e7f2      	b.n	8005710 <_scanf_float+0x1a4>
 800572a:	f1bb 0f02 	cmp.w	fp, #2
 800572e:	f47f af55 	bne.w	80055dc <_scanf_float+0x70>
 8005732:	f04f 0b03 	mov.w	fp, #3
 8005736:	e7da      	b.n	80056ee <_scanf_float+0x182>
 8005738:	f1bb 0f06 	cmp.w	fp, #6
 800573c:	f47f af4e 	bne.w	80055dc <_scanf_float+0x70>
 8005740:	f04f 0b07 	mov.w	fp, #7
 8005744:	e7d3      	b.n	80056ee <_scanf_float+0x182>
 8005746:	6821      	ldr	r1, [r4, #0]
 8005748:	0588      	lsls	r0, r1, #22
 800574a:	f57f af47 	bpl.w	80055dc <_scanf_float+0x70>
 800574e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8005752:	6021      	str	r1, [r4, #0]
 8005754:	f8cd 9008 	str.w	r9, [sp, #8]
 8005758:	e7c9      	b.n	80056ee <_scanf_float+0x182>
 800575a:	6821      	ldr	r1, [r4, #0]
 800575c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005760:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005764:	d006      	beq.n	8005774 <_scanf_float+0x208>
 8005766:	0548      	lsls	r0, r1, #21
 8005768:	f57f af38 	bpl.w	80055dc <_scanf_float+0x70>
 800576c:	f1b9 0f00 	cmp.w	r9, #0
 8005770:	f43f af3b 	beq.w	80055ea <_scanf_float+0x7e>
 8005774:	0588      	lsls	r0, r1, #22
 8005776:	bf58      	it	pl
 8005778:	9802      	ldrpl	r0, [sp, #8]
 800577a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800577e:	bf58      	it	pl
 8005780:	eba9 0000 	subpl.w	r0, r9, r0
 8005784:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8005788:	bf58      	it	pl
 800578a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800578e:	6021      	str	r1, [r4, #0]
 8005790:	f04f 0900 	mov.w	r9, #0
 8005794:	e7ab      	b.n	80056ee <_scanf_float+0x182>
 8005796:	2203      	movs	r2, #3
 8005798:	e7a9      	b.n	80056ee <_scanf_float+0x182>
 800579a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800579e:	9205      	str	r2, [sp, #20]
 80057a0:	4631      	mov	r1, r6
 80057a2:	4638      	mov	r0, r7
 80057a4:	4798      	blx	r3
 80057a6:	9a05      	ldr	r2, [sp, #20]
 80057a8:	2800      	cmp	r0, #0
 80057aa:	f43f af04 	beq.w	80055b6 <_scanf_float+0x4a>
 80057ae:	e715      	b.n	80055dc <_scanf_float+0x70>
 80057b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80057b4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80057b8:	4632      	mov	r2, r6
 80057ba:	4638      	mov	r0, r7
 80057bc:	4798      	blx	r3
 80057be:	6923      	ldr	r3, [r4, #16]
 80057c0:	3b01      	subs	r3, #1
 80057c2:	6123      	str	r3, [r4, #16]
 80057c4:	e715      	b.n	80055f2 <_scanf_float+0x86>
 80057c6:	f10b 33ff 	add.w	r3, fp, #4294967295
 80057ca:	2b06      	cmp	r3, #6
 80057cc:	d80a      	bhi.n	80057e4 <_scanf_float+0x278>
 80057ce:	f1bb 0f02 	cmp.w	fp, #2
 80057d2:	d968      	bls.n	80058a6 <_scanf_float+0x33a>
 80057d4:	f1ab 0b03 	sub.w	fp, fp, #3
 80057d8:	fa5f fb8b 	uxtb.w	fp, fp
 80057dc:	eba5 0b0b 	sub.w	fp, r5, fp
 80057e0:	455d      	cmp	r5, fp
 80057e2:	d14b      	bne.n	800587c <_scanf_float+0x310>
 80057e4:	6823      	ldr	r3, [r4, #0]
 80057e6:	05da      	lsls	r2, r3, #23
 80057e8:	d51f      	bpl.n	800582a <_scanf_float+0x2be>
 80057ea:	055b      	lsls	r3, r3, #21
 80057ec:	d468      	bmi.n	80058c0 <_scanf_float+0x354>
 80057ee:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80057f2:	6923      	ldr	r3, [r4, #16]
 80057f4:	2965      	cmp	r1, #101	; 0x65
 80057f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80057fa:	f105 3bff 	add.w	fp, r5, #4294967295
 80057fe:	6123      	str	r3, [r4, #16]
 8005800:	d00d      	beq.n	800581e <_scanf_float+0x2b2>
 8005802:	2945      	cmp	r1, #69	; 0x45
 8005804:	d00b      	beq.n	800581e <_scanf_float+0x2b2>
 8005806:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800580a:	4632      	mov	r2, r6
 800580c:	4638      	mov	r0, r7
 800580e:	4798      	blx	r3
 8005810:	6923      	ldr	r3, [r4, #16]
 8005812:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8005816:	3b01      	subs	r3, #1
 8005818:	f1a5 0b02 	sub.w	fp, r5, #2
 800581c:	6123      	str	r3, [r4, #16]
 800581e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005822:	4632      	mov	r2, r6
 8005824:	4638      	mov	r0, r7
 8005826:	4798      	blx	r3
 8005828:	465d      	mov	r5, fp
 800582a:	6826      	ldr	r6, [r4, #0]
 800582c:	f016 0610 	ands.w	r6, r6, #16
 8005830:	d17a      	bne.n	8005928 <_scanf_float+0x3bc>
 8005832:	702e      	strb	r6, [r5, #0]
 8005834:	6823      	ldr	r3, [r4, #0]
 8005836:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800583a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800583e:	d142      	bne.n	80058c6 <_scanf_float+0x35a>
 8005840:	9b02      	ldr	r3, [sp, #8]
 8005842:	eba9 0303 	sub.w	r3, r9, r3
 8005846:	425a      	negs	r2, r3
 8005848:	2b00      	cmp	r3, #0
 800584a:	d149      	bne.n	80058e0 <_scanf_float+0x374>
 800584c:	2200      	movs	r2, #0
 800584e:	4641      	mov	r1, r8
 8005850:	4638      	mov	r0, r7
 8005852:	f000 fed9 	bl	8006608 <_strtod_r>
 8005856:	6825      	ldr	r5, [r4, #0]
 8005858:	f8da 3000 	ldr.w	r3, [sl]
 800585c:	f015 0f02 	tst.w	r5, #2
 8005860:	f103 0204 	add.w	r2, r3, #4
 8005864:	ec59 8b10 	vmov	r8, r9, d0
 8005868:	f8ca 2000 	str.w	r2, [sl]
 800586c:	d043      	beq.n	80058f6 <_scanf_float+0x38a>
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	e9c3 8900 	strd	r8, r9, [r3]
 8005874:	68e3      	ldr	r3, [r4, #12]
 8005876:	3301      	adds	r3, #1
 8005878:	60e3      	str	r3, [r4, #12]
 800587a:	e6be      	b.n	80055fa <_scanf_float+0x8e>
 800587c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005880:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005884:	4632      	mov	r2, r6
 8005886:	4638      	mov	r0, r7
 8005888:	4798      	blx	r3
 800588a:	6923      	ldr	r3, [r4, #16]
 800588c:	3b01      	subs	r3, #1
 800588e:	6123      	str	r3, [r4, #16]
 8005890:	e7a6      	b.n	80057e0 <_scanf_float+0x274>
 8005892:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005896:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800589a:	4632      	mov	r2, r6
 800589c:	4638      	mov	r0, r7
 800589e:	4798      	blx	r3
 80058a0:	6923      	ldr	r3, [r4, #16]
 80058a2:	3b01      	subs	r3, #1
 80058a4:	6123      	str	r3, [r4, #16]
 80058a6:	4545      	cmp	r5, r8
 80058a8:	d8f3      	bhi.n	8005892 <_scanf_float+0x326>
 80058aa:	e6a5      	b.n	80055f8 <_scanf_float+0x8c>
 80058ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058b0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80058b4:	4632      	mov	r2, r6
 80058b6:	4638      	mov	r0, r7
 80058b8:	4798      	blx	r3
 80058ba:	6923      	ldr	r3, [r4, #16]
 80058bc:	3b01      	subs	r3, #1
 80058be:	6123      	str	r3, [r4, #16]
 80058c0:	4545      	cmp	r5, r8
 80058c2:	d8f3      	bhi.n	80058ac <_scanf_float+0x340>
 80058c4:	e698      	b.n	80055f8 <_scanf_float+0x8c>
 80058c6:	9b03      	ldr	r3, [sp, #12]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0bf      	beq.n	800584c <_scanf_float+0x2e0>
 80058cc:	9904      	ldr	r1, [sp, #16]
 80058ce:	230a      	movs	r3, #10
 80058d0:	4632      	mov	r2, r6
 80058d2:	3101      	adds	r1, #1
 80058d4:	4638      	mov	r0, r7
 80058d6:	f000 ff23 	bl	8006720 <_strtol_r>
 80058da:	9b03      	ldr	r3, [sp, #12]
 80058dc:	9d04      	ldr	r5, [sp, #16]
 80058de:	1ac2      	subs	r2, r0, r3
 80058e0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80058e4:	429d      	cmp	r5, r3
 80058e6:	bf28      	it	cs
 80058e8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80058ec:	490f      	ldr	r1, [pc, #60]	; (800592c <_scanf_float+0x3c0>)
 80058ee:	4628      	mov	r0, r5
 80058f0:	f000 f858 	bl	80059a4 <siprintf>
 80058f4:	e7aa      	b.n	800584c <_scanf_float+0x2e0>
 80058f6:	f015 0504 	ands.w	r5, r5, #4
 80058fa:	d1b8      	bne.n	800586e <_scanf_float+0x302>
 80058fc:	681f      	ldr	r7, [r3, #0]
 80058fe:	ee10 2a10 	vmov	r2, s0
 8005902:	464b      	mov	r3, r9
 8005904:	ee10 0a10 	vmov	r0, s0
 8005908:	4649      	mov	r1, r9
 800590a:	f7fb f90f 	bl	8000b2c <__aeabi_dcmpun>
 800590e:	b128      	cbz	r0, 800591c <_scanf_float+0x3b0>
 8005910:	4628      	mov	r0, r5
 8005912:	f000 f80d 	bl	8005930 <nanf>
 8005916:	ed87 0a00 	vstr	s0, [r7]
 800591a:	e7ab      	b.n	8005874 <_scanf_float+0x308>
 800591c:	4640      	mov	r0, r8
 800591e:	4649      	mov	r1, r9
 8005920:	f7fb f962 	bl	8000be8 <__aeabi_d2f>
 8005924:	6038      	str	r0, [r7, #0]
 8005926:	e7a5      	b.n	8005874 <_scanf_float+0x308>
 8005928:	2600      	movs	r6, #0
 800592a:	e666      	b.n	80055fa <_scanf_float+0x8e>
 800592c:	08009de1 	.word	0x08009de1

08005930 <nanf>:
 8005930:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005938 <nanf+0x8>
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	7fc00000 	.word	0x7fc00000

0800593c <sniprintf>:
 800593c:	b40c      	push	{r2, r3}
 800593e:	b530      	push	{r4, r5, lr}
 8005940:	4b17      	ldr	r3, [pc, #92]	; (80059a0 <sniprintf+0x64>)
 8005942:	1e0c      	subs	r4, r1, #0
 8005944:	b09d      	sub	sp, #116	; 0x74
 8005946:	681d      	ldr	r5, [r3, #0]
 8005948:	da08      	bge.n	800595c <sniprintf+0x20>
 800594a:	238b      	movs	r3, #139	; 0x8b
 800594c:	602b      	str	r3, [r5, #0]
 800594e:	f04f 30ff 	mov.w	r0, #4294967295
 8005952:	b01d      	add	sp, #116	; 0x74
 8005954:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005958:	b002      	add	sp, #8
 800595a:	4770      	bx	lr
 800595c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005960:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005964:	bf14      	ite	ne
 8005966:	f104 33ff 	addne.w	r3, r4, #4294967295
 800596a:	4623      	moveq	r3, r4
 800596c:	9304      	str	r3, [sp, #16]
 800596e:	9307      	str	r3, [sp, #28]
 8005970:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005974:	9002      	str	r0, [sp, #8]
 8005976:	9006      	str	r0, [sp, #24]
 8005978:	f8ad 3016 	strh.w	r3, [sp, #22]
 800597c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800597e:	ab21      	add	r3, sp, #132	; 0x84
 8005980:	a902      	add	r1, sp, #8
 8005982:	4628      	mov	r0, r5
 8005984:	9301      	str	r3, [sp, #4]
 8005986:	f002 fd91 	bl	80084ac <_svfiprintf_r>
 800598a:	1c43      	adds	r3, r0, #1
 800598c:	bfbc      	itt	lt
 800598e:	238b      	movlt	r3, #139	; 0x8b
 8005990:	602b      	strlt	r3, [r5, #0]
 8005992:	2c00      	cmp	r4, #0
 8005994:	d0dd      	beq.n	8005952 <sniprintf+0x16>
 8005996:	9b02      	ldr	r3, [sp, #8]
 8005998:	2200      	movs	r2, #0
 800599a:	701a      	strb	r2, [r3, #0]
 800599c:	e7d9      	b.n	8005952 <sniprintf+0x16>
 800599e:	bf00      	nop
 80059a0:	2000000c 	.word	0x2000000c

080059a4 <siprintf>:
 80059a4:	b40e      	push	{r1, r2, r3}
 80059a6:	b500      	push	{lr}
 80059a8:	b09c      	sub	sp, #112	; 0x70
 80059aa:	ab1d      	add	r3, sp, #116	; 0x74
 80059ac:	9002      	str	r0, [sp, #8]
 80059ae:	9006      	str	r0, [sp, #24]
 80059b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80059b4:	4809      	ldr	r0, [pc, #36]	; (80059dc <siprintf+0x38>)
 80059b6:	9107      	str	r1, [sp, #28]
 80059b8:	9104      	str	r1, [sp, #16]
 80059ba:	4909      	ldr	r1, [pc, #36]	; (80059e0 <siprintf+0x3c>)
 80059bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80059c0:	9105      	str	r1, [sp, #20]
 80059c2:	6800      	ldr	r0, [r0, #0]
 80059c4:	9301      	str	r3, [sp, #4]
 80059c6:	a902      	add	r1, sp, #8
 80059c8:	f002 fd70 	bl	80084ac <_svfiprintf_r>
 80059cc:	9b02      	ldr	r3, [sp, #8]
 80059ce:	2200      	movs	r2, #0
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	b01c      	add	sp, #112	; 0x70
 80059d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80059d8:	b003      	add	sp, #12
 80059da:	4770      	bx	lr
 80059dc:	2000000c 	.word	0x2000000c
 80059e0:	ffff0208 	.word	0xffff0208

080059e4 <sulp>:
 80059e4:	b570      	push	{r4, r5, r6, lr}
 80059e6:	4604      	mov	r4, r0
 80059e8:	460d      	mov	r5, r1
 80059ea:	ec45 4b10 	vmov	d0, r4, r5
 80059ee:	4616      	mov	r6, r2
 80059f0:	f002 fb18 	bl	8008024 <__ulp>
 80059f4:	ec51 0b10 	vmov	r0, r1, d0
 80059f8:	b17e      	cbz	r6, 8005a1a <sulp+0x36>
 80059fa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80059fe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	dd09      	ble.n	8005a1a <sulp+0x36>
 8005a06:	051b      	lsls	r3, r3, #20
 8005a08:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005a0c:	2400      	movs	r4, #0
 8005a0e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005a12:	4622      	mov	r2, r4
 8005a14:	462b      	mov	r3, r5
 8005a16:	f7fa fdef 	bl	80005f8 <__aeabi_dmul>
 8005a1a:	bd70      	pop	{r4, r5, r6, pc}
 8005a1c:	0000      	movs	r0, r0
	...

08005a20 <_strtod_l>:
 8005a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a24:	461f      	mov	r7, r3
 8005a26:	b0a1      	sub	sp, #132	; 0x84
 8005a28:	2300      	movs	r3, #0
 8005a2a:	4681      	mov	r9, r0
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	460e      	mov	r6, r1
 8005a30:	9217      	str	r2, [sp, #92]	; 0x5c
 8005a32:	931c      	str	r3, [sp, #112]	; 0x70
 8005a34:	f001 fff5 	bl	8007a22 <__localeconv_l>
 8005a38:	4680      	mov	r8, r0
 8005a3a:	6800      	ldr	r0, [r0, #0]
 8005a3c:	f7fa fbc8 	bl	80001d0 <strlen>
 8005a40:	f04f 0a00 	mov.w	sl, #0
 8005a44:	4604      	mov	r4, r0
 8005a46:	f04f 0b00 	mov.w	fp, #0
 8005a4a:	961b      	str	r6, [sp, #108]	; 0x6c
 8005a4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a4e:	781a      	ldrb	r2, [r3, #0]
 8005a50:	2a0d      	cmp	r2, #13
 8005a52:	d832      	bhi.n	8005aba <_strtod_l+0x9a>
 8005a54:	2a09      	cmp	r2, #9
 8005a56:	d236      	bcs.n	8005ac6 <_strtod_l+0xa6>
 8005a58:	2a00      	cmp	r2, #0
 8005a5a:	d03e      	beq.n	8005ada <_strtod_l+0xba>
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	930d      	str	r3, [sp, #52]	; 0x34
 8005a60:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005a62:	782b      	ldrb	r3, [r5, #0]
 8005a64:	2b30      	cmp	r3, #48	; 0x30
 8005a66:	f040 80ac 	bne.w	8005bc2 <_strtod_l+0x1a2>
 8005a6a:	786b      	ldrb	r3, [r5, #1]
 8005a6c:	2b58      	cmp	r3, #88	; 0x58
 8005a6e:	d001      	beq.n	8005a74 <_strtod_l+0x54>
 8005a70:	2b78      	cmp	r3, #120	; 0x78
 8005a72:	d167      	bne.n	8005b44 <_strtod_l+0x124>
 8005a74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a76:	9301      	str	r3, [sp, #4]
 8005a78:	ab1c      	add	r3, sp, #112	; 0x70
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	9702      	str	r7, [sp, #8]
 8005a7e:	ab1d      	add	r3, sp, #116	; 0x74
 8005a80:	4a88      	ldr	r2, [pc, #544]	; (8005ca4 <_strtod_l+0x284>)
 8005a82:	a91b      	add	r1, sp, #108	; 0x6c
 8005a84:	4648      	mov	r0, r9
 8005a86:	f001 fcf2 	bl	800746e <__gethex>
 8005a8a:	f010 0407 	ands.w	r4, r0, #7
 8005a8e:	4606      	mov	r6, r0
 8005a90:	d005      	beq.n	8005a9e <_strtod_l+0x7e>
 8005a92:	2c06      	cmp	r4, #6
 8005a94:	d12b      	bne.n	8005aee <_strtod_l+0xce>
 8005a96:	3501      	adds	r5, #1
 8005a98:	2300      	movs	r3, #0
 8005a9a:	951b      	str	r5, [sp, #108]	; 0x6c
 8005a9c:	930d      	str	r3, [sp, #52]	; 0x34
 8005a9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f040 859a 	bne.w	80065da <_strtod_l+0xbba>
 8005aa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005aa8:	b1e3      	cbz	r3, 8005ae4 <_strtod_l+0xc4>
 8005aaa:	4652      	mov	r2, sl
 8005aac:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005ab0:	ec43 2b10 	vmov	d0, r2, r3
 8005ab4:	b021      	add	sp, #132	; 0x84
 8005ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aba:	2a2b      	cmp	r2, #43	; 0x2b
 8005abc:	d015      	beq.n	8005aea <_strtod_l+0xca>
 8005abe:	2a2d      	cmp	r2, #45	; 0x2d
 8005ac0:	d004      	beq.n	8005acc <_strtod_l+0xac>
 8005ac2:	2a20      	cmp	r2, #32
 8005ac4:	d1ca      	bne.n	8005a5c <_strtod_l+0x3c>
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	931b      	str	r3, [sp, #108]	; 0x6c
 8005aca:	e7bf      	b.n	8005a4c <_strtod_l+0x2c>
 8005acc:	2201      	movs	r2, #1
 8005ace:	920d      	str	r2, [sp, #52]	; 0x34
 8005ad0:	1c5a      	adds	r2, r3, #1
 8005ad2:	921b      	str	r2, [sp, #108]	; 0x6c
 8005ad4:	785b      	ldrb	r3, [r3, #1]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1c2      	bne.n	8005a60 <_strtod_l+0x40>
 8005ada:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005adc:	961b      	str	r6, [sp, #108]	; 0x6c
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f040 8579 	bne.w	80065d6 <_strtod_l+0xbb6>
 8005ae4:	4652      	mov	r2, sl
 8005ae6:	465b      	mov	r3, fp
 8005ae8:	e7e2      	b.n	8005ab0 <_strtod_l+0x90>
 8005aea:	2200      	movs	r2, #0
 8005aec:	e7ef      	b.n	8005ace <_strtod_l+0xae>
 8005aee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005af0:	b13a      	cbz	r2, 8005b02 <_strtod_l+0xe2>
 8005af2:	2135      	movs	r1, #53	; 0x35
 8005af4:	a81e      	add	r0, sp, #120	; 0x78
 8005af6:	f002 fb8d 	bl	8008214 <__copybits>
 8005afa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005afc:	4648      	mov	r0, r9
 8005afe:	f001 fffa 	bl	8007af6 <_Bfree>
 8005b02:	3c01      	subs	r4, #1
 8005b04:	2c04      	cmp	r4, #4
 8005b06:	d806      	bhi.n	8005b16 <_strtod_l+0xf6>
 8005b08:	e8df f004 	tbb	[pc, r4]
 8005b0c:	1714030a 	.word	0x1714030a
 8005b10:	0a          	.byte	0x0a
 8005b11:	00          	.byte	0x00
 8005b12:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8005b16:	0730      	lsls	r0, r6, #28
 8005b18:	d5c1      	bpl.n	8005a9e <_strtod_l+0x7e>
 8005b1a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005b1e:	e7be      	b.n	8005a9e <_strtod_l+0x7e>
 8005b20:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8005b24:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005b26:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005b2a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005b2e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005b32:	e7f0      	b.n	8005b16 <_strtod_l+0xf6>
 8005b34:	f8df b170 	ldr.w	fp, [pc, #368]	; 8005ca8 <_strtod_l+0x288>
 8005b38:	e7ed      	b.n	8005b16 <_strtod_l+0xf6>
 8005b3a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005b3e:	f04f 3aff 	mov.w	sl, #4294967295
 8005b42:	e7e8      	b.n	8005b16 <_strtod_l+0xf6>
 8005b44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	921b      	str	r2, [sp, #108]	; 0x6c
 8005b4a:	785b      	ldrb	r3, [r3, #1]
 8005b4c:	2b30      	cmp	r3, #48	; 0x30
 8005b4e:	d0f9      	beq.n	8005b44 <_strtod_l+0x124>
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d0a4      	beq.n	8005a9e <_strtod_l+0x7e>
 8005b54:	2301      	movs	r3, #1
 8005b56:	2500      	movs	r5, #0
 8005b58:	9306      	str	r3, [sp, #24]
 8005b5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b5c:	9308      	str	r3, [sp, #32]
 8005b5e:	9507      	str	r5, [sp, #28]
 8005b60:	9505      	str	r5, [sp, #20]
 8005b62:	220a      	movs	r2, #10
 8005b64:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005b66:	7807      	ldrb	r7, [r0, #0]
 8005b68:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005b6c:	b2d9      	uxtb	r1, r3
 8005b6e:	2909      	cmp	r1, #9
 8005b70:	d929      	bls.n	8005bc6 <_strtod_l+0x1a6>
 8005b72:	4622      	mov	r2, r4
 8005b74:	f8d8 1000 	ldr.w	r1, [r8]
 8005b78:	f002 fda0 	bl	80086bc <strncmp>
 8005b7c:	2800      	cmp	r0, #0
 8005b7e:	d031      	beq.n	8005be4 <_strtod_l+0x1c4>
 8005b80:	2000      	movs	r0, #0
 8005b82:	9c05      	ldr	r4, [sp, #20]
 8005b84:	9004      	str	r0, [sp, #16]
 8005b86:	463b      	mov	r3, r7
 8005b88:	4602      	mov	r2, r0
 8005b8a:	2b65      	cmp	r3, #101	; 0x65
 8005b8c:	d001      	beq.n	8005b92 <_strtod_l+0x172>
 8005b8e:	2b45      	cmp	r3, #69	; 0x45
 8005b90:	d114      	bne.n	8005bbc <_strtod_l+0x19c>
 8005b92:	b924      	cbnz	r4, 8005b9e <_strtod_l+0x17e>
 8005b94:	b910      	cbnz	r0, 8005b9c <_strtod_l+0x17c>
 8005b96:	9b06      	ldr	r3, [sp, #24]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d09e      	beq.n	8005ada <_strtod_l+0xba>
 8005b9c:	2400      	movs	r4, #0
 8005b9e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005ba0:	1c73      	adds	r3, r6, #1
 8005ba2:	931b      	str	r3, [sp, #108]	; 0x6c
 8005ba4:	7873      	ldrb	r3, [r6, #1]
 8005ba6:	2b2b      	cmp	r3, #43	; 0x2b
 8005ba8:	d078      	beq.n	8005c9c <_strtod_l+0x27c>
 8005baa:	2b2d      	cmp	r3, #45	; 0x2d
 8005bac:	d070      	beq.n	8005c90 <_strtod_l+0x270>
 8005bae:	f04f 0c00 	mov.w	ip, #0
 8005bb2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8005bb6:	2f09      	cmp	r7, #9
 8005bb8:	d97c      	bls.n	8005cb4 <_strtod_l+0x294>
 8005bba:	961b      	str	r6, [sp, #108]	; 0x6c
 8005bbc:	f04f 0e00 	mov.w	lr, #0
 8005bc0:	e09a      	b.n	8005cf8 <_strtod_l+0x2d8>
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	e7c7      	b.n	8005b56 <_strtod_l+0x136>
 8005bc6:	9905      	ldr	r1, [sp, #20]
 8005bc8:	2908      	cmp	r1, #8
 8005bca:	bfdd      	ittte	le
 8005bcc:	9907      	ldrle	r1, [sp, #28]
 8005bce:	fb02 3301 	mlale	r3, r2, r1, r3
 8005bd2:	9307      	strle	r3, [sp, #28]
 8005bd4:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005bd8:	9b05      	ldr	r3, [sp, #20]
 8005bda:	3001      	adds	r0, #1
 8005bdc:	3301      	adds	r3, #1
 8005bde:	9305      	str	r3, [sp, #20]
 8005be0:	901b      	str	r0, [sp, #108]	; 0x6c
 8005be2:	e7bf      	b.n	8005b64 <_strtod_l+0x144>
 8005be4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005be6:	191a      	adds	r2, r3, r4
 8005be8:	921b      	str	r2, [sp, #108]	; 0x6c
 8005bea:	9a05      	ldr	r2, [sp, #20]
 8005bec:	5d1b      	ldrb	r3, [r3, r4]
 8005bee:	2a00      	cmp	r2, #0
 8005bf0:	d037      	beq.n	8005c62 <_strtod_l+0x242>
 8005bf2:	9c05      	ldr	r4, [sp, #20]
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005bfa:	2909      	cmp	r1, #9
 8005bfc:	d913      	bls.n	8005c26 <_strtod_l+0x206>
 8005bfe:	2101      	movs	r1, #1
 8005c00:	9104      	str	r1, [sp, #16]
 8005c02:	e7c2      	b.n	8005b8a <_strtod_l+0x16a>
 8005c04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	921b      	str	r2, [sp, #108]	; 0x6c
 8005c0a:	785b      	ldrb	r3, [r3, #1]
 8005c0c:	3001      	adds	r0, #1
 8005c0e:	2b30      	cmp	r3, #48	; 0x30
 8005c10:	d0f8      	beq.n	8005c04 <_strtod_l+0x1e4>
 8005c12:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005c16:	2a08      	cmp	r2, #8
 8005c18:	f200 84e4 	bhi.w	80065e4 <_strtod_l+0xbc4>
 8005c1c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005c1e:	9208      	str	r2, [sp, #32]
 8005c20:	4602      	mov	r2, r0
 8005c22:	2000      	movs	r0, #0
 8005c24:	4604      	mov	r4, r0
 8005c26:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005c2a:	f100 0101 	add.w	r1, r0, #1
 8005c2e:	d012      	beq.n	8005c56 <_strtod_l+0x236>
 8005c30:	440a      	add	r2, r1
 8005c32:	eb00 0c04 	add.w	ip, r0, r4
 8005c36:	4621      	mov	r1, r4
 8005c38:	270a      	movs	r7, #10
 8005c3a:	458c      	cmp	ip, r1
 8005c3c:	d113      	bne.n	8005c66 <_strtod_l+0x246>
 8005c3e:	1821      	adds	r1, r4, r0
 8005c40:	2908      	cmp	r1, #8
 8005c42:	f104 0401 	add.w	r4, r4, #1
 8005c46:	4404      	add	r4, r0
 8005c48:	dc19      	bgt.n	8005c7e <_strtod_l+0x25e>
 8005c4a:	9b07      	ldr	r3, [sp, #28]
 8005c4c:	210a      	movs	r1, #10
 8005c4e:	fb01 e303 	mla	r3, r1, r3, lr
 8005c52:	9307      	str	r3, [sp, #28]
 8005c54:	2100      	movs	r1, #0
 8005c56:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c58:	1c58      	adds	r0, r3, #1
 8005c5a:	901b      	str	r0, [sp, #108]	; 0x6c
 8005c5c:	785b      	ldrb	r3, [r3, #1]
 8005c5e:	4608      	mov	r0, r1
 8005c60:	e7c9      	b.n	8005bf6 <_strtod_l+0x1d6>
 8005c62:	9805      	ldr	r0, [sp, #20]
 8005c64:	e7d3      	b.n	8005c0e <_strtod_l+0x1ee>
 8005c66:	2908      	cmp	r1, #8
 8005c68:	f101 0101 	add.w	r1, r1, #1
 8005c6c:	dc03      	bgt.n	8005c76 <_strtod_l+0x256>
 8005c6e:	9b07      	ldr	r3, [sp, #28]
 8005c70:	437b      	muls	r3, r7
 8005c72:	9307      	str	r3, [sp, #28]
 8005c74:	e7e1      	b.n	8005c3a <_strtod_l+0x21a>
 8005c76:	2910      	cmp	r1, #16
 8005c78:	bfd8      	it	le
 8005c7a:	437d      	mulle	r5, r7
 8005c7c:	e7dd      	b.n	8005c3a <_strtod_l+0x21a>
 8005c7e:	2c10      	cmp	r4, #16
 8005c80:	bfdc      	itt	le
 8005c82:	210a      	movle	r1, #10
 8005c84:	fb01 e505 	mlale	r5, r1, r5, lr
 8005c88:	e7e4      	b.n	8005c54 <_strtod_l+0x234>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	9304      	str	r3, [sp, #16]
 8005c8e:	e781      	b.n	8005b94 <_strtod_l+0x174>
 8005c90:	f04f 0c01 	mov.w	ip, #1
 8005c94:	1cb3      	adds	r3, r6, #2
 8005c96:	931b      	str	r3, [sp, #108]	; 0x6c
 8005c98:	78b3      	ldrb	r3, [r6, #2]
 8005c9a:	e78a      	b.n	8005bb2 <_strtod_l+0x192>
 8005c9c:	f04f 0c00 	mov.w	ip, #0
 8005ca0:	e7f8      	b.n	8005c94 <_strtod_l+0x274>
 8005ca2:	bf00      	nop
 8005ca4:	08009de8 	.word	0x08009de8
 8005ca8:	7ff00000 	.word	0x7ff00000
 8005cac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005cae:	1c5f      	adds	r7, r3, #1
 8005cb0:	971b      	str	r7, [sp, #108]	; 0x6c
 8005cb2:	785b      	ldrb	r3, [r3, #1]
 8005cb4:	2b30      	cmp	r3, #48	; 0x30
 8005cb6:	d0f9      	beq.n	8005cac <_strtod_l+0x28c>
 8005cb8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8005cbc:	2f08      	cmp	r7, #8
 8005cbe:	f63f af7d 	bhi.w	8005bbc <_strtod_l+0x19c>
 8005cc2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005cc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005cc8:	930a      	str	r3, [sp, #40]	; 0x28
 8005cca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005ccc:	1c5f      	adds	r7, r3, #1
 8005cce:	971b      	str	r7, [sp, #108]	; 0x6c
 8005cd0:	785b      	ldrb	r3, [r3, #1]
 8005cd2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005cd6:	f1b8 0f09 	cmp.w	r8, #9
 8005cda:	d937      	bls.n	8005d4c <_strtod_l+0x32c>
 8005cdc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005cde:	1a7f      	subs	r7, r7, r1
 8005ce0:	2f08      	cmp	r7, #8
 8005ce2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005ce6:	dc37      	bgt.n	8005d58 <_strtod_l+0x338>
 8005ce8:	45be      	cmp	lr, r7
 8005cea:	bfa8      	it	ge
 8005cec:	46be      	movge	lr, r7
 8005cee:	f1bc 0f00 	cmp.w	ip, #0
 8005cf2:	d001      	beq.n	8005cf8 <_strtod_l+0x2d8>
 8005cf4:	f1ce 0e00 	rsb	lr, lr, #0
 8005cf8:	2c00      	cmp	r4, #0
 8005cfa:	d151      	bne.n	8005da0 <_strtod_l+0x380>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	f47f aece 	bne.w	8005a9e <_strtod_l+0x7e>
 8005d02:	9a06      	ldr	r2, [sp, #24]
 8005d04:	2a00      	cmp	r2, #0
 8005d06:	f47f aeca 	bne.w	8005a9e <_strtod_l+0x7e>
 8005d0a:	9a04      	ldr	r2, [sp, #16]
 8005d0c:	2a00      	cmp	r2, #0
 8005d0e:	f47f aee4 	bne.w	8005ada <_strtod_l+0xba>
 8005d12:	2b4e      	cmp	r3, #78	; 0x4e
 8005d14:	d027      	beq.n	8005d66 <_strtod_l+0x346>
 8005d16:	dc21      	bgt.n	8005d5c <_strtod_l+0x33c>
 8005d18:	2b49      	cmp	r3, #73	; 0x49
 8005d1a:	f47f aede 	bne.w	8005ada <_strtod_l+0xba>
 8005d1e:	49a0      	ldr	r1, [pc, #640]	; (8005fa0 <_strtod_l+0x580>)
 8005d20:	a81b      	add	r0, sp, #108	; 0x6c
 8005d22:	f001 fdd7 	bl	80078d4 <__match>
 8005d26:	2800      	cmp	r0, #0
 8005d28:	f43f aed7 	beq.w	8005ada <_strtod_l+0xba>
 8005d2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d2e:	499d      	ldr	r1, [pc, #628]	; (8005fa4 <_strtod_l+0x584>)
 8005d30:	3b01      	subs	r3, #1
 8005d32:	a81b      	add	r0, sp, #108	; 0x6c
 8005d34:	931b      	str	r3, [sp, #108]	; 0x6c
 8005d36:	f001 fdcd 	bl	80078d4 <__match>
 8005d3a:	b910      	cbnz	r0, 8005d42 <_strtod_l+0x322>
 8005d3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d3e:	3301      	adds	r3, #1
 8005d40:	931b      	str	r3, [sp, #108]	; 0x6c
 8005d42:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005fb8 <_strtod_l+0x598>
 8005d46:	f04f 0a00 	mov.w	sl, #0
 8005d4a:	e6a8      	b.n	8005a9e <_strtod_l+0x7e>
 8005d4c:	210a      	movs	r1, #10
 8005d4e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005d52:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005d56:	e7b8      	b.n	8005cca <_strtod_l+0x2aa>
 8005d58:	46be      	mov	lr, r7
 8005d5a:	e7c8      	b.n	8005cee <_strtod_l+0x2ce>
 8005d5c:	2b69      	cmp	r3, #105	; 0x69
 8005d5e:	d0de      	beq.n	8005d1e <_strtod_l+0x2fe>
 8005d60:	2b6e      	cmp	r3, #110	; 0x6e
 8005d62:	f47f aeba 	bne.w	8005ada <_strtod_l+0xba>
 8005d66:	4990      	ldr	r1, [pc, #576]	; (8005fa8 <_strtod_l+0x588>)
 8005d68:	a81b      	add	r0, sp, #108	; 0x6c
 8005d6a:	f001 fdb3 	bl	80078d4 <__match>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	f43f aeb3 	beq.w	8005ada <_strtod_l+0xba>
 8005d74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	2b28      	cmp	r3, #40	; 0x28
 8005d7a:	d10e      	bne.n	8005d9a <_strtod_l+0x37a>
 8005d7c:	aa1e      	add	r2, sp, #120	; 0x78
 8005d7e:	498b      	ldr	r1, [pc, #556]	; (8005fac <_strtod_l+0x58c>)
 8005d80:	a81b      	add	r0, sp, #108	; 0x6c
 8005d82:	f001 fdbb 	bl	80078fc <__hexnan>
 8005d86:	2805      	cmp	r0, #5
 8005d88:	d107      	bne.n	8005d9a <_strtod_l+0x37a>
 8005d8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005d8c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8005d90:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005d94:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005d98:	e681      	b.n	8005a9e <_strtod_l+0x7e>
 8005d9a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005fc0 <_strtod_l+0x5a0>
 8005d9e:	e7d2      	b.n	8005d46 <_strtod_l+0x326>
 8005da0:	ebae 0302 	sub.w	r3, lr, r2
 8005da4:	9306      	str	r3, [sp, #24]
 8005da6:	9b05      	ldr	r3, [sp, #20]
 8005da8:	9807      	ldr	r0, [sp, #28]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	bf08      	it	eq
 8005dae:	4623      	moveq	r3, r4
 8005db0:	2c10      	cmp	r4, #16
 8005db2:	9305      	str	r3, [sp, #20]
 8005db4:	46a0      	mov	r8, r4
 8005db6:	bfa8      	it	ge
 8005db8:	f04f 0810 	movge.w	r8, #16
 8005dbc:	f7fa fba2 	bl	8000504 <__aeabi_ui2d>
 8005dc0:	2c09      	cmp	r4, #9
 8005dc2:	4682      	mov	sl, r0
 8005dc4:	468b      	mov	fp, r1
 8005dc6:	dc13      	bgt.n	8005df0 <_strtod_l+0x3d0>
 8005dc8:	9b06      	ldr	r3, [sp, #24]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f43f ae67 	beq.w	8005a9e <_strtod_l+0x7e>
 8005dd0:	9b06      	ldr	r3, [sp, #24]
 8005dd2:	dd7a      	ble.n	8005eca <_strtod_l+0x4aa>
 8005dd4:	2b16      	cmp	r3, #22
 8005dd6:	dc61      	bgt.n	8005e9c <_strtod_l+0x47c>
 8005dd8:	4a75      	ldr	r2, [pc, #468]	; (8005fb0 <_strtod_l+0x590>)
 8005dda:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005dde:	e9de 0100 	ldrd	r0, r1, [lr]
 8005de2:	4652      	mov	r2, sl
 8005de4:	465b      	mov	r3, fp
 8005de6:	f7fa fc07 	bl	80005f8 <__aeabi_dmul>
 8005dea:	4682      	mov	sl, r0
 8005dec:	468b      	mov	fp, r1
 8005dee:	e656      	b.n	8005a9e <_strtod_l+0x7e>
 8005df0:	4b6f      	ldr	r3, [pc, #444]	; (8005fb0 <_strtod_l+0x590>)
 8005df2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005df6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005dfa:	f7fa fbfd 	bl	80005f8 <__aeabi_dmul>
 8005dfe:	4606      	mov	r6, r0
 8005e00:	4628      	mov	r0, r5
 8005e02:	460f      	mov	r7, r1
 8005e04:	f7fa fb7e 	bl	8000504 <__aeabi_ui2d>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	4639      	mov	r1, r7
 8005e10:	f7fa fa3c 	bl	800028c <__adddf3>
 8005e14:	2c0f      	cmp	r4, #15
 8005e16:	4682      	mov	sl, r0
 8005e18:	468b      	mov	fp, r1
 8005e1a:	ddd5      	ble.n	8005dc8 <_strtod_l+0x3a8>
 8005e1c:	9b06      	ldr	r3, [sp, #24]
 8005e1e:	eba4 0808 	sub.w	r8, r4, r8
 8005e22:	4498      	add	r8, r3
 8005e24:	f1b8 0f00 	cmp.w	r8, #0
 8005e28:	f340 8096 	ble.w	8005f58 <_strtod_l+0x538>
 8005e2c:	f018 030f 	ands.w	r3, r8, #15
 8005e30:	d00a      	beq.n	8005e48 <_strtod_l+0x428>
 8005e32:	495f      	ldr	r1, [pc, #380]	; (8005fb0 <_strtod_l+0x590>)
 8005e34:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e38:	4652      	mov	r2, sl
 8005e3a:	465b      	mov	r3, fp
 8005e3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e40:	f7fa fbda 	bl	80005f8 <__aeabi_dmul>
 8005e44:	4682      	mov	sl, r0
 8005e46:	468b      	mov	fp, r1
 8005e48:	f038 080f 	bics.w	r8, r8, #15
 8005e4c:	d073      	beq.n	8005f36 <_strtod_l+0x516>
 8005e4e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005e52:	dd47      	ble.n	8005ee4 <_strtod_l+0x4c4>
 8005e54:	2400      	movs	r4, #0
 8005e56:	46a0      	mov	r8, r4
 8005e58:	9407      	str	r4, [sp, #28]
 8005e5a:	9405      	str	r4, [sp, #20]
 8005e5c:	2322      	movs	r3, #34	; 0x22
 8005e5e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005fb8 <_strtod_l+0x598>
 8005e62:	f8c9 3000 	str.w	r3, [r9]
 8005e66:	f04f 0a00 	mov.w	sl, #0
 8005e6a:	9b07      	ldr	r3, [sp, #28]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f43f ae16 	beq.w	8005a9e <_strtod_l+0x7e>
 8005e72:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005e74:	4648      	mov	r0, r9
 8005e76:	f001 fe3e 	bl	8007af6 <_Bfree>
 8005e7a:	9905      	ldr	r1, [sp, #20]
 8005e7c:	4648      	mov	r0, r9
 8005e7e:	f001 fe3a 	bl	8007af6 <_Bfree>
 8005e82:	4641      	mov	r1, r8
 8005e84:	4648      	mov	r0, r9
 8005e86:	f001 fe36 	bl	8007af6 <_Bfree>
 8005e8a:	9907      	ldr	r1, [sp, #28]
 8005e8c:	4648      	mov	r0, r9
 8005e8e:	f001 fe32 	bl	8007af6 <_Bfree>
 8005e92:	4621      	mov	r1, r4
 8005e94:	4648      	mov	r0, r9
 8005e96:	f001 fe2e 	bl	8007af6 <_Bfree>
 8005e9a:	e600      	b.n	8005a9e <_strtod_l+0x7e>
 8005e9c:	9a06      	ldr	r2, [sp, #24]
 8005e9e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	dbba      	blt.n	8005e1c <_strtod_l+0x3fc>
 8005ea6:	4d42      	ldr	r5, [pc, #264]	; (8005fb0 <_strtod_l+0x590>)
 8005ea8:	f1c4 040f 	rsb	r4, r4, #15
 8005eac:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005eb0:	4652      	mov	r2, sl
 8005eb2:	465b      	mov	r3, fp
 8005eb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005eb8:	f7fa fb9e 	bl	80005f8 <__aeabi_dmul>
 8005ebc:	9b06      	ldr	r3, [sp, #24]
 8005ebe:	1b1c      	subs	r4, r3, r4
 8005ec0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005ec4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ec8:	e78d      	b.n	8005de6 <_strtod_l+0x3c6>
 8005eca:	f113 0f16 	cmn.w	r3, #22
 8005ece:	dba5      	blt.n	8005e1c <_strtod_l+0x3fc>
 8005ed0:	4a37      	ldr	r2, [pc, #220]	; (8005fb0 <_strtod_l+0x590>)
 8005ed2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005ed6:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005eda:	4650      	mov	r0, sl
 8005edc:	4659      	mov	r1, fp
 8005ede:	f7fa fcb5 	bl	800084c <__aeabi_ddiv>
 8005ee2:	e782      	b.n	8005dea <_strtod_l+0x3ca>
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	4e33      	ldr	r6, [pc, #204]	; (8005fb4 <_strtod_l+0x594>)
 8005ee8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005eec:	4650      	mov	r0, sl
 8005eee:	4659      	mov	r1, fp
 8005ef0:	461d      	mov	r5, r3
 8005ef2:	f1b8 0f01 	cmp.w	r8, #1
 8005ef6:	dc21      	bgt.n	8005f3c <_strtod_l+0x51c>
 8005ef8:	b10b      	cbz	r3, 8005efe <_strtod_l+0x4de>
 8005efa:	4682      	mov	sl, r0
 8005efc:	468b      	mov	fp, r1
 8005efe:	4b2d      	ldr	r3, [pc, #180]	; (8005fb4 <_strtod_l+0x594>)
 8005f00:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005f04:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005f08:	4652      	mov	r2, sl
 8005f0a:	465b      	mov	r3, fp
 8005f0c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005f10:	f7fa fb72 	bl	80005f8 <__aeabi_dmul>
 8005f14:	4b28      	ldr	r3, [pc, #160]	; (8005fb8 <_strtod_l+0x598>)
 8005f16:	460a      	mov	r2, r1
 8005f18:	400b      	ands	r3, r1
 8005f1a:	4928      	ldr	r1, [pc, #160]	; (8005fbc <_strtod_l+0x59c>)
 8005f1c:	428b      	cmp	r3, r1
 8005f1e:	4682      	mov	sl, r0
 8005f20:	d898      	bhi.n	8005e54 <_strtod_l+0x434>
 8005f22:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005f26:	428b      	cmp	r3, r1
 8005f28:	bf86      	itte	hi
 8005f2a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005fc4 <_strtod_l+0x5a4>
 8005f2e:	f04f 3aff 	movhi.w	sl, #4294967295
 8005f32:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005f36:	2300      	movs	r3, #0
 8005f38:	9304      	str	r3, [sp, #16]
 8005f3a:	e077      	b.n	800602c <_strtod_l+0x60c>
 8005f3c:	f018 0f01 	tst.w	r8, #1
 8005f40:	d006      	beq.n	8005f50 <_strtod_l+0x530>
 8005f42:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4a:	f7fa fb55 	bl	80005f8 <__aeabi_dmul>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	3501      	adds	r5, #1
 8005f52:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005f56:	e7cc      	b.n	8005ef2 <_strtod_l+0x4d2>
 8005f58:	d0ed      	beq.n	8005f36 <_strtod_l+0x516>
 8005f5a:	f1c8 0800 	rsb	r8, r8, #0
 8005f5e:	f018 020f 	ands.w	r2, r8, #15
 8005f62:	d00a      	beq.n	8005f7a <_strtod_l+0x55a>
 8005f64:	4b12      	ldr	r3, [pc, #72]	; (8005fb0 <_strtod_l+0x590>)
 8005f66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f6a:	4650      	mov	r0, sl
 8005f6c:	4659      	mov	r1, fp
 8005f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f72:	f7fa fc6b 	bl	800084c <__aeabi_ddiv>
 8005f76:	4682      	mov	sl, r0
 8005f78:	468b      	mov	fp, r1
 8005f7a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005f7e:	d0da      	beq.n	8005f36 <_strtod_l+0x516>
 8005f80:	f1b8 0f1f 	cmp.w	r8, #31
 8005f84:	dd20      	ble.n	8005fc8 <_strtod_l+0x5a8>
 8005f86:	2400      	movs	r4, #0
 8005f88:	46a0      	mov	r8, r4
 8005f8a:	9407      	str	r4, [sp, #28]
 8005f8c:	9405      	str	r4, [sp, #20]
 8005f8e:	2322      	movs	r3, #34	; 0x22
 8005f90:	f04f 0a00 	mov.w	sl, #0
 8005f94:	f04f 0b00 	mov.w	fp, #0
 8005f98:	f8c9 3000 	str.w	r3, [r9]
 8005f9c:	e765      	b.n	8005e6a <_strtod_l+0x44a>
 8005f9e:	bf00      	nop
 8005fa0:	08009db2 	.word	0x08009db2
 8005fa4:	08009e3b 	.word	0x08009e3b
 8005fa8:	08009dba 	.word	0x08009dba
 8005fac:	08009dfc 	.word	0x08009dfc
 8005fb0:	08009e78 	.word	0x08009e78
 8005fb4:	08009e50 	.word	0x08009e50
 8005fb8:	7ff00000 	.word	0x7ff00000
 8005fbc:	7ca00000 	.word	0x7ca00000
 8005fc0:	fff80000 	.word	0xfff80000
 8005fc4:	7fefffff 	.word	0x7fefffff
 8005fc8:	f018 0310 	ands.w	r3, r8, #16
 8005fcc:	bf18      	it	ne
 8005fce:	236a      	movne	r3, #106	; 0x6a
 8005fd0:	4da0      	ldr	r5, [pc, #640]	; (8006254 <_strtod_l+0x834>)
 8005fd2:	9304      	str	r3, [sp, #16]
 8005fd4:	4650      	mov	r0, sl
 8005fd6:	4659      	mov	r1, fp
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f1b8 0f00 	cmp.w	r8, #0
 8005fde:	f300 810a 	bgt.w	80061f6 <_strtod_l+0x7d6>
 8005fe2:	b10b      	cbz	r3, 8005fe8 <_strtod_l+0x5c8>
 8005fe4:	4682      	mov	sl, r0
 8005fe6:	468b      	mov	fp, r1
 8005fe8:	9b04      	ldr	r3, [sp, #16]
 8005fea:	b1bb      	cbz	r3, 800601c <_strtod_l+0x5fc>
 8005fec:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005ff0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	4659      	mov	r1, fp
 8005ff8:	dd10      	ble.n	800601c <_strtod_l+0x5fc>
 8005ffa:	2b1f      	cmp	r3, #31
 8005ffc:	f340 8107 	ble.w	800620e <_strtod_l+0x7ee>
 8006000:	2b34      	cmp	r3, #52	; 0x34
 8006002:	bfde      	ittt	le
 8006004:	3b20      	suble	r3, #32
 8006006:	f04f 32ff 	movle.w	r2, #4294967295
 800600a:	fa02 f303 	lslle.w	r3, r2, r3
 800600e:	f04f 0a00 	mov.w	sl, #0
 8006012:	bfcc      	ite	gt
 8006014:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006018:	ea03 0b01 	andle.w	fp, r3, r1
 800601c:	2200      	movs	r2, #0
 800601e:	2300      	movs	r3, #0
 8006020:	4650      	mov	r0, sl
 8006022:	4659      	mov	r1, fp
 8006024:	f7fa fd50 	bl	8000ac8 <__aeabi_dcmpeq>
 8006028:	2800      	cmp	r0, #0
 800602a:	d1ac      	bne.n	8005f86 <_strtod_l+0x566>
 800602c:	9b07      	ldr	r3, [sp, #28]
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	9a05      	ldr	r2, [sp, #20]
 8006032:	9908      	ldr	r1, [sp, #32]
 8006034:	4623      	mov	r3, r4
 8006036:	4648      	mov	r0, r9
 8006038:	f001 fdaf 	bl	8007b9a <__s2b>
 800603c:	9007      	str	r0, [sp, #28]
 800603e:	2800      	cmp	r0, #0
 8006040:	f43f af08 	beq.w	8005e54 <_strtod_l+0x434>
 8006044:	9a06      	ldr	r2, [sp, #24]
 8006046:	9b06      	ldr	r3, [sp, #24]
 8006048:	2a00      	cmp	r2, #0
 800604a:	f1c3 0300 	rsb	r3, r3, #0
 800604e:	bfa8      	it	ge
 8006050:	2300      	movge	r3, #0
 8006052:	930e      	str	r3, [sp, #56]	; 0x38
 8006054:	2400      	movs	r4, #0
 8006056:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800605a:	9316      	str	r3, [sp, #88]	; 0x58
 800605c:	46a0      	mov	r8, r4
 800605e:	9b07      	ldr	r3, [sp, #28]
 8006060:	4648      	mov	r0, r9
 8006062:	6859      	ldr	r1, [r3, #4]
 8006064:	f001 fd13 	bl	8007a8e <_Balloc>
 8006068:	9005      	str	r0, [sp, #20]
 800606a:	2800      	cmp	r0, #0
 800606c:	f43f aef6 	beq.w	8005e5c <_strtod_l+0x43c>
 8006070:	9b07      	ldr	r3, [sp, #28]
 8006072:	691a      	ldr	r2, [r3, #16]
 8006074:	3202      	adds	r2, #2
 8006076:	f103 010c 	add.w	r1, r3, #12
 800607a:	0092      	lsls	r2, r2, #2
 800607c:	300c      	adds	r0, #12
 800607e:	f001 fcfb 	bl	8007a78 <memcpy>
 8006082:	aa1e      	add	r2, sp, #120	; 0x78
 8006084:	a91d      	add	r1, sp, #116	; 0x74
 8006086:	ec4b ab10 	vmov	d0, sl, fp
 800608a:	4648      	mov	r0, r9
 800608c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006090:	f002 f83e 	bl	8008110 <__d2b>
 8006094:	901c      	str	r0, [sp, #112]	; 0x70
 8006096:	2800      	cmp	r0, #0
 8006098:	f43f aee0 	beq.w	8005e5c <_strtod_l+0x43c>
 800609c:	2101      	movs	r1, #1
 800609e:	4648      	mov	r0, r9
 80060a0:	f001 fe07 	bl	8007cb2 <__i2b>
 80060a4:	4680      	mov	r8, r0
 80060a6:	2800      	cmp	r0, #0
 80060a8:	f43f aed8 	beq.w	8005e5c <_strtod_l+0x43c>
 80060ac:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80060ae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80060b0:	2e00      	cmp	r6, #0
 80060b2:	bfab      	itete	ge
 80060b4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80060b6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80060b8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80060ba:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80060bc:	bfac      	ite	ge
 80060be:	18f7      	addge	r7, r6, r3
 80060c0:	1b9d      	sublt	r5, r3, r6
 80060c2:	9b04      	ldr	r3, [sp, #16]
 80060c4:	1af6      	subs	r6, r6, r3
 80060c6:	4416      	add	r6, r2
 80060c8:	4b63      	ldr	r3, [pc, #396]	; (8006258 <_strtod_l+0x838>)
 80060ca:	3e01      	subs	r6, #1
 80060cc:	429e      	cmp	r6, r3
 80060ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80060d2:	f280 80af 	bge.w	8006234 <_strtod_l+0x814>
 80060d6:	1b9b      	subs	r3, r3, r6
 80060d8:	2b1f      	cmp	r3, #31
 80060da:	eba2 0203 	sub.w	r2, r2, r3
 80060de:	f04f 0101 	mov.w	r1, #1
 80060e2:	f300 809b 	bgt.w	800621c <_strtod_l+0x7fc>
 80060e6:	fa01 f303 	lsl.w	r3, r1, r3
 80060ea:	930f      	str	r3, [sp, #60]	; 0x3c
 80060ec:	2300      	movs	r3, #0
 80060ee:	930a      	str	r3, [sp, #40]	; 0x28
 80060f0:	18be      	adds	r6, r7, r2
 80060f2:	9b04      	ldr	r3, [sp, #16]
 80060f4:	42b7      	cmp	r7, r6
 80060f6:	4415      	add	r5, r2
 80060f8:	441d      	add	r5, r3
 80060fa:	463b      	mov	r3, r7
 80060fc:	bfa8      	it	ge
 80060fe:	4633      	movge	r3, r6
 8006100:	42ab      	cmp	r3, r5
 8006102:	bfa8      	it	ge
 8006104:	462b      	movge	r3, r5
 8006106:	2b00      	cmp	r3, #0
 8006108:	bfc2      	ittt	gt
 800610a:	1af6      	subgt	r6, r6, r3
 800610c:	1aed      	subgt	r5, r5, r3
 800610e:	1aff      	subgt	r7, r7, r3
 8006110:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006112:	b1bb      	cbz	r3, 8006144 <_strtod_l+0x724>
 8006114:	4641      	mov	r1, r8
 8006116:	461a      	mov	r2, r3
 8006118:	4648      	mov	r0, r9
 800611a:	f001 fe69 	bl	8007df0 <__pow5mult>
 800611e:	4680      	mov	r8, r0
 8006120:	2800      	cmp	r0, #0
 8006122:	f43f ae9b 	beq.w	8005e5c <_strtod_l+0x43c>
 8006126:	4601      	mov	r1, r0
 8006128:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800612a:	4648      	mov	r0, r9
 800612c:	f001 fdca 	bl	8007cc4 <__multiply>
 8006130:	900c      	str	r0, [sp, #48]	; 0x30
 8006132:	2800      	cmp	r0, #0
 8006134:	f43f ae92 	beq.w	8005e5c <_strtod_l+0x43c>
 8006138:	991c      	ldr	r1, [sp, #112]	; 0x70
 800613a:	4648      	mov	r0, r9
 800613c:	f001 fcdb 	bl	8007af6 <_Bfree>
 8006140:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006142:	931c      	str	r3, [sp, #112]	; 0x70
 8006144:	2e00      	cmp	r6, #0
 8006146:	dc7a      	bgt.n	800623e <_strtod_l+0x81e>
 8006148:	9b06      	ldr	r3, [sp, #24]
 800614a:	2b00      	cmp	r3, #0
 800614c:	dd08      	ble.n	8006160 <_strtod_l+0x740>
 800614e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006150:	9905      	ldr	r1, [sp, #20]
 8006152:	4648      	mov	r0, r9
 8006154:	f001 fe4c 	bl	8007df0 <__pow5mult>
 8006158:	9005      	str	r0, [sp, #20]
 800615a:	2800      	cmp	r0, #0
 800615c:	f43f ae7e 	beq.w	8005e5c <_strtod_l+0x43c>
 8006160:	2d00      	cmp	r5, #0
 8006162:	dd08      	ble.n	8006176 <_strtod_l+0x756>
 8006164:	462a      	mov	r2, r5
 8006166:	9905      	ldr	r1, [sp, #20]
 8006168:	4648      	mov	r0, r9
 800616a:	f001 fe8f 	bl	8007e8c <__lshift>
 800616e:	9005      	str	r0, [sp, #20]
 8006170:	2800      	cmp	r0, #0
 8006172:	f43f ae73 	beq.w	8005e5c <_strtod_l+0x43c>
 8006176:	2f00      	cmp	r7, #0
 8006178:	dd08      	ble.n	800618c <_strtod_l+0x76c>
 800617a:	4641      	mov	r1, r8
 800617c:	463a      	mov	r2, r7
 800617e:	4648      	mov	r0, r9
 8006180:	f001 fe84 	bl	8007e8c <__lshift>
 8006184:	4680      	mov	r8, r0
 8006186:	2800      	cmp	r0, #0
 8006188:	f43f ae68 	beq.w	8005e5c <_strtod_l+0x43c>
 800618c:	9a05      	ldr	r2, [sp, #20]
 800618e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006190:	4648      	mov	r0, r9
 8006192:	f001 fee9 	bl	8007f68 <__mdiff>
 8006196:	4604      	mov	r4, r0
 8006198:	2800      	cmp	r0, #0
 800619a:	f43f ae5f 	beq.w	8005e5c <_strtod_l+0x43c>
 800619e:	68c3      	ldr	r3, [r0, #12]
 80061a0:	930c      	str	r3, [sp, #48]	; 0x30
 80061a2:	2300      	movs	r3, #0
 80061a4:	60c3      	str	r3, [r0, #12]
 80061a6:	4641      	mov	r1, r8
 80061a8:	f001 fec4 	bl	8007f34 <__mcmp>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	da55      	bge.n	800625c <_strtod_l+0x83c>
 80061b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061b2:	b9e3      	cbnz	r3, 80061ee <_strtod_l+0x7ce>
 80061b4:	f1ba 0f00 	cmp.w	sl, #0
 80061b8:	d119      	bne.n	80061ee <_strtod_l+0x7ce>
 80061ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80061be:	b9b3      	cbnz	r3, 80061ee <_strtod_l+0x7ce>
 80061c0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80061c4:	0d1b      	lsrs	r3, r3, #20
 80061c6:	051b      	lsls	r3, r3, #20
 80061c8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80061cc:	d90f      	bls.n	80061ee <_strtod_l+0x7ce>
 80061ce:	6963      	ldr	r3, [r4, #20]
 80061d0:	b913      	cbnz	r3, 80061d8 <_strtod_l+0x7b8>
 80061d2:	6923      	ldr	r3, [r4, #16]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	dd0a      	ble.n	80061ee <_strtod_l+0x7ce>
 80061d8:	4621      	mov	r1, r4
 80061da:	2201      	movs	r2, #1
 80061dc:	4648      	mov	r0, r9
 80061de:	f001 fe55 	bl	8007e8c <__lshift>
 80061e2:	4641      	mov	r1, r8
 80061e4:	4604      	mov	r4, r0
 80061e6:	f001 fea5 	bl	8007f34 <__mcmp>
 80061ea:	2800      	cmp	r0, #0
 80061ec:	dc67      	bgt.n	80062be <_strtod_l+0x89e>
 80061ee:	9b04      	ldr	r3, [sp, #16]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d171      	bne.n	80062d8 <_strtod_l+0x8b8>
 80061f4:	e63d      	b.n	8005e72 <_strtod_l+0x452>
 80061f6:	f018 0f01 	tst.w	r8, #1
 80061fa:	d004      	beq.n	8006206 <_strtod_l+0x7e6>
 80061fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006200:	f7fa f9fa 	bl	80005f8 <__aeabi_dmul>
 8006204:	2301      	movs	r3, #1
 8006206:	ea4f 0868 	mov.w	r8, r8, asr #1
 800620a:	3508      	adds	r5, #8
 800620c:	e6e5      	b.n	8005fda <_strtod_l+0x5ba>
 800620e:	f04f 32ff 	mov.w	r2, #4294967295
 8006212:	fa02 f303 	lsl.w	r3, r2, r3
 8006216:	ea03 0a0a 	and.w	sl, r3, sl
 800621a:	e6ff      	b.n	800601c <_strtod_l+0x5fc>
 800621c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006220:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006224:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006228:	36e2      	adds	r6, #226	; 0xe2
 800622a:	fa01 f306 	lsl.w	r3, r1, r6
 800622e:	930a      	str	r3, [sp, #40]	; 0x28
 8006230:	910f      	str	r1, [sp, #60]	; 0x3c
 8006232:	e75d      	b.n	80060f0 <_strtod_l+0x6d0>
 8006234:	2300      	movs	r3, #0
 8006236:	930a      	str	r3, [sp, #40]	; 0x28
 8006238:	2301      	movs	r3, #1
 800623a:	930f      	str	r3, [sp, #60]	; 0x3c
 800623c:	e758      	b.n	80060f0 <_strtod_l+0x6d0>
 800623e:	4632      	mov	r2, r6
 8006240:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006242:	4648      	mov	r0, r9
 8006244:	f001 fe22 	bl	8007e8c <__lshift>
 8006248:	901c      	str	r0, [sp, #112]	; 0x70
 800624a:	2800      	cmp	r0, #0
 800624c:	f47f af7c 	bne.w	8006148 <_strtod_l+0x728>
 8006250:	e604      	b.n	8005e5c <_strtod_l+0x43c>
 8006252:	bf00      	nop
 8006254:	08009e10 	.word	0x08009e10
 8006258:	fffffc02 	.word	0xfffffc02
 800625c:	465d      	mov	r5, fp
 800625e:	f040 8086 	bne.w	800636e <_strtod_l+0x94e>
 8006262:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006264:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006268:	b32a      	cbz	r2, 80062b6 <_strtod_l+0x896>
 800626a:	4aaf      	ldr	r2, [pc, #700]	; (8006528 <_strtod_l+0xb08>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d153      	bne.n	8006318 <_strtod_l+0x8f8>
 8006270:	9b04      	ldr	r3, [sp, #16]
 8006272:	4650      	mov	r0, sl
 8006274:	b1d3      	cbz	r3, 80062ac <_strtod_l+0x88c>
 8006276:	4aad      	ldr	r2, [pc, #692]	; (800652c <_strtod_l+0xb0c>)
 8006278:	402a      	ands	r2, r5
 800627a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800627e:	f04f 31ff 	mov.w	r1, #4294967295
 8006282:	d816      	bhi.n	80062b2 <_strtod_l+0x892>
 8006284:	0d12      	lsrs	r2, r2, #20
 8006286:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800628a:	fa01 f303 	lsl.w	r3, r1, r3
 800628e:	4298      	cmp	r0, r3
 8006290:	d142      	bne.n	8006318 <_strtod_l+0x8f8>
 8006292:	4ba7      	ldr	r3, [pc, #668]	; (8006530 <_strtod_l+0xb10>)
 8006294:	429d      	cmp	r5, r3
 8006296:	d102      	bne.n	800629e <_strtod_l+0x87e>
 8006298:	3001      	adds	r0, #1
 800629a:	f43f addf 	beq.w	8005e5c <_strtod_l+0x43c>
 800629e:	4ba3      	ldr	r3, [pc, #652]	; (800652c <_strtod_l+0xb0c>)
 80062a0:	402b      	ands	r3, r5
 80062a2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80062a6:	f04f 0a00 	mov.w	sl, #0
 80062aa:	e7a0      	b.n	80061ee <_strtod_l+0x7ce>
 80062ac:	f04f 33ff 	mov.w	r3, #4294967295
 80062b0:	e7ed      	b.n	800628e <_strtod_l+0x86e>
 80062b2:	460b      	mov	r3, r1
 80062b4:	e7eb      	b.n	800628e <_strtod_l+0x86e>
 80062b6:	bb7b      	cbnz	r3, 8006318 <_strtod_l+0x8f8>
 80062b8:	f1ba 0f00 	cmp.w	sl, #0
 80062bc:	d12c      	bne.n	8006318 <_strtod_l+0x8f8>
 80062be:	9904      	ldr	r1, [sp, #16]
 80062c0:	4a9a      	ldr	r2, [pc, #616]	; (800652c <_strtod_l+0xb0c>)
 80062c2:	465b      	mov	r3, fp
 80062c4:	b1f1      	cbz	r1, 8006304 <_strtod_l+0x8e4>
 80062c6:	ea02 010b 	and.w	r1, r2, fp
 80062ca:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80062ce:	dc19      	bgt.n	8006304 <_strtod_l+0x8e4>
 80062d0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80062d4:	f77f ae5b 	ble.w	8005f8e <_strtod_l+0x56e>
 80062d8:	4a96      	ldr	r2, [pc, #600]	; (8006534 <_strtod_l+0xb14>)
 80062da:	2300      	movs	r3, #0
 80062dc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80062e0:	4650      	mov	r0, sl
 80062e2:	4659      	mov	r1, fp
 80062e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80062e8:	f7fa f986 	bl	80005f8 <__aeabi_dmul>
 80062ec:	4682      	mov	sl, r0
 80062ee:	468b      	mov	fp, r1
 80062f0:	2900      	cmp	r1, #0
 80062f2:	f47f adbe 	bne.w	8005e72 <_strtod_l+0x452>
 80062f6:	2800      	cmp	r0, #0
 80062f8:	f47f adbb 	bne.w	8005e72 <_strtod_l+0x452>
 80062fc:	2322      	movs	r3, #34	; 0x22
 80062fe:	f8c9 3000 	str.w	r3, [r9]
 8006302:	e5b6      	b.n	8005e72 <_strtod_l+0x452>
 8006304:	4013      	ands	r3, r2
 8006306:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800630a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800630e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006312:	f04f 3aff 	mov.w	sl, #4294967295
 8006316:	e76a      	b.n	80061ee <_strtod_l+0x7ce>
 8006318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800631a:	b193      	cbz	r3, 8006342 <_strtod_l+0x922>
 800631c:	422b      	tst	r3, r5
 800631e:	f43f af66 	beq.w	80061ee <_strtod_l+0x7ce>
 8006322:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006324:	9a04      	ldr	r2, [sp, #16]
 8006326:	4650      	mov	r0, sl
 8006328:	4659      	mov	r1, fp
 800632a:	b173      	cbz	r3, 800634a <_strtod_l+0x92a>
 800632c:	f7ff fb5a 	bl	80059e4 <sulp>
 8006330:	4602      	mov	r2, r0
 8006332:	460b      	mov	r3, r1
 8006334:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006338:	f7f9 ffa8 	bl	800028c <__adddf3>
 800633c:	4682      	mov	sl, r0
 800633e:	468b      	mov	fp, r1
 8006340:	e755      	b.n	80061ee <_strtod_l+0x7ce>
 8006342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006344:	ea13 0f0a 	tst.w	r3, sl
 8006348:	e7e9      	b.n	800631e <_strtod_l+0x8fe>
 800634a:	f7ff fb4b 	bl	80059e4 <sulp>
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006356:	f7f9 ff97 	bl	8000288 <__aeabi_dsub>
 800635a:	2200      	movs	r2, #0
 800635c:	2300      	movs	r3, #0
 800635e:	4682      	mov	sl, r0
 8006360:	468b      	mov	fp, r1
 8006362:	f7fa fbb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006366:	2800      	cmp	r0, #0
 8006368:	f47f ae11 	bne.w	8005f8e <_strtod_l+0x56e>
 800636c:	e73f      	b.n	80061ee <_strtod_l+0x7ce>
 800636e:	4641      	mov	r1, r8
 8006370:	4620      	mov	r0, r4
 8006372:	f001 ff1c 	bl	80081ae <__ratio>
 8006376:	ec57 6b10 	vmov	r6, r7, d0
 800637a:	2200      	movs	r2, #0
 800637c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006380:	ee10 0a10 	vmov	r0, s0
 8006384:	4639      	mov	r1, r7
 8006386:	f7fa fbb3 	bl	8000af0 <__aeabi_dcmple>
 800638a:	2800      	cmp	r0, #0
 800638c:	d077      	beq.n	800647e <_strtod_l+0xa5e>
 800638e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006390:	2b00      	cmp	r3, #0
 8006392:	d04a      	beq.n	800642a <_strtod_l+0xa0a>
 8006394:	4b68      	ldr	r3, [pc, #416]	; (8006538 <_strtod_l+0xb18>)
 8006396:	2200      	movs	r2, #0
 8006398:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800639c:	4f66      	ldr	r7, [pc, #408]	; (8006538 <_strtod_l+0xb18>)
 800639e:	2600      	movs	r6, #0
 80063a0:	4b62      	ldr	r3, [pc, #392]	; (800652c <_strtod_l+0xb0c>)
 80063a2:	402b      	ands	r3, r5
 80063a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80063a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80063a8:	4b64      	ldr	r3, [pc, #400]	; (800653c <_strtod_l+0xb1c>)
 80063aa:	429a      	cmp	r2, r3
 80063ac:	f040 80ce 	bne.w	800654c <_strtod_l+0xb2c>
 80063b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80063b8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80063bc:	ec4b ab10 	vmov	d0, sl, fp
 80063c0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80063c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80063c8:	f001 fe2c 	bl	8008024 <__ulp>
 80063cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80063d0:	ec53 2b10 	vmov	r2, r3, d0
 80063d4:	f7fa f910 	bl	80005f8 <__aeabi_dmul>
 80063d8:	4652      	mov	r2, sl
 80063da:	465b      	mov	r3, fp
 80063dc:	f7f9 ff56 	bl	800028c <__adddf3>
 80063e0:	460b      	mov	r3, r1
 80063e2:	4952      	ldr	r1, [pc, #328]	; (800652c <_strtod_l+0xb0c>)
 80063e4:	4a56      	ldr	r2, [pc, #344]	; (8006540 <_strtod_l+0xb20>)
 80063e6:	4019      	ands	r1, r3
 80063e8:	4291      	cmp	r1, r2
 80063ea:	4682      	mov	sl, r0
 80063ec:	d95b      	bls.n	80064a6 <_strtod_l+0xa86>
 80063ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d103      	bne.n	8006400 <_strtod_l+0x9e0>
 80063f8:	9b08      	ldr	r3, [sp, #32]
 80063fa:	3301      	adds	r3, #1
 80063fc:	f43f ad2e 	beq.w	8005e5c <_strtod_l+0x43c>
 8006400:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006530 <_strtod_l+0xb10>
 8006404:	f04f 3aff 	mov.w	sl, #4294967295
 8006408:	991c      	ldr	r1, [sp, #112]	; 0x70
 800640a:	4648      	mov	r0, r9
 800640c:	f001 fb73 	bl	8007af6 <_Bfree>
 8006410:	9905      	ldr	r1, [sp, #20]
 8006412:	4648      	mov	r0, r9
 8006414:	f001 fb6f 	bl	8007af6 <_Bfree>
 8006418:	4641      	mov	r1, r8
 800641a:	4648      	mov	r0, r9
 800641c:	f001 fb6b 	bl	8007af6 <_Bfree>
 8006420:	4621      	mov	r1, r4
 8006422:	4648      	mov	r0, r9
 8006424:	f001 fb67 	bl	8007af6 <_Bfree>
 8006428:	e619      	b.n	800605e <_strtod_l+0x63e>
 800642a:	f1ba 0f00 	cmp.w	sl, #0
 800642e:	d11a      	bne.n	8006466 <_strtod_l+0xa46>
 8006430:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006434:	b9eb      	cbnz	r3, 8006472 <_strtod_l+0xa52>
 8006436:	2200      	movs	r2, #0
 8006438:	4b3f      	ldr	r3, [pc, #252]	; (8006538 <_strtod_l+0xb18>)
 800643a:	4630      	mov	r0, r6
 800643c:	4639      	mov	r1, r7
 800643e:	f7fa fb4d 	bl	8000adc <__aeabi_dcmplt>
 8006442:	b9c8      	cbnz	r0, 8006478 <_strtod_l+0xa58>
 8006444:	4630      	mov	r0, r6
 8006446:	4639      	mov	r1, r7
 8006448:	2200      	movs	r2, #0
 800644a:	4b3e      	ldr	r3, [pc, #248]	; (8006544 <_strtod_l+0xb24>)
 800644c:	f7fa f8d4 	bl	80005f8 <__aeabi_dmul>
 8006450:	4606      	mov	r6, r0
 8006452:	460f      	mov	r7, r1
 8006454:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006458:	9618      	str	r6, [sp, #96]	; 0x60
 800645a:	9319      	str	r3, [sp, #100]	; 0x64
 800645c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006460:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006464:	e79c      	b.n	80063a0 <_strtod_l+0x980>
 8006466:	f1ba 0f01 	cmp.w	sl, #1
 800646a:	d102      	bne.n	8006472 <_strtod_l+0xa52>
 800646c:	2d00      	cmp	r5, #0
 800646e:	f43f ad8e 	beq.w	8005f8e <_strtod_l+0x56e>
 8006472:	2200      	movs	r2, #0
 8006474:	4b34      	ldr	r3, [pc, #208]	; (8006548 <_strtod_l+0xb28>)
 8006476:	e78f      	b.n	8006398 <_strtod_l+0x978>
 8006478:	2600      	movs	r6, #0
 800647a:	4f32      	ldr	r7, [pc, #200]	; (8006544 <_strtod_l+0xb24>)
 800647c:	e7ea      	b.n	8006454 <_strtod_l+0xa34>
 800647e:	4b31      	ldr	r3, [pc, #196]	; (8006544 <_strtod_l+0xb24>)
 8006480:	4630      	mov	r0, r6
 8006482:	4639      	mov	r1, r7
 8006484:	2200      	movs	r2, #0
 8006486:	f7fa f8b7 	bl	80005f8 <__aeabi_dmul>
 800648a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800648c:	4606      	mov	r6, r0
 800648e:	460f      	mov	r7, r1
 8006490:	b933      	cbnz	r3, 80064a0 <_strtod_l+0xa80>
 8006492:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006496:	9010      	str	r0, [sp, #64]	; 0x40
 8006498:	9311      	str	r3, [sp, #68]	; 0x44
 800649a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800649e:	e7df      	b.n	8006460 <_strtod_l+0xa40>
 80064a0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80064a4:	e7f9      	b.n	800649a <_strtod_l+0xa7a>
 80064a6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80064aa:	9b04      	ldr	r3, [sp, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d1ab      	bne.n	8006408 <_strtod_l+0x9e8>
 80064b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80064b4:	0d1b      	lsrs	r3, r3, #20
 80064b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064b8:	051b      	lsls	r3, r3, #20
 80064ba:	429a      	cmp	r2, r3
 80064bc:	465d      	mov	r5, fp
 80064be:	d1a3      	bne.n	8006408 <_strtod_l+0x9e8>
 80064c0:	4639      	mov	r1, r7
 80064c2:	4630      	mov	r0, r6
 80064c4:	f7fa fb48 	bl	8000b58 <__aeabi_d2iz>
 80064c8:	f7fa f82c 	bl	8000524 <__aeabi_i2d>
 80064cc:	460b      	mov	r3, r1
 80064ce:	4602      	mov	r2, r0
 80064d0:	4639      	mov	r1, r7
 80064d2:	4630      	mov	r0, r6
 80064d4:	f7f9 fed8 	bl	8000288 <__aeabi_dsub>
 80064d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064da:	4606      	mov	r6, r0
 80064dc:	460f      	mov	r7, r1
 80064de:	b933      	cbnz	r3, 80064ee <_strtod_l+0xace>
 80064e0:	f1ba 0f00 	cmp.w	sl, #0
 80064e4:	d103      	bne.n	80064ee <_strtod_l+0xace>
 80064e6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80064ea:	2d00      	cmp	r5, #0
 80064ec:	d06d      	beq.n	80065ca <_strtod_l+0xbaa>
 80064ee:	a30a      	add	r3, pc, #40	; (adr r3, 8006518 <_strtod_l+0xaf8>)
 80064f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f4:	4630      	mov	r0, r6
 80064f6:	4639      	mov	r1, r7
 80064f8:	f7fa faf0 	bl	8000adc <__aeabi_dcmplt>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	f47f acb8 	bne.w	8005e72 <_strtod_l+0x452>
 8006502:	a307      	add	r3, pc, #28	; (adr r3, 8006520 <_strtod_l+0xb00>)
 8006504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006508:	4630      	mov	r0, r6
 800650a:	4639      	mov	r1, r7
 800650c:	f7fa fb04 	bl	8000b18 <__aeabi_dcmpgt>
 8006510:	2800      	cmp	r0, #0
 8006512:	f43f af79 	beq.w	8006408 <_strtod_l+0x9e8>
 8006516:	e4ac      	b.n	8005e72 <_strtod_l+0x452>
 8006518:	94a03595 	.word	0x94a03595
 800651c:	3fdfffff 	.word	0x3fdfffff
 8006520:	35afe535 	.word	0x35afe535
 8006524:	3fe00000 	.word	0x3fe00000
 8006528:	000fffff 	.word	0x000fffff
 800652c:	7ff00000 	.word	0x7ff00000
 8006530:	7fefffff 	.word	0x7fefffff
 8006534:	39500000 	.word	0x39500000
 8006538:	3ff00000 	.word	0x3ff00000
 800653c:	7fe00000 	.word	0x7fe00000
 8006540:	7c9fffff 	.word	0x7c9fffff
 8006544:	3fe00000 	.word	0x3fe00000
 8006548:	bff00000 	.word	0xbff00000
 800654c:	9b04      	ldr	r3, [sp, #16]
 800654e:	b333      	cbz	r3, 800659e <_strtod_l+0xb7e>
 8006550:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006552:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006556:	d822      	bhi.n	800659e <_strtod_l+0xb7e>
 8006558:	a327      	add	r3, pc, #156	; (adr r3, 80065f8 <_strtod_l+0xbd8>)
 800655a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655e:	4630      	mov	r0, r6
 8006560:	4639      	mov	r1, r7
 8006562:	f7fa fac5 	bl	8000af0 <__aeabi_dcmple>
 8006566:	b1a0      	cbz	r0, 8006592 <_strtod_l+0xb72>
 8006568:	4639      	mov	r1, r7
 800656a:	4630      	mov	r0, r6
 800656c:	f7fa fb1c 	bl	8000ba8 <__aeabi_d2uiz>
 8006570:	2800      	cmp	r0, #0
 8006572:	bf08      	it	eq
 8006574:	2001      	moveq	r0, #1
 8006576:	f7f9 ffc5 	bl	8000504 <__aeabi_ui2d>
 800657a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800657c:	4606      	mov	r6, r0
 800657e:	460f      	mov	r7, r1
 8006580:	bb03      	cbnz	r3, 80065c4 <_strtod_l+0xba4>
 8006582:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006586:	9012      	str	r0, [sp, #72]	; 0x48
 8006588:	9313      	str	r3, [sp, #76]	; 0x4c
 800658a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800658e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006594:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006596:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800659a:	1a9b      	subs	r3, r3, r2
 800659c:	930b      	str	r3, [sp, #44]	; 0x2c
 800659e:	ed9d 0b08 	vldr	d0, [sp, #32]
 80065a2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80065a6:	f001 fd3d 	bl	8008024 <__ulp>
 80065aa:	4650      	mov	r0, sl
 80065ac:	ec53 2b10 	vmov	r2, r3, d0
 80065b0:	4659      	mov	r1, fp
 80065b2:	f7fa f821 	bl	80005f8 <__aeabi_dmul>
 80065b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80065ba:	f7f9 fe67 	bl	800028c <__adddf3>
 80065be:	4682      	mov	sl, r0
 80065c0:	468b      	mov	fp, r1
 80065c2:	e772      	b.n	80064aa <_strtod_l+0xa8a>
 80065c4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80065c8:	e7df      	b.n	800658a <_strtod_l+0xb6a>
 80065ca:	a30d      	add	r3, pc, #52	; (adr r3, 8006600 <_strtod_l+0xbe0>)
 80065cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d0:	f7fa fa84 	bl	8000adc <__aeabi_dcmplt>
 80065d4:	e79c      	b.n	8006510 <_strtod_l+0xaf0>
 80065d6:	2300      	movs	r3, #0
 80065d8:	930d      	str	r3, [sp, #52]	; 0x34
 80065da:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80065dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80065de:	6013      	str	r3, [r2, #0]
 80065e0:	f7ff ba61 	b.w	8005aa6 <_strtod_l+0x86>
 80065e4:	2b65      	cmp	r3, #101	; 0x65
 80065e6:	f04f 0200 	mov.w	r2, #0
 80065ea:	f43f ab4e 	beq.w	8005c8a <_strtod_l+0x26a>
 80065ee:	2101      	movs	r1, #1
 80065f0:	4614      	mov	r4, r2
 80065f2:	9104      	str	r1, [sp, #16]
 80065f4:	f7ff bacb 	b.w	8005b8e <_strtod_l+0x16e>
 80065f8:	ffc00000 	.word	0xffc00000
 80065fc:	41dfffff 	.word	0x41dfffff
 8006600:	94a03595 	.word	0x94a03595
 8006604:	3fcfffff 	.word	0x3fcfffff

08006608 <_strtod_r>:
 8006608:	4b05      	ldr	r3, [pc, #20]	; (8006620 <_strtod_r+0x18>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	b410      	push	{r4}
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	4c04      	ldr	r4, [pc, #16]	; (8006624 <_strtod_r+0x1c>)
 8006612:	2b00      	cmp	r3, #0
 8006614:	bf08      	it	eq
 8006616:	4623      	moveq	r3, r4
 8006618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800661c:	f7ff ba00 	b.w	8005a20 <_strtod_l>
 8006620:	2000000c 	.word	0x2000000c
 8006624:	20000070 	.word	0x20000070

08006628 <_strtol_l.isra.0>:
 8006628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800662c:	4680      	mov	r8, r0
 800662e:	4689      	mov	r9, r1
 8006630:	4692      	mov	sl, r2
 8006632:	461e      	mov	r6, r3
 8006634:	460f      	mov	r7, r1
 8006636:	463d      	mov	r5, r7
 8006638:	9808      	ldr	r0, [sp, #32]
 800663a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800663e:	f001 f9ed 	bl	8007a1c <__locale_ctype_ptr_l>
 8006642:	4420      	add	r0, r4
 8006644:	7843      	ldrb	r3, [r0, #1]
 8006646:	f013 0308 	ands.w	r3, r3, #8
 800664a:	d132      	bne.n	80066b2 <_strtol_l.isra.0+0x8a>
 800664c:	2c2d      	cmp	r4, #45	; 0x2d
 800664e:	d132      	bne.n	80066b6 <_strtol_l.isra.0+0x8e>
 8006650:	787c      	ldrb	r4, [r7, #1]
 8006652:	1cbd      	adds	r5, r7, #2
 8006654:	2201      	movs	r2, #1
 8006656:	2e00      	cmp	r6, #0
 8006658:	d05d      	beq.n	8006716 <_strtol_l.isra.0+0xee>
 800665a:	2e10      	cmp	r6, #16
 800665c:	d109      	bne.n	8006672 <_strtol_l.isra.0+0x4a>
 800665e:	2c30      	cmp	r4, #48	; 0x30
 8006660:	d107      	bne.n	8006672 <_strtol_l.isra.0+0x4a>
 8006662:	782b      	ldrb	r3, [r5, #0]
 8006664:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006668:	2b58      	cmp	r3, #88	; 0x58
 800666a:	d14f      	bne.n	800670c <_strtol_l.isra.0+0xe4>
 800666c:	786c      	ldrb	r4, [r5, #1]
 800666e:	2610      	movs	r6, #16
 8006670:	3502      	adds	r5, #2
 8006672:	2a00      	cmp	r2, #0
 8006674:	bf14      	ite	ne
 8006676:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800667a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800667e:	2700      	movs	r7, #0
 8006680:	fbb1 fcf6 	udiv	ip, r1, r6
 8006684:	4638      	mov	r0, r7
 8006686:	fb06 1e1c 	mls	lr, r6, ip, r1
 800668a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800668e:	2b09      	cmp	r3, #9
 8006690:	d817      	bhi.n	80066c2 <_strtol_l.isra.0+0x9a>
 8006692:	461c      	mov	r4, r3
 8006694:	42a6      	cmp	r6, r4
 8006696:	dd23      	ble.n	80066e0 <_strtol_l.isra.0+0xb8>
 8006698:	1c7b      	adds	r3, r7, #1
 800669a:	d007      	beq.n	80066ac <_strtol_l.isra.0+0x84>
 800669c:	4584      	cmp	ip, r0
 800669e:	d31c      	bcc.n	80066da <_strtol_l.isra.0+0xb2>
 80066a0:	d101      	bne.n	80066a6 <_strtol_l.isra.0+0x7e>
 80066a2:	45a6      	cmp	lr, r4
 80066a4:	db19      	blt.n	80066da <_strtol_l.isra.0+0xb2>
 80066a6:	fb00 4006 	mla	r0, r0, r6, r4
 80066aa:	2701      	movs	r7, #1
 80066ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80066b0:	e7eb      	b.n	800668a <_strtol_l.isra.0+0x62>
 80066b2:	462f      	mov	r7, r5
 80066b4:	e7bf      	b.n	8006636 <_strtol_l.isra.0+0xe>
 80066b6:	2c2b      	cmp	r4, #43	; 0x2b
 80066b8:	bf04      	itt	eq
 80066ba:	1cbd      	addeq	r5, r7, #2
 80066bc:	787c      	ldrbeq	r4, [r7, #1]
 80066be:	461a      	mov	r2, r3
 80066c0:	e7c9      	b.n	8006656 <_strtol_l.isra.0+0x2e>
 80066c2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80066c6:	2b19      	cmp	r3, #25
 80066c8:	d801      	bhi.n	80066ce <_strtol_l.isra.0+0xa6>
 80066ca:	3c37      	subs	r4, #55	; 0x37
 80066cc:	e7e2      	b.n	8006694 <_strtol_l.isra.0+0x6c>
 80066ce:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80066d2:	2b19      	cmp	r3, #25
 80066d4:	d804      	bhi.n	80066e0 <_strtol_l.isra.0+0xb8>
 80066d6:	3c57      	subs	r4, #87	; 0x57
 80066d8:	e7dc      	b.n	8006694 <_strtol_l.isra.0+0x6c>
 80066da:	f04f 37ff 	mov.w	r7, #4294967295
 80066de:	e7e5      	b.n	80066ac <_strtol_l.isra.0+0x84>
 80066e0:	1c7b      	adds	r3, r7, #1
 80066e2:	d108      	bne.n	80066f6 <_strtol_l.isra.0+0xce>
 80066e4:	2322      	movs	r3, #34	; 0x22
 80066e6:	f8c8 3000 	str.w	r3, [r8]
 80066ea:	4608      	mov	r0, r1
 80066ec:	f1ba 0f00 	cmp.w	sl, #0
 80066f0:	d107      	bne.n	8006702 <_strtol_l.isra.0+0xda>
 80066f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066f6:	b102      	cbz	r2, 80066fa <_strtol_l.isra.0+0xd2>
 80066f8:	4240      	negs	r0, r0
 80066fa:	f1ba 0f00 	cmp.w	sl, #0
 80066fe:	d0f8      	beq.n	80066f2 <_strtol_l.isra.0+0xca>
 8006700:	b10f      	cbz	r7, 8006706 <_strtol_l.isra.0+0xde>
 8006702:	f105 39ff 	add.w	r9, r5, #4294967295
 8006706:	f8ca 9000 	str.w	r9, [sl]
 800670a:	e7f2      	b.n	80066f2 <_strtol_l.isra.0+0xca>
 800670c:	2430      	movs	r4, #48	; 0x30
 800670e:	2e00      	cmp	r6, #0
 8006710:	d1af      	bne.n	8006672 <_strtol_l.isra.0+0x4a>
 8006712:	2608      	movs	r6, #8
 8006714:	e7ad      	b.n	8006672 <_strtol_l.isra.0+0x4a>
 8006716:	2c30      	cmp	r4, #48	; 0x30
 8006718:	d0a3      	beq.n	8006662 <_strtol_l.isra.0+0x3a>
 800671a:	260a      	movs	r6, #10
 800671c:	e7a9      	b.n	8006672 <_strtol_l.isra.0+0x4a>
	...

08006720 <_strtol_r>:
 8006720:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006722:	4c06      	ldr	r4, [pc, #24]	; (800673c <_strtol_r+0x1c>)
 8006724:	4d06      	ldr	r5, [pc, #24]	; (8006740 <_strtol_r+0x20>)
 8006726:	6824      	ldr	r4, [r4, #0]
 8006728:	6a24      	ldr	r4, [r4, #32]
 800672a:	2c00      	cmp	r4, #0
 800672c:	bf08      	it	eq
 800672e:	462c      	moveq	r4, r5
 8006730:	9400      	str	r4, [sp, #0]
 8006732:	f7ff ff79 	bl	8006628 <_strtol_l.isra.0>
 8006736:	b003      	add	sp, #12
 8006738:	bd30      	pop	{r4, r5, pc}
 800673a:	bf00      	nop
 800673c:	2000000c 	.word	0x2000000c
 8006740:	20000070 	.word	0x20000070

08006744 <quorem>:
 8006744:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006748:	6903      	ldr	r3, [r0, #16]
 800674a:	690c      	ldr	r4, [r1, #16]
 800674c:	42a3      	cmp	r3, r4
 800674e:	4680      	mov	r8, r0
 8006750:	f2c0 8082 	blt.w	8006858 <quorem+0x114>
 8006754:	3c01      	subs	r4, #1
 8006756:	f101 0714 	add.w	r7, r1, #20
 800675a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800675e:	f100 0614 	add.w	r6, r0, #20
 8006762:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006766:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800676a:	eb06 030c 	add.w	r3, r6, ip
 800676e:	3501      	adds	r5, #1
 8006770:	eb07 090c 	add.w	r9, r7, ip
 8006774:	9301      	str	r3, [sp, #4]
 8006776:	fbb0 f5f5 	udiv	r5, r0, r5
 800677a:	b395      	cbz	r5, 80067e2 <quorem+0x9e>
 800677c:	f04f 0a00 	mov.w	sl, #0
 8006780:	4638      	mov	r0, r7
 8006782:	46b6      	mov	lr, r6
 8006784:	46d3      	mov	fp, sl
 8006786:	f850 2b04 	ldr.w	r2, [r0], #4
 800678a:	b293      	uxth	r3, r2
 800678c:	fb05 a303 	mla	r3, r5, r3, sl
 8006790:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006794:	b29b      	uxth	r3, r3
 8006796:	ebab 0303 	sub.w	r3, fp, r3
 800679a:	0c12      	lsrs	r2, r2, #16
 800679c:	f8de b000 	ldr.w	fp, [lr]
 80067a0:	fb05 a202 	mla	r2, r5, r2, sl
 80067a4:	fa13 f38b 	uxtah	r3, r3, fp
 80067a8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80067ac:	fa1f fb82 	uxth.w	fp, r2
 80067b0:	f8de 2000 	ldr.w	r2, [lr]
 80067b4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80067b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067bc:	b29b      	uxth	r3, r3
 80067be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067c2:	4581      	cmp	r9, r0
 80067c4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80067c8:	f84e 3b04 	str.w	r3, [lr], #4
 80067cc:	d2db      	bcs.n	8006786 <quorem+0x42>
 80067ce:	f856 300c 	ldr.w	r3, [r6, ip]
 80067d2:	b933      	cbnz	r3, 80067e2 <quorem+0x9e>
 80067d4:	9b01      	ldr	r3, [sp, #4]
 80067d6:	3b04      	subs	r3, #4
 80067d8:	429e      	cmp	r6, r3
 80067da:	461a      	mov	r2, r3
 80067dc:	d330      	bcc.n	8006840 <quorem+0xfc>
 80067de:	f8c8 4010 	str.w	r4, [r8, #16]
 80067e2:	4640      	mov	r0, r8
 80067e4:	f001 fba6 	bl	8007f34 <__mcmp>
 80067e8:	2800      	cmp	r0, #0
 80067ea:	db25      	blt.n	8006838 <quorem+0xf4>
 80067ec:	3501      	adds	r5, #1
 80067ee:	4630      	mov	r0, r6
 80067f0:	f04f 0c00 	mov.w	ip, #0
 80067f4:	f857 2b04 	ldr.w	r2, [r7], #4
 80067f8:	f8d0 e000 	ldr.w	lr, [r0]
 80067fc:	b293      	uxth	r3, r2
 80067fe:	ebac 0303 	sub.w	r3, ip, r3
 8006802:	0c12      	lsrs	r2, r2, #16
 8006804:	fa13 f38e 	uxtah	r3, r3, lr
 8006808:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800680c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006810:	b29b      	uxth	r3, r3
 8006812:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006816:	45b9      	cmp	r9, r7
 8006818:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800681c:	f840 3b04 	str.w	r3, [r0], #4
 8006820:	d2e8      	bcs.n	80067f4 <quorem+0xb0>
 8006822:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006826:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800682a:	b92a      	cbnz	r2, 8006838 <quorem+0xf4>
 800682c:	3b04      	subs	r3, #4
 800682e:	429e      	cmp	r6, r3
 8006830:	461a      	mov	r2, r3
 8006832:	d30b      	bcc.n	800684c <quorem+0x108>
 8006834:	f8c8 4010 	str.w	r4, [r8, #16]
 8006838:	4628      	mov	r0, r5
 800683a:	b003      	add	sp, #12
 800683c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006840:	6812      	ldr	r2, [r2, #0]
 8006842:	3b04      	subs	r3, #4
 8006844:	2a00      	cmp	r2, #0
 8006846:	d1ca      	bne.n	80067de <quorem+0x9a>
 8006848:	3c01      	subs	r4, #1
 800684a:	e7c5      	b.n	80067d8 <quorem+0x94>
 800684c:	6812      	ldr	r2, [r2, #0]
 800684e:	3b04      	subs	r3, #4
 8006850:	2a00      	cmp	r2, #0
 8006852:	d1ef      	bne.n	8006834 <quorem+0xf0>
 8006854:	3c01      	subs	r4, #1
 8006856:	e7ea      	b.n	800682e <quorem+0xea>
 8006858:	2000      	movs	r0, #0
 800685a:	e7ee      	b.n	800683a <quorem+0xf6>
 800685c:	0000      	movs	r0, r0
	...

08006860 <_dtoa_r>:
 8006860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006864:	ec57 6b10 	vmov	r6, r7, d0
 8006868:	b097      	sub	sp, #92	; 0x5c
 800686a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800686c:	9106      	str	r1, [sp, #24]
 800686e:	4604      	mov	r4, r0
 8006870:	920b      	str	r2, [sp, #44]	; 0x2c
 8006872:	9312      	str	r3, [sp, #72]	; 0x48
 8006874:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006878:	e9cd 6700 	strd	r6, r7, [sp]
 800687c:	b93d      	cbnz	r5, 800688e <_dtoa_r+0x2e>
 800687e:	2010      	movs	r0, #16
 8006880:	f001 f8e0 	bl	8007a44 <malloc>
 8006884:	6260      	str	r0, [r4, #36]	; 0x24
 8006886:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800688a:	6005      	str	r5, [r0, #0]
 800688c:	60c5      	str	r5, [r0, #12]
 800688e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006890:	6819      	ldr	r1, [r3, #0]
 8006892:	b151      	cbz	r1, 80068aa <_dtoa_r+0x4a>
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	604a      	str	r2, [r1, #4]
 8006898:	2301      	movs	r3, #1
 800689a:	4093      	lsls	r3, r2
 800689c:	608b      	str	r3, [r1, #8]
 800689e:	4620      	mov	r0, r4
 80068a0:	f001 f929 	bl	8007af6 <_Bfree>
 80068a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068a6:	2200      	movs	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]
 80068aa:	1e3b      	subs	r3, r7, #0
 80068ac:	bfbb      	ittet	lt
 80068ae:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80068b2:	9301      	strlt	r3, [sp, #4]
 80068b4:	2300      	movge	r3, #0
 80068b6:	2201      	movlt	r2, #1
 80068b8:	bfac      	ite	ge
 80068ba:	f8c8 3000 	strge.w	r3, [r8]
 80068be:	f8c8 2000 	strlt.w	r2, [r8]
 80068c2:	4baf      	ldr	r3, [pc, #700]	; (8006b80 <_dtoa_r+0x320>)
 80068c4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80068c8:	ea33 0308 	bics.w	r3, r3, r8
 80068cc:	d114      	bne.n	80068f8 <_dtoa_r+0x98>
 80068ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068d0:	f242 730f 	movw	r3, #9999	; 0x270f
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	9b00      	ldr	r3, [sp, #0]
 80068d8:	b923      	cbnz	r3, 80068e4 <_dtoa_r+0x84>
 80068da:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80068de:	2800      	cmp	r0, #0
 80068e0:	f000 8542 	beq.w	8007368 <_dtoa_r+0xb08>
 80068e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068e6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006b94 <_dtoa_r+0x334>
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f000 8544 	beq.w	8007378 <_dtoa_r+0xb18>
 80068f0:	f10b 0303 	add.w	r3, fp, #3
 80068f4:	f000 bd3e 	b.w	8007374 <_dtoa_r+0xb14>
 80068f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80068fc:	2200      	movs	r2, #0
 80068fe:	2300      	movs	r3, #0
 8006900:	4630      	mov	r0, r6
 8006902:	4639      	mov	r1, r7
 8006904:	f7fa f8e0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006908:	4681      	mov	r9, r0
 800690a:	b168      	cbz	r0, 8006928 <_dtoa_r+0xc8>
 800690c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800690e:	2301      	movs	r3, #1
 8006910:	6013      	str	r3, [r2, #0]
 8006912:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 8524 	beq.w	8007362 <_dtoa_r+0xb02>
 800691a:	4b9a      	ldr	r3, [pc, #616]	; (8006b84 <_dtoa_r+0x324>)
 800691c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800691e:	f103 3bff 	add.w	fp, r3, #4294967295
 8006922:	6013      	str	r3, [r2, #0]
 8006924:	f000 bd28 	b.w	8007378 <_dtoa_r+0xb18>
 8006928:	aa14      	add	r2, sp, #80	; 0x50
 800692a:	a915      	add	r1, sp, #84	; 0x54
 800692c:	ec47 6b10 	vmov	d0, r6, r7
 8006930:	4620      	mov	r0, r4
 8006932:	f001 fbed 	bl	8008110 <__d2b>
 8006936:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800693a:	9004      	str	r0, [sp, #16]
 800693c:	2d00      	cmp	r5, #0
 800693e:	d07c      	beq.n	8006a3a <_dtoa_r+0x1da>
 8006940:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006944:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006948:	46b2      	mov	sl, r6
 800694a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800694e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006952:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006956:	2200      	movs	r2, #0
 8006958:	4b8b      	ldr	r3, [pc, #556]	; (8006b88 <_dtoa_r+0x328>)
 800695a:	4650      	mov	r0, sl
 800695c:	4659      	mov	r1, fp
 800695e:	f7f9 fc93 	bl	8000288 <__aeabi_dsub>
 8006962:	a381      	add	r3, pc, #516	; (adr r3, 8006b68 <_dtoa_r+0x308>)
 8006964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006968:	f7f9 fe46 	bl	80005f8 <__aeabi_dmul>
 800696c:	a380      	add	r3, pc, #512	; (adr r3, 8006b70 <_dtoa_r+0x310>)
 800696e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006972:	f7f9 fc8b 	bl	800028c <__adddf3>
 8006976:	4606      	mov	r6, r0
 8006978:	4628      	mov	r0, r5
 800697a:	460f      	mov	r7, r1
 800697c:	f7f9 fdd2 	bl	8000524 <__aeabi_i2d>
 8006980:	a37d      	add	r3, pc, #500	; (adr r3, 8006b78 <_dtoa_r+0x318>)
 8006982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006986:	f7f9 fe37 	bl	80005f8 <__aeabi_dmul>
 800698a:	4602      	mov	r2, r0
 800698c:	460b      	mov	r3, r1
 800698e:	4630      	mov	r0, r6
 8006990:	4639      	mov	r1, r7
 8006992:	f7f9 fc7b 	bl	800028c <__adddf3>
 8006996:	4606      	mov	r6, r0
 8006998:	460f      	mov	r7, r1
 800699a:	f7fa f8dd 	bl	8000b58 <__aeabi_d2iz>
 800699e:	2200      	movs	r2, #0
 80069a0:	4682      	mov	sl, r0
 80069a2:	2300      	movs	r3, #0
 80069a4:	4630      	mov	r0, r6
 80069a6:	4639      	mov	r1, r7
 80069a8:	f7fa f898 	bl	8000adc <__aeabi_dcmplt>
 80069ac:	b148      	cbz	r0, 80069c2 <_dtoa_r+0x162>
 80069ae:	4650      	mov	r0, sl
 80069b0:	f7f9 fdb8 	bl	8000524 <__aeabi_i2d>
 80069b4:	4632      	mov	r2, r6
 80069b6:	463b      	mov	r3, r7
 80069b8:	f7fa f886 	bl	8000ac8 <__aeabi_dcmpeq>
 80069bc:	b908      	cbnz	r0, 80069c2 <_dtoa_r+0x162>
 80069be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069c2:	f1ba 0f16 	cmp.w	sl, #22
 80069c6:	d859      	bhi.n	8006a7c <_dtoa_r+0x21c>
 80069c8:	4970      	ldr	r1, [pc, #448]	; (8006b8c <_dtoa_r+0x32c>)
 80069ca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80069ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069d6:	f7fa f89f 	bl	8000b18 <__aeabi_dcmpgt>
 80069da:	2800      	cmp	r0, #0
 80069dc:	d050      	beq.n	8006a80 <_dtoa_r+0x220>
 80069de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069e2:	2300      	movs	r3, #0
 80069e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80069e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069e8:	1b5d      	subs	r5, r3, r5
 80069ea:	f1b5 0801 	subs.w	r8, r5, #1
 80069ee:	bf49      	itett	mi
 80069f0:	f1c5 0301 	rsbmi	r3, r5, #1
 80069f4:	2300      	movpl	r3, #0
 80069f6:	9305      	strmi	r3, [sp, #20]
 80069f8:	f04f 0800 	movmi.w	r8, #0
 80069fc:	bf58      	it	pl
 80069fe:	9305      	strpl	r3, [sp, #20]
 8006a00:	f1ba 0f00 	cmp.w	sl, #0
 8006a04:	db3e      	blt.n	8006a84 <_dtoa_r+0x224>
 8006a06:	2300      	movs	r3, #0
 8006a08:	44d0      	add	r8, sl
 8006a0a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006a0e:	9307      	str	r3, [sp, #28]
 8006a10:	9b06      	ldr	r3, [sp, #24]
 8006a12:	2b09      	cmp	r3, #9
 8006a14:	f200 8090 	bhi.w	8006b38 <_dtoa_r+0x2d8>
 8006a18:	2b05      	cmp	r3, #5
 8006a1a:	bfc4      	itt	gt
 8006a1c:	3b04      	subgt	r3, #4
 8006a1e:	9306      	strgt	r3, [sp, #24]
 8006a20:	9b06      	ldr	r3, [sp, #24]
 8006a22:	f1a3 0302 	sub.w	r3, r3, #2
 8006a26:	bfcc      	ite	gt
 8006a28:	2500      	movgt	r5, #0
 8006a2a:	2501      	movle	r5, #1
 8006a2c:	2b03      	cmp	r3, #3
 8006a2e:	f200 808f 	bhi.w	8006b50 <_dtoa_r+0x2f0>
 8006a32:	e8df f003 	tbb	[pc, r3]
 8006a36:	7f7d      	.short	0x7f7d
 8006a38:	7131      	.short	0x7131
 8006a3a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006a3e:	441d      	add	r5, r3
 8006a40:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006a44:	2820      	cmp	r0, #32
 8006a46:	dd13      	ble.n	8006a70 <_dtoa_r+0x210>
 8006a48:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006a4c:	9b00      	ldr	r3, [sp, #0]
 8006a4e:	fa08 f800 	lsl.w	r8, r8, r0
 8006a52:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006a56:	fa23 f000 	lsr.w	r0, r3, r0
 8006a5a:	ea48 0000 	orr.w	r0, r8, r0
 8006a5e:	f7f9 fd51 	bl	8000504 <__aeabi_ui2d>
 8006a62:	2301      	movs	r3, #1
 8006a64:	4682      	mov	sl, r0
 8006a66:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006a6a:	3d01      	subs	r5, #1
 8006a6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8006a6e:	e772      	b.n	8006956 <_dtoa_r+0xf6>
 8006a70:	9b00      	ldr	r3, [sp, #0]
 8006a72:	f1c0 0020 	rsb	r0, r0, #32
 8006a76:	fa03 f000 	lsl.w	r0, r3, r0
 8006a7a:	e7f0      	b.n	8006a5e <_dtoa_r+0x1fe>
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e7b1      	b.n	80069e4 <_dtoa_r+0x184>
 8006a80:	900f      	str	r0, [sp, #60]	; 0x3c
 8006a82:	e7b0      	b.n	80069e6 <_dtoa_r+0x186>
 8006a84:	9b05      	ldr	r3, [sp, #20]
 8006a86:	eba3 030a 	sub.w	r3, r3, sl
 8006a8a:	9305      	str	r3, [sp, #20]
 8006a8c:	f1ca 0300 	rsb	r3, sl, #0
 8006a90:	9307      	str	r3, [sp, #28]
 8006a92:	2300      	movs	r3, #0
 8006a94:	930e      	str	r3, [sp, #56]	; 0x38
 8006a96:	e7bb      	b.n	8006a10 <_dtoa_r+0x1b0>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	930a      	str	r3, [sp, #40]	; 0x28
 8006a9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	dd59      	ble.n	8006b56 <_dtoa_r+0x2f6>
 8006aa2:	9302      	str	r3, [sp, #8]
 8006aa4:	4699      	mov	r9, r3
 8006aa6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	6072      	str	r2, [r6, #4]
 8006aac:	2204      	movs	r2, #4
 8006aae:	f102 0014 	add.w	r0, r2, #20
 8006ab2:	4298      	cmp	r0, r3
 8006ab4:	6871      	ldr	r1, [r6, #4]
 8006ab6:	d953      	bls.n	8006b60 <_dtoa_r+0x300>
 8006ab8:	4620      	mov	r0, r4
 8006aba:	f000 ffe8 	bl	8007a8e <_Balloc>
 8006abe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ac0:	6030      	str	r0, [r6, #0]
 8006ac2:	f1b9 0f0e 	cmp.w	r9, #14
 8006ac6:	f8d3 b000 	ldr.w	fp, [r3]
 8006aca:	f200 80e6 	bhi.w	8006c9a <_dtoa_r+0x43a>
 8006ace:	2d00      	cmp	r5, #0
 8006ad0:	f000 80e3 	beq.w	8006c9a <_dtoa_r+0x43a>
 8006ad4:	ed9d 7b00 	vldr	d7, [sp]
 8006ad8:	f1ba 0f00 	cmp.w	sl, #0
 8006adc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006ae0:	dd74      	ble.n	8006bcc <_dtoa_r+0x36c>
 8006ae2:	4a2a      	ldr	r2, [pc, #168]	; (8006b8c <_dtoa_r+0x32c>)
 8006ae4:	f00a 030f 	and.w	r3, sl, #15
 8006ae8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006aec:	ed93 7b00 	vldr	d7, [r3]
 8006af0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006af4:	06f0      	lsls	r0, r6, #27
 8006af6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006afa:	d565      	bpl.n	8006bc8 <_dtoa_r+0x368>
 8006afc:	4b24      	ldr	r3, [pc, #144]	; (8006b90 <_dtoa_r+0x330>)
 8006afe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006b02:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b06:	f7f9 fea1 	bl	800084c <__aeabi_ddiv>
 8006b0a:	e9cd 0100 	strd	r0, r1, [sp]
 8006b0e:	f006 060f 	and.w	r6, r6, #15
 8006b12:	2503      	movs	r5, #3
 8006b14:	4f1e      	ldr	r7, [pc, #120]	; (8006b90 <_dtoa_r+0x330>)
 8006b16:	e04c      	b.n	8006bb2 <_dtoa_r+0x352>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	930a      	str	r3, [sp, #40]	; 0x28
 8006b1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b1e:	4453      	add	r3, sl
 8006b20:	f103 0901 	add.w	r9, r3, #1
 8006b24:	9302      	str	r3, [sp, #8]
 8006b26:	464b      	mov	r3, r9
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	bfb8      	it	lt
 8006b2c:	2301      	movlt	r3, #1
 8006b2e:	e7ba      	b.n	8006aa6 <_dtoa_r+0x246>
 8006b30:	2300      	movs	r3, #0
 8006b32:	e7b2      	b.n	8006a9a <_dtoa_r+0x23a>
 8006b34:	2300      	movs	r3, #0
 8006b36:	e7f0      	b.n	8006b1a <_dtoa_r+0x2ba>
 8006b38:	2501      	movs	r5, #1
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	9306      	str	r3, [sp, #24]
 8006b3e:	950a      	str	r5, [sp, #40]	; 0x28
 8006b40:	f04f 33ff 	mov.w	r3, #4294967295
 8006b44:	9302      	str	r3, [sp, #8]
 8006b46:	4699      	mov	r9, r3
 8006b48:	2200      	movs	r2, #0
 8006b4a:	2312      	movs	r3, #18
 8006b4c:	920b      	str	r2, [sp, #44]	; 0x2c
 8006b4e:	e7aa      	b.n	8006aa6 <_dtoa_r+0x246>
 8006b50:	2301      	movs	r3, #1
 8006b52:	930a      	str	r3, [sp, #40]	; 0x28
 8006b54:	e7f4      	b.n	8006b40 <_dtoa_r+0x2e0>
 8006b56:	2301      	movs	r3, #1
 8006b58:	9302      	str	r3, [sp, #8]
 8006b5a:	4699      	mov	r9, r3
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	e7f5      	b.n	8006b4c <_dtoa_r+0x2ec>
 8006b60:	3101      	adds	r1, #1
 8006b62:	6071      	str	r1, [r6, #4]
 8006b64:	0052      	lsls	r2, r2, #1
 8006b66:	e7a2      	b.n	8006aae <_dtoa_r+0x24e>
 8006b68:	636f4361 	.word	0x636f4361
 8006b6c:	3fd287a7 	.word	0x3fd287a7
 8006b70:	8b60c8b3 	.word	0x8b60c8b3
 8006b74:	3fc68a28 	.word	0x3fc68a28
 8006b78:	509f79fb 	.word	0x509f79fb
 8006b7c:	3fd34413 	.word	0x3fd34413
 8006b80:	7ff00000 	.word	0x7ff00000
 8006b84:	08009dbe 	.word	0x08009dbe
 8006b88:	3ff80000 	.word	0x3ff80000
 8006b8c:	08009e78 	.word	0x08009e78
 8006b90:	08009e50 	.word	0x08009e50
 8006b94:	08009e41 	.word	0x08009e41
 8006b98:	07f1      	lsls	r1, r6, #31
 8006b9a:	d508      	bpl.n	8006bae <_dtoa_r+0x34e>
 8006b9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ba4:	f7f9 fd28 	bl	80005f8 <__aeabi_dmul>
 8006ba8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006bac:	3501      	adds	r5, #1
 8006bae:	1076      	asrs	r6, r6, #1
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	2e00      	cmp	r6, #0
 8006bb4:	d1f0      	bne.n	8006b98 <_dtoa_r+0x338>
 8006bb6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006bba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bbe:	f7f9 fe45 	bl	800084c <__aeabi_ddiv>
 8006bc2:	e9cd 0100 	strd	r0, r1, [sp]
 8006bc6:	e01a      	b.n	8006bfe <_dtoa_r+0x39e>
 8006bc8:	2502      	movs	r5, #2
 8006bca:	e7a3      	b.n	8006b14 <_dtoa_r+0x2b4>
 8006bcc:	f000 80a0 	beq.w	8006d10 <_dtoa_r+0x4b0>
 8006bd0:	f1ca 0600 	rsb	r6, sl, #0
 8006bd4:	4b9f      	ldr	r3, [pc, #636]	; (8006e54 <_dtoa_r+0x5f4>)
 8006bd6:	4fa0      	ldr	r7, [pc, #640]	; (8006e58 <_dtoa_r+0x5f8>)
 8006bd8:	f006 020f 	and.w	r2, r6, #15
 8006bdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006be8:	f7f9 fd06 	bl	80005f8 <__aeabi_dmul>
 8006bec:	e9cd 0100 	strd	r0, r1, [sp]
 8006bf0:	1136      	asrs	r6, r6, #4
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	2502      	movs	r5, #2
 8006bf6:	2e00      	cmp	r6, #0
 8006bf8:	d17f      	bne.n	8006cfa <_dtoa_r+0x49a>
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e1      	bne.n	8006bc2 <_dtoa_r+0x362>
 8006bfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f000 8087 	beq.w	8006d14 <_dtoa_r+0x4b4>
 8006c06:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	4b93      	ldr	r3, [pc, #588]	; (8006e5c <_dtoa_r+0x5fc>)
 8006c0e:	4630      	mov	r0, r6
 8006c10:	4639      	mov	r1, r7
 8006c12:	f7f9 ff63 	bl	8000adc <__aeabi_dcmplt>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	d07c      	beq.n	8006d14 <_dtoa_r+0x4b4>
 8006c1a:	f1b9 0f00 	cmp.w	r9, #0
 8006c1e:	d079      	beq.n	8006d14 <_dtoa_r+0x4b4>
 8006c20:	9b02      	ldr	r3, [sp, #8]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	dd35      	ble.n	8006c92 <_dtoa_r+0x432>
 8006c26:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006c2a:	9308      	str	r3, [sp, #32]
 8006c2c:	4639      	mov	r1, r7
 8006c2e:	2200      	movs	r2, #0
 8006c30:	4b8b      	ldr	r3, [pc, #556]	; (8006e60 <_dtoa_r+0x600>)
 8006c32:	4630      	mov	r0, r6
 8006c34:	f7f9 fce0 	bl	80005f8 <__aeabi_dmul>
 8006c38:	e9cd 0100 	strd	r0, r1, [sp]
 8006c3c:	9f02      	ldr	r7, [sp, #8]
 8006c3e:	3501      	adds	r5, #1
 8006c40:	4628      	mov	r0, r5
 8006c42:	f7f9 fc6f 	bl	8000524 <__aeabi_i2d>
 8006c46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c4a:	f7f9 fcd5 	bl	80005f8 <__aeabi_dmul>
 8006c4e:	2200      	movs	r2, #0
 8006c50:	4b84      	ldr	r3, [pc, #528]	; (8006e64 <_dtoa_r+0x604>)
 8006c52:	f7f9 fb1b 	bl	800028c <__adddf3>
 8006c56:	4605      	mov	r5, r0
 8006c58:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006c5c:	2f00      	cmp	r7, #0
 8006c5e:	d15d      	bne.n	8006d1c <_dtoa_r+0x4bc>
 8006c60:	2200      	movs	r2, #0
 8006c62:	4b81      	ldr	r3, [pc, #516]	; (8006e68 <_dtoa_r+0x608>)
 8006c64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c68:	f7f9 fb0e 	bl	8000288 <__aeabi_dsub>
 8006c6c:	462a      	mov	r2, r5
 8006c6e:	4633      	mov	r3, r6
 8006c70:	e9cd 0100 	strd	r0, r1, [sp]
 8006c74:	f7f9 ff50 	bl	8000b18 <__aeabi_dcmpgt>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	f040 8288 	bne.w	800718e <_dtoa_r+0x92e>
 8006c7e:	462a      	mov	r2, r5
 8006c80:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006c84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c88:	f7f9 ff28 	bl	8000adc <__aeabi_dcmplt>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	f040 827c 	bne.w	800718a <_dtoa_r+0x92a>
 8006c92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c96:	e9cd 2300 	strd	r2, r3, [sp]
 8006c9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	f2c0 8150 	blt.w	8006f42 <_dtoa_r+0x6e2>
 8006ca2:	f1ba 0f0e 	cmp.w	sl, #14
 8006ca6:	f300 814c 	bgt.w	8006f42 <_dtoa_r+0x6e2>
 8006caa:	4b6a      	ldr	r3, [pc, #424]	; (8006e54 <_dtoa_r+0x5f4>)
 8006cac:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006cb0:	ed93 7b00 	vldr	d7, [r3]
 8006cb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006cbc:	f280 80d8 	bge.w	8006e70 <_dtoa_r+0x610>
 8006cc0:	f1b9 0f00 	cmp.w	r9, #0
 8006cc4:	f300 80d4 	bgt.w	8006e70 <_dtoa_r+0x610>
 8006cc8:	f040 825e 	bne.w	8007188 <_dtoa_r+0x928>
 8006ccc:	2200      	movs	r2, #0
 8006cce:	4b66      	ldr	r3, [pc, #408]	; (8006e68 <_dtoa_r+0x608>)
 8006cd0:	ec51 0b17 	vmov	r0, r1, d7
 8006cd4:	f7f9 fc90 	bl	80005f8 <__aeabi_dmul>
 8006cd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cdc:	f7f9 ff12 	bl	8000b04 <__aeabi_dcmpge>
 8006ce0:	464f      	mov	r7, r9
 8006ce2:	464e      	mov	r6, r9
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	f040 8234 	bne.w	8007152 <_dtoa_r+0x8f2>
 8006cea:	2331      	movs	r3, #49	; 0x31
 8006cec:	f10b 0501 	add.w	r5, fp, #1
 8006cf0:	f88b 3000 	strb.w	r3, [fp]
 8006cf4:	f10a 0a01 	add.w	sl, sl, #1
 8006cf8:	e22f      	b.n	800715a <_dtoa_r+0x8fa>
 8006cfa:	07f2      	lsls	r2, r6, #31
 8006cfc:	d505      	bpl.n	8006d0a <_dtoa_r+0x4aa>
 8006cfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d02:	f7f9 fc79 	bl	80005f8 <__aeabi_dmul>
 8006d06:	3501      	adds	r5, #1
 8006d08:	2301      	movs	r3, #1
 8006d0a:	1076      	asrs	r6, r6, #1
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	e772      	b.n	8006bf6 <_dtoa_r+0x396>
 8006d10:	2502      	movs	r5, #2
 8006d12:	e774      	b.n	8006bfe <_dtoa_r+0x39e>
 8006d14:	f8cd a020 	str.w	sl, [sp, #32]
 8006d18:	464f      	mov	r7, r9
 8006d1a:	e791      	b.n	8006c40 <_dtoa_r+0x3e0>
 8006d1c:	4b4d      	ldr	r3, [pc, #308]	; (8006e54 <_dtoa_r+0x5f4>)
 8006d1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d22:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d047      	beq.n	8006dbc <_dtoa_r+0x55c>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	2000      	movs	r0, #0
 8006d32:	494e      	ldr	r1, [pc, #312]	; (8006e6c <_dtoa_r+0x60c>)
 8006d34:	f7f9 fd8a 	bl	800084c <__aeabi_ddiv>
 8006d38:	462a      	mov	r2, r5
 8006d3a:	4633      	mov	r3, r6
 8006d3c:	f7f9 faa4 	bl	8000288 <__aeabi_dsub>
 8006d40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006d44:	465d      	mov	r5, fp
 8006d46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d4a:	f7f9 ff05 	bl	8000b58 <__aeabi_d2iz>
 8006d4e:	4606      	mov	r6, r0
 8006d50:	f7f9 fbe8 	bl	8000524 <__aeabi_i2d>
 8006d54:	4602      	mov	r2, r0
 8006d56:	460b      	mov	r3, r1
 8006d58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d5c:	f7f9 fa94 	bl	8000288 <__aeabi_dsub>
 8006d60:	3630      	adds	r6, #48	; 0x30
 8006d62:	f805 6b01 	strb.w	r6, [r5], #1
 8006d66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006d6a:	e9cd 0100 	strd	r0, r1, [sp]
 8006d6e:	f7f9 feb5 	bl	8000adc <__aeabi_dcmplt>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d163      	bne.n	8006e3e <_dtoa_r+0x5de>
 8006d76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	4937      	ldr	r1, [pc, #220]	; (8006e5c <_dtoa_r+0x5fc>)
 8006d7e:	f7f9 fa83 	bl	8000288 <__aeabi_dsub>
 8006d82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006d86:	f7f9 fea9 	bl	8000adc <__aeabi_dcmplt>
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	f040 80b7 	bne.w	8006efe <_dtoa_r+0x69e>
 8006d90:	eba5 030b 	sub.w	r3, r5, fp
 8006d94:	429f      	cmp	r7, r3
 8006d96:	f77f af7c 	ble.w	8006c92 <_dtoa_r+0x432>
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	4b30      	ldr	r3, [pc, #192]	; (8006e60 <_dtoa_r+0x600>)
 8006d9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006da2:	f7f9 fc29 	bl	80005f8 <__aeabi_dmul>
 8006da6:	2200      	movs	r2, #0
 8006da8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006dac:	4b2c      	ldr	r3, [pc, #176]	; (8006e60 <_dtoa_r+0x600>)
 8006dae:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006db2:	f7f9 fc21 	bl	80005f8 <__aeabi_dmul>
 8006db6:	e9cd 0100 	strd	r0, r1, [sp]
 8006dba:	e7c4      	b.n	8006d46 <_dtoa_r+0x4e6>
 8006dbc:	462a      	mov	r2, r5
 8006dbe:	4633      	mov	r3, r6
 8006dc0:	f7f9 fc1a 	bl	80005f8 <__aeabi_dmul>
 8006dc4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006dc8:	eb0b 0507 	add.w	r5, fp, r7
 8006dcc:	465e      	mov	r6, fp
 8006dce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006dd2:	f7f9 fec1 	bl	8000b58 <__aeabi_d2iz>
 8006dd6:	4607      	mov	r7, r0
 8006dd8:	f7f9 fba4 	bl	8000524 <__aeabi_i2d>
 8006ddc:	3730      	adds	r7, #48	; 0x30
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006de6:	f7f9 fa4f 	bl	8000288 <__aeabi_dsub>
 8006dea:	f806 7b01 	strb.w	r7, [r6], #1
 8006dee:	42ae      	cmp	r6, r5
 8006df0:	e9cd 0100 	strd	r0, r1, [sp]
 8006df4:	f04f 0200 	mov.w	r2, #0
 8006df8:	d126      	bne.n	8006e48 <_dtoa_r+0x5e8>
 8006dfa:	4b1c      	ldr	r3, [pc, #112]	; (8006e6c <_dtoa_r+0x60c>)
 8006dfc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e00:	f7f9 fa44 	bl	800028c <__adddf3>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e0c:	f7f9 fe84 	bl	8000b18 <__aeabi_dcmpgt>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	d174      	bne.n	8006efe <_dtoa_r+0x69e>
 8006e14:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006e18:	2000      	movs	r0, #0
 8006e1a:	4914      	ldr	r1, [pc, #80]	; (8006e6c <_dtoa_r+0x60c>)
 8006e1c:	f7f9 fa34 	bl	8000288 <__aeabi_dsub>
 8006e20:	4602      	mov	r2, r0
 8006e22:	460b      	mov	r3, r1
 8006e24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e28:	f7f9 fe58 	bl	8000adc <__aeabi_dcmplt>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	f43f af30 	beq.w	8006c92 <_dtoa_r+0x432>
 8006e32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e36:	2b30      	cmp	r3, #48	; 0x30
 8006e38:	f105 32ff 	add.w	r2, r5, #4294967295
 8006e3c:	d002      	beq.n	8006e44 <_dtoa_r+0x5e4>
 8006e3e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006e42:	e04a      	b.n	8006eda <_dtoa_r+0x67a>
 8006e44:	4615      	mov	r5, r2
 8006e46:	e7f4      	b.n	8006e32 <_dtoa_r+0x5d2>
 8006e48:	4b05      	ldr	r3, [pc, #20]	; (8006e60 <_dtoa_r+0x600>)
 8006e4a:	f7f9 fbd5 	bl	80005f8 <__aeabi_dmul>
 8006e4e:	e9cd 0100 	strd	r0, r1, [sp]
 8006e52:	e7bc      	b.n	8006dce <_dtoa_r+0x56e>
 8006e54:	08009e78 	.word	0x08009e78
 8006e58:	08009e50 	.word	0x08009e50
 8006e5c:	3ff00000 	.word	0x3ff00000
 8006e60:	40240000 	.word	0x40240000
 8006e64:	401c0000 	.word	0x401c0000
 8006e68:	40140000 	.word	0x40140000
 8006e6c:	3fe00000 	.word	0x3fe00000
 8006e70:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006e74:	465d      	mov	r5, fp
 8006e76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e7a:	4630      	mov	r0, r6
 8006e7c:	4639      	mov	r1, r7
 8006e7e:	f7f9 fce5 	bl	800084c <__aeabi_ddiv>
 8006e82:	f7f9 fe69 	bl	8000b58 <__aeabi_d2iz>
 8006e86:	4680      	mov	r8, r0
 8006e88:	f7f9 fb4c 	bl	8000524 <__aeabi_i2d>
 8006e8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e90:	f7f9 fbb2 	bl	80005f8 <__aeabi_dmul>
 8006e94:	4602      	mov	r2, r0
 8006e96:	460b      	mov	r3, r1
 8006e98:	4630      	mov	r0, r6
 8006e9a:	4639      	mov	r1, r7
 8006e9c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006ea0:	f7f9 f9f2 	bl	8000288 <__aeabi_dsub>
 8006ea4:	f805 6b01 	strb.w	r6, [r5], #1
 8006ea8:	eba5 060b 	sub.w	r6, r5, fp
 8006eac:	45b1      	cmp	r9, r6
 8006eae:	4602      	mov	r2, r0
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	d139      	bne.n	8006f28 <_dtoa_r+0x6c8>
 8006eb4:	f7f9 f9ea 	bl	800028c <__adddf3>
 8006eb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ebc:	4606      	mov	r6, r0
 8006ebe:	460f      	mov	r7, r1
 8006ec0:	f7f9 fe2a 	bl	8000b18 <__aeabi_dcmpgt>
 8006ec4:	b9c8      	cbnz	r0, 8006efa <_dtoa_r+0x69a>
 8006ec6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006eca:	4630      	mov	r0, r6
 8006ecc:	4639      	mov	r1, r7
 8006ece:	f7f9 fdfb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ed2:	b110      	cbz	r0, 8006eda <_dtoa_r+0x67a>
 8006ed4:	f018 0f01 	tst.w	r8, #1
 8006ed8:	d10f      	bne.n	8006efa <_dtoa_r+0x69a>
 8006eda:	9904      	ldr	r1, [sp, #16]
 8006edc:	4620      	mov	r0, r4
 8006ede:	f000 fe0a 	bl	8007af6 <_Bfree>
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ee6:	702b      	strb	r3, [r5, #0]
 8006ee8:	f10a 0301 	add.w	r3, sl, #1
 8006eec:	6013      	str	r3, [r2, #0]
 8006eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f000 8241 	beq.w	8007378 <_dtoa_r+0xb18>
 8006ef6:	601d      	str	r5, [r3, #0]
 8006ef8:	e23e      	b.n	8007378 <_dtoa_r+0xb18>
 8006efa:	f8cd a020 	str.w	sl, [sp, #32]
 8006efe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006f02:	2a39      	cmp	r2, #57	; 0x39
 8006f04:	f105 33ff 	add.w	r3, r5, #4294967295
 8006f08:	d108      	bne.n	8006f1c <_dtoa_r+0x6bc>
 8006f0a:	459b      	cmp	fp, r3
 8006f0c:	d10a      	bne.n	8006f24 <_dtoa_r+0x6c4>
 8006f0e:	9b08      	ldr	r3, [sp, #32]
 8006f10:	3301      	adds	r3, #1
 8006f12:	9308      	str	r3, [sp, #32]
 8006f14:	2330      	movs	r3, #48	; 0x30
 8006f16:	f88b 3000 	strb.w	r3, [fp]
 8006f1a:	465b      	mov	r3, fp
 8006f1c:	781a      	ldrb	r2, [r3, #0]
 8006f1e:	3201      	adds	r2, #1
 8006f20:	701a      	strb	r2, [r3, #0]
 8006f22:	e78c      	b.n	8006e3e <_dtoa_r+0x5de>
 8006f24:	461d      	mov	r5, r3
 8006f26:	e7ea      	b.n	8006efe <_dtoa_r+0x69e>
 8006f28:	2200      	movs	r2, #0
 8006f2a:	4b9b      	ldr	r3, [pc, #620]	; (8007198 <_dtoa_r+0x938>)
 8006f2c:	f7f9 fb64 	bl	80005f8 <__aeabi_dmul>
 8006f30:	2200      	movs	r2, #0
 8006f32:	2300      	movs	r3, #0
 8006f34:	4606      	mov	r6, r0
 8006f36:	460f      	mov	r7, r1
 8006f38:	f7f9 fdc6 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	d09a      	beq.n	8006e76 <_dtoa_r+0x616>
 8006f40:	e7cb      	b.n	8006eda <_dtoa_r+0x67a>
 8006f42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f44:	2a00      	cmp	r2, #0
 8006f46:	f000 808b 	beq.w	8007060 <_dtoa_r+0x800>
 8006f4a:	9a06      	ldr	r2, [sp, #24]
 8006f4c:	2a01      	cmp	r2, #1
 8006f4e:	dc6e      	bgt.n	800702e <_dtoa_r+0x7ce>
 8006f50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006f52:	2a00      	cmp	r2, #0
 8006f54:	d067      	beq.n	8007026 <_dtoa_r+0x7c6>
 8006f56:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006f5a:	9f07      	ldr	r7, [sp, #28]
 8006f5c:	9d05      	ldr	r5, [sp, #20]
 8006f5e:	9a05      	ldr	r2, [sp, #20]
 8006f60:	2101      	movs	r1, #1
 8006f62:	441a      	add	r2, r3
 8006f64:	4620      	mov	r0, r4
 8006f66:	9205      	str	r2, [sp, #20]
 8006f68:	4498      	add	r8, r3
 8006f6a:	f000 fea2 	bl	8007cb2 <__i2b>
 8006f6e:	4606      	mov	r6, r0
 8006f70:	2d00      	cmp	r5, #0
 8006f72:	dd0c      	ble.n	8006f8e <_dtoa_r+0x72e>
 8006f74:	f1b8 0f00 	cmp.w	r8, #0
 8006f78:	dd09      	ble.n	8006f8e <_dtoa_r+0x72e>
 8006f7a:	4545      	cmp	r5, r8
 8006f7c:	9a05      	ldr	r2, [sp, #20]
 8006f7e:	462b      	mov	r3, r5
 8006f80:	bfa8      	it	ge
 8006f82:	4643      	movge	r3, r8
 8006f84:	1ad2      	subs	r2, r2, r3
 8006f86:	9205      	str	r2, [sp, #20]
 8006f88:	1aed      	subs	r5, r5, r3
 8006f8a:	eba8 0803 	sub.w	r8, r8, r3
 8006f8e:	9b07      	ldr	r3, [sp, #28]
 8006f90:	b1eb      	cbz	r3, 8006fce <_dtoa_r+0x76e>
 8006f92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d067      	beq.n	8007068 <_dtoa_r+0x808>
 8006f98:	b18f      	cbz	r7, 8006fbe <_dtoa_r+0x75e>
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	463a      	mov	r2, r7
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f000 ff26 	bl	8007df0 <__pow5mult>
 8006fa4:	9a04      	ldr	r2, [sp, #16]
 8006fa6:	4601      	mov	r1, r0
 8006fa8:	4606      	mov	r6, r0
 8006faa:	4620      	mov	r0, r4
 8006fac:	f000 fe8a 	bl	8007cc4 <__multiply>
 8006fb0:	9904      	ldr	r1, [sp, #16]
 8006fb2:	9008      	str	r0, [sp, #32]
 8006fb4:	4620      	mov	r0, r4
 8006fb6:	f000 fd9e 	bl	8007af6 <_Bfree>
 8006fba:	9b08      	ldr	r3, [sp, #32]
 8006fbc:	9304      	str	r3, [sp, #16]
 8006fbe:	9b07      	ldr	r3, [sp, #28]
 8006fc0:	1bda      	subs	r2, r3, r7
 8006fc2:	d004      	beq.n	8006fce <_dtoa_r+0x76e>
 8006fc4:	9904      	ldr	r1, [sp, #16]
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f000 ff12 	bl	8007df0 <__pow5mult>
 8006fcc:	9004      	str	r0, [sp, #16]
 8006fce:	2101      	movs	r1, #1
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	f000 fe6e 	bl	8007cb2 <__i2b>
 8006fd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fd8:	4607      	mov	r7, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 81d0 	beq.w	8007380 <_dtoa_r+0xb20>
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	4620      	mov	r0, r4
 8006fe6:	f000 ff03 	bl	8007df0 <__pow5mult>
 8006fea:	9b06      	ldr	r3, [sp, #24]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	4607      	mov	r7, r0
 8006ff0:	dc40      	bgt.n	8007074 <_dtoa_r+0x814>
 8006ff2:	9b00      	ldr	r3, [sp, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d139      	bne.n	800706c <_dtoa_r+0x80c>
 8006ff8:	9b01      	ldr	r3, [sp, #4]
 8006ffa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d136      	bne.n	8007070 <_dtoa_r+0x810>
 8007002:	9b01      	ldr	r3, [sp, #4]
 8007004:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007008:	0d1b      	lsrs	r3, r3, #20
 800700a:	051b      	lsls	r3, r3, #20
 800700c:	b12b      	cbz	r3, 800701a <_dtoa_r+0x7ba>
 800700e:	9b05      	ldr	r3, [sp, #20]
 8007010:	3301      	adds	r3, #1
 8007012:	9305      	str	r3, [sp, #20]
 8007014:	f108 0801 	add.w	r8, r8, #1
 8007018:	2301      	movs	r3, #1
 800701a:	9307      	str	r3, [sp, #28]
 800701c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800701e:	2b00      	cmp	r3, #0
 8007020:	d12a      	bne.n	8007078 <_dtoa_r+0x818>
 8007022:	2001      	movs	r0, #1
 8007024:	e030      	b.n	8007088 <_dtoa_r+0x828>
 8007026:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007028:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800702c:	e795      	b.n	8006f5a <_dtoa_r+0x6fa>
 800702e:	9b07      	ldr	r3, [sp, #28]
 8007030:	f109 37ff 	add.w	r7, r9, #4294967295
 8007034:	42bb      	cmp	r3, r7
 8007036:	bfbf      	itttt	lt
 8007038:	9b07      	ldrlt	r3, [sp, #28]
 800703a:	9707      	strlt	r7, [sp, #28]
 800703c:	1afa      	sublt	r2, r7, r3
 800703e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007040:	bfbb      	ittet	lt
 8007042:	189b      	addlt	r3, r3, r2
 8007044:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007046:	1bdf      	subge	r7, r3, r7
 8007048:	2700      	movlt	r7, #0
 800704a:	f1b9 0f00 	cmp.w	r9, #0
 800704e:	bfb5      	itete	lt
 8007050:	9b05      	ldrlt	r3, [sp, #20]
 8007052:	9d05      	ldrge	r5, [sp, #20]
 8007054:	eba3 0509 	sublt.w	r5, r3, r9
 8007058:	464b      	movge	r3, r9
 800705a:	bfb8      	it	lt
 800705c:	2300      	movlt	r3, #0
 800705e:	e77e      	b.n	8006f5e <_dtoa_r+0x6fe>
 8007060:	9f07      	ldr	r7, [sp, #28]
 8007062:	9d05      	ldr	r5, [sp, #20]
 8007064:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007066:	e783      	b.n	8006f70 <_dtoa_r+0x710>
 8007068:	9a07      	ldr	r2, [sp, #28]
 800706a:	e7ab      	b.n	8006fc4 <_dtoa_r+0x764>
 800706c:	2300      	movs	r3, #0
 800706e:	e7d4      	b.n	800701a <_dtoa_r+0x7ba>
 8007070:	9b00      	ldr	r3, [sp, #0]
 8007072:	e7d2      	b.n	800701a <_dtoa_r+0x7ba>
 8007074:	2300      	movs	r3, #0
 8007076:	9307      	str	r3, [sp, #28]
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800707e:	6918      	ldr	r0, [r3, #16]
 8007080:	f000 fdc9 	bl	8007c16 <__hi0bits>
 8007084:	f1c0 0020 	rsb	r0, r0, #32
 8007088:	4440      	add	r0, r8
 800708a:	f010 001f 	ands.w	r0, r0, #31
 800708e:	d047      	beq.n	8007120 <_dtoa_r+0x8c0>
 8007090:	f1c0 0320 	rsb	r3, r0, #32
 8007094:	2b04      	cmp	r3, #4
 8007096:	dd3b      	ble.n	8007110 <_dtoa_r+0x8b0>
 8007098:	9b05      	ldr	r3, [sp, #20]
 800709a:	f1c0 001c 	rsb	r0, r0, #28
 800709e:	4403      	add	r3, r0
 80070a0:	9305      	str	r3, [sp, #20]
 80070a2:	4405      	add	r5, r0
 80070a4:	4480      	add	r8, r0
 80070a6:	9b05      	ldr	r3, [sp, #20]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	dd05      	ble.n	80070b8 <_dtoa_r+0x858>
 80070ac:	461a      	mov	r2, r3
 80070ae:	9904      	ldr	r1, [sp, #16]
 80070b0:	4620      	mov	r0, r4
 80070b2:	f000 feeb 	bl	8007e8c <__lshift>
 80070b6:	9004      	str	r0, [sp, #16]
 80070b8:	f1b8 0f00 	cmp.w	r8, #0
 80070bc:	dd05      	ble.n	80070ca <_dtoa_r+0x86a>
 80070be:	4639      	mov	r1, r7
 80070c0:	4642      	mov	r2, r8
 80070c2:	4620      	mov	r0, r4
 80070c4:	f000 fee2 	bl	8007e8c <__lshift>
 80070c8:	4607      	mov	r7, r0
 80070ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070cc:	b353      	cbz	r3, 8007124 <_dtoa_r+0x8c4>
 80070ce:	4639      	mov	r1, r7
 80070d0:	9804      	ldr	r0, [sp, #16]
 80070d2:	f000 ff2f 	bl	8007f34 <__mcmp>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	da24      	bge.n	8007124 <_dtoa_r+0x8c4>
 80070da:	2300      	movs	r3, #0
 80070dc:	220a      	movs	r2, #10
 80070de:	9904      	ldr	r1, [sp, #16]
 80070e0:	4620      	mov	r0, r4
 80070e2:	f000 fd1f 	bl	8007b24 <__multadd>
 80070e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070e8:	9004      	str	r0, [sp, #16]
 80070ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f000 814d 	beq.w	800738e <_dtoa_r+0xb2e>
 80070f4:	2300      	movs	r3, #0
 80070f6:	4631      	mov	r1, r6
 80070f8:	220a      	movs	r2, #10
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 fd12 	bl	8007b24 <__multadd>
 8007100:	9b02      	ldr	r3, [sp, #8]
 8007102:	2b00      	cmp	r3, #0
 8007104:	4606      	mov	r6, r0
 8007106:	dc4f      	bgt.n	80071a8 <_dtoa_r+0x948>
 8007108:	9b06      	ldr	r3, [sp, #24]
 800710a:	2b02      	cmp	r3, #2
 800710c:	dd4c      	ble.n	80071a8 <_dtoa_r+0x948>
 800710e:	e011      	b.n	8007134 <_dtoa_r+0x8d4>
 8007110:	d0c9      	beq.n	80070a6 <_dtoa_r+0x846>
 8007112:	9a05      	ldr	r2, [sp, #20]
 8007114:	331c      	adds	r3, #28
 8007116:	441a      	add	r2, r3
 8007118:	9205      	str	r2, [sp, #20]
 800711a:	441d      	add	r5, r3
 800711c:	4498      	add	r8, r3
 800711e:	e7c2      	b.n	80070a6 <_dtoa_r+0x846>
 8007120:	4603      	mov	r3, r0
 8007122:	e7f6      	b.n	8007112 <_dtoa_r+0x8b2>
 8007124:	f1b9 0f00 	cmp.w	r9, #0
 8007128:	dc38      	bgt.n	800719c <_dtoa_r+0x93c>
 800712a:	9b06      	ldr	r3, [sp, #24]
 800712c:	2b02      	cmp	r3, #2
 800712e:	dd35      	ble.n	800719c <_dtoa_r+0x93c>
 8007130:	f8cd 9008 	str.w	r9, [sp, #8]
 8007134:	9b02      	ldr	r3, [sp, #8]
 8007136:	b963      	cbnz	r3, 8007152 <_dtoa_r+0x8f2>
 8007138:	4639      	mov	r1, r7
 800713a:	2205      	movs	r2, #5
 800713c:	4620      	mov	r0, r4
 800713e:	f000 fcf1 	bl	8007b24 <__multadd>
 8007142:	4601      	mov	r1, r0
 8007144:	4607      	mov	r7, r0
 8007146:	9804      	ldr	r0, [sp, #16]
 8007148:	f000 fef4 	bl	8007f34 <__mcmp>
 800714c:	2800      	cmp	r0, #0
 800714e:	f73f adcc 	bgt.w	8006cea <_dtoa_r+0x48a>
 8007152:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007154:	465d      	mov	r5, fp
 8007156:	ea6f 0a03 	mvn.w	sl, r3
 800715a:	f04f 0900 	mov.w	r9, #0
 800715e:	4639      	mov	r1, r7
 8007160:	4620      	mov	r0, r4
 8007162:	f000 fcc8 	bl	8007af6 <_Bfree>
 8007166:	2e00      	cmp	r6, #0
 8007168:	f43f aeb7 	beq.w	8006eda <_dtoa_r+0x67a>
 800716c:	f1b9 0f00 	cmp.w	r9, #0
 8007170:	d005      	beq.n	800717e <_dtoa_r+0x91e>
 8007172:	45b1      	cmp	r9, r6
 8007174:	d003      	beq.n	800717e <_dtoa_r+0x91e>
 8007176:	4649      	mov	r1, r9
 8007178:	4620      	mov	r0, r4
 800717a:	f000 fcbc 	bl	8007af6 <_Bfree>
 800717e:	4631      	mov	r1, r6
 8007180:	4620      	mov	r0, r4
 8007182:	f000 fcb8 	bl	8007af6 <_Bfree>
 8007186:	e6a8      	b.n	8006eda <_dtoa_r+0x67a>
 8007188:	2700      	movs	r7, #0
 800718a:	463e      	mov	r6, r7
 800718c:	e7e1      	b.n	8007152 <_dtoa_r+0x8f2>
 800718e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007192:	463e      	mov	r6, r7
 8007194:	e5a9      	b.n	8006cea <_dtoa_r+0x48a>
 8007196:	bf00      	nop
 8007198:	40240000 	.word	0x40240000
 800719c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800719e:	f8cd 9008 	str.w	r9, [sp, #8]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f000 80fa 	beq.w	800739c <_dtoa_r+0xb3c>
 80071a8:	2d00      	cmp	r5, #0
 80071aa:	dd05      	ble.n	80071b8 <_dtoa_r+0x958>
 80071ac:	4631      	mov	r1, r6
 80071ae:	462a      	mov	r2, r5
 80071b0:	4620      	mov	r0, r4
 80071b2:	f000 fe6b 	bl	8007e8c <__lshift>
 80071b6:	4606      	mov	r6, r0
 80071b8:	9b07      	ldr	r3, [sp, #28]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d04c      	beq.n	8007258 <_dtoa_r+0x9f8>
 80071be:	6871      	ldr	r1, [r6, #4]
 80071c0:	4620      	mov	r0, r4
 80071c2:	f000 fc64 	bl	8007a8e <_Balloc>
 80071c6:	6932      	ldr	r2, [r6, #16]
 80071c8:	3202      	adds	r2, #2
 80071ca:	4605      	mov	r5, r0
 80071cc:	0092      	lsls	r2, r2, #2
 80071ce:	f106 010c 	add.w	r1, r6, #12
 80071d2:	300c      	adds	r0, #12
 80071d4:	f000 fc50 	bl	8007a78 <memcpy>
 80071d8:	2201      	movs	r2, #1
 80071da:	4629      	mov	r1, r5
 80071dc:	4620      	mov	r0, r4
 80071de:	f000 fe55 	bl	8007e8c <__lshift>
 80071e2:	9b00      	ldr	r3, [sp, #0]
 80071e4:	f8cd b014 	str.w	fp, [sp, #20]
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	46b1      	mov	r9, r6
 80071ee:	9307      	str	r3, [sp, #28]
 80071f0:	4606      	mov	r6, r0
 80071f2:	4639      	mov	r1, r7
 80071f4:	9804      	ldr	r0, [sp, #16]
 80071f6:	f7ff faa5 	bl	8006744 <quorem>
 80071fa:	4649      	mov	r1, r9
 80071fc:	4605      	mov	r5, r0
 80071fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007202:	9804      	ldr	r0, [sp, #16]
 8007204:	f000 fe96 	bl	8007f34 <__mcmp>
 8007208:	4632      	mov	r2, r6
 800720a:	9000      	str	r0, [sp, #0]
 800720c:	4639      	mov	r1, r7
 800720e:	4620      	mov	r0, r4
 8007210:	f000 feaa 	bl	8007f68 <__mdiff>
 8007214:	68c3      	ldr	r3, [r0, #12]
 8007216:	4602      	mov	r2, r0
 8007218:	bb03      	cbnz	r3, 800725c <_dtoa_r+0x9fc>
 800721a:	4601      	mov	r1, r0
 800721c:	9008      	str	r0, [sp, #32]
 800721e:	9804      	ldr	r0, [sp, #16]
 8007220:	f000 fe88 	bl	8007f34 <__mcmp>
 8007224:	9a08      	ldr	r2, [sp, #32]
 8007226:	4603      	mov	r3, r0
 8007228:	4611      	mov	r1, r2
 800722a:	4620      	mov	r0, r4
 800722c:	9308      	str	r3, [sp, #32]
 800722e:	f000 fc62 	bl	8007af6 <_Bfree>
 8007232:	9b08      	ldr	r3, [sp, #32]
 8007234:	b9a3      	cbnz	r3, 8007260 <_dtoa_r+0xa00>
 8007236:	9a06      	ldr	r2, [sp, #24]
 8007238:	b992      	cbnz	r2, 8007260 <_dtoa_r+0xa00>
 800723a:	9a07      	ldr	r2, [sp, #28]
 800723c:	b982      	cbnz	r2, 8007260 <_dtoa_r+0xa00>
 800723e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007242:	d029      	beq.n	8007298 <_dtoa_r+0xa38>
 8007244:	9b00      	ldr	r3, [sp, #0]
 8007246:	2b00      	cmp	r3, #0
 8007248:	dd01      	ble.n	800724e <_dtoa_r+0x9ee>
 800724a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800724e:	9b05      	ldr	r3, [sp, #20]
 8007250:	1c5d      	adds	r5, r3, #1
 8007252:	f883 8000 	strb.w	r8, [r3]
 8007256:	e782      	b.n	800715e <_dtoa_r+0x8fe>
 8007258:	4630      	mov	r0, r6
 800725a:	e7c2      	b.n	80071e2 <_dtoa_r+0x982>
 800725c:	2301      	movs	r3, #1
 800725e:	e7e3      	b.n	8007228 <_dtoa_r+0x9c8>
 8007260:	9a00      	ldr	r2, [sp, #0]
 8007262:	2a00      	cmp	r2, #0
 8007264:	db04      	blt.n	8007270 <_dtoa_r+0xa10>
 8007266:	d125      	bne.n	80072b4 <_dtoa_r+0xa54>
 8007268:	9a06      	ldr	r2, [sp, #24]
 800726a:	bb1a      	cbnz	r2, 80072b4 <_dtoa_r+0xa54>
 800726c:	9a07      	ldr	r2, [sp, #28]
 800726e:	bb0a      	cbnz	r2, 80072b4 <_dtoa_r+0xa54>
 8007270:	2b00      	cmp	r3, #0
 8007272:	ddec      	ble.n	800724e <_dtoa_r+0x9ee>
 8007274:	2201      	movs	r2, #1
 8007276:	9904      	ldr	r1, [sp, #16]
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fe07 	bl	8007e8c <__lshift>
 800727e:	4639      	mov	r1, r7
 8007280:	9004      	str	r0, [sp, #16]
 8007282:	f000 fe57 	bl	8007f34 <__mcmp>
 8007286:	2800      	cmp	r0, #0
 8007288:	dc03      	bgt.n	8007292 <_dtoa_r+0xa32>
 800728a:	d1e0      	bne.n	800724e <_dtoa_r+0x9ee>
 800728c:	f018 0f01 	tst.w	r8, #1
 8007290:	d0dd      	beq.n	800724e <_dtoa_r+0x9ee>
 8007292:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007296:	d1d8      	bne.n	800724a <_dtoa_r+0x9ea>
 8007298:	9b05      	ldr	r3, [sp, #20]
 800729a:	9a05      	ldr	r2, [sp, #20]
 800729c:	1c5d      	adds	r5, r3, #1
 800729e:	2339      	movs	r3, #57	; 0x39
 80072a0:	7013      	strb	r3, [r2, #0]
 80072a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80072a6:	2b39      	cmp	r3, #57	; 0x39
 80072a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80072ac:	d04f      	beq.n	800734e <_dtoa_r+0xaee>
 80072ae:	3301      	adds	r3, #1
 80072b0:	7013      	strb	r3, [r2, #0]
 80072b2:	e754      	b.n	800715e <_dtoa_r+0x8fe>
 80072b4:	9a05      	ldr	r2, [sp, #20]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f102 0501 	add.w	r5, r2, #1
 80072bc:	dd06      	ble.n	80072cc <_dtoa_r+0xa6c>
 80072be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80072c2:	d0e9      	beq.n	8007298 <_dtoa_r+0xa38>
 80072c4:	f108 0801 	add.w	r8, r8, #1
 80072c8:	9b05      	ldr	r3, [sp, #20]
 80072ca:	e7c2      	b.n	8007252 <_dtoa_r+0x9f2>
 80072cc:	9a02      	ldr	r2, [sp, #8]
 80072ce:	f805 8c01 	strb.w	r8, [r5, #-1]
 80072d2:	eba5 030b 	sub.w	r3, r5, fp
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d021      	beq.n	800731e <_dtoa_r+0xabe>
 80072da:	2300      	movs	r3, #0
 80072dc:	220a      	movs	r2, #10
 80072de:	9904      	ldr	r1, [sp, #16]
 80072e0:	4620      	mov	r0, r4
 80072e2:	f000 fc1f 	bl	8007b24 <__multadd>
 80072e6:	45b1      	cmp	r9, r6
 80072e8:	9004      	str	r0, [sp, #16]
 80072ea:	f04f 0300 	mov.w	r3, #0
 80072ee:	f04f 020a 	mov.w	r2, #10
 80072f2:	4649      	mov	r1, r9
 80072f4:	4620      	mov	r0, r4
 80072f6:	d105      	bne.n	8007304 <_dtoa_r+0xaa4>
 80072f8:	f000 fc14 	bl	8007b24 <__multadd>
 80072fc:	4681      	mov	r9, r0
 80072fe:	4606      	mov	r6, r0
 8007300:	9505      	str	r5, [sp, #20]
 8007302:	e776      	b.n	80071f2 <_dtoa_r+0x992>
 8007304:	f000 fc0e 	bl	8007b24 <__multadd>
 8007308:	4631      	mov	r1, r6
 800730a:	4681      	mov	r9, r0
 800730c:	2300      	movs	r3, #0
 800730e:	220a      	movs	r2, #10
 8007310:	4620      	mov	r0, r4
 8007312:	f000 fc07 	bl	8007b24 <__multadd>
 8007316:	4606      	mov	r6, r0
 8007318:	e7f2      	b.n	8007300 <_dtoa_r+0xaa0>
 800731a:	f04f 0900 	mov.w	r9, #0
 800731e:	2201      	movs	r2, #1
 8007320:	9904      	ldr	r1, [sp, #16]
 8007322:	4620      	mov	r0, r4
 8007324:	f000 fdb2 	bl	8007e8c <__lshift>
 8007328:	4639      	mov	r1, r7
 800732a:	9004      	str	r0, [sp, #16]
 800732c:	f000 fe02 	bl	8007f34 <__mcmp>
 8007330:	2800      	cmp	r0, #0
 8007332:	dcb6      	bgt.n	80072a2 <_dtoa_r+0xa42>
 8007334:	d102      	bne.n	800733c <_dtoa_r+0xadc>
 8007336:	f018 0f01 	tst.w	r8, #1
 800733a:	d1b2      	bne.n	80072a2 <_dtoa_r+0xa42>
 800733c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007340:	2b30      	cmp	r3, #48	; 0x30
 8007342:	f105 32ff 	add.w	r2, r5, #4294967295
 8007346:	f47f af0a 	bne.w	800715e <_dtoa_r+0x8fe>
 800734a:	4615      	mov	r5, r2
 800734c:	e7f6      	b.n	800733c <_dtoa_r+0xadc>
 800734e:	4593      	cmp	fp, r2
 8007350:	d105      	bne.n	800735e <_dtoa_r+0xafe>
 8007352:	2331      	movs	r3, #49	; 0x31
 8007354:	f10a 0a01 	add.w	sl, sl, #1
 8007358:	f88b 3000 	strb.w	r3, [fp]
 800735c:	e6ff      	b.n	800715e <_dtoa_r+0x8fe>
 800735e:	4615      	mov	r5, r2
 8007360:	e79f      	b.n	80072a2 <_dtoa_r+0xa42>
 8007362:	f8df b064 	ldr.w	fp, [pc, #100]	; 80073c8 <_dtoa_r+0xb68>
 8007366:	e007      	b.n	8007378 <_dtoa_r+0xb18>
 8007368:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800736a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80073cc <_dtoa_r+0xb6c>
 800736e:	b11b      	cbz	r3, 8007378 <_dtoa_r+0xb18>
 8007370:	f10b 0308 	add.w	r3, fp, #8
 8007374:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007376:	6013      	str	r3, [r2, #0]
 8007378:	4658      	mov	r0, fp
 800737a:	b017      	add	sp, #92	; 0x5c
 800737c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007380:	9b06      	ldr	r3, [sp, #24]
 8007382:	2b01      	cmp	r3, #1
 8007384:	f77f ae35 	ble.w	8006ff2 <_dtoa_r+0x792>
 8007388:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800738a:	9307      	str	r3, [sp, #28]
 800738c:	e649      	b.n	8007022 <_dtoa_r+0x7c2>
 800738e:	9b02      	ldr	r3, [sp, #8]
 8007390:	2b00      	cmp	r3, #0
 8007392:	dc03      	bgt.n	800739c <_dtoa_r+0xb3c>
 8007394:	9b06      	ldr	r3, [sp, #24]
 8007396:	2b02      	cmp	r3, #2
 8007398:	f73f aecc 	bgt.w	8007134 <_dtoa_r+0x8d4>
 800739c:	465d      	mov	r5, fp
 800739e:	4639      	mov	r1, r7
 80073a0:	9804      	ldr	r0, [sp, #16]
 80073a2:	f7ff f9cf 	bl	8006744 <quorem>
 80073a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80073aa:	f805 8b01 	strb.w	r8, [r5], #1
 80073ae:	9a02      	ldr	r2, [sp, #8]
 80073b0:	eba5 030b 	sub.w	r3, r5, fp
 80073b4:	429a      	cmp	r2, r3
 80073b6:	ddb0      	ble.n	800731a <_dtoa_r+0xaba>
 80073b8:	2300      	movs	r3, #0
 80073ba:	220a      	movs	r2, #10
 80073bc:	9904      	ldr	r1, [sp, #16]
 80073be:	4620      	mov	r0, r4
 80073c0:	f000 fbb0 	bl	8007b24 <__multadd>
 80073c4:	9004      	str	r0, [sp, #16]
 80073c6:	e7ea      	b.n	800739e <_dtoa_r+0xb3e>
 80073c8:	08009dbd 	.word	0x08009dbd
 80073cc:	08009e38 	.word	0x08009e38

080073d0 <rshift>:
 80073d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073d2:	6906      	ldr	r6, [r0, #16]
 80073d4:	114b      	asrs	r3, r1, #5
 80073d6:	429e      	cmp	r6, r3
 80073d8:	f100 0414 	add.w	r4, r0, #20
 80073dc:	dd30      	ble.n	8007440 <rshift+0x70>
 80073de:	f011 011f 	ands.w	r1, r1, #31
 80073e2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80073e6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80073ea:	d108      	bne.n	80073fe <rshift+0x2e>
 80073ec:	4621      	mov	r1, r4
 80073ee:	42b2      	cmp	r2, r6
 80073f0:	460b      	mov	r3, r1
 80073f2:	d211      	bcs.n	8007418 <rshift+0x48>
 80073f4:	f852 3b04 	ldr.w	r3, [r2], #4
 80073f8:	f841 3b04 	str.w	r3, [r1], #4
 80073fc:	e7f7      	b.n	80073ee <rshift+0x1e>
 80073fe:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007402:	f1c1 0c20 	rsb	ip, r1, #32
 8007406:	40cd      	lsrs	r5, r1
 8007408:	3204      	adds	r2, #4
 800740a:	4623      	mov	r3, r4
 800740c:	42b2      	cmp	r2, r6
 800740e:	4617      	mov	r7, r2
 8007410:	d30c      	bcc.n	800742c <rshift+0x5c>
 8007412:	601d      	str	r5, [r3, #0]
 8007414:	b105      	cbz	r5, 8007418 <rshift+0x48>
 8007416:	3304      	adds	r3, #4
 8007418:	1b1a      	subs	r2, r3, r4
 800741a:	42a3      	cmp	r3, r4
 800741c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007420:	bf08      	it	eq
 8007422:	2300      	moveq	r3, #0
 8007424:	6102      	str	r2, [r0, #16]
 8007426:	bf08      	it	eq
 8007428:	6143      	streq	r3, [r0, #20]
 800742a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800742c:	683f      	ldr	r7, [r7, #0]
 800742e:	fa07 f70c 	lsl.w	r7, r7, ip
 8007432:	433d      	orrs	r5, r7
 8007434:	f843 5b04 	str.w	r5, [r3], #4
 8007438:	f852 5b04 	ldr.w	r5, [r2], #4
 800743c:	40cd      	lsrs	r5, r1
 800743e:	e7e5      	b.n	800740c <rshift+0x3c>
 8007440:	4623      	mov	r3, r4
 8007442:	e7e9      	b.n	8007418 <rshift+0x48>

08007444 <__hexdig_fun>:
 8007444:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007448:	2b09      	cmp	r3, #9
 800744a:	d802      	bhi.n	8007452 <__hexdig_fun+0xe>
 800744c:	3820      	subs	r0, #32
 800744e:	b2c0      	uxtb	r0, r0
 8007450:	4770      	bx	lr
 8007452:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007456:	2b05      	cmp	r3, #5
 8007458:	d801      	bhi.n	800745e <__hexdig_fun+0x1a>
 800745a:	3847      	subs	r0, #71	; 0x47
 800745c:	e7f7      	b.n	800744e <__hexdig_fun+0xa>
 800745e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007462:	2b05      	cmp	r3, #5
 8007464:	d801      	bhi.n	800746a <__hexdig_fun+0x26>
 8007466:	3827      	subs	r0, #39	; 0x27
 8007468:	e7f1      	b.n	800744e <__hexdig_fun+0xa>
 800746a:	2000      	movs	r0, #0
 800746c:	4770      	bx	lr

0800746e <__gethex>:
 800746e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007472:	b08b      	sub	sp, #44	; 0x2c
 8007474:	468a      	mov	sl, r1
 8007476:	9002      	str	r0, [sp, #8]
 8007478:	9816      	ldr	r0, [sp, #88]	; 0x58
 800747a:	9306      	str	r3, [sp, #24]
 800747c:	4690      	mov	r8, r2
 800747e:	f000 fad0 	bl	8007a22 <__localeconv_l>
 8007482:	6803      	ldr	r3, [r0, #0]
 8007484:	9303      	str	r3, [sp, #12]
 8007486:	4618      	mov	r0, r3
 8007488:	f7f8 fea2 	bl	80001d0 <strlen>
 800748c:	9b03      	ldr	r3, [sp, #12]
 800748e:	9001      	str	r0, [sp, #4]
 8007490:	4403      	add	r3, r0
 8007492:	f04f 0b00 	mov.w	fp, #0
 8007496:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800749a:	9307      	str	r3, [sp, #28]
 800749c:	f8da 3000 	ldr.w	r3, [sl]
 80074a0:	3302      	adds	r3, #2
 80074a2:	461f      	mov	r7, r3
 80074a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80074a8:	2830      	cmp	r0, #48	; 0x30
 80074aa:	d06c      	beq.n	8007586 <__gethex+0x118>
 80074ac:	f7ff ffca 	bl	8007444 <__hexdig_fun>
 80074b0:	4604      	mov	r4, r0
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d16a      	bne.n	800758c <__gethex+0x11e>
 80074b6:	9a01      	ldr	r2, [sp, #4]
 80074b8:	9903      	ldr	r1, [sp, #12]
 80074ba:	4638      	mov	r0, r7
 80074bc:	f001 f8fe 	bl	80086bc <strncmp>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	d166      	bne.n	8007592 <__gethex+0x124>
 80074c4:	9b01      	ldr	r3, [sp, #4]
 80074c6:	5cf8      	ldrb	r0, [r7, r3]
 80074c8:	18fe      	adds	r6, r7, r3
 80074ca:	f7ff ffbb 	bl	8007444 <__hexdig_fun>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	d062      	beq.n	8007598 <__gethex+0x12a>
 80074d2:	4633      	mov	r3, r6
 80074d4:	7818      	ldrb	r0, [r3, #0]
 80074d6:	2830      	cmp	r0, #48	; 0x30
 80074d8:	461f      	mov	r7, r3
 80074da:	f103 0301 	add.w	r3, r3, #1
 80074de:	d0f9      	beq.n	80074d4 <__gethex+0x66>
 80074e0:	f7ff ffb0 	bl	8007444 <__hexdig_fun>
 80074e4:	fab0 f580 	clz	r5, r0
 80074e8:	096d      	lsrs	r5, r5, #5
 80074ea:	4634      	mov	r4, r6
 80074ec:	f04f 0b01 	mov.w	fp, #1
 80074f0:	463a      	mov	r2, r7
 80074f2:	4616      	mov	r6, r2
 80074f4:	3201      	adds	r2, #1
 80074f6:	7830      	ldrb	r0, [r6, #0]
 80074f8:	f7ff ffa4 	bl	8007444 <__hexdig_fun>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	d1f8      	bne.n	80074f2 <__gethex+0x84>
 8007500:	9a01      	ldr	r2, [sp, #4]
 8007502:	9903      	ldr	r1, [sp, #12]
 8007504:	4630      	mov	r0, r6
 8007506:	f001 f8d9 	bl	80086bc <strncmp>
 800750a:	b950      	cbnz	r0, 8007522 <__gethex+0xb4>
 800750c:	b954      	cbnz	r4, 8007524 <__gethex+0xb6>
 800750e:	9b01      	ldr	r3, [sp, #4]
 8007510:	18f4      	adds	r4, r6, r3
 8007512:	4622      	mov	r2, r4
 8007514:	4616      	mov	r6, r2
 8007516:	3201      	adds	r2, #1
 8007518:	7830      	ldrb	r0, [r6, #0]
 800751a:	f7ff ff93 	bl	8007444 <__hexdig_fun>
 800751e:	2800      	cmp	r0, #0
 8007520:	d1f8      	bne.n	8007514 <__gethex+0xa6>
 8007522:	b10c      	cbz	r4, 8007528 <__gethex+0xba>
 8007524:	1ba4      	subs	r4, r4, r6
 8007526:	00a4      	lsls	r4, r4, #2
 8007528:	7833      	ldrb	r3, [r6, #0]
 800752a:	2b50      	cmp	r3, #80	; 0x50
 800752c:	d001      	beq.n	8007532 <__gethex+0xc4>
 800752e:	2b70      	cmp	r3, #112	; 0x70
 8007530:	d140      	bne.n	80075b4 <__gethex+0x146>
 8007532:	7873      	ldrb	r3, [r6, #1]
 8007534:	2b2b      	cmp	r3, #43	; 0x2b
 8007536:	d031      	beq.n	800759c <__gethex+0x12e>
 8007538:	2b2d      	cmp	r3, #45	; 0x2d
 800753a:	d033      	beq.n	80075a4 <__gethex+0x136>
 800753c:	1c71      	adds	r1, r6, #1
 800753e:	f04f 0900 	mov.w	r9, #0
 8007542:	7808      	ldrb	r0, [r1, #0]
 8007544:	f7ff ff7e 	bl	8007444 <__hexdig_fun>
 8007548:	1e43      	subs	r3, r0, #1
 800754a:	b2db      	uxtb	r3, r3
 800754c:	2b18      	cmp	r3, #24
 800754e:	d831      	bhi.n	80075b4 <__gethex+0x146>
 8007550:	f1a0 0210 	sub.w	r2, r0, #16
 8007554:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007558:	f7ff ff74 	bl	8007444 <__hexdig_fun>
 800755c:	1e43      	subs	r3, r0, #1
 800755e:	b2db      	uxtb	r3, r3
 8007560:	2b18      	cmp	r3, #24
 8007562:	d922      	bls.n	80075aa <__gethex+0x13c>
 8007564:	f1b9 0f00 	cmp.w	r9, #0
 8007568:	d000      	beq.n	800756c <__gethex+0xfe>
 800756a:	4252      	negs	r2, r2
 800756c:	4414      	add	r4, r2
 800756e:	f8ca 1000 	str.w	r1, [sl]
 8007572:	b30d      	cbz	r5, 80075b8 <__gethex+0x14a>
 8007574:	f1bb 0f00 	cmp.w	fp, #0
 8007578:	bf0c      	ite	eq
 800757a:	2706      	moveq	r7, #6
 800757c:	2700      	movne	r7, #0
 800757e:	4638      	mov	r0, r7
 8007580:	b00b      	add	sp, #44	; 0x2c
 8007582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007586:	f10b 0b01 	add.w	fp, fp, #1
 800758a:	e78a      	b.n	80074a2 <__gethex+0x34>
 800758c:	2500      	movs	r5, #0
 800758e:	462c      	mov	r4, r5
 8007590:	e7ae      	b.n	80074f0 <__gethex+0x82>
 8007592:	463e      	mov	r6, r7
 8007594:	2501      	movs	r5, #1
 8007596:	e7c7      	b.n	8007528 <__gethex+0xba>
 8007598:	4604      	mov	r4, r0
 800759a:	e7fb      	b.n	8007594 <__gethex+0x126>
 800759c:	f04f 0900 	mov.w	r9, #0
 80075a0:	1cb1      	adds	r1, r6, #2
 80075a2:	e7ce      	b.n	8007542 <__gethex+0xd4>
 80075a4:	f04f 0901 	mov.w	r9, #1
 80075a8:	e7fa      	b.n	80075a0 <__gethex+0x132>
 80075aa:	230a      	movs	r3, #10
 80075ac:	fb03 0202 	mla	r2, r3, r2, r0
 80075b0:	3a10      	subs	r2, #16
 80075b2:	e7cf      	b.n	8007554 <__gethex+0xe6>
 80075b4:	4631      	mov	r1, r6
 80075b6:	e7da      	b.n	800756e <__gethex+0x100>
 80075b8:	1bf3      	subs	r3, r6, r7
 80075ba:	3b01      	subs	r3, #1
 80075bc:	4629      	mov	r1, r5
 80075be:	2b07      	cmp	r3, #7
 80075c0:	dc49      	bgt.n	8007656 <__gethex+0x1e8>
 80075c2:	9802      	ldr	r0, [sp, #8]
 80075c4:	f000 fa63 	bl	8007a8e <_Balloc>
 80075c8:	9b01      	ldr	r3, [sp, #4]
 80075ca:	f100 0914 	add.w	r9, r0, #20
 80075ce:	f04f 0b00 	mov.w	fp, #0
 80075d2:	f1c3 0301 	rsb	r3, r3, #1
 80075d6:	4605      	mov	r5, r0
 80075d8:	f8cd 9010 	str.w	r9, [sp, #16]
 80075dc:	46da      	mov	sl, fp
 80075de:	9308      	str	r3, [sp, #32]
 80075e0:	42b7      	cmp	r7, r6
 80075e2:	d33b      	bcc.n	800765c <__gethex+0x1ee>
 80075e4:	9804      	ldr	r0, [sp, #16]
 80075e6:	f840 ab04 	str.w	sl, [r0], #4
 80075ea:	eba0 0009 	sub.w	r0, r0, r9
 80075ee:	1080      	asrs	r0, r0, #2
 80075f0:	6128      	str	r0, [r5, #16]
 80075f2:	0147      	lsls	r7, r0, #5
 80075f4:	4650      	mov	r0, sl
 80075f6:	f000 fb0e 	bl	8007c16 <__hi0bits>
 80075fa:	f8d8 6000 	ldr.w	r6, [r8]
 80075fe:	1a3f      	subs	r7, r7, r0
 8007600:	42b7      	cmp	r7, r6
 8007602:	dd64      	ble.n	80076ce <__gethex+0x260>
 8007604:	1bbf      	subs	r7, r7, r6
 8007606:	4639      	mov	r1, r7
 8007608:	4628      	mov	r0, r5
 800760a:	f000 fe1d 	bl	8008248 <__any_on>
 800760e:	4682      	mov	sl, r0
 8007610:	b178      	cbz	r0, 8007632 <__gethex+0x1c4>
 8007612:	1e7b      	subs	r3, r7, #1
 8007614:	1159      	asrs	r1, r3, #5
 8007616:	f003 021f 	and.w	r2, r3, #31
 800761a:	f04f 0a01 	mov.w	sl, #1
 800761e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007622:	fa0a f202 	lsl.w	r2, sl, r2
 8007626:	420a      	tst	r2, r1
 8007628:	d003      	beq.n	8007632 <__gethex+0x1c4>
 800762a:	4553      	cmp	r3, sl
 800762c:	dc46      	bgt.n	80076bc <__gethex+0x24e>
 800762e:	f04f 0a02 	mov.w	sl, #2
 8007632:	4639      	mov	r1, r7
 8007634:	4628      	mov	r0, r5
 8007636:	f7ff fecb 	bl	80073d0 <rshift>
 800763a:	443c      	add	r4, r7
 800763c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007640:	42a3      	cmp	r3, r4
 8007642:	da52      	bge.n	80076ea <__gethex+0x27c>
 8007644:	4629      	mov	r1, r5
 8007646:	9802      	ldr	r0, [sp, #8]
 8007648:	f000 fa55 	bl	8007af6 <_Bfree>
 800764c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800764e:	2300      	movs	r3, #0
 8007650:	6013      	str	r3, [r2, #0]
 8007652:	27a3      	movs	r7, #163	; 0xa3
 8007654:	e793      	b.n	800757e <__gethex+0x110>
 8007656:	3101      	adds	r1, #1
 8007658:	105b      	asrs	r3, r3, #1
 800765a:	e7b0      	b.n	80075be <__gethex+0x150>
 800765c:	1e73      	subs	r3, r6, #1
 800765e:	9305      	str	r3, [sp, #20]
 8007660:	9a07      	ldr	r2, [sp, #28]
 8007662:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007666:	4293      	cmp	r3, r2
 8007668:	d018      	beq.n	800769c <__gethex+0x22e>
 800766a:	f1bb 0f20 	cmp.w	fp, #32
 800766e:	d107      	bne.n	8007680 <__gethex+0x212>
 8007670:	9b04      	ldr	r3, [sp, #16]
 8007672:	f8c3 a000 	str.w	sl, [r3]
 8007676:	3304      	adds	r3, #4
 8007678:	f04f 0a00 	mov.w	sl, #0
 800767c:	9304      	str	r3, [sp, #16]
 800767e:	46d3      	mov	fp, sl
 8007680:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007684:	f7ff fede 	bl	8007444 <__hexdig_fun>
 8007688:	f000 000f 	and.w	r0, r0, #15
 800768c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007690:	ea4a 0a00 	orr.w	sl, sl, r0
 8007694:	f10b 0b04 	add.w	fp, fp, #4
 8007698:	9b05      	ldr	r3, [sp, #20]
 800769a:	e00d      	b.n	80076b8 <__gethex+0x24a>
 800769c:	9b05      	ldr	r3, [sp, #20]
 800769e:	9a08      	ldr	r2, [sp, #32]
 80076a0:	4413      	add	r3, r2
 80076a2:	42bb      	cmp	r3, r7
 80076a4:	d3e1      	bcc.n	800766a <__gethex+0x1fc>
 80076a6:	4618      	mov	r0, r3
 80076a8:	9a01      	ldr	r2, [sp, #4]
 80076aa:	9903      	ldr	r1, [sp, #12]
 80076ac:	9309      	str	r3, [sp, #36]	; 0x24
 80076ae:	f001 f805 	bl	80086bc <strncmp>
 80076b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076b4:	2800      	cmp	r0, #0
 80076b6:	d1d8      	bne.n	800766a <__gethex+0x1fc>
 80076b8:	461e      	mov	r6, r3
 80076ba:	e791      	b.n	80075e0 <__gethex+0x172>
 80076bc:	1eb9      	subs	r1, r7, #2
 80076be:	4628      	mov	r0, r5
 80076c0:	f000 fdc2 	bl	8008248 <__any_on>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	d0b2      	beq.n	800762e <__gethex+0x1c0>
 80076c8:	f04f 0a03 	mov.w	sl, #3
 80076cc:	e7b1      	b.n	8007632 <__gethex+0x1c4>
 80076ce:	da09      	bge.n	80076e4 <__gethex+0x276>
 80076d0:	1bf7      	subs	r7, r6, r7
 80076d2:	4629      	mov	r1, r5
 80076d4:	463a      	mov	r2, r7
 80076d6:	9802      	ldr	r0, [sp, #8]
 80076d8:	f000 fbd8 	bl	8007e8c <__lshift>
 80076dc:	1be4      	subs	r4, r4, r7
 80076de:	4605      	mov	r5, r0
 80076e0:	f100 0914 	add.w	r9, r0, #20
 80076e4:	f04f 0a00 	mov.w	sl, #0
 80076e8:	e7a8      	b.n	800763c <__gethex+0x1ce>
 80076ea:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80076ee:	42a0      	cmp	r0, r4
 80076f0:	dd6a      	ble.n	80077c8 <__gethex+0x35a>
 80076f2:	1b04      	subs	r4, r0, r4
 80076f4:	42a6      	cmp	r6, r4
 80076f6:	dc2e      	bgt.n	8007756 <__gethex+0x2e8>
 80076f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	d022      	beq.n	8007746 <__gethex+0x2d8>
 8007700:	2b03      	cmp	r3, #3
 8007702:	d024      	beq.n	800774e <__gethex+0x2e0>
 8007704:	2b01      	cmp	r3, #1
 8007706:	d115      	bne.n	8007734 <__gethex+0x2c6>
 8007708:	42a6      	cmp	r6, r4
 800770a:	d113      	bne.n	8007734 <__gethex+0x2c6>
 800770c:	2e01      	cmp	r6, #1
 800770e:	dc0b      	bgt.n	8007728 <__gethex+0x2ba>
 8007710:	9a06      	ldr	r2, [sp, #24]
 8007712:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007716:	6013      	str	r3, [r2, #0]
 8007718:	2301      	movs	r3, #1
 800771a:	612b      	str	r3, [r5, #16]
 800771c:	f8c9 3000 	str.w	r3, [r9]
 8007720:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007722:	2762      	movs	r7, #98	; 0x62
 8007724:	601d      	str	r5, [r3, #0]
 8007726:	e72a      	b.n	800757e <__gethex+0x110>
 8007728:	1e71      	subs	r1, r6, #1
 800772a:	4628      	mov	r0, r5
 800772c:	f000 fd8c 	bl	8008248 <__any_on>
 8007730:	2800      	cmp	r0, #0
 8007732:	d1ed      	bne.n	8007710 <__gethex+0x2a2>
 8007734:	4629      	mov	r1, r5
 8007736:	9802      	ldr	r0, [sp, #8]
 8007738:	f000 f9dd 	bl	8007af6 <_Bfree>
 800773c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800773e:	2300      	movs	r3, #0
 8007740:	6013      	str	r3, [r2, #0]
 8007742:	2750      	movs	r7, #80	; 0x50
 8007744:	e71b      	b.n	800757e <__gethex+0x110>
 8007746:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0e1      	beq.n	8007710 <__gethex+0x2a2>
 800774c:	e7f2      	b.n	8007734 <__gethex+0x2c6>
 800774e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007750:	2b00      	cmp	r3, #0
 8007752:	d1dd      	bne.n	8007710 <__gethex+0x2a2>
 8007754:	e7ee      	b.n	8007734 <__gethex+0x2c6>
 8007756:	1e67      	subs	r7, r4, #1
 8007758:	f1ba 0f00 	cmp.w	sl, #0
 800775c:	d131      	bne.n	80077c2 <__gethex+0x354>
 800775e:	b127      	cbz	r7, 800776a <__gethex+0x2fc>
 8007760:	4639      	mov	r1, r7
 8007762:	4628      	mov	r0, r5
 8007764:	f000 fd70 	bl	8008248 <__any_on>
 8007768:	4682      	mov	sl, r0
 800776a:	117a      	asrs	r2, r7, #5
 800776c:	2301      	movs	r3, #1
 800776e:	f007 071f 	and.w	r7, r7, #31
 8007772:	fa03 f707 	lsl.w	r7, r3, r7
 8007776:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800777a:	4621      	mov	r1, r4
 800777c:	421f      	tst	r7, r3
 800777e:	4628      	mov	r0, r5
 8007780:	bf18      	it	ne
 8007782:	f04a 0a02 	orrne.w	sl, sl, #2
 8007786:	1b36      	subs	r6, r6, r4
 8007788:	f7ff fe22 	bl	80073d0 <rshift>
 800778c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007790:	2702      	movs	r7, #2
 8007792:	f1ba 0f00 	cmp.w	sl, #0
 8007796:	d048      	beq.n	800782a <__gethex+0x3bc>
 8007798:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800779c:	2b02      	cmp	r3, #2
 800779e:	d015      	beq.n	80077cc <__gethex+0x35e>
 80077a0:	2b03      	cmp	r3, #3
 80077a2:	d017      	beq.n	80077d4 <__gethex+0x366>
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d109      	bne.n	80077bc <__gethex+0x34e>
 80077a8:	f01a 0f02 	tst.w	sl, #2
 80077ac:	d006      	beq.n	80077bc <__gethex+0x34e>
 80077ae:	f8d9 3000 	ldr.w	r3, [r9]
 80077b2:	ea4a 0a03 	orr.w	sl, sl, r3
 80077b6:	f01a 0f01 	tst.w	sl, #1
 80077ba:	d10e      	bne.n	80077da <__gethex+0x36c>
 80077bc:	f047 0710 	orr.w	r7, r7, #16
 80077c0:	e033      	b.n	800782a <__gethex+0x3bc>
 80077c2:	f04f 0a01 	mov.w	sl, #1
 80077c6:	e7d0      	b.n	800776a <__gethex+0x2fc>
 80077c8:	2701      	movs	r7, #1
 80077ca:	e7e2      	b.n	8007792 <__gethex+0x324>
 80077cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077ce:	f1c3 0301 	rsb	r3, r3, #1
 80077d2:	9315      	str	r3, [sp, #84]	; 0x54
 80077d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d0f0      	beq.n	80077bc <__gethex+0x34e>
 80077da:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80077de:	f105 0314 	add.w	r3, r5, #20
 80077e2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80077e6:	eb03 010a 	add.w	r1, r3, sl
 80077ea:	f04f 0c00 	mov.w	ip, #0
 80077ee:	4618      	mov	r0, r3
 80077f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80077f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80077f8:	d01c      	beq.n	8007834 <__gethex+0x3c6>
 80077fa:	3201      	adds	r2, #1
 80077fc:	6002      	str	r2, [r0, #0]
 80077fe:	2f02      	cmp	r7, #2
 8007800:	f105 0314 	add.w	r3, r5, #20
 8007804:	d138      	bne.n	8007878 <__gethex+0x40a>
 8007806:	f8d8 2000 	ldr.w	r2, [r8]
 800780a:	3a01      	subs	r2, #1
 800780c:	42b2      	cmp	r2, r6
 800780e:	d10a      	bne.n	8007826 <__gethex+0x3b8>
 8007810:	1171      	asrs	r1, r6, #5
 8007812:	2201      	movs	r2, #1
 8007814:	f006 061f 	and.w	r6, r6, #31
 8007818:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800781c:	fa02 f606 	lsl.w	r6, r2, r6
 8007820:	421e      	tst	r6, r3
 8007822:	bf18      	it	ne
 8007824:	4617      	movne	r7, r2
 8007826:	f047 0720 	orr.w	r7, r7, #32
 800782a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800782c:	601d      	str	r5, [r3, #0]
 800782e:	9b06      	ldr	r3, [sp, #24]
 8007830:	601c      	str	r4, [r3, #0]
 8007832:	e6a4      	b.n	800757e <__gethex+0x110>
 8007834:	4299      	cmp	r1, r3
 8007836:	f843 cc04 	str.w	ip, [r3, #-4]
 800783a:	d8d8      	bhi.n	80077ee <__gethex+0x380>
 800783c:	68ab      	ldr	r3, [r5, #8]
 800783e:	4599      	cmp	r9, r3
 8007840:	db12      	blt.n	8007868 <__gethex+0x3fa>
 8007842:	6869      	ldr	r1, [r5, #4]
 8007844:	9802      	ldr	r0, [sp, #8]
 8007846:	3101      	adds	r1, #1
 8007848:	f000 f921 	bl	8007a8e <_Balloc>
 800784c:	692a      	ldr	r2, [r5, #16]
 800784e:	3202      	adds	r2, #2
 8007850:	f105 010c 	add.w	r1, r5, #12
 8007854:	4683      	mov	fp, r0
 8007856:	0092      	lsls	r2, r2, #2
 8007858:	300c      	adds	r0, #12
 800785a:	f000 f90d 	bl	8007a78 <memcpy>
 800785e:	4629      	mov	r1, r5
 8007860:	9802      	ldr	r0, [sp, #8]
 8007862:	f000 f948 	bl	8007af6 <_Bfree>
 8007866:	465d      	mov	r5, fp
 8007868:	692b      	ldr	r3, [r5, #16]
 800786a:	1c5a      	adds	r2, r3, #1
 800786c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007870:	612a      	str	r2, [r5, #16]
 8007872:	2201      	movs	r2, #1
 8007874:	615a      	str	r2, [r3, #20]
 8007876:	e7c2      	b.n	80077fe <__gethex+0x390>
 8007878:	692a      	ldr	r2, [r5, #16]
 800787a:	454a      	cmp	r2, r9
 800787c:	dd0b      	ble.n	8007896 <__gethex+0x428>
 800787e:	2101      	movs	r1, #1
 8007880:	4628      	mov	r0, r5
 8007882:	f7ff fda5 	bl	80073d0 <rshift>
 8007886:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800788a:	3401      	adds	r4, #1
 800788c:	42a3      	cmp	r3, r4
 800788e:	f6ff aed9 	blt.w	8007644 <__gethex+0x1d6>
 8007892:	2701      	movs	r7, #1
 8007894:	e7c7      	b.n	8007826 <__gethex+0x3b8>
 8007896:	f016 061f 	ands.w	r6, r6, #31
 800789a:	d0fa      	beq.n	8007892 <__gethex+0x424>
 800789c:	449a      	add	sl, r3
 800789e:	f1c6 0620 	rsb	r6, r6, #32
 80078a2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80078a6:	f000 f9b6 	bl	8007c16 <__hi0bits>
 80078aa:	42b0      	cmp	r0, r6
 80078ac:	dbe7      	blt.n	800787e <__gethex+0x410>
 80078ae:	e7f0      	b.n	8007892 <__gethex+0x424>

080078b0 <L_shift>:
 80078b0:	f1c2 0208 	rsb	r2, r2, #8
 80078b4:	0092      	lsls	r2, r2, #2
 80078b6:	b570      	push	{r4, r5, r6, lr}
 80078b8:	f1c2 0620 	rsb	r6, r2, #32
 80078bc:	6843      	ldr	r3, [r0, #4]
 80078be:	6804      	ldr	r4, [r0, #0]
 80078c0:	fa03 f506 	lsl.w	r5, r3, r6
 80078c4:	432c      	orrs	r4, r5
 80078c6:	40d3      	lsrs	r3, r2
 80078c8:	6004      	str	r4, [r0, #0]
 80078ca:	f840 3f04 	str.w	r3, [r0, #4]!
 80078ce:	4288      	cmp	r0, r1
 80078d0:	d3f4      	bcc.n	80078bc <L_shift+0xc>
 80078d2:	bd70      	pop	{r4, r5, r6, pc}

080078d4 <__match>:
 80078d4:	b530      	push	{r4, r5, lr}
 80078d6:	6803      	ldr	r3, [r0, #0]
 80078d8:	3301      	adds	r3, #1
 80078da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078de:	b914      	cbnz	r4, 80078e6 <__match+0x12>
 80078e0:	6003      	str	r3, [r0, #0]
 80078e2:	2001      	movs	r0, #1
 80078e4:	bd30      	pop	{r4, r5, pc}
 80078e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078ea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80078ee:	2d19      	cmp	r5, #25
 80078f0:	bf98      	it	ls
 80078f2:	3220      	addls	r2, #32
 80078f4:	42a2      	cmp	r2, r4
 80078f6:	d0f0      	beq.n	80078da <__match+0x6>
 80078f8:	2000      	movs	r0, #0
 80078fa:	e7f3      	b.n	80078e4 <__match+0x10>

080078fc <__hexnan>:
 80078fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007900:	680b      	ldr	r3, [r1, #0]
 8007902:	6801      	ldr	r1, [r0, #0]
 8007904:	115f      	asrs	r7, r3, #5
 8007906:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800790a:	f013 031f 	ands.w	r3, r3, #31
 800790e:	b087      	sub	sp, #28
 8007910:	bf18      	it	ne
 8007912:	3704      	addne	r7, #4
 8007914:	2500      	movs	r5, #0
 8007916:	1f3e      	subs	r6, r7, #4
 8007918:	4682      	mov	sl, r0
 800791a:	4690      	mov	r8, r2
 800791c:	9301      	str	r3, [sp, #4]
 800791e:	f847 5c04 	str.w	r5, [r7, #-4]
 8007922:	46b1      	mov	r9, r6
 8007924:	4634      	mov	r4, r6
 8007926:	9502      	str	r5, [sp, #8]
 8007928:	46ab      	mov	fp, r5
 800792a:	784a      	ldrb	r2, [r1, #1]
 800792c:	1c4b      	adds	r3, r1, #1
 800792e:	9303      	str	r3, [sp, #12]
 8007930:	b342      	cbz	r2, 8007984 <__hexnan+0x88>
 8007932:	4610      	mov	r0, r2
 8007934:	9105      	str	r1, [sp, #20]
 8007936:	9204      	str	r2, [sp, #16]
 8007938:	f7ff fd84 	bl	8007444 <__hexdig_fun>
 800793c:	2800      	cmp	r0, #0
 800793e:	d143      	bne.n	80079c8 <__hexnan+0xcc>
 8007940:	9a04      	ldr	r2, [sp, #16]
 8007942:	9905      	ldr	r1, [sp, #20]
 8007944:	2a20      	cmp	r2, #32
 8007946:	d818      	bhi.n	800797a <__hexnan+0x7e>
 8007948:	9b02      	ldr	r3, [sp, #8]
 800794a:	459b      	cmp	fp, r3
 800794c:	dd13      	ble.n	8007976 <__hexnan+0x7a>
 800794e:	454c      	cmp	r4, r9
 8007950:	d206      	bcs.n	8007960 <__hexnan+0x64>
 8007952:	2d07      	cmp	r5, #7
 8007954:	dc04      	bgt.n	8007960 <__hexnan+0x64>
 8007956:	462a      	mov	r2, r5
 8007958:	4649      	mov	r1, r9
 800795a:	4620      	mov	r0, r4
 800795c:	f7ff ffa8 	bl	80078b0 <L_shift>
 8007960:	4544      	cmp	r4, r8
 8007962:	d944      	bls.n	80079ee <__hexnan+0xf2>
 8007964:	2300      	movs	r3, #0
 8007966:	f1a4 0904 	sub.w	r9, r4, #4
 800796a:	f844 3c04 	str.w	r3, [r4, #-4]
 800796e:	f8cd b008 	str.w	fp, [sp, #8]
 8007972:	464c      	mov	r4, r9
 8007974:	461d      	mov	r5, r3
 8007976:	9903      	ldr	r1, [sp, #12]
 8007978:	e7d7      	b.n	800792a <__hexnan+0x2e>
 800797a:	2a29      	cmp	r2, #41	; 0x29
 800797c:	d14a      	bne.n	8007a14 <__hexnan+0x118>
 800797e:	3102      	adds	r1, #2
 8007980:	f8ca 1000 	str.w	r1, [sl]
 8007984:	f1bb 0f00 	cmp.w	fp, #0
 8007988:	d044      	beq.n	8007a14 <__hexnan+0x118>
 800798a:	454c      	cmp	r4, r9
 800798c:	d206      	bcs.n	800799c <__hexnan+0xa0>
 800798e:	2d07      	cmp	r5, #7
 8007990:	dc04      	bgt.n	800799c <__hexnan+0xa0>
 8007992:	462a      	mov	r2, r5
 8007994:	4649      	mov	r1, r9
 8007996:	4620      	mov	r0, r4
 8007998:	f7ff ff8a 	bl	80078b0 <L_shift>
 800799c:	4544      	cmp	r4, r8
 800799e:	d928      	bls.n	80079f2 <__hexnan+0xf6>
 80079a0:	4643      	mov	r3, r8
 80079a2:	f854 2b04 	ldr.w	r2, [r4], #4
 80079a6:	f843 2b04 	str.w	r2, [r3], #4
 80079aa:	42a6      	cmp	r6, r4
 80079ac:	d2f9      	bcs.n	80079a2 <__hexnan+0xa6>
 80079ae:	2200      	movs	r2, #0
 80079b0:	f843 2b04 	str.w	r2, [r3], #4
 80079b4:	429e      	cmp	r6, r3
 80079b6:	d2fb      	bcs.n	80079b0 <__hexnan+0xb4>
 80079b8:	6833      	ldr	r3, [r6, #0]
 80079ba:	b91b      	cbnz	r3, 80079c4 <__hexnan+0xc8>
 80079bc:	4546      	cmp	r6, r8
 80079be:	d127      	bne.n	8007a10 <__hexnan+0x114>
 80079c0:	2301      	movs	r3, #1
 80079c2:	6033      	str	r3, [r6, #0]
 80079c4:	2005      	movs	r0, #5
 80079c6:	e026      	b.n	8007a16 <__hexnan+0x11a>
 80079c8:	3501      	adds	r5, #1
 80079ca:	2d08      	cmp	r5, #8
 80079cc:	f10b 0b01 	add.w	fp, fp, #1
 80079d0:	dd06      	ble.n	80079e0 <__hexnan+0xe4>
 80079d2:	4544      	cmp	r4, r8
 80079d4:	d9cf      	bls.n	8007976 <__hexnan+0x7a>
 80079d6:	2300      	movs	r3, #0
 80079d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80079dc:	2501      	movs	r5, #1
 80079de:	3c04      	subs	r4, #4
 80079e0:	6822      	ldr	r2, [r4, #0]
 80079e2:	f000 000f 	and.w	r0, r0, #15
 80079e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80079ea:	6020      	str	r0, [r4, #0]
 80079ec:	e7c3      	b.n	8007976 <__hexnan+0x7a>
 80079ee:	2508      	movs	r5, #8
 80079f0:	e7c1      	b.n	8007976 <__hexnan+0x7a>
 80079f2:	9b01      	ldr	r3, [sp, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d0df      	beq.n	80079b8 <__hexnan+0xbc>
 80079f8:	f04f 32ff 	mov.w	r2, #4294967295
 80079fc:	f1c3 0320 	rsb	r3, r3, #32
 8007a00:	fa22 f303 	lsr.w	r3, r2, r3
 8007a04:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007a08:	401a      	ands	r2, r3
 8007a0a:	f847 2c04 	str.w	r2, [r7, #-4]
 8007a0e:	e7d3      	b.n	80079b8 <__hexnan+0xbc>
 8007a10:	3e04      	subs	r6, #4
 8007a12:	e7d1      	b.n	80079b8 <__hexnan+0xbc>
 8007a14:	2004      	movs	r0, #4
 8007a16:	b007      	add	sp, #28
 8007a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007a1c <__locale_ctype_ptr_l>:
 8007a1c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007a20:	4770      	bx	lr

08007a22 <__localeconv_l>:
 8007a22:	30f0      	adds	r0, #240	; 0xf0
 8007a24:	4770      	bx	lr
	...

08007a28 <_localeconv_r>:
 8007a28:	4b04      	ldr	r3, [pc, #16]	; (8007a3c <_localeconv_r+0x14>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6a18      	ldr	r0, [r3, #32]
 8007a2e:	4b04      	ldr	r3, [pc, #16]	; (8007a40 <_localeconv_r+0x18>)
 8007a30:	2800      	cmp	r0, #0
 8007a32:	bf08      	it	eq
 8007a34:	4618      	moveq	r0, r3
 8007a36:	30f0      	adds	r0, #240	; 0xf0
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	2000000c 	.word	0x2000000c
 8007a40:	20000070 	.word	0x20000070

08007a44 <malloc>:
 8007a44:	4b02      	ldr	r3, [pc, #8]	; (8007a50 <malloc+0xc>)
 8007a46:	4601      	mov	r1, r0
 8007a48:	6818      	ldr	r0, [r3, #0]
 8007a4a:	f000 bc7b 	b.w	8008344 <_malloc_r>
 8007a4e:	bf00      	nop
 8007a50:	2000000c 	.word	0x2000000c

08007a54 <__ascii_mbtowc>:
 8007a54:	b082      	sub	sp, #8
 8007a56:	b901      	cbnz	r1, 8007a5a <__ascii_mbtowc+0x6>
 8007a58:	a901      	add	r1, sp, #4
 8007a5a:	b142      	cbz	r2, 8007a6e <__ascii_mbtowc+0x1a>
 8007a5c:	b14b      	cbz	r3, 8007a72 <__ascii_mbtowc+0x1e>
 8007a5e:	7813      	ldrb	r3, [r2, #0]
 8007a60:	600b      	str	r3, [r1, #0]
 8007a62:	7812      	ldrb	r2, [r2, #0]
 8007a64:	1c10      	adds	r0, r2, #0
 8007a66:	bf18      	it	ne
 8007a68:	2001      	movne	r0, #1
 8007a6a:	b002      	add	sp, #8
 8007a6c:	4770      	bx	lr
 8007a6e:	4610      	mov	r0, r2
 8007a70:	e7fb      	b.n	8007a6a <__ascii_mbtowc+0x16>
 8007a72:	f06f 0001 	mvn.w	r0, #1
 8007a76:	e7f8      	b.n	8007a6a <__ascii_mbtowc+0x16>

08007a78 <memcpy>:
 8007a78:	b510      	push	{r4, lr}
 8007a7a:	1e43      	subs	r3, r0, #1
 8007a7c:	440a      	add	r2, r1
 8007a7e:	4291      	cmp	r1, r2
 8007a80:	d100      	bne.n	8007a84 <memcpy+0xc>
 8007a82:	bd10      	pop	{r4, pc}
 8007a84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a8c:	e7f7      	b.n	8007a7e <memcpy+0x6>

08007a8e <_Balloc>:
 8007a8e:	b570      	push	{r4, r5, r6, lr}
 8007a90:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007a92:	4604      	mov	r4, r0
 8007a94:	460e      	mov	r6, r1
 8007a96:	b93d      	cbnz	r5, 8007aa8 <_Balloc+0x1a>
 8007a98:	2010      	movs	r0, #16
 8007a9a:	f7ff ffd3 	bl	8007a44 <malloc>
 8007a9e:	6260      	str	r0, [r4, #36]	; 0x24
 8007aa0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007aa4:	6005      	str	r5, [r0, #0]
 8007aa6:	60c5      	str	r5, [r0, #12]
 8007aa8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007aaa:	68eb      	ldr	r3, [r5, #12]
 8007aac:	b183      	cbz	r3, 8007ad0 <_Balloc+0x42>
 8007aae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ab6:	b9b8      	cbnz	r0, 8007ae8 <_Balloc+0x5a>
 8007ab8:	2101      	movs	r1, #1
 8007aba:	fa01 f506 	lsl.w	r5, r1, r6
 8007abe:	1d6a      	adds	r2, r5, #5
 8007ac0:	0092      	lsls	r2, r2, #2
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 fbe1 	bl	800828a <_calloc_r>
 8007ac8:	b160      	cbz	r0, 8007ae4 <_Balloc+0x56>
 8007aca:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007ace:	e00e      	b.n	8007aee <_Balloc+0x60>
 8007ad0:	2221      	movs	r2, #33	; 0x21
 8007ad2:	2104      	movs	r1, #4
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	f000 fbd8 	bl	800828a <_calloc_r>
 8007ada:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007adc:	60e8      	str	r0, [r5, #12]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e4      	bne.n	8007aae <_Balloc+0x20>
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	bd70      	pop	{r4, r5, r6, pc}
 8007ae8:	6802      	ldr	r2, [r0, #0]
 8007aea:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007aee:	2300      	movs	r3, #0
 8007af0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007af4:	e7f7      	b.n	8007ae6 <_Balloc+0x58>

08007af6 <_Bfree>:
 8007af6:	b570      	push	{r4, r5, r6, lr}
 8007af8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007afa:	4606      	mov	r6, r0
 8007afc:	460d      	mov	r5, r1
 8007afe:	b93c      	cbnz	r4, 8007b10 <_Bfree+0x1a>
 8007b00:	2010      	movs	r0, #16
 8007b02:	f7ff ff9f 	bl	8007a44 <malloc>
 8007b06:	6270      	str	r0, [r6, #36]	; 0x24
 8007b08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b0c:	6004      	str	r4, [r0, #0]
 8007b0e:	60c4      	str	r4, [r0, #12]
 8007b10:	b13d      	cbz	r5, 8007b22 <_Bfree+0x2c>
 8007b12:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007b14:	686a      	ldr	r2, [r5, #4]
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b1c:	6029      	str	r1, [r5, #0]
 8007b1e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007b22:	bd70      	pop	{r4, r5, r6, pc}

08007b24 <__multadd>:
 8007b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b28:	690d      	ldr	r5, [r1, #16]
 8007b2a:	461f      	mov	r7, r3
 8007b2c:	4606      	mov	r6, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	f101 0c14 	add.w	ip, r1, #20
 8007b34:	2300      	movs	r3, #0
 8007b36:	f8dc 0000 	ldr.w	r0, [ip]
 8007b3a:	b281      	uxth	r1, r0
 8007b3c:	fb02 7101 	mla	r1, r2, r1, r7
 8007b40:	0c0f      	lsrs	r7, r1, #16
 8007b42:	0c00      	lsrs	r0, r0, #16
 8007b44:	fb02 7000 	mla	r0, r2, r0, r7
 8007b48:	b289      	uxth	r1, r1
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007b50:	429d      	cmp	r5, r3
 8007b52:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007b56:	f84c 1b04 	str.w	r1, [ip], #4
 8007b5a:	dcec      	bgt.n	8007b36 <__multadd+0x12>
 8007b5c:	b1d7      	cbz	r7, 8007b94 <__multadd+0x70>
 8007b5e:	68a3      	ldr	r3, [r4, #8]
 8007b60:	42ab      	cmp	r3, r5
 8007b62:	dc12      	bgt.n	8007b8a <__multadd+0x66>
 8007b64:	6861      	ldr	r1, [r4, #4]
 8007b66:	4630      	mov	r0, r6
 8007b68:	3101      	adds	r1, #1
 8007b6a:	f7ff ff90 	bl	8007a8e <_Balloc>
 8007b6e:	6922      	ldr	r2, [r4, #16]
 8007b70:	3202      	adds	r2, #2
 8007b72:	f104 010c 	add.w	r1, r4, #12
 8007b76:	4680      	mov	r8, r0
 8007b78:	0092      	lsls	r2, r2, #2
 8007b7a:	300c      	adds	r0, #12
 8007b7c:	f7ff ff7c 	bl	8007a78 <memcpy>
 8007b80:	4621      	mov	r1, r4
 8007b82:	4630      	mov	r0, r6
 8007b84:	f7ff ffb7 	bl	8007af6 <_Bfree>
 8007b88:	4644      	mov	r4, r8
 8007b8a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b8e:	3501      	adds	r5, #1
 8007b90:	615f      	str	r7, [r3, #20]
 8007b92:	6125      	str	r5, [r4, #16]
 8007b94:	4620      	mov	r0, r4
 8007b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007b9a <__s2b>:
 8007b9a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	4615      	mov	r5, r2
 8007ba2:	461f      	mov	r7, r3
 8007ba4:	2209      	movs	r2, #9
 8007ba6:	3308      	adds	r3, #8
 8007ba8:	4606      	mov	r6, r0
 8007baa:	fb93 f3f2 	sdiv	r3, r3, r2
 8007bae:	2100      	movs	r1, #0
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	db20      	blt.n	8007bf8 <__s2b+0x5e>
 8007bb6:	4630      	mov	r0, r6
 8007bb8:	f7ff ff69 	bl	8007a8e <_Balloc>
 8007bbc:	9b08      	ldr	r3, [sp, #32]
 8007bbe:	6143      	str	r3, [r0, #20]
 8007bc0:	2d09      	cmp	r5, #9
 8007bc2:	f04f 0301 	mov.w	r3, #1
 8007bc6:	6103      	str	r3, [r0, #16]
 8007bc8:	dd19      	ble.n	8007bfe <__s2b+0x64>
 8007bca:	f104 0809 	add.w	r8, r4, #9
 8007bce:	46c1      	mov	r9, r8
 8007bd0:	442c      	add	r4, r5
 8007bd2:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007bd6:	4601      	mov	r1, r0
 8007bd8:	3b30      	subs	r3, #48	; 0x30
 8007bda:	220a      	movs	r2, #10
 8007bdc:	4630      	mov	r0, r6
 8007bde:	f7ff ffa1 	bl	8007b24 <__multadd>
 8007be2:	45a1      	cmp	r9, r4
 8007be4:	d1f5      	bne.n	8007bd2 <__s2b+0x38>
 8007be6:	eb08 0405 	add.w	r4, r8, r5
 8007bea:	3c08      	subs	r4, #8
 8007bec:	1b2d      	subs	r5, r5, r4
 8007bee:	1963      	adds	r3, r4, r5
 8007bf0:	42bb      	cmp	r3, r7
 8007bf2:	db07      	blt.n	8007c04 <__s2b+0x6a>
 8007bf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bf8:	0052      	lsls	r2, r2, #1
 8007bfa:	3101      	adds	r1, #1
 8007bfc:	e7d9      	b.n	8007bb2 <__s2b+0x18>
 8007bfe:	340a      	adds	r4, #10
 8007c00:	2509      	movs	r5, #9
 8007c02:	e7f3      	b.n	8007bec <__s2b+0x52>
 8007c04:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007c08:	4601      	mov	r1, r0
 8007c0a:	3b30      	subs	r3, #48	; 0x30
 8007c0c:	220a      	movs	r2, #10
 8007c0e:	4630      	mov	r0, r6
 8007c10:	f7ff ff88 	bl	8007b24 <__multadd>
 8007c14:	e7eb      	b.n	8007bee <__s2b+0x54>

08007c16 <__hi0bits>:
 8007c16:	0c02      	lsrs	r2, r0, #16
 8007c18:	0412      	lsls	r2, r2, #16
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	b9b2      	cbnz	r2, 8007c4c <__hi0bits+0x36>
 8007c1e:	0403      	lsls	r3, r0, #16
 8007c20:	2010      	movs	r0, #16
 8007c22:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007c26:	bf04      	itt	eq
 8007c28:	021b      	lsleq	r3, r3, #8
 8007c2a:	3008      	addeq	r0, #8
 8007c2c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007c30:	bf04      	itt	eq
 8007c32:	011b      	lsleq	r3, r3, #4
 8007c34:	3004      	addeq	r0, #4
 8007c36:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007c3a:	bf04      	itt	eq
 8007c3c:	009b      	lsleq	r3, r3, #2
 8007c3e:	3002      	addeq	r0, #2
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	db06      	blt.n	8007c52 <__hi0bits+0x3c>
 8007c44:	005b      	lsls	r3, r3, #1
 8007c46:	d503      	bpl.n	8007c50 <__hi0bits+0x3a>
 8007c48:	3001      	adds	r0, #1
 8007c4a:	4770      	bx	lr
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	e7e8      	b.n	8007c22 <__hi0bits+0xc>
 8007c50:	2020      	movs	r0, #32
 8007c52:	4770      	bx	lr

08007c54 <__lo0bits>:
 8007c54:	6803      	ldr	r3, [r0, #0]
 8007c56:	f013 0207 	ands.w	r2, r3, #7
 8007c5a:	4601      	mov	r1, r0
 8007c5c:	d00b      	beq.n	8007c76 <__lo0bits+0x22>
 8007c5e:	07da      	lsls	r2, r3, #31
 8007c60:	d423      	bmi.n	8007caa <__lo0bits+0x56>
 8007c62:	0798      	lsls	r0, r3, #30
 8007c64:	bf49      	itett	mi
 8007c66:	085b      	lsrmi	r3, r3, #1
 8007c68:	089b      	lsrpl	r3, r3, #2
 8007c6a:	2001      	movmi	r0, #1
 8007c6c:	600b      	strmi	r3, [r1, #0]
 8007c6e:	bf5c      	itt	pl
 8007c70:	600b      	strpl	r3, [r1, #0]
 8007c72:	2002      	movpl	r0, #2
 8007c74:	4770      	bx	lr
 8007c76:	b298      	uxth	r0, r3
 8007c78:	b9a8      	cbnz	r0, 8007ca6 <__lo0bits+0x52>
 8007c7a:	0c1b      	lsrs	r3, r3, #16
 8007c7c:	2010      	movs	r0, #16
 8007c7e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c82:	bf04      	itt	eq
 8007c84:	0a1b      	lsreq	r3, r3, #8
 8007c86:	3008      	addeq	r0, #8
 8007c88:	071a      	lsls	r2, r3, #28
 8007c8a:	bf04      	itt	eq
 8007c8c:	091b      	lsreq	r3, r3, #4
 8007c8e:	3004      	addeq	r0, #4
 8007c90:	079a      	lsls	r2, r3, #30
 8007c92:	bf04      	itt	eq
 8007c94:	089b      	lsreq	r3, r3, #2
 8007c96:	3002      	addeq	r0, #2
 8007c98:	07da      	lsls	r2, r3, #31
 8007c9a:	d402      	bmi.n	8007ca2 <__lo0bits+0x4e>
 8007c9c:	085b      	lsrs	r3, r3, #1
 8007c9e:	d006      	beq.n	8007cae <__lo0bits+0x5a>
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	600b      	str	r3, [r1, #0]
 8007ca4:	4770      	bx	lr
 8007ca6:	4610      	mov	r0, r2
 8007ca8:	e7e9      	b.n	8007c7e <__lo0bits+0x2a>
 8007caa:	2000      	movs	r0, #0
 8007cac:	4770      	bx	lr
 8007cae:	2020      	movs	r0, #32
 8007cb0:	4770      	bx	lr

08007cb2 <__i2b>:
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	460c      	mov	r4, r1
 8007cb6:	2101      	movs	r1, #1
 8007cb8:	f7ff fee9 	bl	8007a8e <_Balloc>
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	6144      	str	r4, [r0, #20]
 8007cc0:	6102      	str	r2, [r0, #16]
 8007cc2:	bd10      	pop	{r4, pc}

08007cc4 <__multiply>:
 8007cc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc8:	4614      	mov	r4, r2
 8007cca:	690a      	ldr	r2, [r1, #16]
 8007ccc:	6923      	ldr	r3, [r4, #16]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	bfb8      	it	lt
 8007cd2:	460b      	movlt	r3, r1
 8007cd4:	4688      	mov	r8, r1
 8007cd6:	bfbc      	itt	lt
 8007cd8:	46a0      	movlt	r8, r4
 8007cda:	461c      	movlt	r4, r3
 8007cdc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ce0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007ce4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ce8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007cec:	eb07 0609 	add.w	r6, r7, r9
 8007cf0:	42b3      	cmp	r3, r6
 8007cf2:	bfb8      	it	lt
 8007cf4:	3101      	addlt	r1, #1
 8007cf6:	f7ff feca 	bl	8007a8e <_Balloc>
 8007cfa:	f100 0514 	add.w	r5, r0, #20
 8007cfe:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007d02:	462b      	mov	r3, r5
 8007d04:	2200      	movs	r2, #0
 8007d06:	4573      	cmp	r3, lr
 8007d08:	d316      	bcc.n	8007d38 <__multiply+0x74>
 8007d0a:	f104 0214 	add.w	r2, r4, #20
 8007d0e:	f108 0114 	add.w	r1, r8, #20
 8007d12:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007d16:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007d1a:	9300      	str	r3, [sp, #0]
 8007d1c:	9b00      	ldr	r3, [sp, #0]
 8007d1e:	9201      	str	r2, [sp, #4]
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d80c      	bhi.n	8007d3e <__multiply+0x7a>
 8007d24:	2e00      	cmp	r6, #0
 8007d26:	dd03      	ble.n	8007d30 <__multiply+0x6c>
 8007d28:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d05d      	beq.n	8007dec <__multiply+0x128>
 8007d30:	6106      	str	r6, [r0, #16]
 8007d32:	b003      	add	sp, #12
 8007d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d38:	f843 2b04 	str.w	r2, [r3], #4
 8007d3c:	e7e3      	b.n	8007d06 <__multiply+0x42>
 8007d3e:	f8b2 b000 	ldrh.w	fp, [r2]
 8007d42:	f1bb 0f00 	cmp.w	fp, #0
 8007d46:	d023      	beq.n	8007d90 <__multiply+0xcc>
 8007d48:	4689      	mov	r9, r1
 8007d4a:	46ac      	mov	ip, r5
 8007d4c:	f04f 0800 	mov.w	r8, #0
 8007d50:	f859 4b04 	ldr.w	r4, [r9], #4
 8007d54:	f8dc a000 	ldr.w	sl, [ip]
 8007d58:	b2a3      	uxth	r3, r4
 8007d5a:	fa1f fa8a 	uxth.w	sl, sl
 8007d5e:	fb0b a303 	mla	r3, fp, r3, sl
 8007d62:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007d66:	f8dc 4000 	ldr.w	r4, [ip]
 8007d6a:	4443      	add	r3, r8
 8007d6c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007d70:	fb0b 840a 	mla	r4, fp, sl, r8
 8007d74:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007d78:	46e2      	mov	sl, ip
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007d80:	454f      	cmp	r7, r9
 8007d82:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007d86:	f84a 3b04 	str.w	r3, [sl], #4
 8007d8a:	d82b      	bhi.n	8007de4 <__multiply+0x120>
 8007d8c:	f8cc 8004 	str.w	r8, [ip, #4]
 8007d90:	9b01      	ldr	r3, [sp, #4]
 8007d92:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007d96:	3204      	adds	r2, #4
 8007d98:	f1ba 0f00 	cmp.w	sl, #0
 8007d9c:	d020      	beq.n	8007de0 <__multiply+0x11c>
 8007d9e:	682b      	ldr	r3, [r5, #0]
 8007da0:	4689      	mov	r9, r1
 8007da2:	46a8      	mov	r8, r5
 8007da4:	f04f 0b00 	mov.w	fp, #0
 8007da8:	f8b9 c000 	ldrh.w	ip, [r9]
 8007dac:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007db0:	fb0a 440c 	mla	r4, sl, ip, r4
 8007db4:	445c      	add	r4, fp
 8007db6:	46c4      	mov	ip, r8
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007dbe:	f84c 3b04 	str.w	r3, [ip], #4
 8007dc2:	f859 3b04 	ldr.w	r3, [r9], #4
 8007dc6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007dca:	0c1b      	lsrs	r3, r3, #16
 8007dcc:	fb0a b303 	mla	r3, sl, r3, fp
 8007dd0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007dd4:	454f      	cmp	r7, r9
 8007dd6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007dda:	d805      	bhi.n	8007de8 <__multiply+0x124>
 8007ddc:	f8c8 3004 	str.w	r3, [r8, #4]
 8007de0:	3504      	adds	r5, #4
 8007de2:	e79b      	b.n	8007d1c <__multiply+0x58>
 8007de4:	46d4      	mov	ip, sl
 8007de6:	e7b3      	b.n	8007d50 <__multiply+0x8c>
 8007de8:	46e0      	mov	r8, ip
 8007dea:	e7dd      	b.n	8007da8 <__multiply+0xe4>
 8007dec:	3e01      	subs	r6, #1
 8007dee:	e799      	b.n	8007d24 <__multiply+0x60>

08007df0 <__pow5mult>:
 8007df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007df4:	4615      	mov	r5, r2
 8007df6:	f012 0203 	ands.w	r2, r2, #3
 8007dfa:	4606      	mov	r6, r0
 8007dfc:	460f      	mov	r7, r1
 8007dfe:	d007      	beq.n	8007e10 <__pow5mult+0x20>
 8007e00:	3a01      	subs	r2, #1
 8007e02:	4c21      	ldr	r4, [pc, #132]	; (8007e88 <__pow5mult+0x98>)
 8007e04:	2300      	movs	r3, #0
 8007e06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e0a:	f7ff fe8b 	bl	8007b24 <__multadd>
 8007e0e:	4607      	mov	r7, r0
 8007e10:	10ad      	asrs	r5, r5, #2
 8007e12:	d035      	beq.n	8007e80 <__pow5mult+0x90>
 8007e14:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007e16:	b93c      	cbnz	r4, 8007e28 <__pow5mult+0x38>
 8007e18:	2010      	movs	r0, #16
 8007e1a:	f7ff fe13 	bl	8007a44 <malloc>
 8007e1e:	6270      	str	r0, [r6, #36]	; 0x24
 8007e20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e24:	6004      	str	r4, [r0, #0]
 8007e26:	60c4      	str	r4, [r0, #12]
 8007e28:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007e2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e30:	b94c      	cbnz	r4, 8007e46 <__pow5mult+0x56>
 8007e32:	f240 2171 	movw	r1, #625	; 0x271
 8007e36:	4630      	mov	r0, r6
 8007e38:	f7ff ff3b 	bl	8007cb2 <__i2b>
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e42:	4604      	mov	r4, r0
 8007e44:	6003      	str	r3, [r0, #0]
 8007e46:	f04f 0800 	mov.w	r8, #0
 8007e4a:	07eb      	lsls	r3, r5, #31
 8007e4c:	d50a      	bpl.n	8007e64 <__pow5mult+0x74>
 8007e4e:	4639      	mov	r1, r7
 8007e50:	4622      	mov	r2, r4
 8007e52:	4630      	mov	r0, r6
 8007e54:	f7ff ff36 	bl	8007cc4 <__multiply>
 8007e58:	4639      	mov	r1, r7
 8007e5a:	4681      	mov	r9, r0
 8007e5c:	4630      	mov	r0, r6
 8007e5e:	f7ff fe4a 	bl	8007af6 <_Bfree>
 8007e62:	464f      	mov	r7, r9
 8007e64:	106d      	asrs	r5, r5, #1
 8007e66:	d00b      	beq.n	8007e80 <__pow5mult+0x90>
 8007e68:	6820      	ldr	r0, [r4, #0]
 8007e6a:	b938      	cbnz	r0, 8007e7c <__pow5mult+0x8c>
 8007e6c:	4622      	mov	r2, r4
 8007e6e:	4621      	mov	r1, r4
 8007e70:	4630      	mov	r0, r6
 8007e72:	f7ff ff27 	bl	8007cc4 <__multiply>
 8007e76:	6020      	str	r0, [r4, #0]
 8007e78:	f8c0 8000 	str.w	r8, [r0]
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	e7e4      	b.n	8007e4a <__pow5mult+0x5a>
 8007e80:	4638      	mov	r0, r7
 8007e82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e86:	bf00      	nop
 8007e88:	08009f40 	.word	0x08009f40

08007e8c <__lshift>:
 8007e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e90:	460c      	mov	r4, r1
 8007e92:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e96:	6923      	ldr	r3, [r4, #16]
 8007e98:	6849      	ldr	r1, [r1, #4]
 8007e9a:	eb0a 0903 	add.w	r9, sl, r3
 8007e9e:	68a3      	ldr	r3, [r4, #8]
 8007ea0:	4607      	mov	r7, r0
 8007ea2:	4616      	mov	r6, r2
 8007ea4:	f109 0501 	add.w	r5, r9, #1
 8007ea8:	42ab      	cmp	r3, r5
 8007eaa:	db32      	blt.n	8007f12 <__lshift+0x86>
 8007eac:	4638      	mov	r0, r7
 8007eae:	f7ff fdee 	bl	8007a8e <_Balloc>
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	4680      	mov	r8, r0
 8007eb6:	f100 0114 	add.w	r1, r0, #20
 8007eba:	461a      	mov	r2, r3
 8007ebc:	4553      	cmp	r3, sl
 8007ebe:	db2b      	blt.n	8007f18 <__lshift+0x8c>
 8007ec0:	6920      	ldr	r0, [r4, #16]
 8007ec2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ec6:	f104 0314 	add.w	r3, r4, #20
 8007eca:	f016 021f 	ands.w	r2, r6, #31
 8007ece:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ed2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ed6:	d025      	beq.n	8007f24 <__lshift+0x98>
 8007ed8:	f1c2 0e20 	rsb	lr, r2, #32
 8007edc:	2000      	movs	r0, #0
 8007ede:	681e      	ldr	r6, [r3, #0]
 8007ee0:	468a      	mov	sl, r1
 8007ee2:	4096      	lsls	r6, r2
 8007ee4:	4330      	orrs	r0, r6
 8007ee6:	f84a 0b04 	str.w	r0, [sl], #4
 8007eea:	f853 0b04 	ldr.w	r0, [r3], #4
 8007eee:	459c      	cmp	ip, r3
 8007ef0:	fa20 f00e 	lsr.w	r0, r0, lr
 8007ef4:	d814      	bhi.n	8007f20 <__lshift+0x94>
 8007ef6:	6048      	str	r0, [r1, #4]
 8007ef8:	b108      	cbz	r0, 8007efe <__lshift+0x72>
 8007efa:	f109 0502 	add.w	r5, r9, #2
 8007efe:	3d01      	subs	r5, #1
 8007f00:	4638      	mov	r0, r7
 8007f02:	f8c8 5010 	str.w	r5, [r8, #16]
 8007f06:	4621      	mov	r1, r4
 8007f08:	f7ff fdf5 	bl	8007af6 <_Bfree>
 8007f0c:	4640      	mov	r0, r8
 8007f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f12:	3101      	adds	r1, #1
 8007f14:	005b      	lsls	r3, r3, #1
 8007f16:	e7c7      	b.n	8007ea8 <__lshift+0x1c>
 8007f18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	e7cd      	b.n	8007ebc <__lshift+0x30>
 8007f20:	4651      	mov	r1, sl
 8007f22:	e7dc      	b.n	8007ede <__lshift+0x52>
 8007f24:	3904      	subs	r1, #4
 8007f26:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f2a:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f2e:	459c      	cmp	ip, r3
 8007f30:	d8f9      	bhi.n	8007f26 <__lshift+0x9a>
 8007f32:	e7e4      	b.n	8007efe <__lshift+0x72>

08007f34 <__mcmp>:
 8007f34:	6903      	ldr	r3, [r0, #16]
 8007f36:	690a      	ldr	r2, [r1, #16]
 8007f38:	1a9b      	subs	r3, r3, r2
 8007f3a:	b530      	push	{r4, r5, lr}
 8007f3c:	d10c      	bne.n	8007f58 <__mcmp+0x24>
 8007f3e:	0092      	lsls	r2, r2, #2
 8007f40:	3014      	adds	r0, #20
 8007f42:	3114      	adds	r1, #20
 8007f44:	1884      	adds	r4, r0, r2
 8007f46:	4411      	add	r1, r2
 8007f48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f50:	4295      	cmp	r5, r2
 8007f52:	d003      	beq.n	8007f5c <__mcmp+0x28>
 8007f54:	d305      	bcc.n	8007f62 <__mcmp+0x2e>
 8007f56:	2301      	movs	r3, #1
 8007f58:	4618      	mov	r0, r3
 8007f5a:	bd30      	pop	{r4, r5, pc}
 8007f5c:	42a0      	cmp	r0, r4
 8007f5e:	d3f3      	bcc.n	8007f48 <__mcmp+0x14>
 8007f60:	e7fa      	b.n	8007f58 <__mcmp+0x24>
 8007f62:	f04f 33ff 	mov.w	r3, #4294967295
 8007f66:	e7f7      	b.n	8007f58 <__mcmp+0x24>

08007f68 <__mdiff>:
 8007f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f6c:	460d      	mov	r5, r1
 8007f6e:	4607      	mov	r7, r0
 8007f70:	4611      	mov	r1, r2
 8007f72:	4628      	mov	r0, r5
 8007f74:	4614      	mov	r4, r2
 8007f76:	f7ff ffdd 	bl	8007f34 <__mcmp>
 8007f7a:	1e06      	subs	r6, r0, #0
 8007f7c:	d108      	bne.n	8007f90 <__mdiff+0x28>
 8007f7e:	4631      	mov	r1, r6
 8007f80:	4638      	mov	r0, r7
 8007f82:	f7ff fd84 	bl	8007a8e <_Balloc>
 8007f86:	2301      	movs	r3, #1
 8007f88:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f90:	bfa4      	itt	ge
 8007f92:	4623      	movge	r3, r4
 8007f94:	462c      	movge	r4, r5
 8007f96:	4638      	mov	r0, r7
 8007f98:	6861      	ldr	r1, [r4, #4]
 8007f9a:	bfa6      	itte	ge
 8007f9c:	461d      	movge	r5, r3
 8007f9e:	2600      	movge	r6, #0
 8007fa0:	2601      	movlt	r6, #1
 8007fa2:	f7ff fd74 	bl	8007a8e <_Balloc>
 8007fa6:	692b      	ldr	r3, [r5, #16]
 8007fa8:	60c6      	str	r6, [r0, #12]
 8007faa:	6926      	ldr	r6, [r4, #16]
 8007fac:	f105 0914 	add.w	r9, r5, #20
 8007fb0:	f104 0214 	add.w	r2, r4, #20
 8007fb4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007fb8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007fbc:	f100 0514 	add.w	r5, r0, #20
 8007fc0:	f04f 0e00 	mov.w	lr, #0
 8007fc4:	f852 ab04 	ldr.w	sl, [r2], #4
 8007fc8:	f859 4b04 	ldr.w	r4, [r9], #4
 8007fcc:	fa1e f18a 	uxtah	r1, lr, sl
 8007fd0:	b2a3      	uxth	r3, r4
 8007fd2:	1ac9      	subs	r1, r1, r3
 8007fd4:	0c23      	lsrs	r3, r4, #16
 8007fd6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007fda:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007fde:	b289      	uxth	r1, r1
 8007fe0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007fe4:	45c8      	cmp	r8, r9
 8007fe6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007fea:	4694      	mov	ip, r2
 8007fec:	f845 3b04 	str.w	r3, [r5], #4
 8007ff0:	d8e8      	bhi.n	8007fc4 <__mdiff+0x5c>
 8007ff2:	45bc      	cmp	ip, r7
 8007ff4:	d304      	bcc.n	8008000 <__mdiff+0x98>
 8007ff6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007ffa:	b183      	cbz	r3, 800801e <__mdiff+0xb6>
 8007ffc:	6106      	str	r6, [r0, #16]
 8007ffe:	e7c5      	b.n	8007f8c <__mdiff+0x24>
 8008000:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008004:	fa1e f381 	uxtah	r3, lr, r1
 8008008:	141a      	asrs	r2, r3, #16
 800800a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800800e:	b29b      	uxth	r3, r3
 8008010:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008014:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008018:	f845 3b04 	str.w	r3, [r5], #4
 800801c:	e7e9      	b.n	8007ff2 <__mdiff+0x8a>
 800801e:	3e01      	subs	r6, #1
 8008020:	e7e9      	b.n	8007ff6 <__mdiff+0x8e>
	...

08008024 <__ulp>:
 8008024:	4b12      	ldr	r3, [pc, #72]	; (8008070 <__ulp+0x4c>)
 8008026:	ee10 2a90 	vmov	r2, s1
 800802a:	401a      	ands	r2, r3
 800802c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8008030:	2b00      	cmp	r3, #0
 8008032:	dd04      	ble.n	800803e <__ulp+0x1a>
 8008034:	2000      	movs	r0, #0
 8008036:	4619      	mov	r1, r3
 8008038:	ec41 0b10 	vmov	d0, r0, r1
 800803c:	4770      	bx	lr
 800803e:	425b      	negs	r3, r3
 8008040:	151b      	asrs	r3, r3, #20
 8008042:	2b13      	cmp	r3, #19
 8008044:	f04f 0000 	mov.w	r0, #0
 8008048:	f04f 0100 	mov.w	r1, #0
 800804c:	dc04      	bgt.n	8008058 <__ulp+0x34>
 800804e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008052:	fa42 f103 	asr.w	r1, r2, r3
 8008056:	e7ef      	b.n	8008038 <__ulp+0x14>
 8008058:	3b14      	subs	r3, #20
 800805a:	2b1e      	cmp	r3, #30
 800805c:	f04f 0201 	mov.w	r2, #1
 8008060:	bfda      	itte	le
 8008062:	f1c3 031f 	rsble	r3, r3, #31
 8008066:	fa02 f303 	lslle.w	r3, r2, r3
 800806a:	4613      	movgt	r3, r2
 800806c:	4618      	mov	r0, r3
 800806e:	e7e3      	b.n	8008038 <__ulp+0x14>
 8008070:	7ff00000 	.word	0x7ff00000

08008074 <__b2d>:
 8008074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008076:	6905      	ldr	r5, [r0, #16]
 8008078:	f100 0714 	add.w	r7, r0, #20
 800807c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008080:	1f2e      	subs	r6, r5, #4
 8008082:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008086:	4620      	mov	r0, r4
 8008088:	f7ff fdc5 	bl	8007c16 <__hi0bits>
 800808c:	f1c0 0320 	rsb	r3, r0, #32
 8008090:	280a      	cmp	r0, #10
 8008092:	600b      	str	r3, [r1, #0]
 8008094:	f8df c074 	ldr.w	ip, [pc, #116]	; 800810c <__b2d+0x98>
 8008098:	dc14      	bgt.n	80080c4 <__b2d+0x50>
 800809a:	f1c0 0e0b 	rsb	lr, r0, #11
 800809e:	fa24 f10e 	lsr.w	r1, r4, lr
 80080a2:	42b7      	cmp	r7, r6
 80080a4:	ea41 030c 	orr.w	r3, r1, ip
 80080a8:	bf34      	ite	cc
 80080aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080ae:	2100      	movcs	r1, #0
 80080b0:	3015      	adds	r0, #21
 80080b2:	fa04 f000 	lsl.w	r0, r4, r0
 80080b6:	fa21 f10e 	lsr.w	r1, r1, lr
 80080ba:	ea40 0201 	orr.w	r2, r0, r1
 80080be:	ec43 2b10 	vmov	d0, r2, r3
 80080c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080c4:	42b7      	cmp	r7, r6
 80080c6:	bf3a      	itte	cc
 80080c8:	f1a5 0608 	subcc.w	r6, r5, #8
 80080cc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080d0:	2100      	movcs	r1, #0
 80080d2:	380b      	subs	r0, #11
 80080d4:	d015      	beq.n	8008102 <__b2d+0x8e>
 80080d6:	4084      	lsls	r4, r0
 80080d8:	f1c0 0520 	rsb	r5, r0, #32
 80080dc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80080e0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80080e4:	42be      	cmp	r6, r7
 80080e6:	fa21 fc05 	lsr.w	ip, r1, r5
 80080ea:	ea44 030c 	orr.w	r3, r4, ip
 80080ee:	bf8c      	ite	hi
 80080f0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80080f4:	2400      	movls	r4, #0
 80080f6:	fa01 f000 	lsl.w	r0, r1, r0
 80080fa:	40ec      	lsrs	r4, r5
 80080fc:	ea40 0204 	orr.w	r2, r0, r4
 8008100:	e7dd      	b.n	80080be <__b2d+0x4a>
 8008102:	ea44 030c 	orr.w	r3, r4, ip
 8008106:	460a      	mov	r2, r1
 8008108:	e7d9      	b.n	80080be <__b2d+0x4a>
 800810a:	bf00      	nop
 800810c:	3ff00000 	.word	0x3ff00000

08008110 <__d2b>:
 8008110:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008114:	460e      	mov	r6, r1
 8008116:	2101      	movs	r1, #1
 8008118:	ec59 8b10 	vmov	r8, r9, d0
 800811c:	4615      	mov	r5, r2
 800811e:	f7ff fcb6 	bl	8007a8e <_Balloc>
 8008122:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008126:	4607      	mov	r7, r0
 8008128:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800812c:	bb34      	cbnz	r4, 800817c <__d2b+0x6c>
 800812e:	9301      	str	r3, [sp, #4]
 8008130:	f1b8 0300 	subs.w	r3, r8, #0
 8008134:	d027      	beq.n	8008186 <__d2b+0x76>
 8008136:	a802      	add	r0, sp, #8
 8008138:	f840 3d08 	str.w	r3, [r0, #-8]!
 800813c:	f7ff fd8a 	bl	8007c54 <__lo0bits>
 8008140:	9900      	ldr	r1, [sp, #0]
 8008142:	b1f0      	cbz	r0, 8008182 <__d2b+0x72>
 8008144:	9a01      	ldr	r2, [sp, #4]
 8008146:	f1c0 0320 	rsb	r3, r0, #32
 800814a:	fa02 f303 	lsl.w	r3, r2, r3
 800814e:	430b      	orrs	r3, r1
 8008150:	40c2      	lsrs	r2, r0
 8008152:	617b      	str	r3, [r7, #20]
 8008154:	9201      	str	r2, [sp, #4]
 8008156:	9b01      	ldr	r3, [sp, #4]
 8008158:	61bb      	str	r3, [r7, #24]
 800815a:	2b00      	cmp	r3, #0
 800815c:	bf14      	ite	ne
 800815e:	2102      	movne	r1, #2
 8008160:	2101      	moveq	r1, #1
 8008162:	6139      	str	r1, [r7, #16]
 8008164:	b1c4      	cbz	r4, 8008198 <__d2b+0x88>
 8008166:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800816a:	4404      	add	r4, r0
 800816c:	6034      	str	r4, [r6, #0]
 800816e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008172:	6028      	str	r0, [r5, #0]
 8008174:	4638      	mov	r0, r7
 8008176:	b003      	add	sp, #12
 8008178:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800817c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008180:	e7d5      	b.n	800812e <__d2b+0x1e>
 8008182:	6179      	str	r1, [r7, #20]
 8008184:	e7e7      	b.n	8008156 <__d2b+0x46>
 8008186:	a801      	add	r0, sp, #4
 8008188:	f7ff fd64 	bl	8007c54 <__lo0bits>
 800818c:	9b01      	ldr	r3, [sp, #4]
 800818e:	617b      	str	r3, [r7, #20]
 8008190:	2101      	movs	r1, #1
 8008192:	6139      	str	r1, [r7, #16]
 8008194:	3020      	adds	r0, #32
 8008196:	e7e5      	b.n	8008164 <__d2b+0x54>
 8008198:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800819c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081a0:	6030      	str	r0, [r6, #0]
 80081a2:	6918      	ldr	r0, [r3, #16]
 80081a4:	f7ff fd37 	bl	8007c16 <__hi0bits>
 80081a8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80081ac:	e7e1      	b.n	8008172 <__d2b+0x62>

080081ae <__ratio>:
 80081ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b2:	4688      	mov	r8, r1
 80081b4:	4669      	mov	r1, sp
 80081b6:	4681      	mov	r9, r0
 80081b8:	f7ff ff5c 	bl	8008074 <__b2d>
 80081bc:	a901      	add	r1, sp, #4
 80081be:	4640      	mov	r0, r8
 80081c0:	ec57 6b10 	vmov	r6, r7, d0
 80081c4:	f7ff ff56 	bl	8008074 <__b2d>
 80081c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081cc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80081d0:	eba3 0c02 	sub.w	ip, r3, r2
 80081d4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80081d8:	1a9b      	subs	r3, r3, r2
 80081da:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80081de:	ec5b ab10 	vmov	sl, fp, d0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	bfce      	itee	gt
 80081e6:	463a      	movgt	r2, r7
 80081e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80081ec:	465a      	movle	r2, fp
 80081ee:	4659      	mov	r1, fp
 80081f0:	463d      	mov	r5, r7
 80081f2:	bfd4      	ite	le
 80081f4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80081f8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80081fc:	4630      	mov	r0, r6
 80081fe:	ee10 2a10 	vmov	r2, s0
 8008202:	460b      	mov	r3, r1
 8008204:	4629      	mov	r1, r5
 8008206:	f7f8 fb21 	bl	800084c <__aeabi_ddiv>
 800820a:	ec41 0b10 	vmov	d0, r0, r1
 800820e:	b003      	add	sp, #12
 8008210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008214 <__copybits>:
 8008214:	3901      	subs	r1, #1
 8008216:	b510      	push	{r4, lr}
 8008218:	1149      	asrs	r1, r1, #5
 800821a:	6914      	ldr	r4, [r2, #16]
 800821c:	3101      	adds	r1, #1
 800821e:	f102 0314 	add.w	r3, r2, #20
 8008222:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008226:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800822a:	42a3      	cmp	r3, r4
 800822c:	4602      	mov	r2, r0
 800822e:	d303      	bcc.n	8008238 <__copybits+0x24>
 8008230:	2300      	movs	r3, #0
 8008232:	428a      	cmp	r2, r1
 8008234:	d305      	bcc.n	8008242 <__copybits+0x2e>
 8008236:	bd10      	pop	{r4, pc}
 8008238:	f853 2b04 	ldr.w	r2, [r3], #4
 800823c:	f840 2b04 	str.w	r2, [r0], #4
 8008240:	e7f3      	b.n	800822a <__copybits+0x16>
 8008242:	f842 3b04 	str.w	r3, [r2], #4
 8008246:	e7f4      	b.n	8008232 <__copybits+0x1e>

08008248 <__any_on>:
 8008248:	f100 0214 	add.w	r2, r0, #20
 800824c:	6900      	ldr	r0, [r0, #16]
 800824e:	114b      	asrs	r3, r1, #5
 8008250:	4298      	cmp	r0, r3
 8008252:	b510      	push	{r4, lr}
 8008254:	db11      	blt.n	800827a <__any_on+0x32>
 8008256:	dd0a      	ble.n	800826e <__any_on+0x26>
 8008258:	f011 011f 	ands.w	r1, r1, #31
 800825c:	d007      	beq.n	800826e <__any_on+0x26>
 800825e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008262:	fa24 f001 	lsr.w	r0, r4, r1
 8008266:	fa00 f101 	lsl.w	r1, r0, r1
 800826a:	428c      	cmp	r4, r1
 800826c:	d10b      	bne.n	8008286 <__any_on+0x3e>
 800826e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008272:	4293      	cmp	r3, r2
 8008274:	d803      	bhi.n	800827e <__any_on+0x36>
 8008276:	2000      	movs	r0, #0
 8008278:	bd10      	pop	{r4, pc}
 800827a:	4603      	mov	r3, r0
 800827c:	e7f7      	b.n	800826e <__any_on+0x26>
 800827e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008282:	2900      	cmp	r1, #0
 8008284:	d0f5      	beq.n	8008272 <__any_on+0x2a>
 8008286:	2001      	movs	r0, #1
 8008288:	e7f6      	b.n	8008278 <__any_on+0x30>

0800828a <_calloc_r>:
 800828a:	b538      	push	{r3, r4, r5, lr}
 800828c:	fb02 f401 	mul.w	r4, r2, r1
 8008290:	4621      	mov	r1, r4
 8008292:	f000 f857 	bl	8008344 <_malloc_r>
 8008296:	4605      	mov	r5, r0
 8008298:	b118      	cbz	r0, 80082a2 <_calloc_r+0x18>
 800829a:	4622      	mov	r2, r4
 800829c:	2100      	movs	r1, #0
 800829e:	f7fc fd01 	bl	8004ca4 <memset>
 80082a2:	4628      	mov	r0, r5
 80082a4:	bd38      	pop	{r3, r4, r5, pc}
	...

080082a8 <_free_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	4605      	mov	r5, r0
 80082ac:	2900      	cmp	r1, #0
 80082ae:	d045      	beq.n	800833c <_free_r+0x94>
 80082b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082b4:	1f0c      	subs	r4, r1, #4
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	bfb8      	it	lt
 80082ba:	18e4      	addlt	r4, r4, r3
 80082bc:	f000 fa36 	bl	800872c <__malloc_lock>
 80082c0:	4a1f      	ldr	r2, [pc, #124]	; (8008340 <_free_r+0x98>)
 80082c2:	6813      	ldr	r3, [r2, #0]
 80082c4:	4610      	mov	r0, r2
 80082c6:	b933      	cbnz	r3, 80082d6 <_free_r+0x2e>
 80082c8:	6063      	str	r3, [r4, #4]
 80082ca:	6014      	str	r4, [r2, #0]
 80082cc:	4628      	mov	r0, r5
 80082ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082d2:	f000 ba2c 	b.w	800872e <__malloc_unlock>
 80082d6:	42a3      	cmp	r3, r4
 80082d8:	d90c      	bls.n	80082f4 <_free_r+0x4c>
 80082da:	6821      	ldr	r1, [r4, #0]
 80082dc:	1862      	adds	r2, r4, r1
 80082de:	4293      	cmp	r3, r2
 80082e0:	bf04      	itt	eq
 80082e2:	681a      	ldreq	r2, [r3, #0]
 80082e4:	685b      	ldreq	r3, [r3, #4]
 80082e6:	6063      	str	r3, [r4, #4]
 80082e8:	bf04      	itt	eq
 80082ea:	1852      	addeq	r2, r2, r1
 80082ec:	6022      	streq	r2, [r4, #0]
 80082ee:	6004      	str	r4, [r0, #0]
 80082f0:	e7ec      	b.n	80082cc <_free_r+0x24>
 80082f2:	4613      	mov	r3, r2
 80082f4:	685a      	ldr	r2, [r3, #4]
 80082f6:	b10a      	cbz	r2, 80082fc <_free_r+0x54>
 80082f8:	42a2      	cmp	r2, r4
 80082fa:	d9fa      	bls.n	80082f2 <_free_r+0x4a>
 80082fc:	6819      	ldr	r1, [r3, #0]
 80082fe:	1858      	adds	r0, r3, r1
 8008300:	42a0      	cmp	r0, r4
 8008302:	d10b      	bne.n	800831c <_free_r+0x74>
 8008304:	6820      	ldr	r0, [r4, #0]
 8008306:	4401      	add	r1, r0
 8008308:	1858      	adds	r0, r3, r1
 800830a:	4282      	cmp	r2, r0
 800830c:	6019      	str	r1, [r3, #0]
 800830e:	d1dd      	bne.n	80082cc <_free_r+0x24>
 8008310:	6810      	ldr	r0, [r2, #0]
 8008312:	6852      	ldr	r2, [r2, #4]
 8008314:	605a      	str	r2, [r3, #4]
 8008316:	4401      	add	r1, r0
 8008318:	6019      	str	r1, [r3, #0]
 800831a:	e7d7      	b.n	80082cc <_free_r+0x24>
 800831c:	d902      	bls.n	8008324 <_free_r+0x7c>
 800831e:	230c      	movs	r3, #12
 8008320:	602b      	str	r3, [r5, #0]
 8008322:	e7d3      	b.n	80082cc <_free_r+0x24>
 8008324:	6820      	ldr	r0, [r4, #0]
 8008326:	1821      	adds	r1, r4, r0
 8008328:	428a      	cmp	r2, r1
 800832a:	bf04      	itt	eq
 800832c:	6811      	ldreq	r1, [r2, #0]
 800832e:	6852      	ldreq	r2, [r2, #4]
 8008330:	6062      	str	r2, [r4, #4]
 8008332:	bf04      	itt	eq
 8008334:	1809      	addeq	r1, r1, r0
 8008336:	6021      	streq	r1, [r4, #0]
 8008338:	605c      	str	r4, [r3, #4]
 800833a:	e7c7      	b.n	80082cc <_free_r+0x24>
 800833c:	bd38      	pop	{r3, r4, r5, pc}
 800833e:	bf00      	nop
 8008340:	20000220 	.word	0x20000220

08008344 <_malloc_r>:
 8008344:	b570      	push	{r4, r5, r6, lr}
 8008346:	1ccd      	adds	r5, r1, #3
 8008348:	f025 0503 	bic.w	r5, r5, #3
 800834c:	3508      	adds	r5, #8
 800834e:	2d0c      	cmp	r5, #12
 8008350:	bf38      	it	cc
 8008352:	250c      	movcc	r5, #12
 8008354:	2d00      	cmp	r5, #0
 8008356:	4606      	mov	r6, r0
 8008358:	db01      	blt.n	800835e <_malloc_r+0x1a>
 800835a:	42a9      	cmp	r1, r5
 800835c:	d903      	bls.n	8008366 <_malloc_r+0x22>
 800835e:	230c      	movs	r3, #12
 8008360:	6033      	str	r3, [r6, #0]
 8008362:	2000      	movs	r0, #0
 8008364:	bd70      	pop	{r4, r5, r6, pc}
 8008366:	f000 f9e1 	bl	800872c <__malloc_lock>
 800836a:	4a21      	ldr	r2, [pc, #132]	; (80083f0 <_malloc_r+0xac>)
 800836c:	6814      	ldr	r4, [r2, #0]
 800836e:	4621      	mov	r1, r4
 8008370:	b991      	cbnz	r1, 8008398 <_malloc_r+0x54>
 8008372:	4c20      	ldr	r4, [pc, #128]	; (80083f4 <_malloc_r+0xb0>)
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	b91b      	cbnz	r3, 8008380 <_malloc_r+0x3c>
 8008378:	4630      	mov	r0, r6
 800837a:	f000 f98f 	bl	800869c <_sbrk_r>
 800837e:	6020      	str	r0, [r4, #0]
 8008380:	4629      	mov	r1, r5
 8008382:	4630      	mov	r0, r6
 8008384:	f000 f98a 	bl	800869c <_sbrk_r>
 8008388:	1c43      	adds	r3, r0, #1
 800838a:	d124      	bne.n	80083d6 <_malloc_r+0x92>
 800838c:	230c      	movs	r3, #12
 800838e:	6033      	str	r3, [r6, #0]
 8008390:	4630      	mov	r0, r6
 8008392:	f000 f9cc 	bl	800872e <__malloc_unlock>
 8008396:	e7e4      	b.n	8008362 <_malloc_r+0x1e>
 8008398:	680b      	ldr	r3, [r1, #0]
 800839a:	1b5b      	subs	r3, r3, r5
 800839c:	d418      	bmi.n	80083d0 <_malloc_r+0x8c>
 800839e:	2b0b      	cmp	r3, #11
 80083a0:	d90f      	bls.n	80083c2 <_malloc_r+0x7e>
 80083a2:	600b      	str	r3, [r1, #0]
 80083a4:	50cd      	str	r5, [r1, r3]
 80083a6:	18cc      	adds	r4, r1, r3
 80083a8:	4630      	mov	r0, r6
 80083aa:	f000 f9c0 	bl	800872e <__malloc_unlock>
 80083ae:	f104 000b 	add.w	r0, r4, #11
 80083b2:	1d23      	adds	r3, r4, #4
 80083b4:	f020 0007 	bic.w	r0, r0, #7
 80083b8:	1ac3      	subs	r3, r0, r3
 80083ba:	d0d3      	beq.n	8008364 <_malloc_r+0x20>
 80083bc:	425a      	negs	r2, r3
 80083be:	50e2      	str	r2, [r4, r3]
 80083c0:	e7d0      	b.n	8008364 <_malloc_r+0x20>
 80083c2:	428c      	cmp	r4, r1
 80083c4:	684b      	ldr	r3, [r1, #4]
 80083c6:	bf16      	itet	ne
 80083c8:	6063      	strne	r3, [r4, #4]
 80083ca:	6013      	streq	r3, [r2, #0]
 80083cc:	460c      	movne	r4, r1
 80083ce:	e7eb      	b.n	80083a8 <_malloc_r+0x64>
 80083d0:	460c      	mov	r4, r1
 80083d2:	6849      	ldr	r1, [r1, #4]
 80083d4:	e7cc      	b.n	8008370 <_malloc_r+0x2c>
 80083d6:	1cc4      	adds	r4, r0, #3
 80083d8:	f024 0403 	bic.w	r4, r4, #3
 80083dc:	42a0      	cmp	r0, r4
 80083de:	d005      	beq.n	80083ec <_malloc_r+0xa8>
 80083e0:	1a21      	subs	r1, r4, r0
 80083e2:	4630      	mov	r0, r6
 80083e4:	f000 f95a 	bl	800869c <_sbrk_r>
 80083e8:	3001      	adds	r0, #1
 80083ea:	d0cf      	beq.n	800838c <_malloc_r+0x48>
 80083ec:	6025      	str	r5, [r4, #0]
 80083ee:	e7db      	b.n	80083a8 <_malloc_r+0x64>
 80083f0:	20000220 	.word	0x20000220
 80083f4:	20000224 	.word	0x20000224

080083f8 <__ssputs_r>:
 80083f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083fc:	688e      	ldr	r6, [r1, #8]
 80083fe:	429e      	cmp	r6, r3
 8008400:	4682      	mov	sl, r0
 8008402:	460c      	mov	r4, r1
 8008404:	4690      	mov	r8, r2
 8008406:	4699      	mov	r9, r3
 8008408:	d837      	bhi.n	800847a <__ssputs_r+0x82>
 800840a:	898a      	ldrh	r2, [r1, #12]
 800840c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008410:	d031      	beq.n	8008476 <__ssputs_r+0x7e>
 8008412:	6825      	ldr	r5, [r4, #0]
 8008414:	6909      	ldr	r1, [r1, #16]
 8008416:	1a6f      	subs	r7, r5, r1
 8008418:	6965      	ldr	r5, [r4, #20]
 800841a:	2302      	movs	r3, #2
 800841c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008420:	fb95 f5f3 	sdiv	r5, r5, r3
 8008424:	f109 0301 	add.w	r3, r9, #1
 8008428:	443b      	add	r3, r7
 800842a:	429d      	cmp	r5, r3
 800842c:	bf38      	it	cc
 800842e:	461d      	movcc	r5, r3
 8008430:	0553      	lsls	r3, r2, #21
 8008432:	d530      	bpl.n	8008496 <__ssputs_r+0x9e>
 8008434:	4629      	mov	r1, r5
 8008436:	f7ff ff85 	bl	8008344 <_malloc_r>
 800843a:	4606      	mov	r6, r0
 800843c:	b950      	cbnz	r0, 8008454 <__ssputs_r+0x5c>
 800843e:	230c      	movs	r3, #12
 8008440:	f8ca 3000 	str.w	r3, [sl]
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800844a:	81a3      	strh	r3, [r4, #12]
 800844c:	f04f 30ff 	mov.w	r0, #4294967295
 8008450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008454:	463a      	mov	r2, r7
 8008456:	6921      	ldr	r1, [r4, #16]
 8008458:	f7ff fb0e 	bl	8007a78 <memcpy>
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	6126      	str	r6, [r4, #16]
 800846a:	6165      	str	r5, [r4, #20]
 800846c:	443e      	add	r6, r7
 800846e:	1bed      	subs	r5, r5, r7
 8008470:	6026      	str	r6, [r4, #0]
 8008472:	60a5      	str	r5, [r4, #8]
 8008474:	464e      	mov	r6, r9
 8008476:	454e      	cmp	r6, r9
 8008478:	d900      	bls.n	800847c <__ssputs_r+0x84>
 800847a:	464e      	mov	r6, r9
 800847c:	4632      	mov	r2, r6
 800847e:	4641      	mov	r1, r8
 8008480:	6820      	ldr	r0, [r4, #0]
 8008482:	f000 f93a 	bl	80086fa <memmove>
 8008486:	68a3      	ldr	r3, [r4, #8]
 8008488:	1b9b      	subs	r3, r3, r6
 800848a:	60a3      	str	r3, [r4, #8]
 800848c:	6823      	ldr	r3, [r4, #0]
 800848e:	441e      	add	r6, r3
 8008490:	6026      	str	r6, [r4, #0]
 8008492:	2000      	movs	r0, #0
 8008494:	e7dc      	b.n	8008450 <__ssputs_r+0x58>
 8008496:	462a      	mov	r2, r5
 8008498:	f000 f94a 	bl	8008730 <_realloc_r>
 800849c:	4606      	mov	r6, r0
 800849e:	2800      	cmp	r0, #0
 80084a0:	d1e2      	bne.n	8008468 <__ssputs_r+0x70>
 80084a2:	6921      	ldr	r1, [r4, #16]
 80084a4:	4650      	mov	r0, sl
 80084a6:	f7ff feff 	bl	80082a8 <_free_r>
 80084aa:	e7c8      	b.n	800843e <__ssputs_r+0x46>

080084ac <_svfiprintf_r>:
 80084ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	461d      	mov	r5, r3
 80084b2:	898b      	ldrh	r3, [r1, #12]
 80084b4:	061f      	lsls	r7, r3, #24
 80084b6:	b09d      	sub	sp, #116	; 0x74
 80084b8:	4680      	mov	r8, r0
 80084ba:	460c      	mov	r4, r1
 80084bc:	4616      	mov	r6, r2
 80084be:	d50f      	bpl.n	80084e0 <_svfiprintf_r+0x34>
 80084c0:	690b      	ldr	r3, [r1, #16]
 80084c2:	b96b      	cbnz	r3, 80084e0 <_svfiprintf_r+0x34>
 80084c4:	2140      	movs	r1, #64	; 0x40
 80084c6:	f7ff ff3d 	bl	8008344 <_malloc_r>
 80084ca:	6020      	str	r0, [r4, #0]
 80084cc:	6120      	str	r0, [r4, #16]
 80084ce:	b928      	cbnz	r0, 80084dc <_svfiprintf_r+0x30>
 80084d0:	230c      	movs	r3, #12
 80084d2:	f8c8 3000 	str.w	r3, [r8]
 80084d6:	f04f 30ff 	mov.w	r0, #4294967295
 80084da:	e0c8      	b.n	800866e <_svfiprintf_r+0x1c2>
 80084dc:	2340      	movs	r3, #64	; 0x40
 80084de:	6163      	str	r3, [r4, #20]
 80084e0:	2300      	movs	r3, #0
 80084e2:	9309      	str	r3, [sp, #36]	; 0x24
 80084e4:	2320      	movs	r3, #32
 80084e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084ea:	2330      	movs	r3, #48	; 0x30
 80084ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084f0:	9503      	str	r5, [sp, #12]
 80084f2:	f04f 0b01 	mov.w	fp, #1
 80084f6:	4637      	mov	r7, r6
 80084f8:	463d      	mov	r5, r7
 80084fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80084fe:	b10b      	cbz	r3, 8008504 <_svfiprintf_r+0x58>
 8008500:	2b25      	cmp	r3, #37	; 0x25
 8008502:	d13e      	bne.n	8008582 <_svfiprintf_r+0xd6>
 8008504:	ebb7 0a06 	subs.w	sl, r7, r6
 8008508:	d00b      	beq.n	8008522 <_svfiprintf_r+0x76>
 800850a:	4653      	mov	r3, sl
 800850c:	4632      	mov	r2, r6
 800850e:	4621      	mov	r1, r4
 8008510:	4640      	mov	r0, r8
 8008512:	f7ff ff71 	bl	80083f8 <__ssputs_r>
 8008516:	3001      	adds	r0, #1
 8008518:	f000 80a4 	beq.w	8008664 <_svfiprintf_r+0x1b8>
 800851c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800851e:	4453      	add	r3, sl
 8008520:	9309      	str	r3, [sp, #36]	; 0x24
 8008522:	783b      	ldrb	r3, [r7, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 809d 	beq.w	8008664 <_svfiprintf_r+0x1b8>
 800852a:	2300      	movs	r3, #0
 800852c:	f04f 32ff 	mov.w	r2, #4294967295
 8008530:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008534:	9304      	str	r3, [sp, #16]
 8008536:	9307      	str	r3, [sp, #28]
 8008538:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800853c:	931a      	str	r3, [sp, #104]	; 0x68
 800853e:	462f      	mov	r7, r5
 8008540:	2205      	movs	r2, #5
 8008542:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008546:	4850      	ldr	r0, [pc, #320]	; (8008688 <_svfiprintf_r+0x1dc>)
 8008548:	f7f7 fe4a 	bl	80001e0 <memchr>
 800854c:	9b04      	ldr	r3, [sp, #16]
 800854e:	b9d0      	cbnz	r0, 8008586 <_svfiprintf_r+0xda>
 8008550:	06d9      	lsls	r1, r3, #27
 8008552:	bf44      	itt	mi
 8008554:	2220      	movmi	r2, #32
 8008556:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800855a:	071a      	lsls	r2, r3, #28
 800855c:	bf44      	itt	mi
 800855e:	222b      	movmi	r2, #43	; 0x2b
 8008560:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008564:	782a      	ldrb	r2, [r5, #0]
 8008566:	2a2a      	cmp	r2, #42	; 0x2a
 8008568:	d015      	beq.n	8008596 <_svfiprintf_r+0xea>
 800856a:	9a07      	ldr	r2, [sp, #28]
 800856c:	462f      	mov	r7, r5
 800856e:	2000      	movs	r0, #0
 8008570:	250a      	movs	r5, #10
 8008572:	4639      	mov	r1, r7
 8008574:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008578:	3b30      	subs	r3, #48	; 0x30
 800857a:	2b09      	cmp	r3, #9
 800857c:	d94d      	bls.n	800861a <_svfiprintf_r+0x16e>
 800857e:	b1b8      	cbz	r0, 80085b0 <_svfiprintf_r+0x104>
 8008580:	e00f      	b.n	80085a2 <_svfiprintf_r+0xf6>
 8008582:	462f      	mov	r7, r5
 8008584:	e7b8      	b.n	80084f8 <_svfiprintf_r+0x4c>
 8008586:	4a40      	ldr	r2, [pc, #256]	; (8008688 <_svfiprintf_r+0x1dc>)
 8008588:	1a80      	subs	r0, r0, r2
 800858a:	fa0b f000 	lsl.w	r0, fp, r0
 800858e:	4318      	orrs	r0, r3
 8008590:	9004      	str	r0, [sp, #16]
 8008592:	463d      	mov	r5, r7
 8008594:	e7d3      	b.n	800853e <_svfiprintf_r+0x92>
 8008596:	9a03      	ldr	r2, [sp, #12]
 8008598:	1d11      	adds	r1, r2, #4
 800859a:	6812      	ldr	r2, [r2, #0]
 800859c:	9103      	str	r1, [sp, #12]
 800859e:	2a00      	cmp	r2, #0
 80085a0:	db01      	blt.n	80085a6 <_svfiprintf_r+0xfa>
 80085a2:	9207      	str	r2, [sp, #28]
 80085a4:	e004      	b.n	80085b0 <_svfiprintf_r+0x104>
 80085a6:	4252      	negs	r2, r2
 80085a8:	f043 0302 	orr.w	r3, r3, #2
 80085ac:	9207      	str	r2, [sp, #28]
 80085ae:	9304      	str	r3, [sp, #16]
 80085b0:	783b      	ldrb	r3, [r7, #0]
 80085b2:	2b2e      	cmp	r3, #46	; 0x2e
 80085b4:	d10c      	bne.n	80085d0 <_svfiprintf_r+0x124>
 80085b6:	787b      	ldrb	r3, [r7, #1]
 80085b8:	2b2a      	cmp	r3, #42	; 0x2a
 80085ba:	d133      	bne.n	8008624 <_svfiprintf_r+0x178>
 80085bc:	9b03      	ldr	r3, [sp, #12]
 80085be:	1d1a      	adds	r2, r3, #4
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	9203      	str	r2, [sp, #12]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	bfb8      	it	lt
 80085c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80085cc:	3702      	adds	r7, #2
 80085ce:	9305      	str	r3, [sp, #20]
 80085d0:	4d2e      	ldr	r5, [pc, #184]	; (800868c <_svfiprintf_r+0x1e0>)
 80085d2:	7839      	ldrb	r1, [r7, #0]
 80085d4:	2203      	movs	r2, #3
 80085d6:	4628      	mov	r0, r5
 80085d8:	f7f7 fe02 	bl	80001e0 <memchr>
 80085dc:	b138      	cbz	r0, 80085ee <_svfiprintf_r+0x142>
 80085de:	2340      	movs	r3, #64	; 0x40
 80085e0:	1b40      	subs	r0, r0, r5
 80085e2:	fa03 f000 	lsl.w	r0, r3, r0
 80085e6:	9b04      	ldr	r3, [sp, #16]
 80085e8:	4303      	orrs	r3, r0
 80085ea:	3701      	adds	r7, #1
 80085ec:	9304      	str	r3, [sp, #16]
 80085ee:	7839      	ldrb	r1, [r7, #0]
 80085f0:	4827      	ldr	r0, [pc, #156]	; (8008690 <_svfiprintf_r+0x1e4>)
 80085f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085f6:	2206      	movs	r2, #6
 80085f8:	1c7e      	adds	r6, r7, #1
 80085fa:	f7f7 fdf1 	bl	80001e0 <memchr>
 80085fe:	2800      	cmp	r0, #0
 8008600:	d038      	beq.n	8008674 <_svfiprintf_r+0x1c8>
 8008602:	4b24      	ldr	r3, [pc, #144]	; (8008694 <_svfiprintf_r+0x1e8>)
 8008604:	bb13      	cbnz	r3, 800864c <_svfiprintf_r+0x1a0>
 8008606:	9b03      	ldr	r3, [sp, #12]
 8008608:	3307      	adds	r3, #7
 800860a:	f023 0307 	bic.w	r3, r3, #7
 800860e:	3308      	adds	r3, #8
 8008610:	9303      	str	r3, [sp, #12]
 8008612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008614:	444b      	add	r3, r9
 8008616:	9309      	str	r3, [sp, #36]	; 0x24
 8008618:	e76d      	b.n	80084f6 <_svfiprintf_r+0x4a>
 800861a:	fb05 3202 	mla	r2, r5, r2, r3
 800861e:	2001      	movs	r0, #1
 8008620:	460f      	mov	r7, r1
 8008622:	e7a6      	b.n	8008572 <_svfiprintf_r+0xc6>
 8008624:	2300      	movs	r3, #0
 8008626:	3701      	adds	r7, #1
 8008628:	9305      	str	r3, [sp, #20]
 800862a:	4619      	mov	r1, r3
 800862c:	250a      	movs	r5, #10
 800862e:	4638      	mov	r0, r7
 8008630:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008634:	3a30      	subs	r2, #48	; 0x30
 8008636:	2a09      	cmp	r2, #9
 8008638:	d903      	bls.n	8008642 <_svfiprintf_r+0x196>
 800863a:	2b00      	cmp	r3, #0
 800863c:	d0c8      	beq.n	80085d0 <_svfiprintf_r+0x124>
 800863e:	9105      	str	r1, [sp, #20]
 8008640:	e7c6      	b.n	80085d0 <_svfiprintf_r+0x124>
 8008642:	fb05 2101 	mla	r1, r5, r1, r2
 8008646:	2301      	movs	r3, #1
 8008648:	4607      	mov	r7, r0
 800864a:	e7f0      	b.n	800862e <_svfiprintf_r+0x182>
 800864c:	ab03      	add	r3, sp, #12
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	4622      	mov	r2, r4
 8008652:	4b11      	ldr	r3, [pc, #68]	; (8008698 <_svfiprintf_r+0x1ec>)
 8008654:	a904      	add	r1, sp, #16
 8008656:	4640      	mov	r0, r8
 8008658:	f7fc fbc0 	bl	8004ddc <_printf_float>
 800865c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008660:	4681      	mov	r9, r0
 8008662:	d1d6      	bne.n	8008612 <_svfiprintf_r+0x166>
 8008664:	89a3      	ldrh	r3, [r4, #12]
 8008666:	065b      	lsls	r3, r3, #25
 8008668:	f53f af35 	bmi.w	80084d6 <_svfiprintf_r+0x2a>
 800866c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800866e:	b01d      	add	sp, #116	; 0x74
 8008670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008674:	ab03      	add	r3, sp, #12
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	4622      	mov	r2, r4
 800867a:	4b07      	ldr	r3, [pc, #28]	; (8008698 <_svfiprintf_r+0x1ec>)
 800867c:	a904      	add	r1, sp, #16
 800867e:	4640      	mov	r0, r8
 8008680:	f7fc fe62 	bl	8005348 <_printf_i>
 8008684:	e7ea      	b.n	800865c <_svfiprintf_r+0x1b0>
 8008686:	bf00      	nop
 8008688:	08009f4c 	.word	0x08009f4c
 800868c:	08009f52 	.word	0x08009f52
 8008690:	08009f56 	.word	0x08009f56
 8008694:	08004ddd 	.word	0x08004ddd
 8008698:	080083f9 	.word	0x080083f9

0800869c <_sbrk_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4c06      	ldr	r4, [pc, #24]	; (80086b8 <_sbrk_r+0x1c>)
 80086a0:	2300      	movs	r3, #0
 80086a2:	4605      	mov	r5, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	6023      	str	r3, [r4, #0]
 80086a8:	f7fb fd02 	bl	80040b0 <_sbrk>
 80086ac:	1c43      	adds	r3, r0, #1
 80086ae:	d102      	bne.n	80086b6 <_sbrk_r+0x1a>
 80086b0:	6823      	ldr	r3, [r4, #0]
 80086b2:	b103      	cbz	r3, 80086b6 <_sbrk_r+0x1a>
 80086b4:	602b      	str	r3, [r5, #0]
 80086b6:	bd38      	pop	{r3, r4, r5, pc}
 80086b8:	2000026c 	.word	0x2000026c

080086bc <strncmp>:
 80086bc:	b510      	push	{r4, lr}
 80086be:	b16a      	cbz	r2, 80086dc <strncmp+0x20>
 80086c0:	3901      	subs	r1, #1
 80086c2:	1884      	adds	r4, r0, r2
 80086c4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80086c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d103      	bne.n	80086d8 <strncmp+0x1c>
 80086d0:	42a0      	cmp	r0, r4
 80086d2:	d001      	beq.n	80086d8 <strncmp+0x1c>
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d1f5      	bne.n	80086c4 <strncmp+0x8>
 80086d8:	1a98      	subs	r0, r3, r2
 80086da:	bd10      	pop	{r4, pc}
 80086dc:	4610      	mov	r0, r2
 80086de:	e7fc      	b.n	80086da <strncmp+0x1e>

080086e0 <__ascii_wctomb>:
 80086e0:	b149      	cbz	r1, 80086f6 <__ascii_wctomb+0x16>
 80086e2:	2aff      	cmp	r2, #255	; 0xff
 80086e4:	bf85      	ittet	hi
 80086e6:	238a      	movhi	r3, #138	; 0x8a
 80086e8:	6003      	strhi	r3, [r0, #0]
 80086ea:	700a      	strbls	r2, [r1, #0]
 80086ec:	f04f 30ff 	movhi.w	r0, #4294967295
 80086f0:	bf98      	it	ls
 80086f2:	2001      	movls	r0, #1
 80086f4:	4770      	bx	lr
 80086f6:	4608      	mov	r0, r1
 80086f8:	4770      	bx	lr

080086fa <memmove>:
 80086fa:	4288      	cmp	r0, r1
 80086fc:	b510      	push	{r4, lr}
 80086fe:	eb01 0302 	add.w	r3, r1, r2
 8008702:	d807      	bhi.n	8008714 <memmove+0x1a>
 8008704:	1e42      	subs	r2, r0, #1
 8008706:	4299      	cmp	r1, r3
 8008708:	d00a      	beq.n	8008720 <memmove+0x26>
 800870a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800870e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008712:	e7f8      	b.n	8008706 <memmove+0xc>
 8008714:	4283      	cmp	r3, r0
 8008716:	d9f5      	bls.n	8008704 <memmove+0xa>
 8008718:	1881      	adds	r1, r0, r2
 800871a:	1ad2      	subs	r2, r2, r3
 800871c:	42d3      	cmn	r3, r2
 800871e:	d100      	bne.n	8008722 <memmove+0x28>
 8008720:	bd10      	pop	{r4, pc}
 8008722:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008726:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800872a:	e7f7      	b.n	800871c <memmove+0x22>

0800872c <__malloc_lock>:
 800872c:	4770      	bx	lr

0800872e <__malloc_unlock>:
 800872e:	4770      	bx	lr

08008730 <_realloc_r>:
 8008730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008732:	4607      	mov	r7, r0
 8008734:	4614      	mov	r4, r2
 8008736:	460e      	mov	r6, r1
 8008738:	b921      	cbnz	r1, 8008744 <_realloc_r+0x14>
 800873a:	4611      	mov	r1, r2
 800873c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008740:	f7ff be00 	b.w	8008344 <_malloc_r>
 8008744:	b922      	cbnz	r2, 8008750 <_realloc_r+0x20>
 8008746:	f7ff fdaf 	bl	80082a8 <_free_r>
 800874a:	4625      	mov	r5, r4
 800874c:	4628      	mov	r0, r5
 800874e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008750:	f000 f814 	bl	800877c <_malloc_usable_size_r>
 8008754:	42a0      	cmp	r0, r4
 8008756:	d20f      	bcs.n	8008778 <_realloc_r+0x48>
 8008758:	4621      	mov	r1, r4
 800875a:	4638      	mov	r0, r7
 800875c:	f7ff fdf2 	bl	8008344 <_malloc_r>
 8008760:	4605      	mov	r5, r0
 8008762:	2800      	cmp	r0, #0
 8008764:	d0f2      	beq.n	800874c <_realloc_r+0x1c>
 8008766:	4631      	mov	r1, r6
 8008768:	4622      	mov	r2, r4
 800876a:	f7ff f985 	bl	8007a78 <memcpy>
 800876e:	4631      	mov	r1, r6
 8008770:	4638      	mov	r0, r7
 8008772:	f7ff fd99 	bl	80082a8 <_free_r>
 8008776:	e7e9      	b.n	800874c <_realloc_r+0x1c>
 8008778:	4635      	mov	r5, r6
 800877a:	e7e7      	b.n	800874c <_realloc_r+0x1c>

0800877c <_malloc_usable_size_r>:
 800877c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008780:	1f18      	subs	r0, r3, #4
 8008782:	2b00      	cmp	r3, #0
 8008784:	bfbc      	itt	lt
 8008786:	580b      	ldrlt	r3, [r1, r0]
 8008788:	18c0      	addlt	r0, r0, r3
 800878a:	4770      	bx	lr

0800878c <atan2>:
 800878c:	f000 b970 	b.w	8008a70 <__ieee754_atan2>

08008790 <pow>:
 8008790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008794:	ed2d 8b04 	vpush	{d8-d9}
 8008798:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8008a6c <pow+0x2dc>
 800879c:	b08d      	sub	sp, #52	; 0x34
 800879e:	ec57 6b10 	vmov	r6, r7, d0
 80087a2:	ec55 4b11 	vmov	r4, r5, d1
 80087a6:	f000 fa43 	bl	8008c30 <__ieee754_pow>
 80087aa:	f999 3000 	ldrsb.w	r3, [r9]
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	3301      	adds	r3, #1
 80087b2:	eeb0 8a40 	vmov.f32	s16, s0
 80087b6:	eef0 8a60 	vmov.f32	s17, s1
 80087ba:	46c8      	mov	r8, r9
 80087bc:	d05f      	beq.n	800887e <pow+0xee>
 80087be:	4622      	mov	r2, r4
 80087c0:	462b      	mov	r3, r5
 80087c2:	4620      	mov	r0, r4
 80087c4:	4629      	mov	r1, r5
 80087c6:	f7f8 f9b1 	bl	8000b2c <__aeabi_dcmpun>
 80087ca:	4683      	mov	fp, r0
 80087cc:	2800      	cmp	r0, #0
 80087ce:	d156      	bne.n	800887e <pow+0xee>
 80087d0:	4632      	mov	r2, r6
 80087d2:	463b      	mov	r3, r7
 80087d4:	4630      	mov	r0, r6
 80087d6:	4639      	mov	r1, r7
 80087d8:	f7f8 f9a8 	bl	8000b2c <__aeabi_dcmpun>
 80087dc:	9001      	str	r0, [sp, #4]
 80087de:	b1e8      	cbz	r0, 800881c <pow+0x8c>
 80087e0:	2200      	movs	r2, #0
 80087e2:	2300      	movs	r3, #0
 80087e4:	4620      	mov	r0, r4
 80087e6:	4629      	mov	r1, r5
 80087e8:	f7f8 f96e 	bl	8000ac8 <__aeabi_dcmpeq>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d046      	beq.n	800887e <pow+0xee>
 80087f0:	2301      	movs	r3, #1
 80087f2:	9302      	str	r3, [sp, #8]
 80087f4:	4b96      	ldr	r3, [pc, #600]	; (8008a50 <pow+0x2c0>)
 80087f6:	9303      	str	r3, [sp, #12]
 80087f8:	4b96      	ldr	r3, [pc, #600]	; (8008a54 <pow+0x2c4>)
 80087fa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80087fe:	2200      	movs	r2, #0
 8008800:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008804:	9b00      	ldr	r3, [sp, #0]
 8008806:	2b02      	cmp	r3, #2
 8008808:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800880c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008810:	d033      	beq.n	800887a <pow+0xea>
 8008812:	a802      	add	r0, sp, #8
 8008814:	f001 f97d 	bl	8009b12 <matherr>
 8008818:	bb48      	cbnz	r0, 800886e <pow+0xde>
 800881a:	e05d      	b.n	80088d8 <pow+0x148>
 800881c:	f04f 0a00 	mov.w	sl, #0
 8008820:	f04f 0b00 	mov.w	fp, #0
 8008824:	4652      	mov	r2, sl
 8008826:	465b      	mov	r3, fp
 8008828:	4630      	mov	r0, r6
 800882a:	4639      	mov	r1, r7
 800882c:	f7f8 f94c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008830:	ec4b ab19 	vmov	d9, sl, fp
 8008834:	2800      	cmp	r0, #0
 8008836:	d054      	beq.n	80088e2 <pow+0x152>
 8008838:	4652      	mov	r2, sl
 800883a:	465b      	mov	r3, fp
 800883c:	4620      	mov	r0, r4
 800883e:	4629      	mov	r1, r5
 8008840:	f7f8 f942 	bl	8000ac8 <__aeabi_dcmpeq>
 8008844:	4680      	mov	r8, r0
 8008846:	b318      	cbz	r0, 8008890 <pow+0x100>
 8008848:	2301      	movs	r3, #1
 800884a:	9302      	str	r3, [sp, #8]
 800884c:	4b80      	ldr	r3, [pc, #512]	; (8008a50 <pow+0x2c0>)
 800884e:	9303      	str	r3, [sp, #12]
 8008850:	9b01      	ldr	r3, [sp, #4]
 8008852:	930a      	str	r3, [sp, #40]	; 0x28
 8008854:	9b00      	ldr	r3, [sp, #0]
 8008856:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800885a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800885e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0d5      	beq.n	8008812 <pow+0x82>
 8008866:	4b7b      	ldr	r3, [pc, #492]	; (8008a54 <pow+0x2c4>)
 8008868:	2200      	movs	r2, #0
 800886a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800886e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008870:	b11b      	cbz	r3, 800887a <pow+0xea>
 8008872:	f7fc f9ed 	bl	8004c50 <__errno>
 8008876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008878:	6003      	str	r3, [r0, #0]
 800887a:	ed9d 8b08 	vldr	d8, [sp, #32]
 800887e:	eeb0 0a48 	vmov.f32	s0, s16
 8008882:	eef0 0a68 	vmov.f32	s1, s17
 8008886:	b00d      	add	sp, #52	; 0x34
 8008888:	ecbd 8b04 	vpop	{d8-d9}
 800888c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008890:	ec45 4b10 	vmov	d0, r4, r5
 8008894:	f001 f935 	bl	8009b02 <finite>
 8008898:	2800      	cmp	r0, #0
 800889a:	d0f0      	beq.n	800887e <pow+0xee>
 800889c:	4652      	mov	r2, sl
 800889e:	465b      	mov	r3, fp
 80088a0:	4620      	mov	r0, r4
 80088a2:	4629      	mov	r1, r5
 80088a4:	f7f8 f91a 	bl	8000adc <__aeabi_dcmplt>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	d0e8      	beq.n	800887e <pow+0xee>
 80088ac:	2301      	movs	r3, #1
 80088ae:	9302      	str	r3, [sp, #8]
 80088b0:	4b67      	ldr	r3, [pc, #412]	; (8008a50 <pow+0x2c0>)
 80088b2:	9303      	str	r3, [sp, #12]
 80088b4:	f999 3000 	ldrsb.w	r3, [r9]
 80088b8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80088bc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80088c0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80088c4:	b913      	cbnz	r3, 80088cc <pow+0x13c>
 80088c6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80088ca:	e7a2      	b.n	8008812 <pow+0x82>
 80088cc:	4962      	ldr	r1, [pc, #392]	; (8008a58 <pow+0x2c8>)
 80088ce:	2000      	movs	r0, #0
 80088d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d19c      	bne.n	8008812 <pow+0x82>
 80088d8:	f7fc f9ba 	bl	8004c50 <__errno>
 80088dc:	2321      	movs	r3, #33	; 0x21
 80088de:	6003      	str	r3, [r0, #0]
 80088e0:	e7c5      	b.n	800886e <pow+0xde>
 80088e2:	eeb0 0a48 	vmov.f32	s0, s16
 80088e6:	eef0 0a68 	vmov.f32	s1, s17
 80088ea:	f001 f90a 	bl	8009b02 <finite>
 80088ee:	9000      	str	r0, [sp, #0]
 80088f0:	2800      	cmp	r0, #0
 80088f2:	f040 8081 	bne.w	80089f8 <pow+0x268>
 80088f6:	ec47 6b10 	vmov	d0, r6, r7
 80088fa:	f001 f902 	bl	8009b02 <finite>
 80088fe:	2800      	cmp	r0, #0
 8008900:	d07a      	beq.n	80089f8 <pow+0x268>
 8008902:	ec45 4b10 	vmov	d0, r4, r5
 8008906:	f001 f8fc 	bl	8009b02 <finite>
 800890a:	2800      	cmp	r0, #0
 800890c:	d074      	beq.n	80089f8 <pow+0x268>
 800890e:	ec53 2b18 	vmov	r2, r3, d8
 8008912:	ee18 0a10 	vmov	r0, s16
 8008916:	4619      	mov	r1, r3
 8008918:	f7f8 f908 	bl	8000b2c <__aeabi_dcmpun>
 800891c:	f999 9000 	ldrsb.w	r9, [r9]
 8008920:	4b4b      	ldr	r3, [pc, #300]	; (8008a50 <pow+0x2c0>)
 8008922:	b1b0      	cbz	r0, 8008952 <pow+0x1c2>
 8008924:	2201      	movs	r2, #1
 8008926:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800892a:	9b00      	ldr	r3, [sp, #0]
 800892c:	930a      	str	r3, [sp, #40]	; 0x28
 800892e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008932:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008936:	f1b9 0f00 	cmp.w	r9, #0
 800893a:	d0c4      	beq.n	80088c6 <pow+0x136>
 800893c:	4652      	mov	r2, sl
 800893e:	465b      	mov	r3, fp
 8008940:	4650      	mov	r0, sl
 8008942:	4659      	mov	r1, fp
 8008944:	f7f7 ff82 	bl	800084c <__aeabi_ddiv>
 8008948:	f1b9 0f02 	cmp.w	r9, #2
 800894c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008950:	e7c1      	b.n	80088d6 <pow+0x146>
 8008952:	2203      	movs	r2, #3
 8008954:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008958:	900a      	str	r0, [sp, #40]	; 0x28
 800895a:	4629      	mov	r1, r5
 800895c:	4620      	mov	r0, r4
 800895e:	2200      	movs	r2, #0
 8008960:	4b3e      	ldr	r3, [pc, #248]	; (8008a5c <pow+0x2cc>)
 8008962:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008966:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800896a:	f7f7 fe45 	bl	80005f8 <__aeabi_dmul>
 800896e:	4604      	mov	r4, r0
 8008970:	460d      	mov	r5, r1
 8008972:	f1b9 0f00 	cmp.w	r9, #0
 8008976:	d124      	bne.n	80089c2 <pow+0x232>
 8008978:	4b39      	ldr	r3, [pc, #228]	; (8008a60 <pow+0x2d0>)
 800897a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800897e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008982:	4630      	mov	r0, r6
 8008984:	4652      	mov	r2, sl
 8008986:	465b      	mov	r3, fp
 8008988:	4639      	mov	r1, r7
 800898a:	f7f8 f8a7 	bl	8000adc <__aeabi_dcmplt>
 800898e:	2800      	cmp	r0, #0
 8008990:	d056      	beq.n	8008a40 <pow+0x2b0>
 8008992:	ec45 4b10 	vmov	d0, r4, r5
 8008996:	f001 f8c7 	bl	8009b28 <rint>
 800899a:	4622      	mov	r2, r4
 800899c:	462b      	mov	r3, r5
 800899e:	ec51 0b10 	vmov	r0, r1, d0
 80089a2:	f7f8 f891 	bl	8000ac8 <__aeabi_dcmpeq>
 80089a6:	b920      	cbnz	r0, 80089b2 <pow+0x222>
 80089a8:	4b2e      	ldr	r3, [pc, #184]	; (8008a64 <pow+0x2d4>)
 80089aa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80089ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80089b2:	f998 3000 	ldrsb.w	r3, [r8]
 80089b6:	2b02      	cmp	r3, #2
 80089b8:	d142      	bne.n	8008a40 <pow+0x2b0>
 80089ba:	f7fc f949 	bl	8004c50 <__errno>
 80089be:	2322      	movs	r3, #34	; 0x22
 80089c0:	e78d      	b.n	80088de <pow+0x14e>
 80089c2:	4b29      	ldr	r3, [pc, #164]	; (8008a68 <pow+0x2d8>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80089ca:	4630      	mov	r0, r6
 80089cc:	4652      	mov	r2, sl
 80089ce:	465b      	mov	r3, fp
 80089d0:	4639      	mov	r1, r7
 80089d2:	f7f8 f883 	bl	8000adc <__aeabi_dcmplt>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d0eb      	beq.n	80089b2 <pow+0x222>
 80089da:	ec45 4b10 	vmov	d0, r4, r5
 80089de:	f001 f8a3 	bl	8009b28 <rint>
 80089e2:	4622      	mov	r2, r4
 80089e4:	462b      	mov	r3, r5
 80089e6:	ec51 0b10 	vmov	r0, r1, d0
 80089ea:	f7f8 f86d 	bl	8000ac8 <__aeabi_dcmpeq>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d1df      	bne.n	80089b2 <pow+0x222>
 80089f2:	2200      	movs	r2, #0
 80089f4:	4b18      	ldr	r3, [pc, #96]	; (8008a58 <pow+0x2c8>)
 80089f6:	e7da      	b.n	80089ae <pow+0x21e>
 80089f8:	2200      	movs	r2, #0
 80089fa:	2300      	movs	r3, #0
 80089fc:	ec51 0b18 	vmov	r0, r1, d8
 8008a00:	f7f8 f862 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a04:	2800      	cmp	r0, #0
 8008a06:	f43f af3a 	beq.w	800887e <pow+0xee>
 8008a0a:	ec47 6b10 	vmov	d0, r6, r7
 8008a0e:	f001 f878 	bl	8009b02 <finite>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f43f af33 	beq.w	800887e <pow+0xee>
 8008a18:	ec45 4b10 	vmov	d0, r4, r5
 8008a1c:	f001 f871 	bl	8009b02 <finite>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	f43f af2c 	beq.w	800887e <pow+0xee>
 8008a26:	2304      	movs	r3, #4
 8008a28:	9302      	str	r3, [sp, #8]
 8008a2a:	4b09      	ldr	r3, [pc, #36]	; (8008a50 <pow+0x2c0>)
 8008a2c:	9303      	str	r3, [sp, #12]
 8008a2e:	2300      	movs	r3, #0
 8008a30:	930a      	str	r3, [sp, #40]	; 0x28
 8008a32:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008a36:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008a3a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8008a3e:	e7b8      	b.n	80089b2 <pow+0x222>
 8008a40:	a802      	add	r0, sp, #8
 8008a42:	f001 f866 	bl	8009b12 <matherr>
 8008a46:	2800      	cmp	r0, #0
 8008a48:	f47f af11 	bne.w	800886e <pow+0xde>
 8008a4c:	e7b5      	b.n	80089ba <pow+0x22a>
 8008a4e:	bf00      	nop
 8008a50:	0800a05e 	.word	0x0800a05e
 8008a54:	3ff00000 	.word	0x3ff00000
 8008a58:	fff00000 	.word	0xfff00000
 8008a5c:	3fe00000 	.word	0x3fe00000
 8008a60:	47efffff 	.word	0x47efffff
 8008a64:	c7efffff 	.word	0xc7efffff
 8008a68:	7ff00000 	.word	0x7ff00000
 8008a6c:	200001dc 	.word	0x200001dc

08008a70 <__ieee754_atan2>:
 8008a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a74:	ec57 6b11 	vmov	r6, r7, d1
 8008a78:	4273      	negs	r3, r6
 8008a7a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8008a7e:	4333      	orrs	r3, r6
 8008a80:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8008c28 <__ieee754_atan2+0x1b8>
 8008a84:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008a88:	4573      	cmp	r3, lr
 8008a8a:	ec51 0b10 	vmov	r0, r1, d0
 8008a8e:	ee11 8a10 	vmov	r8, s2
 8008a92:	d80a      	bhi.n	8008aaa <__ieee754_atan2+0x3a>
 8008a94:	4244      	negs	r4, r0
 8008a96:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008a9a:	4304      	orrs	r4, r0
 8008a9c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008aa0:	4574      	cmp	r4, lr
 8008aa2:	468c      	mov	ip, r1
 8008aa4:	ee10 9a10 	vmov	r9, s0
 8008aa8:	d907      	bls.n	8008aba <__ieee754_atan2+0x4a>
 8008aaa:	4632      	mov	r2, r6
 8008aac:	463b      	mov	r3, r7
 8008aae:	f7f7 fbed 	bl	800028c <__adddf3>
 8008ab2:	ec41 0b10 	vmov	d0, r0, r1
 8008ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aba:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8008abe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008ac2:	4334      	orrs	r4, r6
 8008ac4:	d103      	bne.n	8008ace <__ieee754_atan2+0x5e>
 8008ac6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aca:	f000 be71 	b.w	80097b0 <atan>
 8008ace:	17bc      	asrs	r4, r7, #30
 8008ad0:	f004 0402 	and.w	r4, r4, #2
 8008ad4:	ea53 0909 	orrs.w	r9, r3, r9
 8008ad8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8008adc:	d107      	bne.n	8008aee <__ieee754_atan2+0x7e>
 8008ade:	2c02      	cmp	r4, #2
 8008ae0:	d073      	beq.n	8008bca <__ieee754_atan2+0x15a>
 8008ae2:	2c03      	cmp	r4, #3
 8008ae4:	d1e5      	bne.n	8008ab2 <__ieee754_atan2+0x42>
 8008ae6:	a13e      	add	r1, pc, #248	; (adr r1, 8008be0 <__ieee754_atan2+0x170>)
 8008ae8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aec:	e7e1      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008aee:	ea52 0808 	orrs.w	r8, r2, r8
 8008af2:	d106      	bne.n	8008b02 <__ieee754_atan2+0x92>
 8008af4:	f1bc 0f00 	cmp.w	ip, #0
 8008af8:	da6b      	bge.n	8008bd2 <__ieee754_atan2+0x162>
 8008afa:	a13b      	add	r1, pc, #236	; (adr r1, 8008be8 <__ieee754_atan2+0x178>)
 8008afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b00:	e7d7      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008b02:	4572      	cmp	r2, lr
 8008b04:	d120      	bne.n	8008b48 <__ieee754_atan2+0xd8>
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d111      	bne.n	8008b2e <__ieee754_atan2+0xbe>
 8008b0a:	2c02      	cmp	r4, #2
 8008b0c:	d007      	beq.n	8008b1e <__ieee754_atan2+0xae>
 8008b0e:	2c03      	cmp	r4, #3
 8008b10:	d009      	beq.n	8008b26 <__ieee754_atan2+0xb6>
 8008b12:	2c01      	cmp	r4, #1
 8008b14:	d155      	bne.n	8008bc2 <__ieee754_atan2+0x152>
 8008b16:	a136      	add	r1, pc, #216	; (adr r1, 8008bf0 <__ieee754_atan2+0x180>)
 8008b18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b1c:	e7c9      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008b1e:	a136      	add	r1, pc, #216	; (adr r1, 8008bf8 <__ieee754_atan2+0x188>)
 8008b20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b24:	e7c5      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008b26:	a136      	add	r1, pc, #216	; (adr r1, 8008c00 <__ieee754_atan2+0x190>)
 8008b28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b2c:	e7c1      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008b2e:	2c02      	cmp	r4, #2
 8008b30:	d04b      	beq.n	8008bca <__ieee754_atan2+0x15a>
 8008b32:	2c03      	cmp	r4, #3
 8008b34:	d0d7      	beq.n	8008ae6 <__ieee754_atan2+0x76>
 8008b36:	2c01      	cmp	r4, #1
 8008b38:	f04f 0000 	mov.w	r0, #0
 8008b3c:	d102      	bne.n	8008b44 <__ieee754_atan2+0xd4>
 8008b3e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008b42:	e7b6      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008b44:	2100      	movs	r1, #0
 8008b46:	e7b4      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008b48:	4573      	cmp	r3, lr
 8008b4a:	d0d3      	beq.n	8008af4 <__ieee754_atan2+0x84>
 8008b4c:	1a9b      	subs	r3, r3, r2
 8008b4e:	151b      	asrs	r3, r3, #20
 8008b50:	2b3c      	cmp	r3, #60	; 0x3c
 8008b52:	dc1e      	bgt.n	8008b92 <__ieee754_atan2+0x122>
 8008b54:	2f00      	cmp	r7, #0
 8008b56:	da01      	bge.n	8008b5c <__ieee754_atan2+0xec>
 8008b58:	333c      	adds	r3, #60	; 0x3c
 8008b5a:	db1e      	blt.n	8008b9a <__ieee754_atan2+0x12a>
 8008b5c:	4632      	mov	r2, r6
 8008b5e:	463b      	mov	r3, r7
 8008b60:	f7f7 fe74 	bl	800084c <__aeabi_ddiv>
 8008b64:	ec41 0b10 	vmov	d0, r0, r1
 8008b68:	f000 ffc2 	bl	8009af0 <fabs>
 8008b6c:	f000 fe20 	bl	80097b0 <atan>
 8008b70:	ec51 0b10 	vmov	r0, r1, d0
 8008b74:	2c01      	cmp	r4, #1
 8008b76:	d013      	beq.n	8008ba0 <__ieee754_atan2+0x130>
 8008b78:	2c02      	cmp	r4, #2
 8008b7a:	d015      	beq.n	8008ba8 <__ieee754_atan2+0x138>
 8008b7c:	2c00      	cmp	r4, #0
 8008b7e:	d098      	beq.n	8008ab2 <__ieee754_atan2+0x42>
 8008b80:	a321      	add	r3, pc, #132	; (adr r3, 8008c08 <__ieee754_atan2+0x198>)
 8008b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b86:	f7f7 fb7f 	bl	8000288 <__aeabi_dsub>
 8008b8a:	a321      	add	r3, pc, #132	; (adr r3, 8008c10 <__ieee754_atan2+0x1a0>)
 8008b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b90:	e014      	b.n	8008bbc <__ieee754_atan2+0x14c>
 8008b92:	a121      	add	r1, pc, #132	; (adr r1, 8008c18 <__ieee754_atan2+0x1a8>)
 8008b94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b98:	e7ec      	b.n	8008b74 <__ieee754_atan2+0x104>
 8008b9a:	2000      	movs	r0, #0
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	e7e9      	b.n	8008b74 <__ieee754_atan2+0x104>
 8008ba0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	e784      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008ba8:	a317      	add	r3, pc, #92	; (adr r3, 8008c08 <__ieee754_atan2+0x198>)
 8008baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bae:	f7f7 fb6b 	bl	8000288 <__aeabi_dsub>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	a116      	add	r1, pc, #88	; (adr r1, 8008c10 <__ieee754_atan2+0x1a0>)
 8008bb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bbc:	f7f7 fb64 	bl	8000288 <__aeabi_dsub>
 8008bc0:	e777      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008bc2:	a117      	add	r1, pc, #92	; (adr r1, 8008c20 <__ieee754_atan2+0x1b0>)
 8008bc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bc8:	e773      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008bca:	a111      	add	r1, pc, #68	; (adr r1, 8008c10 <__ieee754_atan2+0x1a0>)
 8008bcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bd0:	e76f      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008bd2:	a111      	add	r1, pc, #68	; (adr r1, 8008c18 <__ieee754_atan2+0x1a8>)
 8008bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bd8:	e76b      	b.n	8008ab2 <__ieee754_atan2+0x42>
 8008bda:	bf00      	nop
 8008bdc:	f3af 8000 	nop.w
 8008be0:	54442d18 	.word	0x54442d18
 8008be4:	c00921fb 	.word	0xc00921fb
 8008be8:	54442d18 	.word	0x54442d18
 8008bec:	bff921fb 	.word	0xbff921fb
 8008bf0:	54442d18 	.word	0x54442d18
 8008bf4:	bfe921fb 	.word	0xbfe921fb
 8008bf8:	7f3321d2 	.word	0x7f3321d2
 8008bfc:	4002d97c 	.word	0x4002d97c
 8008c00:	7f3321d2 	.word	0x7f3321d2
 8008c04:	c002d97c 	.word	0xc002d97c
 8008c08:	33145c07 	.word	0x33145c07
 8008c0c:	3ca1a626 	.word	0x3ca1a626
 8008c10:	54442d18 	.word	0x54442d18
 8008c14:	400921fb 	.word	0x400921fb
 8008c18:	54442d18 	.word	0x54442d18
 8008c1c:	3ff921fb 	.word	0x3ff921fb
 8008c20:	54442d18 	.word	0x54442d18
 8008c24:	3fe921fb 	.word	0x3fe921fb
 8008c28:	7ff00000 	.word	0x7ff00000
 8008c2c:	00000000 	.word	0x00000000

08008c30 <__ieee754_pow>:
 8008c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c34:	b091      	sub	sp, #68	; 0x44
 8008c36:	ed8d 1b00 	vstr	d1, [sp]
 8008c3a:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008c3e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008c42:	ea58 0302 	orrs.w	r3, r8, r2
 8008c46:	ec57 6b10 	vmov	r6, r7, d0
 8008c4a:	f000 84be 	beq.w	80095ca <__ieee754_pow+0x99a>
 8008c4e:	4b7a      	ldr	r3, [pc, #488]	; (8008e38 <__ieee754_pow+0x208>)
 8008c50:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008c54:	429c      	cmp	r4, r3
 8008c56:	463d      	mov	r5, r7
 8008c58:	ee10 aa10 	vmov	sl, s0
 8008c5c:	dc09      	bgt.n	8008c72 <__ieee754_pow+0x42>
 8008c5e:	d103      	bne.n	8008c68 <__ieee754_pow+0x38>
 8008c60:	b93e      	cbnz	r6, 8008c72 <__ieee754_pow+0x42>
 8008c62:	45a0      	cmp	r8, r4
 8008c64:	dc0d      	bgt.n	8008c82 <__ieee754_pow+0x52>
 8008c66:	e001      	b.n	8008c6c <__ieee754_pow+0x3c>
 8008c68:	4598      	cmp	r8, r3
 8008c6a:	dc02      	bgt.n	8008c72 <__ieee754_pow+0x42>
 8008c6c:	4598      	cmp	r8, r3
 8008c6e:	d10e      	bne.n	8008c8e <__ieee754_pow+0x5e>
 8008c70:	b16a      	cbz	r2, 8008c8e <__ieee754_pow+0x5e>
 8008c72:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008c76:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008c7a:	ea54 030a 	orrs.w	r3, r4, sl
 8008c7e:	f000 84a4 	beq.w	80095ca <__ieee754_pow+0x99a>
 8008c82:	486e      	ldr	r0, [pc, #440]	; (8008e3c <__ieee754_pow+0x20c>)
 8008c84:	b011      	add	sp, #68	; 0x44
 8008c86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8a:	f000 bf45 	b.w	8009b18 <nan>
 8008c8e:	2d00      	cmp	r5, #0
 8008c90:	da53      	bge.n	8008d3a <__ieee754_pow+0x10a>
 8008c92:	4b6b      	ldr	r3, [pc, #428]	; (8008e40 <__ieee754_pow+0x210>)
 8008c94:	4598      	cmp	r8, r3
 8008c96:	dc4d      	bgt.n	8008d34 <__ieee754_pow+0x104>
 8008c98:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008c9c:	4598      	cmp	r8, r3
 8008c9e:	dd4c      	ble.n	8008d3a <__ieee754_pow+0x10a>
 8008ca0:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008ca4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008ca8:	2b14      	cmp	r3, #20
 8008caa:	dd26      	ble.n	8008cfa <__ieee754_pow+0xca>
 8008cac:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008cb0:	fa22 f103 	lsr.w	r1, r2, r3
 8008cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d13e      	bne.n	8008d3a <__ieee754_pow+0x10a>
 8008cbc:	f001 0101 	and.w	r1, r1, #1
 8008cc0:	f1c1 0b02 	rsb	fp, r1, #2
 8008cc4:	2a00      	cmp	r2, #0
 8008cc6:	d15b      	bne.n	8008d80 <__ieee754_pow+0x150>
 8008cc8:	4b5b      	ldr	r3, [pc, #364]	; (8008e38 <__ieee754_pow+0x208>)
 8008cca:	4598      	cmp	r8, r3
 8008ccc:	d124      	bne.n	8008d18 <__ieee754_pow+0xe8>
 8008cce:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008cd2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008cd6:	ea53 030a 	orrs.w	r3, r3, sl
 8008cda:	f000 8476 	beq.w	80095ca <__ieee754_pow+0x99a>
 8008cde:	4b59      	ldr	r3, [pc, #356]	; (8008e44 <__ieee754_pow+0x214>)
 8008ce0:	429c      	cmp	r4, r3
 8008ce2:	dd2d      	ble.n	8008d40 <__ieee754_pow+0x110>
 8008ce4:	f1b9 0f00 	cmp.w	r9, #0
 8008ce8:	f280 8473 	bge.w	80095d2 <__ieee754_pow+0x9a2>
 8008cec:	2000      	movs	r0, #0
 8008cee:	2100      	movs	r1, #0
 8008cf0:	ec41 0b10 	vmov	d0, r0, r1
 8008cf4:	b011      	add	sp, #68	; 0x44
 8008cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfa:	2a00      	cmp	r2, #0
 8008cfc:	d13e      	bne.n	8008d7c <__ieee754_pow+0x14c>
 8008cfe:	f1c3 0314 	rsb	r3, r3, #20
 8008d02:	fa48 f103 	asr.w	r1, r8, r3
 8008d06:	fa01 f303 	lsl.w	r3, r1, r3
 8008d0a:	4543      	cmp	r3, r8
 8008d0c:	f040 8469 	bne.w	80095e2 <__ieee754_pow+0x9b2>
 8008d10:	f001 0101 	and.w	r1, r1, #1
 8008d14:	f1c1 0b02 	rsb	fp, r1, #2
 8008d18:	4b4b      	ldr	r3, [pc, #300]	; (8008e48 <__ieee754_pow+0x218>)
 8008d1a:	4598      	cmp	r8, r3
 8008d1c:	d118      	bne.n	8008d50 <__ieee754_pow+0x120>
 8008d1e:	f1b9 0f00 	cmp.w	r9, #0
 8008d22:	f280 845a 	bge.w	80095da <__ieee754_pow+0x9aa>
 8008d26:	4948      	ldr	r1, [pc, #288]	; (8008e48 <__ieee754_pow+0x218>)
 8008d28:	4632      	mov	r2, r6
 8008d2a:	463b      	mov	r3, r7
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	f7f7 fd8d 	bl	800084c <__aeabi_ddiv>
 8008d32:	e7dd      	b.n	8008cf0 <__ieee754_pow+0xc0>
 8008d34:	f04f 0b02 	mov.w	fp, #2
 8008d38:	e7c4      	b.n	8008cc4 <__ieee754_pow+0x94>
 8008d3a:	f04f 0b00 	mov.w	fp, #0
 8008d3e:	e7c1      	b.n	8008cc4 <__ieee754_pow+0x94>
 8008d40:	f1b9 0f00 	cmp.w	r9, #0
 8008d44:	dad2      	bge.n	8008cec <__ieee754_pow+0xbc>
 8008d46:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008d4a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008d4e:	e7cf      	b.n	8008cf0 <__ieee754_pow+0xc0>
 8008d50:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008d54:	d106      	bne.n	8008d64 <__ieee754_pow+0x134>
 8008d56:	4632      	mov	r2, r6
 8008d58:	463b      	mov	r3, r7
 8008d5a:	4610      	mov	r0, r2
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	f7f7 fc4b 	bl	80005f8 <__aeabi_dmul>
 8008d62:	e7c5      	b.n	8008cf0 <__ieee754_pow+0xc0>
 8008d64:	4b39      	ldr	r3, [pc, #228]	; (8008e4c <__ieee754_pow+0x21c>)
 8008d66:	4599      	cmp	r9, r3
 8008d68:	d10a      	bne.n	8008d80 <__ieee754_pow+0x150>
 8008d6a:	2d00      	cmp	r5, #0
 8008d6c:	db08      	blt.n	8008d80 <__ieee754_pow+0x150>
 8008d6e:	ec47 6b10 	vmov	d0, r6, r7
 8008d72:	b011      	add	sp, #68	; 0x44
 8008d74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d78:	f000 bc68 	b.w	800964c <__ieee754_sqrt>
 8008d7c:	f04f 0b00 	mov.w	fp, #0
 8008d80:	ec47 6b10 	vmov	d0, r6, r7
 8008d84:	f000 feb4 	bl	8009af0 <fabs>
 8008d88:	ec51 0b10 	vmov	r0, r1, d0
 8008d8c:	f1ba 0f00 	cmp.w	sl, #0
 8008d90:	d127      	bne.n	8008de2 <__ieee754_pow+0x1b2>
 8008d92:	b124      	cbz	r4, 8008d9e <__ieee754_pow+0x16e>
 8008d94:	4b2c      	ldr	r3, [pc, #176]	; (8008e48 <__ieee754_pow+0x218>)
 8008d96:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d121      	bne.n	8008de2 <__ieee754_pow+0x1b2>
 8008d9e:	f1b9 0f00 	cmp.w	r9, #0
 8008da2:	da05      	bge.n	8008db0 <__ieee754_pow+0x180>
 8008da4:	4602      	mov	r2, r0
 8008da6:	460b      	mov	r3, r1
 8008da8:	2000      	movs	r0, #0
 8008daa:	4927      	ldr	r1, [pc, #156]	; (8008e48 <__ieee754_pow+0x218>)
 8008dac:	f7f7 fd4e 	bl	800084c <__aeabi_ddiv>
 8008db0:	2d00      	cmp	r5, #0
 8008db2:	da9d      	bge.n	8008cf0 <__ieee754_pow+0xc0>
 8008db4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008db8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008dbc:	ea54 030b 	orrs.w	r3, r4, fp
 8008dc0:	d108      	bne.n	8008dd4 <__ieee754_pow+0x1a4>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	4610      	mov	r0, r2
 8008dc8:	4619      	mov	r1, r3
 8008dca:	f7f7 fa5d 	bl	8000288 <__aeabi_dsub>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	e7ac      	b.n	8008d2e <__ieee754_pow+0xfe>
 8008dd4:	f1bb 0f01 	cmp.w	fp, #1
 8008dd8:	d18a      	bne.n	8008cf0 <__ieee754_pow+0xc0>
 8008dda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008dde:	4619      	mov	r1, r3
 8008de0:	e786      	b.n	8008cf0 <__ieee754_pow+0xc0>
 8008de2:	0fed      	lsrs	r5, r5, #31
 8008de4:	1e6b      	subs	r3, r5, #1
 8008de6:	930d      	str	r3, [sp, #52]	; 0x34
 8008de8:	ea5b 0303 	orrs.w	r3, fp, r3
 8008dec:	d102      	bne.n	8008df4 <__ieee754_pow+0x1c4>
 8008dee:	4632      	mov	r2, r6
 8008df0:	463b      	mov	r3, r7
 8008df2:	e7e8      	b.n	8008dc6 <__ieee754_pow+0x196>
 8008df4:	4b16      	ldr	r3, [pc, #88]	; (8008e50 <__ieee754_pow+0x220>)
 8008df6:	4598      	cmp	r8, r3
 8008df8:	f340 80fe 	ble.w	8008ff8 <__ieee754_pow+0x3c8>
 8008dfc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008e00:	4598      	cmp	r8, r3
 8008e02:	dd0a      	ble.n	8008e1a <__ieee754_pow+0x1ea>
 8008e04:	4b0f      	ldr	r3, [pc, #60]	; (8008e44 <__ieee754_pow+0x214>)
 8008e06:	429c      	cmp	r4, r3
 8008e08:	dc0d      	bgt.n	8008e26 <__ieee754_pow+0x1f6>
 8008e0a:	f1b9 0f00 	cmp.w	r9, #0
 8008e0e:	f6bf af6d 	bge.w	8008cec <__ieee754_pow+0xbc>
 8008e12:	a307      	add	r3, pc, #28	; (adr r3, 8008e30 <__ieee754_pow+0x200>)
 8008e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e18:	e79f      	b.n	8008d5a <__ieee754_pow+0x12a>
 8008e1a:	4b0e      	ldr	r3, [pc, #56]	; (8008e54 <__ieee754_pow+0x224>)
 8008e1c:	429c      	cmp	r4, r3
 8008e1e:	ddf4      	ble.n	8008e0a <__ieee754_pow+0x1da>
 8008e20:	4b09      	ldr	r3, [pc, #36]	; (8008e48 <__ieee754_pow+0x218>)
 8008e22:	429c      	cmp	r4, r3
 8008e24:	dd18      	ble.n	8008e58 <__ieee754_pow+0x228>
 8008e26:	f1b9 0f00 	cmp.w	r9, #0
 8008e2a:	dcf2      	bgt.n	8008e12 <__ieee754_pow+0x1e2>
 8008e2c:	e75e      	b.n	8008cec <__ieee754_pow+0xbc>
 8008e2e:	bf00      	nop
 8008e30:	8800759c 	.word	0x8800759c
 8008e34:	7e37e43c 	.word	0x7e37e43c
 8008e38:	7ff00000 	.word	0x7ff00000
 8008e3c:	08009f51 	.word	0x08009f51
 8008e40:	433fffff 	.word	0x433fffff
 8008e44:	3fefffff 	.word	0x3fefffff
 8008e48:	3ff00000 	.word	0x3ff00000
 8008e4c:	3fe00000 	.word	0x3fe00000
 8008e50:	41e00000 	.word	0x41e00000
 8008e54:	3feffffe 	.word	0x3feffffe
 8008e58:	2200      	movs	r2, #0
 8008e5a:	4b63      	ldr	r3, [pc, #396]	; (8008fe8 <__ieee754_pow+0x3b8>)
 8008e5c:	f7f7 fa14 	bl	8000288 <__aeabi_dsub>
 8008e60:	a355      	add	r3, pc, #340	; (adr r3, 8008fb8 <__ieee754_pow+0x388>)
 8008e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e66:	4604      	mov	r4, r0
 8008e68:	460d      	mov	r5, r1
 8008e6a:	f7f7 fbc5 	bl	80005f8 <__aeabi_dmul>
 8008e6e:	a354      	add	r3, pc, #336	; (adr r3, 8008fc0 <__ieee754_pow+0x390>)
 8008e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e74:	4606      	mov	r6, r0
 8008e76:	460f      	mov	r7, r1
 8008e78:	4620      	mov	r0, r4
 8008e7a:	4629      	mov	r1, r5
 8008e7c:	f7f7 fbbc 	bl	80005f8 <__aeabi_dmul>
 8008e80:	2200      	movs	r2, #0
 8008e82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e86:	4b59      	ldr	r3, [pc, #356]	; (8008fec <__ieee754_pow+0x3bc>)
 8008e88:	4620      	mov	r0, r4
 8008e8a:	4629      	mov	r1, r5
 8008e8c:	f7f7 fbb4 	bl	80005f8 <__aeabi_dmul>
 8008e90:	4602      	mov	r2, r0
 8008e92:	460b      	mov	r3, r1
 8008e94:	a14c      	add	r1, pc, #304	; (adr r1, 8008fc8 <__ieee754_pow+0x398>)
 8008e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e9a:	f7f7 f9f5 	bl	8000288 <__aeabi_dsub>
 8008e9e:	4622      	mov	r2, r4
 8008ea0:	462b      	mov	r3, r5
 8008ea2:	f7f7 fba9 	bl	80005f8 <__aeabi_dmul>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	460b      	mov	r3, r1
 8008eaa:	2000      	movs	r0, #0
 8008eac:	4950      	ldr	r1, [pc, #320]	; (8008ff0 <__ieee754_pow+0x3c0>)
 8008eae:	f7f7 f9eb 	bl	8000288 <__aeabi_dsub>
 8008eb2:	4622      	mov	r2, r4
 8008eb4:	462b      	mov	r3, r5
 8008eb6:	4680      	mov	r8, r0
 8008eb8:	4689      	mov	r9, r1
 8008eba:	4620      	mov	r0, r4
 8008ebc:	4629      	mov	r1, r5
 8008ebe:	f7f7 fb9b 	bl	80005f8 <__aeabi_dmul>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	4640      	mov	r0, r8
 8008ec8:	4649      	mov	r1, r9
 8008eca:	f7f7 fb95 	bl	80005f8 <__aeabi_dmul>
 8008ece:	a340      	add	r3, pc, #256	; (adr r3, 8008fd0 <__ieee754_pow+0x3a0>)
 8008ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed4:	f7f7 fb90 	bl	80005f8 <__aeabi_dmul>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	460b      	mov	r3, r1
 8008edc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ee0:	f7f7 f9d2 	bl	8000288 <__aeabi_dsub>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	4604      	mov	r4, r0
 8008eea:	460d      	mov	r5, r1
 8008eec:	4630      	mov	r0, r6
 8008eee:	4639      	mov	r1, r7
 8008ef0:	f7f7 f9cc 	bl	800028c <__adddf3>
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008efa:	4632      	mov	r2, r6
 8008efc:	463b      	mov	r3, r7
 8008efe:	f7f7 f9c3 	bl	8000288 <__aeabi_dsub>
 8008f02:	4602      	mov	r2, r0
 8008f04:	460b      	mov	r3, r1
 8008f06:	4620      	mov	r0, r4
 8008f08:	4629      	mov	r1, r5
 8008f0a:	f7f7 f9bd 	bl	8000288 <__aeabi_dsub>
 8008f0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f10:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008f14:	4313      	orrs	r3, r2
 8008f16:	4606      	mov	r6, r0
 8008f18:	460f      	mov	r7, r1
 8008f1a:	f040 81eb 	bne.w	80092f4 <__ieee754_pow+0x6c4>
 8008f1e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8008fd8 <__ieee754_pow+0x3a8>
 8008f22:	e9dd 4500 	ldrd	r4, r5, [sp]
 8008f26:	2400      	movs	r4, #0
 8008f28:	4622      	mov	r2, r4
 8008f2a:	462b      	mov	r3, r5
 8008f2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008f34:	f7f7 f9a8 	bl	8000288 <__aeabi_dsub>
 8008f38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f3c:	f7f7 fb5c 	bl	80005f8 <__aeabi_dmul>
 8008f40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f44:	4680      	mov	r8, r0
 8008f46:	4689      	mov	r9, r1
 8008f48:	4630      	mov	r0, r6
 8008f4a:	4639      	mov	r1, r7
 8008f4c:	f7f7 fb54 	bl	80005f8 <__aeabi_dmul>
 8008f50:	4602      	mov	r2, r0
 8008f52:	460b      	mov	r3, r1
 8008f54:	4640      	mov	r0, r8
 8008f56:	4649      	mov	r1, r9
 8008f58:	f7f7 f998 	bl	800028c <__adddf3>
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	462b      	mov	r3, r5
 8008f60:	4680      	mov	r8, r0
 8008f62:	4689      	mov	r9, r1
 8008f64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f68:	f7f7 fb46 	bl	80005f8 <__aeabi_dmul>
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	4604      	mov	r4, r0
 8008f70:	460d      	mov	r5, r1
 8008f72:	4602      	mov	r2, r0
 8008f74:	4649      	mov	r1, r9
 8008f76:	4640      	mov	r0, r8
 8008f78:	e9cd 4500 	strd	r4, r5, [sp]
 8008f7c:	f7f7 f986 	bl	800028c <__adddf3>
 8008f80:	4b1c      	ldr	r3, [pc, #112]	; (8008ff4 <__ieee754_pow+0x3c4>)
 8008f82:	4299      	cmp	r1, r3
 8008f84:	4606      	mov	r6, r0
 8008f86:	460f      	mov	r7, r1
 8008f88:	468b      	mov	fp, r1
 8008f8a:	f340 82f7 	ble.w	800957c <__ieee754_pow+0x94c>
 8008f8e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008f92:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008f96:	4303      	orrs	r3, r0
 8008f98:	f000 81ea 	beq.w	8009370 <__ieee754_pow+0x740>
 8008f9c:	a310      	add	r3, pc, #64	; (adr r3, 8008fe0 <__ieee754_pow+0x3b0>)
 8008f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fa6:	f7f7 fb27 	bl	80005f8 <__aeabi_dmul>
 8008faa:	a30d      	add	r3, pc, #52	; (adr r3, 8008fe0 <__ieee754_pow+0x3b0>)
 8008fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fb0:	e6d5      	b.n	8008d5e <__ieee754_pow+0x12e>
 8008fb2:	bf00      	nop
 8008fb4:	f3af 8000 	nop.w
 8008fb8:	60000000 	.word	0x60000000
 8008fbc:	3ff71547 	.word	0x3ff71547
 8008fc0:	f85ddf44 	.word	0xf85ddf44
 8008fc4:	3e54ae0b 	.word	0x3e54ae0b
 8008fc8:	55555555 	.word	0x55555555
 8008fcc:	3fd55555 	.word	0x3fd55555
 8008fd0:	652b82fe 	.word	0x652b82fe
 8008fd4:	3ff71547 	.word	0x3ff71547
 8008fd8:	00000000 	.word	0x00000000
 8008fdc:	bff00000 	.word	0xbff00000
 8008fe0:	8800759c 	.word	0x8800759c
 8008fe4:	7e37e43c 	.word	0x7e37e43c
 8008fe8:	3ff00000 	.word	0x3ff00000
 8008fec:	3fd00000 	.word	0x3fd00000
 8008ff0:	3fe00000 	.word	0x3fe00000
 8008ff4:	408fffff 	.word	0x408fffff
 8008ff8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008ffc:	f04f 0200 	mov.w	r2, #0
 8009000:	da05      	bge.n	800900e <__ieee754_pow+0x3de>
 8009002:	4bd3      	ldr	r3, [pc, #844]	; (8009350 <__ieee754_pow+0x720>)
 8009004:	f7f7 faf8 	bl	80005f8 <__aeabi_dmul>
 8009008:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800900c:	460c      	mov	r4, r1
 800900e:	1523      	asrs	r3, r4, #20
 8009010:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009014:	4413      	add	r3, r2
 8009016:	9309      	str	r3, [sp, #36]	; 0x24
 8009018:	4bce      	ldr	r3, [pc, #824]	; (8009354 <__ieee754_pow+0x724>)
 800901a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800901e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009022:	429c      	cmp	r4, r3
 8009024:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009028:	dd08      	ble.n	800903c <__ieee754_pow+0x40c>
 800902a:	4bcb      	ldr	r3, [pc, #812]	; (8009358 <__ieee754_pow+0x728>)
 800902c:	429c      	cmp	r4, r3
 800902e:	f340 815e 	ble.w	80092ee <__ieee754_pow+0x6be>
 8009032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009034:	3301      	adds	r3, #1
 8009036:	9309      	str	r3, [sp, #36]	; 0x24
 8009038:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800903c:	f04f 0a00 	mov.w	sl, #0
 8009040:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009044:	930c      	str	r3, [sp, #48]	; 0x30
 8009046:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009048:	4bc4      	ldr	r3, [pc, #784]	; (800935c <__ieee754_pow+0x72c>)
 800904a:	4413      	add	r3, r2
 800904c:	ed93 7b00 	vldr	d7, [r3]
 8009050:	4629      	mov	r1, r5
 8009052:	ec53 2b17 	vmov	r2, r3, d7
 8009056:	ed8d 7b06 	vstr	d7, [sp, #24]
 800905a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800905e:	f7f7 f913 	bl	8000288 <__aeabi_dsub>
 8009062:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009066:	4606      	mov	r6, r0
 8009068:	460f      	mov	r7, r1
 800906a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800906e:	f7f7 f90d 	bl	800028c <__adddf3>
 8009072:	4602      	mov	r2, r0
 8009074:	460b      	mov	r3, r1
 8009076:	2000      	movs	r0, #0
 8009078:	49b9      	ldr	r1, [pc, #740]	; (8009360 <__ieee754_pow+0x730>)
 800907a:	f7f7 fbe7 	bl	800084c <__aeabi_ddiv>
 800907e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009082:	4602      	mov	r2, r0
 8009084:	460b      	mov	r3, r1
 8009086:	4630      	mov	r0, r6
 8009088:	4639      	mov	r1, r7
 800908a:	f7f7 fab5 	bl	80005f8 <__aeabi_dmul>
 800908e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009092:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009096:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800909a:	2300      	movs	r3, #0
 800909c:	9302      	str	r3, [sp, #8]
 800909e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80090a2:	106d      	asrs	r5, r5, #1
 80090a4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80090a8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80090ac:	2200      	movs	r2, #0
 80090ae:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80090b2:	4640      	mov	r0, r8
 80090b4:	4649      	mov	r1, r9
 80090b6:	4614      	mov	r4, r2
 80090b8:	461d      	mov	r5, r3
 80090ba:	f7f7 fa9d 	bl	80005f8 <__aeabi_dmul>
 80090be:	4602      	mov	r2, r0
 80090c0:	460b      	mov	r3, r1
 80090c2:	4630      	mov	r0, r6
 80090c4:	4639      	mov	r1, r7
 80090c6:	f7f7 f8df 	bl	8000288 <__aeabi_dsub>
 80090ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090ce:	4606      	mov	r6, r0
 80090d0:	460f      	mov	r7, r1
 80090d2:	4620      	mov	r0, r4
 80090d4:	4629      	mov	r1, r5
 80090d6:	f7f7 f8d7 	bl	8000288 <__aeabi_dsub>
 80090da:	4602      	mov	r2, r0
 80090dc:	460b      	mov	r3, r1
 80090de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090e2:	f7f7 f8d1 	bl	8000288 <__aeabi_dsub>
 80090e6:	4642      	mov	r2, r8
 80090e8:	464b      	mov	r3, r9
 80090ea:	f7f7 fa85 	bl	80005f8 <__aeabi_dmul>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4630      	mov	r0, r6
 80090f4:	4639      	mov	r1, r7
 80090f6:	f7f7 f8c7 	bl	8000288 <__aeabi_dsub>
 80090fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80090fe:	f7f7 fa7b 	bl	80005f8 <__aeabi_dmul>
 8009102:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009106:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800910a:	4610      	mov	r0, r2
 800910c:	4619      	mov	r1, r3
 800910e:	f7f7 fa73 	bl	80005f8 <__aeabi_dmul>
 8009112:	a37b      	add	r3, pc, #492	; (adr r3, 8009300 <__ieee754_pow+0x6d0>)
 8009114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009118:	4604      	mov	r4, r0
 800911a:	460d      	mov	r5, r1
 800911c:	f7f7 fa6c 	bl	80005f8 <__aeabi_dmul>
 8009120:	a379      	add	r3, pc, #484	; (adr r3, 8009308 <__ieee754_pow+0x6d8>)
 8009122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009126:	f7f7 f8b1 	bl	800028c <__adddf3>
 800912a:	4622      	mov	r2, r4
 800912c:	462b      	mov	r3, r5
 800912e:	f7f7 fa63 	bl	80005f8 <__aeabi_dmul>
 8009132:	a377      	add	r3, pc, #476	; (adr r3, 8009310 <__ieee754_pow+0x6e0>)
 8009134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009138:	f7f7 f8a8 	bl	800028c <__adddf3>
 800913c:	4622      	mov	r2, r4
 800913e:	462b      	mov	r3, r5
 8009140:	f7f7 fa5a 	bl	80005f8 <__aeabi_dmul>
 8009144:	a374      	add	r3, pc, #464	; (adr r3, 8009318 <__ieee754_pow+0x6e8>)
 8009146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914a:	f7f7 f89f 	bl	800028c <__adddf3>
 800914e:	4622      	mov	r2, r4
 8009150:	462b      	mov	r3, r5
 8009152:	f7f7 fa51 	bl	80005f8 <__aeabi_dmul>
 8009156:	a372      	add	r3, pc, #456	; (adr r3, 8009320 <__ieee754_pow+0x6f0>)
 8009158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915c:	f7f7 f896 	bl	800028c <__adddf3>
 8009160:	4622      	mov	r2, r4
 8009162:	462b      	mov	r3, r5
 8009164:	f7f7 fa48 	bl	80005f8 <__aeabi_dmul>
 8009168:	a36f      	add	r3, pc, #444	; (adr r3, 8009328 <__ieee754_pow+0x6f8>)
 800916a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916e:	f7f7 f88d 	bl	800028c <__adddf3>
 8009172:	4622      	mov	r2, r4
 8009174:	4606      	mov	r6, r0
 8009176:	460f      	mov	r7, r1
 8009178:	462b      	mov	r3, r5
 800917a:	4620      	mov	r0, r4
 800917c:	4629      	mov	r1, r5
 800917e:	f7f7 fa3b 	bl	80005f8 <__aeabi_dmul>
 8009182:	4602      	mov	r2, r0
 8009184:	460b      	mov	r3, r1
 8009186:	4630      	mov	r0, r6
 8009188:	4639      	mov	r1, r7
 800918a:	f7f7 fa35 	bl	80005f8 <__aeabi_dmul>
 800918e:	4642      	mov	r2, r8
 8009190:	4604      	mov	r4, r0
 8009192:	460d      	mov	r5, r1
 8009194:	464b      	mov	r3, r9
 8009196:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800919a:	f7f7 f877 	bl	800028c <__adddf3>
 800919e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80091a2:	f7f7 fa29 	bl	80005f8 <__aeabi_dmul>
 80091a6:	4622      	mov	r2, r4
 80091a8:	462b      	mov	r3, r5
 80091aa:	f7f7 f86f 	bl	800028c <__adddf3>
 80091ae:	4642      	mov	r2, r8
 80091b0:	4606      	mov	r6, r0
 80091b2:	460f      	mov	r7, r1
 80091b4:	464b      	mov	r3, r9
 80091b6:	4640      	mov	r0, r8
 80091b8:	4649      	mov	r1, r9
 80091ba:	f7f7 fa1d 	bl	80005f8 <__aeabi_dmul>
 80091be:	2200      	movs	r2, #0
 80091c0:	4b68      	ldr	r3, [pc, #416]	; (8009364 <__ieee754_pow+0x734>)
 80091c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80091c6:	f7f7 f861 	bl	800028c <__adddf3>
 80091ca:	4632      	mov	r2, r6
 80091cc:	463b      	mov	r3, r7
 80091ce:	f7f7 f85d 	bl	800028c <__adddf3>
 80091d2:	9802      	ldr	r0, [sp, #8]
 80091d4:	460d      	mov	r5, r1
 80091d6:	4604      	mov	r4, r0
 80091d8:	4602      	mov	r2, r0
 80091da:	460b      	mov	r3, r1
 80091dc:	4640      	mov	r0, r8
 80091de:	4649      	mov	r1, r9
 80091e0:	f7f7 fa0a 	bl	80005f8 <__aeabi_dmul>
 80091e4:	2200      	movs	r2, #0
 80091e6:	4680      	mov	r8, r0
 80091e8:	4689      	mov	r9, r1
 80091ea:	4b5e      	ldr	r3, [pc, #376]	; (8009364 <__ieee754_pow+0x734>)
 80091ec:	4620      	mov	r0, r4
 80091ee:	4629      	mov	r1, r5
 80091f0:	f7f7 f84a 	bl	8000288 <__aeabi_dsub>
 80091f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80091f8:	f7f7 f846 	bl	8000288 <__aeabi_dsub>
 80091fc:	4602      	mov	r2, r0
 80091fe:	460b      	mov	r3, r1
 8009200:	4630      	mov	r0, r6
 8009202:	4639      	mov	r1, r7
 8009204:	f7f7 f840 	bl	8000288 <__aeabi_dsub>
 8009208:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800920c:	f7f7 f9f4 	bl	80005f8 <__aeabi_dmul>
 8009210:	4622      	mov	r2, r4
 8009212:	4606      	mov	r6, r0
 8009214:	460f      	mov	r7, r1
 8009216:	462b      	mov	r3, r5
 8009218:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800921c:	f7f7 f9ec 	bl	80005f8 <__aeabi_dmul>
 8009220:	4602      	mov	r2, r0
 8009222:	460b      	mov	r3, r1
 8009224:	4630      	mov	r0, r6
 8009226:	4639      	mov	r1, r7
 8009228:	f7f7 f830 	bl	800028c <__adddf3>
 800922c:	4606      	mov	r6, r0
 800922e:	460f      	mov	r7, r1
 8009230:	4602      	mov	r2, r0
 8009232:	460b      	mov	r3, r1
 8009234:	4640      	mov	r0, r8
 8009236:	4649      	mov	r1, r9
 8009238:	f7f7 f828 	bl	800028c <__adddf3>
 800923c:	9802      	ldr	r0, [sp, #8]
 800923e:	a33c      	add	r3, pc, #240	; (adr r3, 8009330 <__ieee754_pow+0x700>)
 8009240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009244:	4604      	mov	r4, r0
 8009246:	460d      	mov	r5, r1
 8009248:	f7f7 f9d6 	bl	80005f8 <__aeabi_dmul>
 800924c:	4642      	mov	r2, r8
 800924e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009252:	464b      	mov	r3, r9
 8009254:	4620      	mov	r0, r4
 8009256:	4629      	mov	r1, r5
 8009258:	f7f7 f816 	bl	8000288 <__aeabi_dsub>
 800925c:	4602      	mov	r2, r0
 800925e:	460b      	mov	r3, r1
 8009260:	4630      	mov	r0, r6
 8009262:	4639      	mov	r1, r7
 8009264:	f7f7 f810 	bl	8000288 <__aeabi_dsub>
 8009268:	a333      	add	r3, pc, #204	; (adr r3, 8009338 <__ieee754_pow+0x708>)
 800926a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926e:	f7f7 f9c3 	bl	80005f8 <__aeabi_dmul>
 8009272:	a333      	add	r3, pc, #204	; (adr r3, 8009340 <__ieee754_pow+0x710>)
 8009274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009278:	4606      	mov	r6, r0
 800927a:	460f      	mov	r7, r1
 800927c:	4620      	mov	r0, r4
 800927e:	4629      	mov	r1, r5
 8009280:	f7f7 f9ba 	bl	80005f8 <__aeabi_dmul>
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	4630      	mov	r0, r6
 800928a:	4639      	mov	r1, r7
 800928c:	f7f6 fffe 	bl	800028c <__adddf3>
 8009290:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009292:	4b35      	ldr	r3, [pc, #212]	; (8009368 <__ieee754_pow+0x738>)
 8009294:	4413      	add	r3, r2
 8009296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929a:	f7f6 fff7 	bl	800028c <__adddf3>
 800929e:	4604      	mov	r4, r0
 80092a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80092a2:	460d      	mov	r5, r1
 80092a4:	f7f7 f93e 	bl	8000524 <__aeabi_i2d>
 80092a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092aa:	4b30      	ldr	r3, [pc, #192]	; (800936c <__ieee754_pow+0x73c>)
 80092ac:	4413      	add	r3, r2
 80092ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80092b2:	4606      	mov	r6, r0
 80092b4:	460f      	mov	r7, r1
 80092b6:	4622      	mov	r2, r4
 80092b8:	462b      	mov	r3, r5
 80092ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092be:	f7f6 ffe5 	bl	800028c <__adddf3>
 80092c2:	4642      	mov	r2, r8
 80092c4:	464b      	mov	r3, r9
 80092c6:	f7f6 ffe1 	bl	800028c <__adddf3>
 80092ca:	4632      	mov	r2, r6
 80092cc:	463b      	mov	r3, r7
 80092ce:	f7f6 ffdd 	bl	800028c <__adddf3>
 80092d2:	9802      	ldr	r0, [sp, #8]
 80092d4:	4632      	mov	r2, r6
 80092d6:	463b      	mov	r3, r7
 80092d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092dc:	f7f6 ffd4 	bl	8000288 <__aeabi_dsub>
 80092e0:	4642      	mov	r2, r8
 80092e2:	464b      	mov	r3, r9
 80092e4:	f7f6 ffd0 	bl	8000288 <__aeabi_dsub>
 80092e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092ec:	e607      	b.n	8008efe <__ieee754_pow+0x2ce>
 80092ee:	f04f 0a01 	mov.w	sl, #1
 80092f2:	e6a5      	b.n	8009040 <__ieee754_pow+0x410>
 80092f4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009348 <__ieee754_pow+0x718>
 80092f8:	e613      	b.n	8008f22 <__ieee754_pow+0x2f2>
 80092fa:	bf00      	nop
 80092fc:	f3af 8000 	nop.w
 8009300:	4a454eef 	.word	0x4a454eef
 8009304:	3fca7e28 	.word	0x3fca7e28
 8009308:	93c9db65 	.word	0x93c9db65
 800930c:	3fcd864a 	.word	0x3fcd864a
 8009310:	a91d4101 	.word	0xa91d4101
 8009314:	3fd17460 	.word	0x3fd17460
 8009318:	518f264d 	.word	0x518f264d
 800931c:	3fd55555 	.word	0x3fd55555
 8009320:	db6fabff 	.word	0xdb6fabff
 8009324:	3fdb6db6 	.word	0x3fdb6db6
 8009328:	33333303 	.word	0x33333303
 800932c:	3fe33333 	.word	0x3fe33333
 8009330:	e0000000 	.word	0xe0000000
 8009334:	3feec709 	.word	0x3feec709
 8009338:	dc3a03fd 	.word	0xdc3a03fd
 800933c:	3feec709 	.word	0x3feec709
 8009340:	145b01f5 	.word	0x145b01f5
 8009344:	be3e2fe0 	.word	0xbe3e2fe0
 8009348:	00000000 	.word	0x00000000
 800934c:	3ff00000 	.word	0x3ff00000
 8009350:	43400000 	.word	0x43400000
 8009354:	0003988e 	.word	0x0003988e
 8009358:	000bb679 	.word	0x000bb679
 800935c:	0800a068 	.word	0x0800a068
 8009360:	3ff00000 	.word	0x3ff00000
 8009364:	40080000 	.word	0x40080000
 8009368:	0800a088 	.word	0x0800a088
 800936c:	0800a078 	.word	0x0800a078
 8009370:	a3b4      	add	r3, pc, #720	; (adr r3, 8009644 <__ieee754_pow+0xa14>)
 8009372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009376:	4640      	mov	r0, r8
 8009378:	4649      	mov	r1, r9
 800937a:	f7f6 ff87 	bl	800028c <__adddf3>
 800937e:	4622      	mov	r2, r4
 8009380:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009384:	462b      	mov	r3, r5
 8009386:	4630      	mov	r0, r6
 8009388:	4639      	mov	r1, r7
 800938a:	f7f6 ff7d 	bl	8000288 <__aeabi_dsub>
 800938e:	4602      	mov	r2, r0
 8009390:	460b      	mov	r3, r1
 8009392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009396:	f7f7 fbbf 	bl	8000b18 <__aeabi_dcmpgt>
 800939a:	2800      	cmp	r0, #0
 800939c:	f47f adfe 	bne.w	8008f9c <__ieee754_pow+0x36c>
 80093a0:	4aa3      	ldr	r2, [pc, #652]	; (8009630 <__ieee754_pow+0xa00>)
 80093a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80093a6:	4293      	cmp	r3, r2
 80093a8:	f340 810a 	ble.w	80095c0 <__ieee754_pow+0x990>
 80093ac:	151b      	asrs	r3, r3, #20
 80093ae:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80093b2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80093b6:	fa4a f303 	asr.w	r3, sl, r3
 80093ba:	445b      	add	r3, fp
 80093bc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80093c0:	4e9c      	ldr	r6, [pc, #624]	; (8009634 <__ieee754_pow+0xa04>)
 80093c2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80093c6:	4116      	asrs	r6, r2
 80093c8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80093cc:	2000      	movs	r0, #0
 80093ce:	ea23 0106 	bic.w	r1, r3, r6
 80093d2:	f1c2 0214 	rsb	r2, r2, #20
 80093d6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80093da:	fa4a fa02 	asr.w	sl, sl, r2
 80093de:	f1bb 0f00 	cmp.w	fp, #0
 80093e2:	4602      	mov	r2, r0
 80093e4:	460b      	mov	r3, r1
 80093e6:	4620      	mov	r0, r4
 80093e8:	4629      	mov	r1, r5
 80093ea:	bfb8      	it	lt
 80093ec:	f1ca 0a00 	rsblt	sl, sl, #0
 80093f0:	f7f6 ff4a 	bl	8000288 <__aeabi_dsub>
 80093f4:	e9cd 0100 	strd	r0, r1, [sp]
 80093f8:	4642      	mov	r2, r8
 80093fa:	464b      	mov	r3, r9
 80093fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009400:	f7f6 ff44 	bl	800028c <__adddf3>
 8009404:	2000      	movs	r0, #0
 8009406:	a378      	add	r3, pc, #480	; (adr r3, 80095e8 <__ieee754_pow+0x9b8>)
 8009408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940c:	4604      	mov	r4, r0
 800940e:	460d      	mov	r5, r1
 8009410:	f7f7 f8f2 	bl	80005f8 <__aeabi_dmul>
 8009414:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009418:	4606      	mov	r6, r0
 800941a:	460f      	mov	r7, r1
 800941c:	4620      	mov	r0, r4
 800941e:	4629      	mov	r1, r5
 8009420:	f7f6 ff32 	bl	8000288 <__aeabi_dsub>
 8009424:	4602      	mov	r2, r0
 8009426:	460b      	mov	r3, r1
 8009428:	4640      	mov	r0, r8
 800942a:	4649      	mov	r1, r9
 800942c:	f7f6 ff2c 	bl	8000288 <__aeabi_dsub>
 8009430:	a36f      	add	r3, pc, #444	; (adr r3, 80095f0 <__ieee754_pow+0x9c0>)
 8009432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009436:	f7f7 f8df 	bl	80005f8 <__aeabi_dmul>
 800943a:	a36f      	add	r3, pc, #444	; (adr r3, 80095f8 <__ieee754_pow+0x9c8>)
 800943c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009440:	4680      	mov	r8, r0
 8009442:	4689      	mov	r9, r1
 8009444:	4620      	mov	r0, r4
 8009446:	4629      	mov	r1, r5
 8009448:	f7f7 f8d6 	bl	80005f8 <__aeabi_dmul>
 800944c:	4602      	mov	r2, r0
 800944e:	460b      	mov	r3, r1
 8009450:	4640      	mov	r0, r8
 8009452:	4649      	mov	r1, r9
 8009454:	f7f6 ff1a 	bl	800028c <__adddf3>
 8009458:	4604      	mov	r4, r0
 800945a:	460d      	mov	r5, r1
 800945c:	4602      	mov	r2, r0
 800945e:	460b      	mov	r3, r1
 8009460:	4630      	mov	r0, r6
 8009462:	4639      	mov	r1, r7
 8009464:	f7f6 ff12 	bl	800028c <__adddf3>
 8009468:	4632      	mov	r2, r6
 800946a:	463b      	mov	r3, r7
 800946c:	4680      	mov	r8, r0
 800946e:	4689      	mov	r9, r1
 8009470:	f7f6 ff0a 	bl	8000288 <__aeabi_dsub>
 8009474:	4602      	mov	r2, r0
 8009476:	460b      	mov	r3, r1
 8009478:	4620      	mov	r0, r4
 800947a:	4629      	mov	r1, r5
 800947c:	f7f6 ff04 	bl	8000288 <__aeabi_dsub>
 8009480:	4642      	mov	r2, r8
 8009482:	4606      	mov	r6, r0
 8009484:	460f      	mov	r7, r1
 8009486:	464b      	mov	r3, r9
 8009488:	4640      	mov	r0, r8
 800948a:	4649      	mov	r1, r9
 800948c:	f7f7 f8b4 	bl	80005f8 <__aeabi_dmul>
 8009490:	a35b      	add	r3, pc, #364	; (adr r3, 8009600 <__ieee754_pow+0x9d0>)
 8009492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009496:	4604      	mov	r4, r0
 8009498:	460d      	mov	r5, r1
 800949a:	f7f7 f8ad 	bl	80005f8 <__aeabi_dmul>
 800949e:	a35a      	add	r3, pc, #360	; (adr r3, 8009608 <__ieee754_pow+0x9d8>)
 80094a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a4:	f7f6 fef0 	bl	8000288 <__aeabi_dsub>
 80094a8:	4622      	mov	r2, r4
 80094aa:	462b      	mov	r3, r5
 80094ac:	f7f7 f8a4 	bl	80005f8 <__aeabi_dmul>
 80094b0:	a357      	add	r3, pc, #348	; (adr r3, 8009610 <__ieee754_pow+0x9e0>)
 80094b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b6:	f7f6 fee9 	bl	800028c <__adddf3>
 80094ba:	4622      	mov	r2, r4
 80094bc:	462b      	mov	r3, r5
 80094be:	f7f7 f89b 	bl	80005f8 <__aeabi_dmul>
 80094c2:	a355      	add	r3, pc, #340	; (adr r3, 8009618 <__ieee754_pow+0x9e8>)
 80094c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c8:	f7f6 fede 	bl	8000288 <__aeabi_dsub>
 80094cc:	4622      	mov	r2, r4
 80094ce:	462b      	mov	r3, r5
 80094d0:	f7f7 f892 	bl	80005f8 <__aeabi_dmul>
 80094d4:	a352      	add	r3, pc, #328	; (adr r3, 8009620 <__ieee754_pow+0x9f0>)
 80094d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094da:	f7f6 fed7 	bl	800028c <__adddf3>
 80094de:	4622      	mov	r2, r4
 80094e0:	462b      	mov	r3, r5
 80094e2:	f7f7 f889 	bl	80005f8 <__aeabi_dmul>
 80094e6:	4602      	mov	r2, r0
 80094e8:	460b      	mov	r3, r1
 80094ea:	4640      	mov	r0, r8
 80094ec:	4649      	mov	r1, r9
 80094ee:	f7f6 fecb 	bl	8000288 <__aeabi_dsub>
 80094f2:	4604      	mov	r4, r0
 80094f4:	460d      	mov	r5, r1
 80094f6:	4602      	mov	r2, r0
 80094f8:	460b      	mov	r3, r1
 80094fa:	4640      	mov	r0, r8
 80094fc:	4649      	mov	r1, r9
 80094fe:	f7f7 f87b 	bl	80005f8 <__aeabi_dmul>
 8009502:	2200      	movs	r2, #0
 8009504:	e9cd 0100 	strd	r0, r1, [sp]
 8009508:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800950c:	4620      	mov	r0, r4
 800950e:	4629      	mov	r1, r5
 8009510:	f7f6 feba 	bl	8000288 <__aeabi_dsub>
 8009514:	4602      	mov	r2, r0
 8009516:	460b      	mov	r3, r1
 8009518:	e9dd 0100 	ldrd	r0, r1, [sp]
 800951c:	f7f7 f996 	bl	800084c <__aeabi_ddiv>
 8009520:	4632      	mov	r2, r6
 8009522:	4604      	mov	r4, r0
 8009524:	460d      	mov	r5, r1
 8009526:	463b      	mov	r3, r7
 8009528:	4640      	mov	r0, r8
 800952a:	4649      	mov	r1, r9
 800952c:	f7f7 f864 	bl	80005f8 <__aeabi_dmul>
 8009530:	4632      	mov	r2, r6
 8009532:	463b      	mov	r3, r7
 8009534:	f7f6 feaa 	bl	800028c <__adddf3>
 8009538:	4602      	mov	r2, r0
 800953a:	460b      	mov	r3, r1
 800953c:	4620      	mov	r0, r4
 800953e:	4629      	mov	r1, r5
 8009540:	f7f6 fea2 	bl	8000288 <__aeabi_dsub>
 8009544:	4642      	mov	r2, r8
 8009546:	464b      	mov	r3, r9
 8009548:	f7f6 fe9e 	bl	8000288 <__aeabi_dsub>
 800954c:	4602      	mov	r2, r0
 800954e:	460b      	mov	r3, r1
 8009550:	2000      	movs	r0, #0
 8009552:	4939      	ldr	r1, [pc, #228]	; (8009638 <__ieee754_pow+0xa08>)
 8009554:	f7f6 fe98 	bl	8000288 <__aeabi_dsub>
 8009558:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800955c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009560:	4602      	mov	r2, r0
 8009562:	460b      	mov	r3, r1
 8009564:	da2f      	bge.n	80095c6 <__ieee754_pow+0x996>
 8009566:	4650      	mov	r0, sl
 8009568:	ec43 2b10 	vmov	d0, r2, r3
 800956c:	f000 fb60 	bl	8009c30 <scalbn>
 8009570:	ec51 0b10 	vmov	r0, r1, d0
 8009574:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009578:	f7ff bbf1 	b.w	8008d5e <__ieee754_pow+0x12e>
 800957c:	4b2f      	ldr	r3, [pc, #188]	; (800963c <__ieee754_pow+0xa0c>)
 800957e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009582:	429e      	cmp	r6, r3
 8009584:	f77f af0c 	ble.w	80093a0 <__ieee754_pow+0x770>
 8009588:	4b2d      	ldr	r3, [pc, #180]	; (8009640 <__ieee754_pow+0xa10>)
 800958a:	440b      	add	r3, r1
 800958c:	4303      	orrs	r3, r0
 800958e:	d00b      	beq.n	80095a8 <__ieee754_pow+0x978>
 8009590:	a325      	add	r3, pc, #148	; (adr r3, 8009628 <__ieee754_pow+0x9f8>)
 8009592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800959a:	f7f7 f82d 	bl	80005f8 <__aeabi_dmul>
 800959e:	a322      	add	r3, pc, #136	; (adr r3, 8009628 <__ieee754_pow+0x9f8>)
 80095a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a4:	f7ff bbdb 	b.w	8008d5e <__ieee754_pow+0x12e>
 80095a8:	4622      	mov	r2, r4
 80095aa:	462b      	mov	r3, r5
 80095ac:	f7f6 fe6c 	bl	8000288 <__aeabi_dsub>
 80095b0:	4642      	mov	r2, r8
 80095b2:	464b      	mov	r3, r9
 80095b4:	f7f7 faa6 	bl	8000b04 <__aeabi_dcmpge>
 80095b8:	2800      	cmp	r0, #0
 80095ba:	f43f aef1 	beq.w	80093a0 <__ieee754_pow+0x770>
 80095be:	e7e7      	b.n	8009590 <__ieee754_pow+0x960>
 80095c0:	f04f 0a00 	mov.w	sl, #0
 80095c4:	e718      	b.n	80093f8 <__ieee754_pow+0x7c8>
 80095c6:	4621      	mov	r1, r4
 80095c8:	e7d4      	b.n	8009574 <__ieee754_pow+0x944>
 80095ca:	2000      	movs	r0, #0
 80095cc:	491a      	ldr	r1, [pc, #104]	; (8009638 <__ieee754_pow+0xa08>)
 80095ce:	f7ff bb8f 	b.w	8008cf0 <__ieee754_pow+0xc0>
 80095d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095d6:	f7ff bb8b 	b.w	8008cf0 <__ieee754_pow+0xc0>
 80095da:	4630      	mov	r0, r6
 80095dc:	4639      	mov	r1, r7
 80095de:	f7ff bb87 	b.w	8008cf0 <__ieee754_pow+0xc0>
 80095e2:	4693      	mov	fp, r2
 80095e4:	f7ff bb98 	b.w	8008d18 <__ieee754_pow+0xe8>
 80095e8:	00000000 	.word	0x00000000
 80095ec:	3fe62e43 	.word	0x3fe62e43
 80095f0:	fefa39ef 	.word	0xfefa39ef
 80095f4:	3fe62e42 	.word	0x3fe62e42
 80095f8:	0ca86c39 	.word	0x0ca86c39
 80095fc:	be205c61 	.word	0xbe205c61
 8009600:	72bea4d0 	.word	0x72bea4d0
 8009604:	3e663769 	.word	0x3e663769
 8009608:	c5d26bf1 	.word	0xc5d26bf1
 800960c:	3ebbbd41 	.word	0x3ebbbd41
 8009610:	af25de2c 	.word	0xaf25de2c
 8009614:	3f11566a 	.word	0x3f11566a
 8009618:	16bebd93 	.word	0x16bebd93
 800961c:	3f66c16c 	.word	0x3f66c16c
 8009620:	5555553e 	.word	0x5555553e
 8009624:	3fc55555 	.word	0x3fc55555
 8009628:	c2f8f359 	.word	0xc2f8f359
 800962c:	01a56e1f 	.word	0x01a56e1f
 8009630:	3fe00000 	.word	0x3fe00000
 8009634:	000fffff 	.word	0x000fffff
 8009638:	3ff00000 	.word	0x3ff00000
 800963c:	4090cbff 	.word	0x4090cbff
 8009640:	3f6f3400 	.word	0x3f6f3400
 8009644:	652b82fe 	.word	0x652b82fe
 8009648:	3c971547 	.word	0x3c971547

0800964c <__ieee754_sqrt>:
 800964c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009650:	4955      	ldr	r1, [pc, #340]	; (80097a8 <__ieee754_sqrt+0x15c>)
 8009652:	ec55 4b10 	vmov	r4, r5, d0
 8009656:	43a9      	bics	r1, r5
 8009658:	462b      	mov	r3, r5
 800965a:	462a      	mov	r2, r5
 800965c:	d112      	bne.n	8009684 <__ieee754_sqrt+0x38>
 800965e:	ee10 2a10 	vmov	r2, s0
 8009662:	ee10 0a10 	vmov	r0, s0
 8009666:	4629      	mov	r1, r5
 8009668:	f7f6 ffc6 	bl	80005f8 <__aeabi_dmul>
 800966c:	4602      	mov	r2, r0
 800966e:	460b      	mov	r3, r1
 8009670:	4620      	mov	r0, r4
 8009672:	4629      	mov	r1, r5
 8009674:	f7f6 fe0a 	bl	800028c <__adddf3>
 8009678:	4604      	mov	r4, r0
 800967a:	460d      	mov	r5, r1
 800967c:	ec45 4b10 	vmov	d0, r4, r5
 8009680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009684:	2d00      	cmp	r5, #0
 8009686:	ee10 0a10 	vmov	r0, s0
 800968a:	4621      	mov	r1, r4
 800968c:	dc0f      	bgt.n	80096ae <__ieee754_sqrt+0x62>
 800968e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009692:	4330      	orrs	r0, r6
 8009694:	d0f2      	beq.n	800967c <__ieee754_sqrt+0x30>
 8009696:	b155      	cbz	r5, 80096ae <__ieee754_sqrt+0x62>
 8009698:	ee10 2a10 	vmov	r2, s0
 800969c:	4620      	mov	r0, r4
 800969e:	4629      	mov	r1, r5
 80096a0:	f7f6 fdf2 	bl	8000288 <__aeabi_dsub>
 80096a4:	4602      	mov	r2, r0
 80096a6:	460b      	mov	r3, r1
 80096a8:	f7f7 f8d0 	bl	800084c <__aeabi_ddiv>
 80096ac:	e7e4      	b.n	8009678 <__ieee754_sqrt+0x2c>
 80096ae:	151b      	asrs	r3, r3, #20
 80096b0:	d073      	beq.n	800979a <__ieee754_sqrt+0x14e>
 80096b2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80096b6:	07dd      	lsls	r5, r3, #31
 80096b8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80096bc:	bf48      	it	mi
 80096be:	0fc8      	lsrmi	r0, r1, #31
 80096c0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80096c4:	bf44      	itt	mi
 80096c6:	0049      	lslmi	r1, r1, #1
 80096c8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80096cc:	2500      	movs	r5, #0
 80096ce:	1058      	asrs	r0, r3, #1
 80096d0:	0fcb      	lsrs	r3, r1, #31
 80096d2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80096d6:	0049      	lsls	r1, r1, #1
 80096d8:	2316      	movs	r3, #22
 80096da:	462c      	mov	r4, r5
 80096dc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80096e0:	19a7      	adds	r7, r4, r6
 80096e2:	4297      	cmp	r7, r2
 80096e4:	bfde      	ittt	le
 80096e6:	19bc      	addle	r4, r7, r6
 80096e8:	1bd2      	suble	r2, r2, r7
 80096ea:	19ad      	addle	r5, r5, r6
 80096ec:	0fcf      	lsrs	r7, r1, #31
 80096ee:	3b01      	subs	r3, #1
 80096f0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80096f4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80096f8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80096fc:	d1f0      	bne.n	80096e0 <__ieee754_sqrt+0x94>
 80096fe:	f04f 0c20 	mov.w	ip, #32
 8009702:	469e      	mov	lr, r3
 8009704:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009708:	42a2      	cmp	r2, r4
 800970a:	eb06 070e 	add.w	r7, r6, lr
 800970e:	dc02      	bgt.n	8009716 <__ieee754_sqrt+0xca>
 8009710:	d112      	bne.n	8009738 <__ieee754_sqrt+0xec>
 8009712:	428f      	cmp	r7, r1
 8009714:	d810      	bhi.n	8009738 <__ieee754_sqrt+0xec>
 8009716:	2f00      	cmp	r7, #0
 8009718:	eb07 0e06 	add.w	lr, r7, r6
 800971c:	da42      	bge.n	80097a4 <__ieee754_sqrt+0x158>
 800971e:	f1be 0f00 	cmp.w	lr, #0
 8009722:	db3f      	blt.n	80097a4 <__ieee754_sqrt+0x158>
 8009724:	f104 0801 	add.w	r8, r4, #1
 8009728:	1b12      	subs	r2, r2, r4
 800972a:	428f      	cmp	r7, r1
 800972c:	bf88      	it	hi
 800972e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009732:	1bc9      	subs	r1, r1, r7
 8009734:	4433      	add	r3, r6
 8009736:	4644      	mov	r4, r8
 8009738:	0052      	lsls	r2, r2, #1
 800973a:	f1bc 0c01 	subs.w	ip, ip, #1
 800973e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8009742:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009746:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800974a:	d1dd      	bne.n	8009708 <__ieee754_sqrt+0xbc>
 800974c:	430a      	orrs	r2, r1
 800974e:	d006      	beq.n	800975e <__ieee754_sqrt+0x112>
 8009750:	1c5c      	adds	r4, r3, #1
 8009752:	bf13      	iteet	ne
 8009754:	3301      	addne	r3, #1
 8009756:	3501      	addeq	r5, #1
 8009758:	4663      	moveq	r3, ip
 800975a:	f023 0301 	bicne.w	r3, r3, #1
 800975e:	106a      	asrs	r2, r5, #1
 8009760:	085b      	lsrs	r3, r3, #1
 8009762:	07e9      	lsls	r1, r5, #31
 8009764:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009768:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800976c:	bf48      	it	mi
 800976e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009772:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8009776:	461c      	mov	r4, r3
 8009778:	e780      	b.n	800967c <__ieee754_sqrt+0x30>
 800977a:	0aca      	lsrs	r2, r1, #11
 800977c:	3815      	subs	r0, #21
 800977e:	0549      	lsls	r1, r1, #21
 8009780:	2a00      	cmp	r2, #0
 8009782:	d0fa      	beq.n	800977a <__ieee754_sqrt+0x12e>
 8009784:	02d6      	lsls	r6, r2, #11
 8009786:	d50a      	bpl.n	800979e <__ieee754_sqrt+0x152>
 8009788:	f1c3 0420 	rsb	r4, r3, #32
 800978c:	fa21 f404 	lsr.w	r4, r1, r4
 8009790:	1e5d      	subs	r5, r3, #1
 8009792:	4099      	lsls	r1, r3
 8009794:	4322      	orrs	r2, r4
 8009796:	1b43      	subs	r3, r0, r5
 8009798:	e78b      	b.n	80096b2 <__ieee754_sqrt+0x66>
 800979a:	4618      	mov	r0, r3
 800979c:	e7f0      	b.n	8009780 <__ieee754_sqrt+0x134>
 800979e:	0052      	lsls	r2, r2, #1
 80097a0:	3301      	adds	r3, #1
 80097a2:	e7ef      	b.n	8009784 <__ieee754_sqrt+0x138>
 80097a4:	46a0      	mov	r8, r4
 80097a6:	e7bf      	b.n	8009728 <__ieee754_sqrt+0xdc>
 80097a8:	7ff00000 	.word	0x7ff00000
 80097ac:	00000000 	.word	0x00000000

080097b0 <atan>:
 80097b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b4:	ec55 4b10 	vmov	r4, r5, d0
 80097b8:	4bc3      	ldr	r3, [pc, #780]	; (8009ac8 <atan+0x318>)
 80097ba:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80097be:	429e      	cmp	r6, r3
 80097c0:	46ab      	mov	fp, r5
 80097c2:	dd18      	ble.n	80097f6 <atan+0x46>
 80097c4:	4bc1      	ldr	r3, [pc, #772]	; (8009acc <atan+0x31c>)
 80097c6:	429e      	cmp	r6, r3
 80097c8:	dc01      	bgt.n	80097ce <atan+0x1e>
 80097ca:	d109      	bne.n	80097e0 <atan+0x30>
 80097cc:	b144      	cbz	r4, 80097e0 <atan+0x30>
 80097ce:	4622      	mov	r2, r4
 80097d0:	462b      	mov	r3, r5
 80097d2:	4620      	mov	r0, r4
 80097d4:	4629      	mov	r1, r5
 80097d6:	f7f6 fd59 	bl	800028c <__adddf3>
 80097da:	4604      	mov	r4, r0
 80097dc:	460d      	mov	r5, r1
 80097de:	e006      	b.n	80097ee <atan+0x3e>
 80097e0:	f1bb 0f00 	cmp.w	fp, #0
 80097e4:	f340 8131 	ble.w	8009a4a <atan+0x29a>
 80097e8:	a59b      	add	r5, pc, #620	; (adr r5, 8009a58 <atan+0x2a8>)
 80097ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80097ee:	ec45 4b10 	vmov	d0, r4, r5
 80097f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f6:	4bb6      	ldr	r3, [pc, #728]	; (8009ad0 <atan+0x320>)
 80097f8:	429e      	cmp	r6, r3
 80097fa:	dc14      	bgt.n	8009826 <atan+0x76>
 80097fc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009800:	429e      	cmp	r6, r3
 8009802:	dc0d      	bgt.n	8009820 <atan+0x70>
 8009804:	a396      	add	r3, pc, #600	; (adr r3, 8009a60 <atan+0x2b0>)
 8009806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800980a:	ee10 0a10 	vmov	r0, s0
 800980e:	4629      	mov	r1, r5
 8009810:	f7f6 fd3c 	bl	800028c <__adddf3>
 8009814:	2200      	movs	r2, #0
 8009816:	4baf      	ldr	r3, [pc, #700]	; (8009ad4 <atan+0x324>)
 8009818:	f7f7 f97e 	bl	8000b18 <__aeabi_dcmpgt>
 800981c:	2800      	cmp	r0, #0
 800981e:	d1e6      	bne.n	80097ee <atan+0x3e>
 8009820:	f04f 3aff 	mov.w	sl, #4294967295
 8009824:	e02b      	b.n	800987e <atan+0xce>
 8009826:	f000 f963 	bl	8009af0 <fabs>
 800982a:	4bab      	ldr	r3, [pc, #684]	; (8009ad8 <atan+0x328>)
 800982c:	429e      	cmp	r6, r3
 800982e:	ec55 4b10 	vmov	r4, r5, d0
 8009832:	f300 80bf 	bgt.w	80099b4 <atan+0x204>
 8009836:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800983a:	429e      	cmp	r6, r3
 800983c:	f300 80a0 	bgt.w	8009980 <atan+0x1d0>
 8009840:	ee10 2a10 	vmov	r2, s0
 8009844:	ee10 0a10 	vmov	r0, s0
 8009848:	462b      	mov	r3, r5
 800984a:	4629      	mov	r1, r5
 800984c:	f7f6 fd1e 	bl	800028c <__adddf3>
 8009850:	2200      	movs	r2, #0
 8009852:	4ba0      	ldr	r3, [pc, #640]	; (8009ad4 <atan+0x324>)
 8009854:	f7f6 fd18 	bl	8000288 <__aeabi_dsub>
 8009858:	2200      	movs	r2, #0
 800985a:	4606      	mov	r6, r0
 800985c:	460f      	mov	r7, r1
 800985e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009862:	4620      	mov	r0, r4
 8009864:	4629      	mov	r1, r5
 8009866:	f7f6 fd11 	bl	800028c <__adddf3>
 800986a:	4602      	mov	r2, r0
 800986c:	460b      	mov	r3, r1
 800986e:	4630      	mov	r0, r6
 8009870:	4639      	mov	r1, r7
 8009872:	f7f6 ffeb 	bl	800084c <__aeabi_ddiv>
 8009876:	f04f 0a00 	mov.w	sl, #0
 800987a:	4604      	mov	r4, r0
 800987c:	460d      	mov	r5, r1
 800987e:	4622      	mov	r2, r4
 8009880:	462b      	mov	r3, r5
 8009882:	4620      	mov	r0, r4
 8009884:	4629      	mov	r1, r5
 8009886:	f7f6 feb7 	bl	80005f8 <__aeabi_dmul>
 800988a:	4602      	mov	r2, r0
 800988c:	460b      	mov	r3, r1
 800988e:	4680      	mov	r8, r0
 8009890:	4689      	mov	r9, r1
 8009892:	f7f6 feb1 	bl	80005f8 <__aeabi_dmul>
 8009896:	a374      	add	r3, pc, #464	; (adr r3, 8009a68 <atan+0x2b8>)
 8009898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800989c:	4606      	mov	r6, r0
 800989e:	460f      	mov	r7, r1
 80098a0:	f7f6 feaa 	bl	80005f8 <__aeabi_dmul>
 80098a4:	a372      	add	r3, pc, #456	; (adr r3, 8009a70 <atan+0x2c0>)
 80098a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098aa:	f7f6 fcef 	bl	800028c <__adddf3>
 80098ae:	4632      	mov	r2, r6
 80098b0:	463b      	mov	r3, r7
 80098b2:	f7f6 fea1 	bl	80005f8 <__aeabi_dmul>
 80098b6:	a370      	add	r3, pc, #448	; (adr r3, 8009a78 <atan+0x2c8>)
 80098b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098bc:	f7f6 fce6 	bl	800028c <__adddf3>
 80098c0:	4632      	mov	r2, r6
 80098c2:	463b      	mov	r3, r7
 80098c4:	f7f6 fe98 	bl	80005f8 <__aeabi_dmul>
 80098c8:	a36d      	add	r3, pc, #436	; (adr r3, 8009a80 <atan+0x2d0>)
 80098ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ce:	f7f6 fcdd 	bl	800028c <__adddf3>
 80098d2:	4632      	mov	r2, r6
 80098d4:	463b      	mov	r3, r7
 80098d6:	f7f6 fe8f 	bl	80005f8 <__aeabi_dmul>
 80098da:	a36b      	add	r3, pc, #428	; (adr r3, 8009a88 <atan+0x2d8>)
 80098dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e0:	f7f6 fcd4 	bl	800028c <__adddf3>
 80098e4:	4632      	mov	r2, r6
 80098e6:	463b      	mov	r3, r7
 80098e8:	f7f6 fe86 	bl	80005f8 <__aeabi_dmul>
 80098ec:	a368      	add	r3, pc, #416	; (adr r3, 8009a90 <atan+0x2e0>)
 80098ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f2:	f7f6 fccb 	bl	800028c <__adddf3>
 80098f6:	4642      	mov	r2, r8
 80098f8:	464b      	mov	r3, r9
 80098fa:	f7f6 fe7d 	bl	80005f8 <__aeabi_dmul>
 80098fe:	a366      	add	r3, pc, #408	; (adr r3, 8009a98 <atan+0x2e8>)
 8009900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009904:	4680      	mov	r8, r0
 8009906:	4689      	mov	r9, r1
 8009908:	4630      	mov	r0, r6
 800990a:	4639      	mov	r1, r7
 800990c:	f7f6 fe74 	bl	80005f8 <__aeabi_dmul>
 8009910:	a363      	add	r3, pc, #396	; (adr r3, 8009aa0 <atan+0x2f0>)
 8009912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009916:	f7f6 fcb7 	bl	8000288 <__aeabi_dsub>
 800991a:	4632      	mov	r2, r6
 800991c:	463b      	mov	r3, r7
 800991e:	f7f6 fe6b 	bl	80005f8 <__aeabi_dmul>
 8009922:	a361      	add	r3, pc, #388	; (adr r3, 8009aa8 <atan+0x2f8>)
 8009924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009928:	f7f6 fcae 	bl	8000288 <__aeabi_dsub>
 800992c:	4632      	mov	r2, r6
 800992e:	463b      	mov	r3, r7
 8009930:	f7f6 fe62 	bl	80005f8 <__aeabi_dmul>
 8009934:	a35e      	add	r3, pc, #376	; (adr r3, 8009ab0 <atan+0x300>)
 8009936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993a:	f7f6 fca5 	bl	8000288 <__aeabi_dsub>
 800993e:	4632      	mov	r2, r6
 8009940:	463b      	mov	r3, r7
 8009942:	f7f6 fe59 	bl	80005f8 <__aeabi_dmul>
 8009946:	a35c      	add	r3, pc, #368	; (adr r3, 8009ab8 <atan+0x308>)
 8009948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994c:	f7f6 fc9c 	bl	8000288 <__aeabi_dsub>
 8009950:	4632      	mov	r2, r6
 8009952:	463b      	mov	r3, r7
 8009954:	f7f6 fe50 	bl	80005f8 <__aeabi_dmul>
 8009958:	4602      	mov	r2, r0
 800995a:	460b      	mov	r3, r1
 800995c:	4640      	mov	r0, r8
 800995e:	4649      	mov	r1, r9
 8009960:	f7f6 fc94 	bl	800028c <__adddf3>
 8009964:	4622      	mov	r2, r4
 8009966:	462b      	mov	r3, r5
 8009968:	f7f6 fe46 	bl	80005f8 <__aeabi_dmul>
 800996c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009970:	4602      	mov	r2, r0
 8009972:	460b      	mov	r3, r1
 8009974:	d14b      	bne.n	8009a0e <atan+0x25e>
 8009976:	4620      	mov	r0, r4
 8009978:	4629      	mov	r1, r5
 800997a:	f7f6 fc85 	bl	8000288 <__aeabi_dsub>
 800997e:	e72c      	b.n	80097da <atan+0x2a>
 8009980:	ee10 0a10 	vmov	r0, s0
 8009984:	2200      	movs	r2, #0
 8009986:	4b53      	ldr	r3, [pc, #332]	; (8009ad4 <atan+0x324>)
 8009988:	4629      	mov	r1, r5
 800998a:	f7f6 fc7d 	bl	8000288 <__aeabi_dsub>
 800998e:	2200      	movs	r2, #0
 8009990:	4606      	mov	r6, r0
 8009992:	460f      	mov	r7, r1
 8009994:	4b4f      	ldr	r3, [pc, #316]	; (8009ad4 <atan+0x324>)
 8009996:	4620      	mov	r0, r4
 8009998:	4629      	mov	r1, r5
 800999a:	f7f6 fc77 	bl	800028c <__adddf3>
 800999e:	4602      	mov	r2, r0
 80099a0:	460b      	mov	r3, r1
 80099a2:	4630      	mov	r0, r6
 80099a4:	4639      	mov	r1, r7
 80099a6:	f7f6 ff51 	bl	800084c <__aeabi_ddiv>
 80099aa:	f04f 0a01 	mov.w	sl, #1
 80099ae:	4604      	mov	r4, r0
 80099b0:	460d      	mov	r5, r1
 80099b2:	e764      	b.n	800987e <atan+0xce>
 80099b4:	4b49      	ldr	r3, [pc, #292]	; (8009adc <atan+0x32c>)
 80099b6:	429e      	cmp	r6, r3
 80099b8:	dc1d      	bgt.n	80099f6 <atan+0x246>
 80099ba:	ee10 0a10 	vmov	r0, s0
 80099be:	2200      	movs	r2, #0
 80099c0:	4b47      	ldr	r3, [pc, #284]	; (8009ae0 <atan+0x330>)
 80099c2:	4629      	mov	r1, r5
 80099c4:	f7f6 fc60 	bl	8000288 <__aeabi_dsub>
 80099c8:	2200      	movs	r2, #0
 80099ca:	4606      	mov	r6, r0
 80099cc:	460f      	mov	r7, r1
 80099ce:	4b44      	ldr	r3, [pc, #272]	; (8009ae0 <atan+0x330>)
 80099d0:	4620      	mov	r0, r4
 80099d2:	4629      	mov	r1, r5
 80099d4:	f7f6 fe10 	bl	80005f8 <__aeabi_dmul>
 80099d8:	2200      	movs	r2, #0
 80099da:	4b3e      	ldr	r3, [pc, #248]	; (8009ad4 <atan+0x324>)
 80099dc:	f7f6 fc56 	bl	800028c <__adddf3>
 80099e0:	4602      	mov	r2, r0
 80099e2:	460b      	mov	r3, r1
 80099e4:	4630      	mov	r0, r6
 80099e6:	4639      	mov	r1, r7
 80099e8:	f7f6 ff30 	bl	800084c <__aeabi_ddiv>
 80099ec:	f04f 0a02 	mov.w	sl, #2
 80099f0:	4604      	mov	r4, r0
 80099f2:	460d      	mov	r5, r1
 80099f4:	e743      	b.n	800987e <atan+0xce>
 80099f6:	462b      	mov	r3, r5
 80099f8:	ee10 2a10 	vmov	r2, s0
 80099fc:	2000      	movs	r0, #0
 80099fe:	4939      	ldr	r1, [pc, #228]	; (8009ae4 <atan+0x334>)
 8009a00:	f7f6 ff24 	bl	800084c <__aeabi_ddiv>
 8009a04:	f04f 0a03 	mov.w	sl, #3
 8009a08:	4604      	mov	r4, r0
 8009a0a:	460d      	mov	r5, r1
 8009a0c:	e737      	b.n	800987e <atan+0xce>
 8009a0e:	4b36      	ldr	r3, [pc, #216]	; (8009ae8 <atan+0x338>)
 8009a10:	4e36      	ldr	r6, [pc, #216]	; (8009aec <atan+0x33c>)
 8009a12:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8009a16:	4456      	add	r6, sl
 8009a18:	449a      	add	sl, r3
 8009a1a:	e9da 2300 	ldrd	r2, r3, [sl]
 8009a1e:	f7f6 fc33 	bl	8000288 <__aeabi_dsub>
 8009a22:	4622      	mov	r2, r4
 8009a24:	462b      	mov	r3, r5
 8009a26:	f7f6 fc2f 	bl	8000288 <__aeabi_dsub>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009a32:	f7f6 fc29 	bl	8000288 <__aeabi_dsub>
 8009a36:	f1bb 0f00 	cmp.w	fp, #0
 8009a3a:	4604      	mov	r4, r0
 8009a3c:	460d      	mov	r5, r1
 8009a3e:	f6bf aed6 	bge.w	80097ee <atan+0x3e>
 8009a42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a46:	461d      	mov	r5, r3
 8009a48:	e6d1      	b.n	80097ee <atan+0x3e>
 8009a4a:	a51d      	add	r5, pc, #116	; (adr r5, 8009ac0 <atan+0x310>)
 8009a4c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009a50:	e6cd      	b.n	80097ee <atan+0x3e>
 8009a52:	bf00      	nop
 8009a54:	f3af 8000 	nop.w
 8009a58:	54442d18 	.word	0x54442d18
 8009a5c:	3ff921fb 	.word	0x3ff921fb
 8009a60:	8800759c 	.word	0x8800759c
 8009a64:	7e37e43c 	.word	0x7e37e43c
 8009a68:	e322da11 	.word	0xe322da11
 8009a6c:	3f90ad3a 	.word	0x3f90ad3a
 8009a70:	24760deb 	.word	0x24760deb
 8009a74:	3fa97b4b 	.word	0x3fa97b4b
 8009a78:	a0d03d51 	.word	0xa0d03d51
 8009a7c:	3fb10d66 	.word	0x3fb10d66
 8009a80:	c54c206e 	.word	0xc54c206e
 8009a84:	3fb745cd 	.word	0x3fb745cd
 8009a88:	920083ff 	.word	0x920083ff
 8009a8c:	3fc24924 	.word	0x3fc24924
 8009a90:	5555550d 	.word	0x5555550d
 8009a94:	3fd55555 	.word	0x3fd55555
 8009a98:	2c6a6c2f 	.word	0x2c6a6c2f
 8009a9c:	bfa2b444 	.word	0xbfa2b444
 8009aa0:	52defd9a 	.word	0x52defd9a
 8009aa4:	3fadde2d 	.word	0x3fadde2d
 8009aa8:	af749a6d 	.word	0xaf749a6d
 8009aac:	3fb3b0f2 	.word	0x3fb3b0f2
 8009ab0:	fe231671 	.word	0xfe231671
 8009ab4:	3fbc71c6 	.word	0x3fbc71c6
 8009ab8:	9998ebc4 	.word	0x9998ebc4
 8009abc:	3fc99999 	.word	0x3fc99999
 8009ac0:	54442d18 	.word	0x54442d18
 8009ac4:	bff921fb 	.word	0xbff921fb
 8009ac8:	440fffff 	.word	0x440fffff
 8009acc:	7ff00000 	.word	0x7ff00000
 8009ad0:	3fdbffff 	.word	0x3fdbffff
 8009ad4:	3ff00000 	.word	0x3ff00000
 8009ad8:	3ff2ffff 	.word	0x3ff2ffff
 8009adc:	40037fff 	.word	0x40037fff
 8009ae0:	3ff80000 	.word	0x3ff80000
 8009ae4:	bff00000 	.word	0xbff00000
 8009ae8:	0800a0b8 	.word	0x0800a0b8
 8009aec:	0800a098 	.word	0x0800a098

08009af0 <fabs>:
 8009af0:	ec51 0b10 	vmov	r0, r1, d0
 8009af4:	ee10 2a10 	vmov	r2, s0
 8009af8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009afc:	ec43 2b10 	vmov	d0, r2, r3
 8009b00:	4770      	bx	lr

08009b02 <finite>:
 8009b02:	ee10 3a90 	vmov	r3, s1
 8009b06:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8009b0a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009b0e:	0fc0      	lsrs	r0, r0, #31
 8009b10:	4770      	bx	lr

08009b12 <matherr>:
 8009b12:	2000      	movs	r0, #0
 8009b14:	4770      	bx	lr
	...

08009b18 <nan>:
 8009b18:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009b20 <nan+0x8>
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	00000000 	.word	0x00000000
 8009b24:	7ff80000 	.word	0x7ff80000

08009b28 <rint>:
 8009b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b2a:	ec51 0b10 	vmov	r0, r1, d0
 8009b2e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009b32:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8009b36:	2e13      	cmp	r6, #19
 8009b38:	460b      	mov	r3, r1
 8009b3a:	ee10 4a10 	vmov	r4, s0
 8009b3e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8009b42:	dc56      	bgt.n	8009bf2 <rint+0xca>
 8009b44:	2e00      	cmp	r6, #0
 8009b46:	da2b      	bge.n	8009ba0 <rint+0x78>
 8009b48:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8009b4c:	4302      	orrs	r2, r0
 8009b4e:	d023      	beq.n	8009b98 <rint+0x70>
 8009b50:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8009b54:	4302      	orrs	r2, r0
 8009b56:	4254      	negs	r4, r2
 8009b58:	4314      	orrs	r4, r2
 8009b5a:	0c4b      	lsrs	r3, r1, #17
 8009b5c:	0b24      	lsrs	r4, r4, #12
 8009b5e:	045b      	lsls	r3, r3, #17
 8009b60:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8009b64:	ea44 0103 	orr.w	r1, r4, r3
 8009b68:	460b      	mov	r3, r1
 8009b6a:	492f      	ldr	r1, [pc, #188]	; (8009c28 <rint+0x100>)
 8009b6c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8009b70:	e9d1 6700 	ldrd	r6, r7, [r1]
 8009b74:	4602      	mov	r2, r0
 8009b76:	4639      	mov	r1, r7
 8009b78:	4630      	mov	r0, r6
 8009b7a:	f7f6 fb87 	bl	800028c <__adddf3>
 8009b7e:	e9cd 0100 	strd	r0, r1, [sp]
 8009b82:	463b      	mov	r3, r7
 8009b84:	4632      	mov	r2, r6
 8009b86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b8a:	f7f6 fb7d 	bl	8000288 <__aeabi_dsub>
 8009b8e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009b92:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8009b96:	4639      	mov	r1, r7
 8009b98:	ec41 0b10 	vmov	d0, r0, r1
 8009b9c:	b003      	add	sp, #12
 8009b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ba0:	4a22      	ldr	r2, [pc, #136]	; (8009c2c <rint+0x104>)
 8009ba2:	4132      	asrs	r2, r6
 8009ba4:	ea01 0702 	and.w	r7, r1, r2
 8009ba8:	4307      	orrs	r7, r0
 8009baa:	d0f5      	beq.n	8009b98 <rint+0x70>
 8009bac:	0852      	lsrs	r2, r2, #1
 8009bae:	4011      	ands	r1, r2
 8009bb0:	430c      	orrs	r4, r1
 8009bb2:	d00b      	beq.n	8009bcc <rint+0xa4>
 8009bb4:	ea23 0202 	bic.w	r2, r3, r2
 8009bb8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009bbc:	2e13      	cmp	r6, #19
 8009bbe:	fa43 f306 	asr.w	r3, r3, r6
 8009bc2:	bf0c      	ite	eq
 8009bc4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8009bc8:	2400      	movne	r4, #0
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	4916      	ldr	r1, [pc, #88]	; (8009c28 <rint+0x100>)
 8009bce:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8009bd2:	4622      	mov	r2, r4
 8009bd4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009bd8:	4620      	mov	r0, r4
 8009bda:	4629      	mov	r1, r5
 8009bdc:	f7f6 fb56 	bl	800028c <__adddf3>
 8009be0:	e9cd 0100 	strd	r0, r1, [sp]
 8009be4:	4622      	mov	r2, r4
 8009be6:	462b      	mov	r3, r5
 8009be8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bec:	f7f6 fb4c 	bl	8000288 <__aeabi_dsub>
 8009bf0:	e7d2      	b.n	8009b98 <rint+0x70>
 8009bf2:	2e33      	cmp	r6, #51	; 0x33
 8009bf4:	dd07      	ble.n	8009c06 <rint+0xde>
 8009bf6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009bfa:	d1cd      	bne.n	8009b98 <rint+0x70>
 8009bfc:	ee10 2a10 	vmov	r2, s0
 8009c00:	f7f6 fb44 	bl	800028c <__adddf3>
 8009c04:	e7c8      	b.n	8009b98 <rint+0x70>
 8009c06:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8009c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c0e:	40f2      	lsrs	r2, r6
 8009c10:	4210      	tst	r0, r2
 8009c12:	d0c1      	beq.n	8009b98 <rint+0x70>
 8009c14:	0852      	lsrs	r2, r2, #1
 8009c16:	4210      	tst	r0, r2
 8009c18:	bf1f      	itttt	ne
 8009c1a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8009c1e:	ea20 0202 	bicne.w	r2, r0, r2
 8009c22:	4134      	asrne	r4, r6
 8009c24:	4314      	orrne	r4, r2
 8009c26:	e7d1      	b.n	8009bcc <rint+0xa4>
 8009c28:	0800a0d8 	.word	0x0800a0d8
 8009c2c:	000fffff 	.word	0x000fffff

08009c30 <scalbn>:
 8009c30:	b570      	push	{r4, r5, r6, lr}
 8009c32:	ec55 4b10 	vmov	r4, r5, d0
 8009c36:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009c3a:	4606      	mov	r6, r0
 8009c3c:	462b      	mov	r3, r5
 8009c3e:	b9aa      	cbnz	r2, 8009c6c <scalbn+0x3c>
 8009c40:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009c44:	4323      	orrs	r3, r4
 8009c46:	d03b      	beq.n	8009cc0 <scalbn+0x90>
 8009c48:	4b31      	ldr	r3, [pc, #196]	; (8009d10 <scalbn+0xe0>)
 8009c4a:	4629      	mov	r1, r5
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	ee10 0a10 	vmov	r0, s0
 8009c52:	f7f6 fcd1 	bl	80005f8 <__aeabi_dmul>
 8009c56:	4b2f      	ldr	r3, [pc, #188]	; (8009d14 <scalbn+0xe4>)
 8009c58:	429e      	cmp	r6, r3
 8009c5a:	4604      	mov	r4, r0
 8009c5c:	460d      	mov	r5, r1
 8009c5e:	da12      	bge.n	8009c86 <scalbn+0x56>
 8009c60:	a327      	add	r3, pc, #156	; (adr r3, 8009d00 <scalbn+0xd0>)
 8009c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c66:	f7f6 fcc7 	bl	80005f8 <__aeabi_dmul>
 8009c6a:	e009      	b.n	8009c80 <scalbn+0x50>
 8009c6c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009c70:	428a      	cmp	r2, r1
 8009c72:	d10c      	bne.n	8009c8e <scalbn+0x5e>
 8009c74:	ee10 2a10 	vmov	r2, s0
 8009c78:	4620      	mov	r0, r4
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	f7f6 fb06 	bl	800028c <__adddf3>
 8009c80:	4604      	mov	r4, r0
 8009c82:	460d      	mov	r5, r1
 8009c84:	e01c      	b.n	8009cc0 <scalbn+0x90>
 8009c86:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	3a36      	subs	r2, #54	; 0x36
 8009c8e:	4432      	add	r2, r6
 8009c90:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009c94:	428a      	cmp	r2, r1
 8009c96:	dd0b      	ble.n	8009cb0 <scalbn+0x80>
 8009c98:	ec45 4b11 	vmov	d1, r4, r5
 8009c9c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009d08 <scalbn+0xd8>
 8009ca0:	f000 f83c 	bl	8009d1c <copysign>
 8009ca4:	a318      	add	r3, pc, #96	; (adr r3, 8009d08 <scalbn+0xd8>)
 8009ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009caa:	ec51 0b10 	vmov	r0, r1, d0
 8009cae:	e7da      	b.n	8009c66 <scalbn+0x36>
 8009cb0:	2a00      	cmp	r2, #0
 8009cb2:	dd08      	ble.n	8009cc6 <scalbn+0x96>
 8009cb4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009cb8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009cbc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009cc0:	ec45 4b10 	vmov	d0, r4, r5
 8009cc4:	bd70      	pop	{r4, r5, r6, pc}
 8009cc6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009cca:	da0d      	bge.n	8009ce8 <scalbn+0xb8>
 8009ccc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009cd0:	429e      	cmp	r6, r3
 8009cd2:	ec45 4b11 	vmov	d1, r4, r5
 8009cd6:	dce1      	bgt.n	8009c9c <scalbn+0x6c>
 8009cd8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009d00 <scalbn+0xd0>
 8009cdc:	f000 f81e 	bl	8009d1c <copysign>
 8009ce0:	a307      	add	r3, pc, #28	; (adr r3, 8009d00 <scalbn+0xd0>)
 8009ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce6:	e7e0      	b.n	8009caa <scalbn+0x7a>
 8009ce8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009cec:	3236      	adds	r2, #54	; 0x36
 8009cee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009cf2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009cf6:	4620      	mov	r0, r4
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	4b06      	ldr	r3, [pc, #24]	; (8009d18 <scalbn+0xe8>)
 8009cfe:	e7b2      	b.n	8009c66 <scalbn+0x36>
 8009d00:	c2f8f359 	.word	0xc2f8f359
 8009d04:	01a56e1f 	.word	0x01a56e1f
 8009d08:	8800759c 	.word	0x8800759c
 8009d0c:	7e37e43c 	.word	0x7e37e43c
 8009d10:	43500000 	.word	0x43500000
 8009d14:	ffff3cb0 	.word	0xffff3cb0
 8009d18:	3c900000 	.word	0x3c900000

08009d1c <copysign>:
 8009d1c:	ec51 0b10 	vmov	r0, r1, d0
 8009d20:	ee11 0a90 	vmov	r0, s3
 8009d24:	ee10 2a10 	vmov	r2, s0
 8009d28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009d2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009d30:	ea41 0300 	orr.w	r3, r1, r0
 8009d34:	ec43 2b10 	vmov	d0, r2, r3
 8009d38:	4770      	bx	lr
	...

08009d3c <_init>:
 8009d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d3e:	bf00      	nop
 8009d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d42:	bc08      	pop	{r3}
 8009d44:	469e      	mov	lr, r3
 8009d46:	4770      	bx	lr

08009d48 <_fini>:
 8009d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d4a:	bf00      	nop
 8009d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d4e:	bc08      	pop	{r3}
 8009d50:	469e      	mov	lr, r3
 8009d52:	4770      	bx	lr
