vivado.jou
vivado.log
*.backup.jou
*.backup.log
vivado_pid*.str

vivado_hls.log
*.log
*.png

NA/
.Xil/
.vscode/

build/
CMakeLists.txt
CMakeLists.txt.cpp

PiMulator/ip_repo/

PiMulator/Bank_HLS/Bank_HLS/
PiMulator/Bank_HLS/StreamBank_HLS/
PiMulator/Bank_HLS/ARM_Bank_HLS/
PiMulator/Bank_HLS/Bank_HLS_AU280/

PiMulator/Bank_Hardware_Design/Bank_Hardware/
PiMulator/Bank_Hardware_Design/AU280_Bank_HW/
PiMulator/Bank_Hardware_Design/UZ_BankSHT/
PiMulator/Bank_Hardware_Design/UZ_BankStreamHT/
PiMulator/Bank_Hardware_Design/UZEG_*

PiMulator.code-workspace

MBBench/McrBlzHBMLnx/
MBBench/MicBlz300DDR4/
MBBench/MicBlzDDR/
MBBench/MicBlzDDR3/
MBBench/MicBlzDDR4HBM2/
MBBench/MicBlzDDR4Lnx/
MBBench/MicBlzHBM/
MBBench/UZEGZynqDDR/
MBBench/MicBlzDDR4StE3Lnx/

PiMulator/SysVerilog_Model/vscratch/
PiMulator/SysVerilog_Model/vsim/

PiMulator/SysVerilog_Model/IBUFGDS.v
PiMulator/SysVerilog_Model/memoryFSM.v
PiMulator/SysVerilog_Model/ambit.fzm
PiMulator/SysVerilog_Model/timing.xdc
PiMulator/SysVerilog_Model/MAXI.v
PiMulator/SysVerilog_Model/cache.v
PiMulator/SysVerilog_Model/dimminterface.v
PiMulator/SysVerilog_Model/BankInterface.v
PiMulator/SysVerilog_Model/eclk.fzm
PiMulator/SysVerilog_Model/eclk.v
PiMulator/SysVerilog_Model/cachetmp.sv
PiMulator/SysVerilog_Model/memtimingtmp.v
