================================================================================ 
Commit: 0a63e1ff9fb4b970e312fe4cb44fe13c31d7066b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:55:17 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b0ba3a3821f42e604f48becefc81d71fcc8b8422 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:47 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.218

(cherry picked from commit 2dbe9fdee8d721ff97f756ebf9f969d65aa044f5)

Wed Apr 20 05:44:38 2022 +0000
Original commit date: Wed Apr 20 05:44:38 2022 +0000
Original commit hash: df5fac185be17b6c46ca2efbfe5ee90cac167f43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a958cc0c41d0fdc8b06743c2bfbe6f7a62dc14b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:46 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15011085282][All]: Fix build error with -Werror

[Issue]
Build Error with -Werror

[Change]
Fix -Werror build error.

[Impacted]
Build

Hsd-es-id: 15011085282
Original commit date: Wed Apr 20 09:56:13 2022 +0800
Change-Id: If77b974ef364a28f909c3d4b019927d997001095
Original commit hash: 7910f6392a2be5e5f6ea7560c02dc10b6c5bbe43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b01019f8e2c3c20cabe27389ba95de6b338ac18d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3172_00

(cherry picked from commit 8788cabef46001396a91c3d91edd3d9580636f95)

Tue Apr 19 08:46:47 2022 -0700
Original commit date: Tue Apr 19 08:46:47 2022 -0700
Original commit hash: 17c7a66cef3adf4d9050ff1901742b45f6698d5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9281d02ba6c8badf90d492516aa71d382299706c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:41 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.217

(cherry picked from commit 491a1bb29d6628f2a8c550d7eb40ffa7f7b21272)

Tue Apr 19 14:49:24 2022 +0000
Original commit date: Tue Apr 19 14:49:24 2022 +0000
Original commit hash: 34e122d57d7bfd8e95e99af9b26759d8506b3ab1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05d21ed0eb52211af971ed1b2485d361cb8b5093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011036591][DDR5] Enable the early DIMM DFE training for DDR5 5200 or above.

[Feature Description]
Enable the early DIMM DFE training for DDR5 5200 or above.

[Resolution]
Enable the early DIMM DFE training for DDR5 5200 or above.

[Impacted Area]
DDR5 5200 or above

[Register Impacted]
PHY

Hsd-es-id: 15011036591
Original commit date: Wed Apr 6 14:44:30 2022 +0800
Change-Id: Ib2d937563853bdf290aa04df66ad0725893806f4
Original commit hash: 96b40b0cbb43d1ae703f834aa0d3e1232df0dc6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 016cc018c1246e7c753edede1e8f3329f73261da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:37 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]uCode support for RPL-S B0 - 0x104

Updated the Ucode 0x104 of B0

Hsd-es-id: 15011083307
Original commit date: Tue Apr 19 21:10:31 2022 +0800
Change-Id: I550932fe104a2e6c31e69ad82330bfcb82180055
Original commit hash: 73affa24a0080327cd910f59c78eb902698c49ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1f2c8cc9afc86591355098be9a56bd7f33d5e2db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:35 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P] FSP_NON_VOLATILE_HOB2 is not being populated after FSPMemInit"

This reverts commit 3e8ad3fb38ee5e7e8508aca0bbca5874a40f5a50.

(cherry picked from commit 1a8a90b460aec4995b5d9f1f886a167ca794367c)

Tue Apr 19 18:33:25 2022 +0800
Original commit date: Tue Apr 19 18:33:25 2022 +0800
Original commit hash: 5f04a1cccac9f03fbc9e2b5a5d25b73900fdd7d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 8b4fcbb6d5361e941db61b67445f8285ebf797c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 3

(cherry picked from commit 4afecd2dfb2b6adc47eb72cf9761e47478ca4db7)

Tue Apr 19 01:21:39 2022 -0700
Original commit date: Tue Apr 19 01:21:39 2022 -0700
Original commit hash: 17135efb3fd36d2b01ac7bfe02f3da903728eeba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 625366ea1feb440ff15e6245ce34bbfb301d9045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:32 2022 +0800 
-------------------------------------------------------------------------------- 
HSIO LP4 RVP - Board Support #2

Delta change from ADL-P HSIO RVP: update GPIO and USB config, enable eDP MUX.

Hsd-es-id: 15011041384
Original commit date: Thu Apr 7 16:40:48 2022 +0800
Change-Id: Iae1cd8013d77b21b7991d34933b01623cb7aa47f
Original commit hash: e92c07226538e0f8155b285fa2c4b58b4460bf9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc

================================================================================ 
Commit: 737bd2fb27837d5d85c4e4cc4ebafb114ce25565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:30 2022 +0800 
-------------------------------------------------------------------------------- 
HSIO LP4 RVP - Board Support #1

Base change: add SKU/Board ID, use ADL-P config.

Hsd-es-id: 15011041384
Original commit date: Fri Apr 1 17:22:31 2022 +0800
Change-Id: I4ebdaa6fa53dc3c2176d09d725e7726aef7ebc62
Original commit hash: 98a1af9c718cf6461915780bf35e96ef292f3a88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 6e4a4ebde2aa4e816a9b8ba0233aea549ea9a1b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:26 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3171_00

(cherry picked from commit 3a72f96633b246d9b1409e0fa91464bbf3b7a804)

Mon Apr 18 08:46:30 2022 -0700
Original commit date: Mon Apr 18 08:46:30 2022 -0700
Original commit hash: 313f1b9e90d3d01ba0cfe697910ca1a11cb6472f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1514724d5a3d4ec97ac17d244c97c789dd67b72b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] FSP_NON_VOLATILE_HOB2 is not being populated after FSPMemInit

BuildFspNonVolatileStorageHob2 should be executed before returning to bootloader from Memory Init API.

Hsd-es-id: 22014731743
Original commit date: Mon Apr 18 16:27:09 2022 +0800
Change-Id: I36edc5bdbf6aa99965c73d223937144626429a13
Original commit hash: ee9f028d32a2ed66d4596eb141b53ff881a07ec7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: ffc5b43633c1fefa7fecb77c2be4b332009ce030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:23 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 2

(cherry picked from commit 85bf420505d18078f53d32cb9ba74b5f28462bbc)

Mon Apr 18 01:30:19 2022 -0700
Original commit date: Mon Apr 18 01:30:19 2022 -0700
Original commit hash: 75143658830ed735a988f41b73a52fbfbbf1617c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2f98ea810f7deed6bb1af070cc12e00ad0ead65d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:21 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.216

(cherry picked from commit 8fc6270330fc71ed12f70c5d175a073787c08332)

Mon Apr 18 08:33:33 2022 +0000
Original commit date: Mon Apr 18 08:33:33 2022 +0000
Original commit hash: cb86f156c09cde410f5704234d83d15ca1a92c7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 347f72caf19c31ec64f8138d42a88e697dc0a721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:17 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3167_00

(cherry picked from commit a814971aa5ca4c6f5e971b597b0fa40206245816)

Sun Apr 17 08:46:30 2022 -0700
Original commit date: Sun Apr 17 08:46:30 2022 -0700
Original commit hash: a9cb04bbe01aa6caae41a7dfbcf9883dbbbbb2c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b8a50c77136ef5f0119afd9e936779b993f8c7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 1

(cherry picked from commit a574bd7c74a65ca35a5494040962368f3e794dbe)

Sun Apr 17 02:12:29 2022 -0700
Original commit date: Sun Apr 17 02:12:29 2022 -0700
Original commit hash: e9ba963be17cb32a82d9a940bfb8d0466e809a60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0adec3f73a1ad368502e215a0b7c87da1224a88a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3166_00

(cherry picked from commit cd846cb84323b049e026b046207c83cb81368cb3)

Sat Apr 16 08:46:53 2022 -0700
Original commit date: Sat Apr 16 08:46:53 2022 -0700
Original commit hash: f76bf9daf08756e227ddec5ffa606e3a1c255e62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a507487170d16819e1e6442fca2b8cc8bcd0b79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:09 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.215

(cherry picked from commit 9d876a30dce19da0c2e84821f485f272be365c2a)

Wed Apr 13 16:39:05 2022 +0000
Original commit date: Wed Apr 13 16:39:05 2022 +0000
Original commit hash: 5acbf438d483543e89afbe05888166c22cca72ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05121aab78aa2084a8c4b6ac75bf88cf6fb765f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:07 2022 +0800 
-------------------------------------------------------------------------------- 
NvmeRecoveryDxe: code enhancement

Fixed 6 potential coding issues.

Hsd-es-id: 15011038901
Original commit date: Wed Apr 13 17:06:54 2022 +0800
Change-Id: I492eac1960ed00338223d0acf5630d04dc80f111
Original commit hash: e6a1a39b52bbf154637c7a956ae57e4a79e11b81

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHii.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 96490180937cda26f43ca8229a85aebe794f5692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3163_00

Hsd-es-id: N/A
Original commit date: Wed Apr 13 08:50:27 2022 -0700
Change-Id: Id99758845096a733ddd76ef26c911698a1b43b57
Original commit hash: 260a27ba7cb9b8c6901cf7ae635c99a13000039c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bbbe8ba2f8aab6ad344cda42d5c699c76c509449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:02 2022 +0800 
-------------------------------------------------------------------------------- 
[RPE] RPE feature should be enabled for ADL-M

1. PcdIsRpeSupported follows PcdRemotePlatformErase in default
2. PcdIsRpeSupported will be disabled if the configuration is ADLS native and not contain ADL SBGA.

Hsd-es-id: 15011026662
Original commit date: Fri Apr 8 14:44:48 2022 +0800
Change-Id: I91994cce990a98c7d6804de1e9f71d7cef699b88
Original commit hash: 11862e680e80cd4cbc6430476f7f166b5998b5f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 5d7f239f72e91ef22ee9db0e5d25462e6cf59201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:51:00 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.214

(cherry picked from commit 0b49b39ca3e5d82ed9dabac77572902087cda190)

Wed Apr 13 01:22:58 2022 +0000
Original commit date: Wed Apr 13 01:22:58 2022 +0000
Original commit hash: 35fd31b6afac118e2eede94efadc801d2f3bdce3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4025d1dbb88b5c0a6452595b7fa309a93149aad6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:58 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL]Remove obsolete TGPH Board IDs

Reclaim Board ID resource to reuse for RPL.

Hsd-es-id: 15010950812
Original commit date: Mon Apr 11 10:06:46 2022 +0800
Change-Id: I0e050c890cfd09ca4b96b817c58affc88b3a5d18
Original commit hash: d5d8c6450648a6baedc16657bd45111ee3d63067

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 01d1ce79fcbbb8f57fc79451aad9ae0ac2f50982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3162_00

Hsd-es-id: N/A
Original commit date: Tue Apr 12 08:50:08 2022 -0700
Change-Id: Ief7ad9b1744f61daa1beef6255cbec8940ab592b
Original commit hash: 836f97ec64839d100fd96166e26977da844de6a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2fc8950c8a560914462c7fcc52b3b06fc674789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:54 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x2

Add uCode m_c0_b06a2_00004102.pdb for RPL-P J0

Hsd-es-id: 15011046059
Original commit date: Tue Apr 12 19:59:12 2022 +0800
Change-Id: I95a29dc5fb58e2940fc1061c78542d269fd4f40a
Original commit hash: ac15ea14703d3a2c832434bb37fff6f29fc69cf3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b5930490125c9ea75db03778a91b7b84545521f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][PNP][Bug] BIOS knobs always shown Patchable.

Fix Coding error, correct SetVariableToHob input parameter 3 to DataSize.

Hsd-es-id: 15011037220
Original commit date: Thu Mar 24 02:28:55 2022 -0700
Change-Id: If1e90a121acc60f328c113ee4898a3b2c6146ba8
Original commit hash: 883c2b459852abf3476727e592b1eb212ccc6372

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c

================================================================================ 
Commit: 8293c84c8817b4c72283c1b1f50e933e1f071037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:50 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][Native][ADL-S] FSP API BIOS no display when use no-GT cpu

Restore CpuPcieHob in PeiFspWrapperHobProcessLib for FspApi Mode.

Hsd-es-id: 15010831172
Original commit date: Tue Mar 15 17:00:37 2022 +0530
Change-Id: I17710a4be03ea2a044cc9dc73be0b29adc9fd6ad
Original commit hash: 67a80259c59c5af2e4a9a7bef2c156e07addd89b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c

================================================================================ 
Commit: 44514399e071428b280ddc57260106f678a47c59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:49 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add error check after getting pointer address.

It should return if it cannot get pointer address.

Hsd-es-id: 15010979706
Original commit date: Fri Apr 8 13:55:00 2022 +0800
Change-Id: Ia4e9ece1b1c1a7afab6c055509f27725f893e58c
Original commit hash: 73eb406671fca346623b23800c0a1a422736ef89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 7c80322246f0d2a6da2ca739e3f822b1e8f317c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3161_00

Hsd-es-id: N/A
Original commit date: Mon Apr 11 08:54:42 2022 -0700
Change-Id: I8d11cf8c0ea05063dd90f2a0a4552faea3de202f
Original commit hash: 49a3fa72b62e7d190c3ee1cae35a04048aaa14e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 55bf02b4e6d7f2e1e33ae8311db104c41f34f8a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:44 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] ASL code clean up.

Hsd-es-id: 18021438857
Original commit date: Wed Apr 6 15:19:42 2022 +0200
Change-Id: Ie59de2f1197f7ece61b4414260c7e8cecd63fe2f
Original commit hash: b800e36fcbab2630ec856ef1402f0fddae7b0096

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: 593fc5a4498f28ab73cc15a9906f076432df5ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:43 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fixing CPX programming for USB3 TCSS

Adding missing CPU family check for TCSS initialization.

Hsd-es-id: 16016343734
Original commit date: Mon Apr 11 15:26:56 2022 +0200
Change-Id: I0cc229c86aa0bc62d902e2933508291d42f3815c
Original commit hash: a8563c300f7c1d2ac89443a3c3e5a60ee5f893e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: f88226d9145eeba352be6d98c3151d01b1fbca70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:41 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.213

(cherry picked from commit c95092f6d8e2ae667cf3e1145d41b2c86b23f06a)

Mon Apr 11 14:33:38 2022 +0000
Original commit date: Mon Apr 11 14:33:38 2022 +0000
Original commit hash: c599fdf8385cb8dd60ad11d5608c0efa17bd45ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d02b28107c8b39b54bf01fab8cb620afc567314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.212

(cherry picked from commit d304f889ee3441f9ac25ac94791e9851902cb21d)

Mon Apr 11 13:27:36 2022 +0000
Original commit date: Mon Apr 11 13:27:36 2022 +0000
Original commit hash: 355fe8207ab1629c7a925f8c1ca60c2065572144

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2210b329fae8ae390ea01e75e3920070d68a60d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011038936][ADL-S ADL-P M | DDR5] WA to fix x16 DRAM 2x refresh rate issue

[Feature Description]
WA to fix x16 DRAM 2x refresh rate issue

[Resolution]
WA to fix x16 DRAM 2x refresh rate issue
The MC DESWIZZLE register low byte and high byte are programmed mapping to DRAM low byte for DDR5 x16 DRAM.

[Impacted Area]
DDR5 refresh rate

[Register Impacted]
MC

Hsd-es-id: 15011038936
Original commit date: Mon Mar 28 00:16:08 2022 -0700
Change-Id: I2ace333378e2675d56cb87cb7b50844e3dc38b4c
Original commit hash: 0ad322dc05a1f5b672f5e3837aa4e275d115c2dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: efc214aee07947db9ecb697bb361074093ef7eb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:34 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1053

Hsd-es-id: 16016351146
Original commit date: Mon Apr 11 16:44:42 2022 +0530
Change-Id: Iedfe1b991a686610f6bc9e0949db4354d01871f7
Original commit hash: 5ad538b1060895c586505c0df234069845232f15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: bb61fcd9babd76792bbeab59aa1f362b9dd8d4c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:33 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Build: Disable PEI phase DMA Protection in FSP API Mode

Disable PEI phase pre-boot DMA protection in FSP API Mode.
DXE phase pre-boot DMA protection is enabled.

Hsd-es-id: 15010831172
Original commit date: Tue Mar 22 15:39:17 2022 +0800
Change-Id: Ifdfb58fbc401baf9523e13d55d49665765e081c1
Original commit hash: 93a2ce81dece1b95046436699466f61e0150b0f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 4bfd7de7b10d8c1a599d633c95cb25bb4a62cdad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.211

(cherry picked from commit 4fa5b11f40014e23f63c5a803f5f7ffeaf55acf7)

Mon Apr 11 09:26:26 2022 +0000
Original commit date: Mon Apr 11 09:26:26 2022 +0000
Original commit hash: 383cbd1faf8018f422fc2240c3209dc108115b8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e88156b3637d47f204bb0cbc122ee25fdfac18e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15011036951][ADL-N|DDR4]: Remove ddr4 Sagv safe config

[Feature/Issue]
Remove ddr4 Sagv safe config

[Changes]
Remove ddr4 Sagv safe config

[Impacted]
Adl-N Ddr4

Hsd-es-id: 15011036951
Original commit date: Thu Apr 7 14:56:39 2022 +0800
Change-Id: I56a82d164c2c31a0bf5d5267b210d82c24a3a671
Original commit hash: 3b74e37a39d0340ec808ae3461c9ba6acb529d5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0d5b163a4e74ee80980e7086112f3ae1f9553acf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:25 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Remove ConfigureCtdpPowerLimitsOverrides()

InitConfigurableTdpSettings() updates mCtdpPowerLimit1[] and mCtdpPowerLimit2[] from MSR value, PPM override table and user inputs, no need to override again.

Hsd-es-id: N/A
Original commit date: Tue Dec 7 10:19:34 2021 +0800
Change-Id: I32c69eff0186ff86af653cc103c341f4870213b0
Original commit hash: 8267b3a946d7f053d821a4107c14a45a24c04845

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 017c04018db729d5307c7dda8a92c861bcaf1dfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Remove frequency and L4 cache string in setup

Either BIOS or OS do not consume/needed the Small Core Freq and L4 cache info.

Hsd-es-id: 16016155825
Original commit date: Thu Apr 7 14:27:51 2022 +0800
Change-Id: I3f5523d6b85a83ed5e9feed13c1bc30f5f458e4d
Original commit hash: bf6476d5a57c13198ea58f93a900ea85cd4be017

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 60332f391a362a2fa74c1bc768bb99b04e447381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 4 13:50:21 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Apr 20 00:08:34 2022 -0700
Original commit date: Wed Apr 20 00:08:34 2022 -0700
Original commit hash: f94df6df941964bdd9284c0417cb96791c25b8f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
