{
    "name": "fpga-support",
    "displayName": "FPGA Develop Support",
    "description": "Auxiliary Design For FPGA ",
    "publisher": "sterben",
    "homepage": "https://github.com/Bestduan/fpga_support_plug",
    "version": "0.1.18",
    "main": "./src/extension",
    "icon": "images/FPGAs.png",
    "keywords": [
        "FPGA",
        "Verilog",
        "VHDL",
        "Vivado"
    ],
    "repository": {
        "type": "git",
        "url": "https://github.com/Bestduan/fpga_support_plug.git"
    },
    "bugs": {
        "url": "https://github.com/Bestduan/fpga_support_plug/issues"
    },
    "engines": {
        "vscode": "^1.42.1"
    },
    "categories": [
        "Extension Packs",
        "Programming Languages",
        "Snippets"
    ],
    "activationEvents": [
        "*"
    ],
    "contributes": {
        "configuration": {
            "title": "FPGAs",
            "properties": {
                "HDL.linting.vlog.linter": {
                    "scope": "window",
                    "type": "string",
                    "enum": [
                        "vivado",
                        "modelsim",
                        "iverilog",
                        "verible",
                        "verilator",
                        "default"
                    ],
                    "default": "vivado",
                    "description": "Select the verilog or systemverilog linter. default means none"
                },
                "HDL.linting.vhdl.linter": {
                    "scope": "window",
                    "type": "string",
                    "enum": [
                        "vivado",
                        "modelsim",
                        "ghdl",
                        "default"
                    ],
                    "default": "vivado",
                    "description": "Select the vhdl linter. default means none"
                },
                "HDL.linting.runFilePath": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Simulate tool will be run at the file location for linting. Else it will be run at workspace folder."
                },
                "HDL.linting.ghdl.arguments": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add ghdl arguments here. They will be added to ghdl while linting."
                },
                "HDL.linting.iverilog.arguments": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add Icarus Verilog arguments here (like macros). They will be added to Icarus Verilog while linting."
                },
                "HDL.linting.vivado.arguments": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add Vivado arguments here. They will be added to Vivado while linting."
                },
                "HDL.linting.modelsim.arguments": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add Modelsim arguments here. They will be added to Modelsim while linting."
                },
                "HDL.linting.verible.arguments": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add verible arguments here. They will be added to verible while linting."
                },
                "HDL.linting.verilator.arguments": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add Verilator arguments here (like macros). They will be added to Verilator while linting."
                },
                "HDL.linting.vsg.arguments": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add vsg arguments here (like macros). They will be added to vsg while linting."
                },
                "HDL.formatter.vlog.default.style": {
                    "scope": "window",
                    "type": "string",
                    "enum": [
                        "kr",
                        "ansi",
                        "gnu"
                    ],
                    "default": "kr",
                    "description": "Select the verilog and systemverilog formatter style."
                },
                "HDL.formatter.vlog.default.args": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "Add verilog formatter arguments here (like istyle)."
                },
                "HDL.formatter.vhdl.default.keyword-case": {
                    "description": "Keyword case",
                    "type": "string",
                    "default": "LowerCase",
                    "enum": [
                        "LowerCase",
                        "UpperCase"
                    ]
                },
                "HDL.formatter.vhdl.default.align-comments": {
                    "description": "Align comments",
                    "type": "boolean",
                    "default": false
                },
                "HDL.formatter.vhdl.default.type-name-case": {
                    "description": "Type name case",
                    "type": "string",
                    "default": "LowerCase",
                    "enum": [
                        "LowerCase",
                        "UpperCase"
                    ]
                },
                "HDL.formatter.vhdl.default.indentation": {
                    "description": "Indentation",
                    "type": "number",
                    "default": 4
                },
                "PRJ.file.limit.number": {
                    "scope": "window",
                    "type": "number",
                    "default": 600,
                    "description": "PRJ file limit number"
                },
                "PRJ.file.structure.notice": {
                    "scope": "window",
                    "type": "boolean",
                    "default": true,
                    "description": "notice when change file structure"
                },
                "PRJ.customer.Lib.repo.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the customer lib_repo_path"
                },
                "PRJ.xilinx.BD.repo.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the xilinx bd_repo_path"
                },
                "PRJ.xilinx.IP.repo.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the xilinx ip_repo_path \n e.g. : D:/project/FPGA/.Lib/xIP"
                },
                "SIM.Xilinx.LIB.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the Xilinx SIM LIB path. \n e.g. : D:/APP/vivado_18_3/Vivado/2018.3/data/verilog/src"
                },
                "TOOL.vivado.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the xilinx install path. \n e.g. : D:/APP/vivado_18_3/Vivado/2018.3/bin/ \n This applies only to WIN For other systems, add it to environment variables"
                },
                "TOOL.modelsim.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the modelsim install path. \n e.g. : D:/APP/modelsim/bin/"
                },
                "TOOL.verilator.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the verilator install path. \n e.g. : D:/APP/verilator/bin/"
                },
                "TOOL.verible.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the verible install path. \n e.g. : D:/APP/verible/bin/"
                },
                "TOOL.ghdl.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the verible install path. \n e.g. : D:/APP/ghdl/bin/"
                },
                "TOOL.vsg.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the vsg install path. \n e.g. : D:/APP/vsg/bin/"
                },
                "TOOL.iverilog.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the iVerilog install path. \n e.g. : D:/APP/iverilog/bin/"
                },
                "TOOL.gtkwave.install.path": {
                    "scope": "window",
                    "type": "string",
                    "default": "",
                    "description": "set the gtkwave install path. \n e.g. : D:/APP/iverilog/gtkwave/bin/"
                },
                "TOOL.SerialPortMonitor.BaudRate": {
                    "type": "integer",
                    "scope": "resource",
                    "markdownDescription": "SerialPort Baud Rate",
                    "default": "115200",
                    "enum": [
                        "1382400",
                        "921600",
                        "460800",
                        "256000",
                        "230400",
                        "128000",
                        "115200",
                        "9600",
                        "4800",
                        "2400",
                        "1200"
                    ]
                },
                "TOOL.SerialPortMonitor.DataBits": {
                    "type": "string",
                    "scope": "resource",
                    "markdownDescription": "SerialPort Data Bits width",
                    "default": "8",
                    "enum": [
                        "5",
                        "6",
                        "7",
                        "8"
                    ]
                },
                "TOOL.SerialPortMonitor.Parity": {
                    "type": "string",
                    "scope": "resource",
                    "markdownDescription": "SerialPort Parity bit",
                    "default": "None",
                    "enum": [
                        "None",
                        "Odd",
                        "Even",
                        "Mark",
                        "Space"
                    ]
                },
                "TOOL.SerialPortMonitor.StopBits": {
                    "type": "string",
                    "scope": "resource",
                    "markdownDescription": "SerialPort Stop Bits",
                    "default": "1",
                    "enum": [
                        "1",
                        "1.5",
                        "2"
                    ],
                    "enumDescriptions": [
                        "One",
                        "Two",
                        "OnePointFive"
                    ]
                }
            }
        },
        "viewsContainers": {
            "activitybar": [
                {
                    "id": "TOOL",
                    "title": "FPGA Tool",
                    "icon": "images/svg/FPGAs.svg"
                }
            ]
        },
        "views": {
            "TOOL": [
                {
                    "id": "TOOL.file_tree",
                    "name": "File"
                },
                {
                    "id": "TOOL.Tool_tree",
                    "name": "Tool"
                },
                {
                    "id": "TOOL.fpga_tree",
                    "name": "FPGA Options"
                },
                {
                    "id": "TOOL.sdk_tree",
                    "name": "SDK Options"
                }
            ]
        },
        "languages": [
            {
                "id": "tcl",
                "aliases": [
                    "TCL",
                    "Xilinx Constraints File",
                    "Synopsis Constraints File"
                ],
                "extensions": [
                    ".tcl",
                    ".sdc",
                    ".xdc",
                    ".fdc"
                ],
                "configuration": "./config/tcl.configuration.json"
            },
            {
                "id": "json",
                "extensions": [
                    ".json",
                    ".bd"
                ],
                "aliases": [
                    "Json"
                ]
            },
            {
                "id": "vhdl",
                "aliases": [
                    "VHDL",
                    "vhdl"
                ],
                "extensions": [
                    ".vhd",
                    ".vhdl",
                    ".vho",
                    ".vht"
                ],
                "configuration": "./config/vhdl.configuration.json"
            },
            {
                "id": "verilog",
                "aliases": [
                    "Verilog",
                    "verilog"
                ],
                "extensions": [
                    ".v",
                    ".V",
                    ".vh",
                    ".vl"
                ],
                "configuration": "./config/verilog.configuration.json"
            },
            {
                "id": "systemverilog",
                "aliases": [
                    "System Verilog",
                    "systemverilog"
                ],
                "extensions": [
                    ".sv",
                    ".SV"
                ],
                "configuration": "./config/systemverilog.configuration.json"
            },
            {
                "id": "arm",
                "aliases": [
                    "ARM",
                    "arm"
                ],
                "extensions": [
                    ".s",
                    ".S",
                    ".asm",
                    ".sx"
                ],
                "configuration": "./config/arm.configuration.json"
            },
            {
                "id": "linkerscript",
                "aliases": [
                    "LinkerScript",
                    "linkerscript"
                ],
                "extensions": [
                    ".ld",
                    ".dld"
                ],
                "configuration": "./config/link.configuration.json"
            }
        ],
        "jsonValidation": [
            {
                "fileMatch": "**/propertySch.json",
                "url": "./propertySch.json"
            }
        ],
        "grammars": [
            {
                "language": "linkerscript",
                "scopeName": "source.ld",
                "path": "./syntaxes/link.json"
            },
            {
                "language": "arm",
                "scopeName": "source.arm",
                "path": "./syntaxes/arm.json"
            },
            {
                "language": "tcl",
                "scopeName": "source.tcl",
                "path": "./syntaxes/tcl.json"
            },
            {
                "language": "vhdl",
                "scopeName": "source.vhdl",
                "path": "./syntaxes/vhdl.json"
            },
            {
                "language": "verilog",
                "scopeName": "source.verilog",
                "path": "./syntaxes/verilog.json"
            },
            {
                "language": "systemverilog",
                "scopeName": "source.systemverilog",
                "path": "./syntaxes/systemverilog.json"
            }
        ],
        "snippets": [
            {
                "language": "tcl",
                "path": "./snippets/tcl.json"
            },
            {
                "language": "vhdl",
                "path": "./snippets/vhdl.json"
            },
            {
                "language": "verilog",
                "path": "./snippets/verilog.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/systemverilog.json"
            }
        ],
        "commands": [
            {
                "command": "FILE.refresh",
                "title": "Refresh this File List",
                "icon": "$(refresh)",
                "category": "FILE"
            },
            {
                "command": "FILE.expand",
                "title": "Refresh this File List",
                "icon": "$(expand-all)",
                "category": "FILE"
            },
            {
                "command": "FILE.collapse",
                "title": "Refresh this File List",
                "icon": "$(collapse-all)",
                "category": "FILE"
            },
            {
                "command": "FILE.openFile",
                "title": "Open this File",
                "category": "FILE"
            },
            {
                "command": "TOOL.Gen_Property",
                "title": "generate property file",
                "category": "TOOL"
            },
            {
                "command": "TOOL.Overwrite_InitProperty",
                "title": "Overwrite the InitPropertyParam",
                "category": "TOOL"
            },
            {
                "command": "TOOL.Gen_BOOT",
                "title": "Gen_BOOT",
                "category": "TOOL"
            },
            {
                "command": "TOOL.Clean",
                "title": "Clean",
                "category": "TOOL"
            },
            {
                "command": "TOOL.SerialPort",
                "title": "Serial monitor",
                "category": "TOOL"
            },
            {
                "command": "TOOL.simulate",
                "title": "Simulate",
                "icon": {
                    "light": "images/svg/light/debug.svg",
                    "dark": "images/svg/dark/debug.svg"
                },
                "category": "TOOL"
            },
            {
                "command": "TOOL.test",
                "title": "test",
                "icon": "$(beaker)",
                "category": "TOOL"
            },
            {
                "command": "TOOL.netlist",
                "title": "show netlist",
                "icon": {
                    "light": "images/svg/light/list-tree.svg",
                    "dark": "images/svg/dark/list-tree.svg"
                },
                "category": "TOOL"
            },
            {
                "command": "TOOL.instance",
                "title": "Instance",
                "category": "TOOL"
            },
            {
                "command": "TOOL.testbench",
                "title": "Testbench",
                "category": "TOOL"
            },
            {
                "command": "TOOL.Overwrite_tb",
                "title": "Overwrite the template of testbench",
                "category": "TOOL"
            },
            {
                "command": "TOOL.Generate_template",
                "title": "generate template file",
                "category": "TOOL"
            },
            {
                "command": "TOOL.state_machine.designer",
                "title": "State machine designer",
                "category": "TOOL"
            },
            {
                "command": "TOOL.state_machine.viewer",
                "title": "State machine viewer",
                "category": "TOOL"
            },
            {
                "command": "FPGA.Launch",
                "title": "Launch",
                "category": "FPGA"
            },
            {
                "command": "FPGA.srcTop",
                "title": "Set as TOP",
                "category": "FPGA"
            },
            {
                "command": "FPGA.simTop",
                "title": "Set as Testbench TOP",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Refresh",
                "title": "refresh designed file",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Simulate",
                "title": "Run the Simulation",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Build",
                "title": "Build the current fpga project",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Synth",
                "title": "Synth the current fpga project",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Impl",
                "title": "Impl the current fpga project",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Gen_Bit",
                "title": "Generate the bit file",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Program",
                "title": "Download the bit file into the device",
                "category": "FPGA"
            },
            {
                "command": "FPGA.GUI",
                "title": "Open the GUI",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Exit",
                "title": "Exit the current project",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Overwrite_bd",
                "title": "Overwrite the bd_file",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Add_dev",
                "title": "Add devices to the database",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Delete_dev",
                "title": "Remove the device from the database",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Add_bd",
                "title": "Add a bd_file",
                "category": "FPGA"
            },
            {
                "command": "FPGA.Delete_bd",
                "title": "Delete the bd_file",
                "category": "FPGA"
            },
            {
                "command": "SDK.Launch",
                "title": "Launch",
                "category": "SDK"
            },
            {
                "command": "SDK.Build",
                "title": "Build",
                "category": "SDK"
            },
            {
                "command": "SDK.Download",
                "title": "Download",
                "category": "SDK"
            }
        ],
        "keybindings": [
            {
                "command": "FPGA.Launch",
                "key": "Alt+z",
                "mac": "Alt+z",
                "when": "editorTextFocus"
            },
            {
                "command": "TOOL.instance",
                "key": "Alt+i",
                "mac": "Alt+i",
                "when": "editorTextFocus"
            }
        ],
        "menus": {
            "view/title": [
                {
                    "command": "FILE.refresh",
                    "group": "navigation",
                    "when": "view == TOOL.file_tree"
                }
            ],
            "view/item/context": [
                {
                    "command": "TOOL.simulate",
                    "group": "inline",
                    "when": "view == TOOL.file_tree && viewItem == file"
                },
                {
                    "command": "TOOL.netlist",
                    "group": "inline",
                    "when": "view == TOOL.file_tree && viewItem == file"
                },
                {
                    "command": "TOOL.test",
                    "group": "inline",
                    "when": "view == TOOL.file_tree && viewItem == file"
                }
            ],
            "editor/context": [
                {
                    "when": "editorLangId == verilog || editorLangId == systemverilog || editorLangId == vhdl",
                    "command": "FPGA.srcTop",
                    "group": "navigation@1"
                },
                {
                    "when": "editorLangId == verilog || editorLangId == systemverilog || editorLangId == vhdl",
                    "command": "FPGA.simTop",
                    "group": "navigation@2"
                },
                {
                    "when": "editorLangId == verilog || editorLangId == systemverilog || editorLangId == vhdl",
                    "command": "TOOL.instance",
                    "group": "navigation@3"
                },
                {
                    "when": "editorLangId == verilog || editorLangId == systemverilog || editorLangId == vhdl",
                    "command": "TOOL.testbench",
                    "group": "navigation@4"
                },
                {
                    "when": "editorLangId == verilog || editorLangId == systemverilog || editorLangId == vhdl",
                    "command": "TOOL.simulate",
                    "group": "navigation@5"
                }
            ],
            "explorer/context": [
                {
                    "when": "resourceLangId == verilog || resourceLangId == systemverilog || resourceLangId == vhdl",
                    "command": "FPGA.srcTop",
                    "group": "navigation@5"
                },
                {
                    "when": "resourceLangId == verilog || resourceLangId == systemverilog || resourceLangId == vhdl",
                    "command": "FPGA.simTop",
                    "group": "navigation@6"
                },
                {
                    "when": "editorLangId == verilog || editorLangId == systemverilog || editorLangId == vhdl",
                    "command": "TOOL.testbench",
                    "group": "navigation@7"
                },
                {
                    "when": "resourceLangId == verilog || resourceLangId == systemverilog || resourceLangId == vhdl",
                    "command": "TOOL.simulate",
                    "group": "navigation@8"
                }
            ]
        }
    },
    "scripts": {
        "vscode:prepublish": "webpack --mode production"
    },
    "devDependencies": {},
    "dependencies": {}
}