Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate W:\projects\adc4\DDR3_RTL\soc_system.qsys --block-symbol-file --output-directory=W:\projects\adc4\DDR3_RTL\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DDR3_RTL/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding ddr3 [terasic_hps_ddr3 1.0]
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 16.0]
Warning: address_span_extender_0: Used altera_address_span_extender 18.1 (instead of 16.0)
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_50 [clock_source 16.0]
Warning: clk_50: Used clock_source 18.1 (instead of 16.0)
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_0 [altera_clock_bridge 16.0]
Warning: clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 16.0)
Progress: Parameterizing module clock_bridge_0
Progress: Adding hps [altera_hps 16.0]
Warning: hps: Used altera_hps 18.1 (instead of 16.0)
Progress: Parameterizing module hps
Progress: Adding hps_reset_manager_0 [hps_reset_manager 1.0]
Progress: Parameterizing module hps_reset_manager_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module ddr3
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.ddr3.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.ddr3.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.ddr3.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Warning: soc_system.: You have exported the interface ddr3.hps_f2h_sdram0_data but not its associated reset interface.  Export the driver(s) of ddr3.h2f_reset
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate W:\projects\adc4\DDR3_RTL\soc_system.qsys --synthesis=VERILOG --output-directory=W:\projects\adc4\DDR3_RTL\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DDR3_RTL/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding ddr3 [terasic_hps_ddr3 1.0]
Progress: Parameterizing module ddr3
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.ddr3.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.ddr3.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.ddr3.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Warning: soc_system.: You have exported the interface ddr3.hps_f2h_sdram0_data but not its associated reset interface.  Export the driver(s) of ddr3.h2f_reset
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide.
Info: ddr3: "soc_system" instantiated terasic_hps_ddr3 "ddr3"
Info: pll: "soc_system" instantiated altera_pll "pll"
Info: address_span_extender_0: "ddr3" instantiated altera_address_span_extender "address_span_extender_0"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps: set_interface_assignment: Interface "hps_io" does not exist
Info: hps: "ddr3" instantiated altera_hps "hps"
Info: hps_reset_manager_0: "ddr3" instantiated hps_reset_manager "hps_reset_manager_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ddr3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "ddr3" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: address_span_extender_0_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "address_span_extender_0_expanded_master_translator"
Info: hps_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hps_f2h_sdram0_data_translator"
Info: address_span_extender_0_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "address_span_extender_0_expanded_master_agent"
Info: hps_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_f2h_sdram0_data_agent"
Info: hps_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hps_f2h_sdram0_data_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: hps_f2h_sdram0_data_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hps_f2h_sdram0_data_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file W:/projects/adc4/DDR3_RTL/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 24 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
