// Seed: 3583852293
module module_0;
  wire id_1;
  logic [7:0] id_2 = id_2[1];
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8,
    input wand id_9,
    input supply1 id_10,
    input wand id_11,
    input wire id_12,
    output wand id_13,
    input tri id_14
);
  `define pp_16 0
  id_17(
      .id_0(1), .id_1(), .id_2(1), .id_3(1)
  ); module_0();
endmodule
