<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/ad9361_top.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/ad9361_top.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/ad9361_top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="inst_design_1_wrapper/design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_d1q1_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_d2q2_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_d2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_data_q2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_erro_flag"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/ad9361_phy_0_adc_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_compiler_0_m_axis_data_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_d2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_q2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_dac_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[11]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[10]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[9]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[8]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[7]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[6]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[5]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[4]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[3]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[2]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[1]"/>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_data_phase[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="inst_design_1_wrapper/design_1_i/dds_dq_0_phase_tvalid"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
