Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 24 09:03:20 2024
| Host         : NORMANDI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           13 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |             Enable Signal             |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+---------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clock_generator_inst/inst/video_clk |                                       | video_generator_inst/frame_end_reg_0[0] |                1 |              2 |         2.00 |
|  clock_generator_inst/inst/video_clk |                                       |                                         |                1 |              3 |         3.00 |
|  clock_generator_inst/inst/video_clk | video_generator_inst/ROM_HS           |                                         |                1 |              4 |         4.00 |
|  clock_generator_inst/inst/video_clk | video_generator_inst/E[0]             | video_generator_inst/frame_end_reg_0[0] |                2 |              7 |         3.50 |
|  clock_generator_inst/inst/video_clk | video_generator_inst/cnt_y[9]_i_2_n_0 | video_generator_inst/cnt_y[9]_i_1_n_0   |                3 |             10 |         3.33 |
|  clock_generator_inst/inst/video_clk |                                       | video_generator_inst/cnt_x[10]_i_1_n_0  |                2 |             11 |         5.50 |
|  clock_generator_inst/inst/video_clk |                                       | video_generator_inst/active_reg_0[0]    |                5 |             12 |         2.40 |
|  clock_generator_inst/inst/video_clk |                                       | video_generator_inst/SR[0]              |                5 |             25 |         5.00 |
+--------------------------------------+---------------------------------------+-----------------------------------------+------------------+----------------+--------------+


