// Seed: 3441584222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output supply1 id_3;
  output tri id_2;
  inout wire id_1;
  assign module_1._id_2 = 0;
  assign id_3 = id_1 || 1'h0;
  assign id_2 = -1;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd48
) (
    output wand id_0,
    output wor  id_1 [-1 : -1 'b0],
    input  wand _id_2
);
  not primCall (id_0, id_4);
  wire [id_2 : id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output wire id_0,
    output tri0 id_1,
    input wor id_2,
    output wire id_3,
    output logic id_4,
    output supply0 id_5,
    input wand id_6,
    output tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    output wand id_10,
    output tri1 id_11,
    output tri id_12
);
  parameter id_14 = 1;
  logic id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14
  );
  always id_4 = $signed(81);
  ;
endmodule
