
Vertap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c34  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000874  08009dd8  08009dd8  00019dd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a64c  0800a64c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a64c  0800a64c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a64c  0800a64c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a64c  0800a64c  0001a64c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a650  0800a650  0001a650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a654  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000350  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000530  20000530  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012127  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021a4  00000000  00000000  00032337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe0  00000000  00000000  000344e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ef8  00000000  00000000  000354c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021cc5  00000000  00000000  000363b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001421d  00000000  00000000  0005807d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd2ad  00000000  00000000  0006c29a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00139547  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005760  00000000  00000000  00139598  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009dbc 	.word	0x08009dbc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08009dbc 	.word	0x08009dbc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <FIR_Filter_Init>:

#include "FIRfilter.h"

static const float FIR_IMPULSE_RESPONSE[FIR_FILTER_LENGTH] = {-0.0032906f,-0.0052635f,-0.0068811f,0.0000000f,0.0254209f,0.0724719f,0.1311260f,0.1805961f,0.2000000f,0.1805961f,0.1311260f,0.0724719f,0.0254209f,0.0000000f,-0.0068811f,-0.0052635f};

void FIR_Filter_Init(FIRfilter* fir) {
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	// clear filter buffer
	for (uint8_t i=0; i<FIR_FILTER_LENGTH; i++) {
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	73fb      	strb	r3, [r7, #15]
 8000bc4:	e009      	b.n	8000bda <FIR_Filter_Init+0x22>
		fir->buf[i]=0.0f;
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	4413      	add	r3, r2
 8000bce:	f04f 0200 	mov.w	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
	for (uint8_t i=0; i<FIR_FILTER_LENGTH; i++) {
 8000bd4:	7bfb      	ldrb	r3, [r7, #15]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	73fb      	strb	r3, [r7, #15]
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	2b0f      	cmp	r3, #15
 8000bde:	d9f2      	bls.n	8000bc6 <FIR_Filter_Init+0xe>
	}

	// reset index
	fir->bufIndex = 0;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	// clear input
	fir->output = 0.0f;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	f04f 0200 	mov.w	r2, #0
 8000bee:	645a      	str	r2, [r3, #68]	; 0x44
}
 8000bf0:	bf00      	nop
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <FIR_Filter_Update>:
float FIR_Filter_Update(FIRfilter* fir, float input) {
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	ed87 0a00 	vstr	s0, [r7]
	fir->buf[fir->bufIndex] = input;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	4413      	add	r3, r2
 8000c14:	683a      	ldr	r2, [r7, #0]
 8000c16:	601a      	str	r2, [r3, #0]

	fir->bufIndex++;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000c1e:	3301      	adds	r3, #1
 8000c20:	b2da      	uxtb	r2, r3
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	if (fir->bufIndex == FIR_FILTER_LENGTH) fir->bufIndex=0;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000c2e:	2b10      	cmp	r3, #16
 8000c30:	d103      	bne.n	8000c3a <FIR_Filter_Update+0x3e>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2200      	movs	r2, #0
 8000c36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	fir->output = 0.0f;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	f04f 0200 	mov.w	r2, #0
 8000c40:	645a      	str	r2, [r3, #68]	; 0x44
	uint8_t sumIndex = fir->bufIndex;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000c48:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i=0; i<FIR_FILTER_LENGTH;i++){
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73bb      	strb	r3, [r7, #14]
 8000c4e:	e021      	b.n	8000c94 <FIR_Filter_Update+0x98>
		if(sumIndex>0) sumIndex--;
 8000c50:	7bfb      	ldrb	r3, [r7, #15]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d003      	beq.n	8000c5e <FIR_Filter_Update+0x62>
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	73fb      	strb	r3, [r7, #15]
 8000c5c:	e001      	b.n	8000c62 <FIR_Filter_Update+0x66>
		else sumIndex=FIR_FILTER_LENGTH-1;
 8000c5e:	230f      	movs	r3, #15
 8000c60:	73fb      	strb	r3, [r7, #15]

		fir->output += FIR_IMPULSE_RESPONSE[i]*fir->buf[sumIndex];
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000c68:	7bbb      	ldrb	r3, [r7, #14]
 8000c6a:	4a11      	ldr	r2, [pc, #68]	; (8000cb0 <FIR_Filter_Update+0xb4>)
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	4413      	add	r3, r2
 8000c70:	edd3 6a00 	vldr	s13, [r3]
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	4413      	add	r3, r2
 8000c7c:	edd3 7a00 	vldr	s15, [r3]
 8000c80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	for (uint8_t i=0; i<FIR_FILTER_LENGTH;i++){
 8000c8e:	7bbb      	ldrb	r3, [r7, #14]
 8000c90:	3301      	adds	r3, #1
 8000c92:	73bb      	strb	r3, [r7, #14]
 8000c94:	7bbb      	ldrb	r3, [r7, #14]
 8000c96:	2b0f      	cmp	r3, #15
 8000c98:	d9da      	bls.n	8000c50 <FIR_Filter_Update+0x54>
	}

	return fir->output;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9e:	ee07 3a90 	vmov	s15, r3
}
 8000ca2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	08009e08 	.word	0x08009e08

08000cb4 <MPU6050_Init>:

// Declare red and green pulse width values (duty cycle)
uint8_t greenPulseWidth;
uint8_t redPulseWidth;

void MPU6050_Init(void) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af04      	add	r7, sp, #16
	uint8_t check=0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_I2C_ADDR, REG_WHO_AM_I, 1, &check, 1, 1000);
 8000cbe:	23d0      	movs	r3, #208	; 0xd0
 8000cc0:	b299      	uxth	r1, r3
 8000cc2:	2375      	movs	r3, #117	; 0x75
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cca:	9302      	str	r3, [sp, #8]
 8000ccc:	2301      	movs	r3, #1
 8000cce:	9301      	str	r3, [sp, #4]
 8000cd0:	1dfb      	adds	r3, r7, #7
 8000cd2:	9300      	str	r3, [sp, #0]
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	4827      	ldr	r0, [pc, #156]	; (8000d74 <MPU6050_Init+0xc0>)
 8000cd8:	f001 fb9a 	bl	8002410 <HAL_I2C_Mem_Read>

	if (check != VAL_WHO_AM_I) {
 8000cdc:	79fa      	ldrb	r2, [r7, #7]
 8000cde:	4b26      	ldr	r3, [pc, #152]	; (8000d78 <MPU6050_Init+0xc4>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d003      	beq.n	8000cee <MPU6050_Init+0x3a>
		printf("Could not find MPU6050!\r\n");
 8000ce6:	4825      	ldr	r0, [pc, #148]	; (8000d7c <MPU6050_Init+0xc8>)
 8000ce8:	f005 ff1a 	bl	8006b20 <puts>
 8000cec:	e03e      	b.n	8000d6c <MPU6050_Init+0xb8>
		return;
	}

	printf("Found!\r\n");
 8000cee:	4824      	ldr	r0, [pc, #144]	; (8000d80 <MPU6050_Init+0xcc>)
 8000cf0:	f005 ff16 	bl	8006b20 <puts>

	// Power IMU
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_PWR_MGMT_1, 1, &VAL_PWR_MGMT_1, 1, 1000);
 8000cf4:	23d0      	movs	r3, #208	; 0xd0
 8000cf6:	b299      	uxth	r1, r3
 8000cf8:	236b      	movs	r3, #107	; 0x6b
 8000cfa:	b29a      	uxth	r2, r3
 8000cfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d00:	9302      	str	r3, [sp, #8]
 8000d02:	2301      	movs	r3, #1
 8000d04:	9301      	str	r3, [sp, #4]
 8000d06:	4b1f      	ldr	r3, [pc, #124]	; (8000d84 <MPU6050_Init+0xd0>)
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	4819      	ldr	r0, [pc, #100]	; (8000d74 <MPU6050_Init+0xc0>)
 8000d0e:	f001 fa6b 	bl	80021e8 <HAL_I2C_Mem_Write>

	// Set sampling rate of 1 kHz
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_SMPRT_DIV, 1, &VAL_SMPRT_DIV, 1, 1000);
 8000d12:	23d0      	movs	r3, #208	; 0xd0
 8000d14:	b299      	uxth	r1, r3
 8000d16:	2319      	movs	r3, #25
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d1e:	9302      	str	r3, [sp, #8]
 8000d20:	2301      	movs	r3, #1
 8000d22:	9301      	str	r3, [sp, #4]
 8000d24:	4b18      	ldr	r3, [pc, #96]	; (8000d88 <MPU6050_Init+0xd4>)
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	2301      	movs	r3, #1
 8000d2a:	4812      	ldr	r0, [pc, #72]	; (8000d74 <MPU6050_Init+0xc0>)
 8000d2c:	f001 fa5c 	bl	80021e8 <HAL_I2C_Mem_Write>

	// Set gyro config
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_GYRO_CONFIG, 1, &VAL_GYRO_CONFIG, 1, 1000);
 8000d30:	23d0      	movs	r3, #208	; 0xd0
 8000d32:	b299      	uxth	r1, r3
 8000d34:	231b      	movs	r3, #27
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d3c:	9302      	str	r3, [sp, #8]
 8000d3e:	2301      	movs	r3, #1
 8000d40:	9301      	str	r3, [sp, #4]
 8000d42:	4b12      	ldr	r3, [pc, #72]	; (8000d8c <MPU6050_Init+0xd8>)
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	2301      	movs	r3, #1
 8000d48:	480a      	ldr	r0, [pc, #40]	; (8000d74 <MPU6050_Init+0xc0>)
 8000d4a:	f001 fa4d 	bl	80021e8 <HAL_I2C_Mem_Write>

	// Set accel config
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_ACCEL_CONFIG, 1, &VAL_ACCEL_CONFIG, 1, 1000);
 8000d4e:	23d0      	movs	r3, #208	; 0xd0
 8000d50:	b299      	uxth	r1, r3
 8000d52:	231c      	movs	r3, #28
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d5a:	9302      	str	r3, [sp, #8]
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	9301      	str	r3, [sp, #4]
 8000d60:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <MPU6050_Init+0xdc>)
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	2301      	movs	r3, #1
 8000d66:	4803      	ldr	r0, [pc, #12]	; (8000d74 <MPU6050_Init+0xc0>)
 8000d68:	f001 fa3e 	bl	80021e8 <HAL_I2C_Mem_Write>

}
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200001fc 	.word	0x200001fc
 8000d78:	20000000 	.word	0x20000000
 8000d7c:	08009dd8 	.word	0x08009dd8
 8000d80:	08009df4 	.word	0x08009df4
 8000d84:	20000324 	.word	0x20000324
 8000d88:	20000001 	.word	0x20000001
 8000d8c:	20000325 	.word	0x20000325
 8000d90:	20000326 	.word	0x20000326

08000d94 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(void) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af04      	add	r7, sp, #16
	// Read accel values into buffer
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_I2C_ADDR, REG_ACCEL_XOUT_H, 1, Raw_Accel_Buffer, 6, 1000);
 8000d9a:	23d0      	movs	r3, #208	; 0xd0
 8000d9c:	b299      	uxth	r1, r3
 8000d9e:	233b      	movs	r3, #59	; 0x3b
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da6:	9302      	str	r3, [sp, #8]
 8000da8:	2306      	movs	r3, #6
 8000daa:	9301      	str	r3, [sp, #4]
 8000dac:	4b2f      	ldr	r3, [pc, #188]	; (8000e6c <MPU6050_Read_Accel+0xd8>)
 8000dae:	9300      	str	r3, [sp, #0]
 8000db0:	2301      	movs	r3, #1
 8000db2:	482f      	ldr	r0, [pc, #188]	; (8000e70 <MPU6050_Read_Accel+0xdc>)
 8000db4:	f001 fb2c 	bl	8002410 <HAL_I2C_Mem_Read>

	// Seperate buffer into individual accel axis variables
	Raw_Accel_X = (int16_t)(Raw_Accel_Buffer[0]<<8 | Raw_Accel_Buffer[1]);
 8000db8:	4b2c      	ldr	r3, [pc, #176]	; (8000e6c <MPU6050_Read_Accel+0xd8>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	021b      	lsls	r3, r3, #8
 8000dbe:	b21a      	sxth	r2, r3
 8000dc0:	4b2a      	ldr	r3, [pc, #168]	; (8000e6c <MPU6050_Read_Accel+0xd8>)
 8000dc2:	785b      	ldrb	r3, [r3, #1]
 8000dc4:	b21b      	sxth	r3, r3
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	b21a      	sxth	r2, r3
 8000dca:	4b2a      	ldr	r3, [pc, #168]	; (8000e74 <MPU6050_Read_Accel+0xe0>)
 8000dcc:	801a      	strh	r2, [r3, #0]
	Raw_Accel_Y = (int16_t)(Raw_Accel_Buffer[2]<<8 | Raw_Accel_Buffer[3]);
 8000dce:	4b27      	ldr	r3, [pc, #156]	; (8000e6c <MPU6050_Read_Accel+0xd8>)
 8000dd0:	789b      	ldrb	r3, [r3, #2]
 8000dd2:	021b      	lsls	r3, r3, #8
 8000dd4:	b21a      	sxth	r2, r3
 8000dd6:	4b25      	ldr	r3, [pc, #148]	; (8000e6c <MPU6050_Read_Accel+0xd8>)
 8000dd8:	78db      	ldrb	r3, [r3, #3]
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	b21a      	sxth	r2, r3
 8000de0:	4b25      	ldr	r3, [pc, #148]	; (8000e78 <MPU6050_Read_Accel+0xe4>)
 8000de2:	801a      	strh	r2, [r3, #0]
	Raw_Accel_Z = (int16_t)(Raw_Accel_Buffer[4]<<8 | Raw_Accel_Buffer[5]);
 8000de4:	4b21      	ldr	r3, [pc, #132]	; (8000e6c <MPU6050_Read_Accel+0xd8>)
 8000de6:	791b      	ldrb	r3, [r3, #4]
 8000de8:	021b      	lsls	r3, r3, #8
 8000dea:	b21a      	sxth	r2, r3
 8000dec:	4b1f      	ldr	r3, [pc, #124]	; (8000e6c <MPU6050_Read_Accel+0xd8>)
 8000dee:	795b      	ldrb	r3, [r3, #5]
 8000df0:	b21b      	sxth	r3, r3
 8000df2:	4313      	orrs	r3, r2
 8000df4:	b21a      	sxth	r2, r3
 8000df6:	4b21      	ldr	r3, [pc, #132]	; (8000e7c <MPU6050_Read_Accel+0xe8>)
 8000df8:	801a      	strh	r2, [r3, #0]

	// Units converted from g to m/s^2
	Ax_raw = (Raw_Accel_X / 16384.0f)*g_TO_MPS2;
 8000dfa:	4b1e      	ldr	r3, [pc, #120]	; (8000e74 <MPU6050_Read_Accel+0xe0>)
 8000dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e00:	ee07 3a90 	vmov	s15, r3
 8000e04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e08:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8000e80 <MPU6050_Read_Accel+0xec>
 8000e0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e10:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8000e84 <MPU6050_Read_Accel+0xf0>
 8000e14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <MPU6050_Read_Accel+0xf4>)
 8000e1a:	edc3 7a00 	vstr	s15, [r3]
	Ay_raw = (Raw_Accel_Y / 16384.0f)*g_TO_MPS2;
 8000e1e:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <MPU6050_Read_Accel+0xe4>)
 8000e20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e24:	ee07 3a90 	vmov	s15, r3
 8000e28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e2c:	eddf 6a14 	vldr	s13, [pc, #80]	; 8000e80 <MPU6050_Read_Accel+0xec>
 8000e30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e34:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000e84 <MPU6050_Read_Accel+0xf0>
 8000e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3c:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <MPU6050_Read_Accel+0xf8>)
 8000e3e:	edc3 7a00 	vstr	s15, [r3]
	Az_raw = (Raw_Accel_Z / 16384.0f)*g_TO_MPS2;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <MPU6050_Read_Accel+0xe8>)
 8000e44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e48:	ee07 3a90 	vmov	s15, r3
 8000e4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e50:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000e80 <MPU6050_Read_Accel+0xec>
 8000e54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e58:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8000e84 <MPU6050_Read_Accel+0xf0>
 8000e5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e60:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <MPU6050_Read_Accel+0xfc>)
 8000e62:	edc3 7a00 	vstr	s15, [r3]
}
 8000e66:	bf00      	nop
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000328 	.word	0x20000328
 8000e70:	200001fc 	.word	0x200001fc
 8000e74:	20000336 	.word	0x20000336
 8000e78:	20000338 	.word	0x20000338
 8000e7c:	2000033a 	.word	0x2000033a
 8000e80:	46800000 	.word	0x46800000
 8000e84:	411cf5c3 	.word	0x411cf5c3
 8000e88:	20000344 	.word	0x20000344
 8000e8c:	20000348 	.word	0x20000348
 8000e90:	2000034c 	.word	0x2000034c

08000e94 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(void) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af04      	add	r7, sp, #16
	// Read gyro values
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_I2C_ADDR, REG_GYRO_XOUT_H, 1, Raw_Gyro_Buffer, 6, 1000);
 8000e9a:	23d0      	movs	r3, #208	; 0xd0
 8000e9c:	b299      	uxth	r1, r3
 8000e9e:	2343      	movs	r3, #67	; 0x43
 8000ea0:	b29a      	uxth	r2, r3
 8000ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea6:	9302      	str	r3, [sp, #8]
 8000ea8:	2306      	movs	r3, #6
 8000eaa:	9301      	str	r3, [sp, #4]
 8000eac:	4b29      	ldr	r3, [pc, #164]	; (8000f54 <MPU6050_Read_Gyro+0xc0>)
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	4829      	ldr	r0, [pc, #164]	; (8000f58 <MPU6050_Read_Gyro+0xc4>)
 8000eb4:	f001 faac 	bl	8002410 <HAL_I2C_Mem_Read>

	// Seperate buffer into individual gyro axis variables
	Raw_Gyro_X = (int16_t)(Raw_Gyro_Buffer[0]<<8 | Raw_Gyro_Buffer[1]);
 8000eb8:	4b26      	ldr	r3, [pc, #152]	; (8000f54 <MPU6050_Read_Gyro+0xc0>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	021b      	lsls	r3, r3, #8
 8000ebe:	b21a      	sxth	r2, r3
 8000ec0:	4b24      	ldr	r3, [pc, #144]	; (8000f54 <MPU6050_Read_Gyro+0xc0>)
 8000ec2:	785b      	ldrb	r3, [r3, #1]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b21a      	sxth	r2, r3
 8000eca:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <MPU6050_Read_Gyro+0xc8>)
 8000ecc:	801a      	strh	r2, [r3, #0]
	Raw_Gyro_Y = (int16_t)(Raw_Gyro_Buffer[2]<<8 | Raw_Gyro_Buffer[3]);
 8000ece:	4b21      	ldr	r3, [pc, #132]	; (8000f54 <MPU6050_Read_Gyro+0xc0>)
 8000ed0:	789b      	ldrb	r3, [r3, #2]
 8000ed2:	021b      	lsls	r3, r3, #8
 8000ed4:	b21a      	sxth	r2, r3
 8000ed6:	4b1f      	ldr	r3, [pc, #124]	; (8000f54 <MPU6050_Read_Gyro+0xc0>)
 8000ed8:	78db      	ldrb	r3, [r3, #3]
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	4313      	orrs	r3, r2
 8000ede:	b21a      	sxth	r2, r3
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <MPU6050_Read_Gyro+0xcc>)
 8000ee2:	801a      	strh	r2, [r3, #0]
	Raw_Gyro_Z = (int16_t)(Raw_Gyro_Buffer[4]<<8 | Raw_Gyro_Buffer[5]);
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <MPU6050_Read_Gyro+0xc0>)
 8000ee6:	791b      	ldrb	r3, [r3, #4]
 8000ee8:	021b      	lsls	r3, r3, #8
 8000eea:	b21a      	sxth	r2, r3
 8000eec:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <MPU6050_Read_Gyro+0xc0>)
 8000eee:	795b      	ldrb	r3, [r3, #5]
 8000ef0:	b21b      	sxth	r3, r3
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	b21a      	sxth	r2, r3
 8000ef6:	4b1b      	ldr	r3, [pc, #108]	; (8000f64 <MPU6050_Read_Gyro+0xd0>)
 8000ef8:	801a      	strh	r2, [r3, #0]

	// Units in deg/s
	Gyx_raw = Raw_Gyro_X / 131.0f;
 8000efa:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <MPU6050_Read_Gyro+0xc8>)
 8000efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f00:	ee07 3a90 	vmov	s15, r3
 8000f04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f08:	eddf 6a17 	vldr	s13, [pc, #92]	; 8000f68 <MPU6050_Read_Gyro+0xd4>
 8000f0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f10:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <MPU6050_Read_Gyro+0xd8>)
 8000f12:	edc3 7a00 	vstr	s15, [r3]
	Gyy_raw = Raw_Gyro_Y / 131.0f;
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <MPU6050_Read_Gyro+0xcc>)
 8000f18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f24:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000f68 <MPU6050_Read_Gyro+0xd4>
 8000f28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f2c:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <MPU6050_Read_Gyro+0xdc>)
 8000f2e:	edc3 7a00 	vstr	s15, [r3]
	Gyz_raw = Raw_Gyro_Z / 131.0f;
 8000f32:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <MPU6050_Read_Gyro+0xd0>)
 8000f34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f40:	eddf 6a09 	vldr	s13, [pc, #36]	; 8000f68 <MPU6050_Read_Gyro+0xd4>
 8000f44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f48:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <MPU6050_Read_Gyro+0xe0>)
 8000f4a:	edc3 7a00 	vstr	s15, [r3]
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000330 	.word	0x20000330
 8000f58:	200001fc 	.word	0x200001fc
 8000f5c:	2000033c 	.word	0x2000033c
 8000f60:	2000033e 	.word	0x2000033e
 8000f64:	20000340 	.word	0x20000340
 8000f68:	43030000 	.word	0x43030000
 8000f6c:	20000350 	.word	0x20000350
 8000f70:	20000354 	.word	0x20000354
 8000f74:	20000358 	.word	0x20000358

08000f78 <__io_putchar>:

int __io_putchar(int ch)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t*)&ch,1,HAL_MAX_DELAY);
 8000f80:	1d39      	adds	r1, r7, #4
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
 8000f86:	2201      	movs	r2, #1
 8000f88:	4803      	ldr	r0, [pc, #12]	; (8000f98 <__io_putchar+0x20>)
 8000f8a:	f004 fc33 	bl	80057f4 <HAL_UART_Transmit>
  return ch;
 8000f8e:	687b      	ldr	r3, [r7, #4]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	2000029c 	.word	0x2000029c

08000f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f9c:	b5b0      	push	{r4, r5, r7, lr}
 8000f9e:	ed2d 8b04 	vpush	{d8-d9}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa6:	f000 fda1 	bl	8001aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000faa:	f000 f971 	bl	8001290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fae:	f000 fac7 	bl	8001540 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fb2:	f000 fa95 	bl	80014e0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000fb6:	f000 f9cf 	bl	8001358 <MX_I2C1_Init>
  MX_TIM4_Init();
 8000fba:	f000 fa0d 	bl	80013d8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  MPU6050_Init();
 8000fbe:	f7ff fe79 	bl	8000cb4 <MPU6050_Init>
  FIR_Filter_Init(&lpfAccX);
 8000fc2:	489c      	ldr	r0, [pc, #624]	; (8001234 <main+0x298>)
 8000fc4:	f7ff fdf8 	bl	8000bb8 <FIR_Filter_Init>
  FIR_Filter_Init(&lpfAccY);
 8000fc8:	489b      	ldr	r0, [pc, #620]	; (8001238 <main+0x29c>)
 8000fca:	f7ff fdf5 	bl	8000bb8 <FIR_Filter_Init>
  FIR_Filter_Init(&lpfAccZ);
 8000fce:	489b      	ldr	r0, [pc, #620]	; (800123c <main+0x2a0>)
 8000fd0:	f7ff fdf2 	bl	8000bb8 <FIR_Filter_Init>

  // Estimate euler angles
  phiHat_deg = 0.0f;
 8000fd4:	4b9a      	ldr	r3, [pc, #616]	; (8001240 <main+0x2a4>)
 8000fd6:	f04f 0200 	mov.w	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
  thetaHat_deg = 0.0f;
 8000fdc:	4b99      	ldr	r3, [pc, #612]	; (8001244 <main+0x2a8>)
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]

  // Initalize green and red pulse width value
  greenPulseWidth = 255;
 8000fe4:	4b98      	ldr	r3, [pc, #608]	; (8001248 <main+0x2ac>)
 8000fe6:	22ff      	movs	r2, #255	; 0xff
 8000fe8:	701a      	strb	r2, [r3, #0]
  redPulseWidth = 0;
 8000fea:	4b98      	ldr	r3, [pc, #608]	; (800124c <main+0x2b0>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]

  // Start PWM output for Green and Red (RGB LED)
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000ff0:	2104      	movs	r1, #4
 8000ff2:	4897      	ldr	r0, [pc, #604]	; (8001250 <main+0x2b4>)
 8000ff4:	f003 fbd6 	bl	80047a4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000ff8:	2108      	movs	r1, #8
 8000ffa:	4895      	ldr	r0, [pc, #596]	; (8001250 <main+0x2b4>)
 8000ffc:	f003 fbd2 	bl	80047a4 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MPU6050_Read_Accel();
 8001000:	f7ff fec8 	bl	8000d94 <MPU6050_Read_Accel>
	  MPU6050_Read_Gyro();
 8001004:	f7ff ff46 	bl	8000e94 <MPU6050_Read_Gyro>

	  // Update FIR accel values
	  FIR_Filter_Update(&lpfAccX, Ax_raw);
 8001008:	4b92      	ldr	r3, [pc, #584]	; (8001254 <main+0x2b8>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	eeb0 0a67 	vmov.f32	s0, s15
 8001012:	4888      	ldr	r0, [pc, #544]	; (8001234 <main+0x298>)
 8001014:	f7ff fdf2 	bl	8000bfc <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfAccY, Ay_raw);
 8001018:	4b8f      	ldr	r3, [pc, #572]	; (8001258 <main+0x2bc>)
 800101a:	edd3 7a00 	vldr	s15, [r3]
 800101e:	eeb0 0a67 	vmov.f32	s0, s15
 8001022:	4885      	ldr	r0, [pc, #532]	; (8001238 <main+0x29c>)
 8001024:	f7ff fdea 	bl	8000bfc <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfAccZ, Az_raw);
 8001028:	4b8c      	ldr	r3, [pc, #560]	; (800125c <main+0x2c0>)
 800102a:	edd3 7a00 	vldr	s15, [r3]
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	4882      	ldr	r0, [pc, #520]	; (800123c <main+0x2a0>)
 8001034:	f7ff fde2 	bl	8000bfc <FIR_Filter_Update>

	  // Calculate phi (roll) and theta (pitch) estimate values
	  float phiHat_acc_deg = atanf(lpfAccY.output / lpfAccZ.output) * RAD_TO_DEG;
 8001038:	4b7f      	ldr	r3, [pc, #508]	; (8001238 <main+0x29c>)
 800103a:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800103e:	4b7f      	ldr	r3, [pc, #508]	; (800123c <main+0x2a0>)
 8001040:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001044:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001048:	eeb0 0a66 	vmov.f32	s0, s13
 800104c:	f007 fe1a 	bl	8008c84 <atanf>
 8001050:	eef0 7a40 	vmov.f32	s15, s0
 8001054:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8001260 <main+0x2c4>
 8001058:	ee67 7a87 	vmul.f32	s15, s15, s14
 800105c:	edc7 7a03 	vstr	s15, [r7, #12]
	  float thetaHat_acc_deg = asinf(lpfAccX.output / g_TO_MPS2) * RAD_TO_DEG;
 8001060:	4b74      	ldr	r3, [pc, #464]	; (8001234 <main+0x298>)
 8001062:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001066:	eddf 6a7f 	vldr	s13, [pc, #508]	; 8001264 <main+0x2c8>
 800106a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800106e:	eeb0 0a47 	vmov.f32	s0, s14
 8001072:	f007 ff99 	bl	8008fa8 <asinf>
 8001076:	eef0 7a40 	vmov.f32	s15, s0
 800107a:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8001260 <main+0x2c4>
 800107e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001082:	edc7 7a02 	vstr	s15, [r7, #8]

	  // Update FIR gyro values
	  FIR_Filter_Update(&lpfGyrX, Gyx_raw);
 8001086:	4b78      	ldr	r3, [pc, #480]	; (8001268 <main+0x2cc>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	eeb0 0a67 	vmov.f32	s0, s15
 8001090:	4876      	ldr	r0, [pc, #472]	; (800126c <main+0x2d0>)
 8001092:	f7ff fdb3 	bl	8000bfc <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfGyrY, Gyy_raw);
 8001096:	4b76      	ldr	r3, [pc, #472]	; (8001270 <main+0x2d4>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	eeb0 0a67 	vmov.f32	s0, s15
 80010a0:	4874      	ldr	r0, [pc, #464]	; (8001274 <main+0x2d8>)
 80010a2:	f7ff fdab 	bl	8000bfc <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfGyrZ, Gyz_raw);
 80010a6:	4b74      	ldr	r3, [pc, #464]	; (8001278 <main+0x2dc>)
 80010a8:	edd3 7a00 	vldr	s15, [r3]
 80010ac:	eeb0 0a67 	vmov.f32	s0, s15
 80010b0:	4872      	ldr	r0, [pc, #456]	; (800127c <main+0x2e0>)
 80010b2:	f7ff fda3 	bl	8000bfc <FIR_Filter_Update>

	  float phiDot_dps = lpfGyrX.output + tanf(thetaHat_deg) * (sinf(phiHat_deg)*lpfGyrY.output + cosf(phiHat_deg)*lpfGyrZ.output);
 80010b6:	4b6d      	ldr	r3, [pc, #436]	; (800126c <main+0x2d0>)
 80010b8:	ed93 8a11 	vldr	s16, [r3, #68]	; 0x44
 80010bc:	4b61      	ldr	r3, [pc, #388]	; (8001244 <main+0x2a8>)
 80010be:	edd3 7a00 	vldr	s15, [r3]
 80010c2:	eeb0 0a67 	vmov.f32	s0, s15
 80010c6:	f007 ff43 	bl	8008f50 <tanf>
 80010ca:	eeb0 9a40 	vmov.f32	s18, s0
 80010ce:	4b5c      	ldr	r3, [pc, #368]	; (8001240 <main+0x2a4>)
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	f007 fef4 	bl	8008ec4 <sinf>
 80010dc:	eeb0 7a40 	vmov.f32	s14, s0
 80010e0:	4b64      	ldr	r3, [pc, #400]	; (8001274 <main+0x2d8>)
 80010e2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80010e6:	ee67 8a27 	vmul.f32	s17, s14, s15
 80010ea:	4b55      	ldr	r3, [pc, #340]	; (8001240 <main+0x2a4>)
 80010ec:	edd3 7a00 	vldr	s15, [r3]
 80010f0:	eeb0 0a67 	vmov.f32	s0, s15
 80010f4:	f007 fe9a 	bl	8008e2c <cosf>
 80010f8:	eeb0 7a40 	vmov.f32	s14, s0
 80010fc:	4b5f      	ldr	r3, [pc, #380]	; (800127c <main+0x2e0>)
 80010fe:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001106:	ee78 7aa7 	vadd.f32	s15, s17, s15
 800110a:	ee69 7a27 	vmul.f32	s15, s18, s15
 800110e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001112:	edc7 7a01 	vstr	s15, [r7, #4]
	  float thetaDot_dps = cosf(phiHat_deg)*lpfGyrY.output - sinf(phiHat_deg)*lpfGyrZ.output;
 8001116:	4b4a      	ldr	r3, [pc, #296]	; (8001240 <main+0x2a4>)
 8001118:	edd3 7a00 	vldr	s15, [r3]
 800111c:	eeb0 0a67 	vmov.f32	s0, s15
 8001120:	f007 fe84 	bl	8008e2c <cosf>
 8001124:	eeb0 7a40 	vmov.f32	s14, s0
 8001128:	4b52      	ldr	r3, [pc, #328]	; (8001274 <main+0x2d8>)
 800112a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800112e:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001132:	4b43      	ldr	r3, [pc, #268]	; (8001240 <main+0x2a4>)
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	eeb0 0a67 	vmov.f32	s0, s15
 800113c:	f007 fec2 	bl	8008ec4 <sinf>
 8001140:	eeb0 7a40 	vmov.f32	s14, s0
 8001144:	4b4d      	ldr	r3, [pc, #308]	; (800127c <main+0x2e0>)
 8001146:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800114a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800114e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001152:	edc7 7a00 	vstr	s15, [r7]

	  phiHat_deg = (COMP_FILT_ALPHA*phiHat_acc_deg) + ((1.0f-COMP_FILT_ALPHA)*(phiHat_deg + SAMPLE_TIME_MS * phiDot_dps));
 8001156:	edd7 7a03 	vldr	s15, [r7, #12]
 800115a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001280 <main+0x2e4>
 800115e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001162:	edd7 7a01 	vldr	s15, [r7, #4]
 8001166:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001284 <main+0x2e8>
 800116a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800116e:	4b34      	ldr	r3, [pc, #208]	; (8001240 <main+0x2a4>)
 8001170:	edd3 7a00 	vldr	s15, [r3]
 8001174:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001178:	eddf 6a43 	vldr	s13, [pc, #268]	; 8001288 <main+0x2ec>
 800117c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001184:	4b2e      	ldr	r3, [pc, #184]	; (8001240 <main+0x2a4>)
 8001186:	edc3 7a00 	vstr	s15, [r3]
	  thetaHat_deg = (COMP_FILT_ALPHA*thetaHat_acc_deg) + ((1.0f-COMP_FILT_ALPHA)*(thetaHat_deg + SAMPLE_TIME_MS * thetaDot_dps));
 800118a:	edd7 7a02 	vldr	s15, [r7, #8]
 800118e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001280 <main+0x2e4>
 8001192:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001196:	edd7 7a00 	vldr	s15, [r7]
 800119a:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001284 <main+0x2e8>
 800119e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80011a2:	4b28      	ldr	r3, [pc, #160]	; (8001244 <main+0x2a8>)
 80011a4:	edd3 7a00 	vldr	s15, [r3]
 80011a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80011ac:	eddf 6a36 	vldr	s13, [pc, #216]	; 8001288 <main+0x2ec>
 80011b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80011b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b8:	4b22      	ldr	r3, [pc, #136]	; (8001244 <main+0x2a8>)
 80011ba:	edc3 7a00 	vstr	s15, [r3]

	  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,greenPulseWidth);
 80011be:	4b22      	ldr	r3, [pc, #136]	; (8001248 <main+0x2ac>)
 80011c0:	781a      	ldrb	r2, [r3, #0]
 80011c2:	4b23      	ldr	r3, [pc, #140]	; (8001250 <main+0x2b4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,redPulseWidth);
 80011c8:	4b20      	ldr	r3, [pc, #128]	; (800124c <main+0x2b0>)
 80011ca:	781a      	ldrb	r2, [r3, #0]
 80011cc:	4b20      	ldr	r3, [pc, #128]	; (8001250 <main+0x2b4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	63da      	str	r2, [r3, #60]	; 0x3c

	  greenPulseWidth--;
 80011d2:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <main+0x2ac>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <main+0x2ac>)
 80011dc:	701a      	strb	r2, [r3, #0]
	  redPulseWidth++;
 80011de:	4b1b      	ldr	r3, [pc, #108]	; (800124c <main+0x2b0>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4b19      	ldr	r3, [pc, #100]	; (800124c <main+0x2b0>)
 80011e8:	701a      	strb	r2, [r3, #0]
	  if (greenPulseWidth==0) greenPulseWidth = 255;
 80011ea:	4b17      	ldr	r3, [pc, #92]	; (8001248 <main+0x2ac>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <main+0x25c>
 80011f2:	4b15      	ldr	r3, [pc, #84]	; (8001248 <main+0x2ac>)
 80011f4:	22ff      	movs	r2, #255	; 0xff
 80011f6:	701a      	strb	r2, [r3, #0]
	  if (redPulseWidth == 255 ) redPulseWidth = 0;
 80011f8:	4b14      	ldr	r3, [pc, #80]	; (800124c <main+0x2b0>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2bff      	cmp	r3, #255	; 0xff
 80011fe:	d102      	bne.n	8001206 <main+0x26a>
 8001200:	4b12      	ldr	r3, [pc, #72]	; (800124c <main+0x2b0>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]

//	  printf("%.3f,%.3f\r\n", Ax_raw, lpfAccX.output);
//	  printf("%.3f,%.3f\r\n", Ay_raw, lpfAccY.output);
	  printf("%.3f,%.3f\r\n", Az_raw, lpfAccZ.output);
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <main+0x2c0>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f9a4 	bl	8000558 <__aeabi_f2d>
 8001210:	4604      	mov	r4, r0
 8001212:	460d      	mov	r5, r1
 8001214:	4b09      	ldr	r3, [pc, #36]	; (800123c <main+0x2a0>)
 8001216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff f99d 	bl	8000558 <__aeabi_f2d>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	e9cd 2300 	strd	r2, r3, [sp]
 8001226:	4622      	mov	r2, r4
 8001228:	462b      	mov	r3, r5
 800122a:	4818      	ldr	r0, [pc, #96]	; (800128c <main+0x2f0>)
 800122c:	f005 fbf2 	bl	8006a14 <iprintf>
  {
 8001230:	e6e6      	b.n	8001000 <main+0x64>
 8001232:	bf00      	nop
 8001234:	2000035c 	.word	0x2000035c
 8001238:	200003a4 	.word	0x200003a4
 800123c:	200003ec 	.word	0x200003ec
 8001240:	2000050c 	.word	0x2000050c
 8001244:	20000510 	.word	0x20000510
 8001248:	20000514 	.word	0x20000514
 800124c:	20000515 	.word	0x20000515
 8001250:	20000250 	.word	0x20000250
 8001254:	20000344 	.word	0x20000344
 8001258:	20000348 	.word	0x20000348
 800125c:	2000034c 	.word	0x2000034c
 8001260:	42652ee6 	.word	0x42652ee6
 8001264:	411cf5c3 	.word	0x411cf5c3
 8001268:	20000350 	.word	0x20000350
 800126c:	20000434 	.word	0x20000434
 8001270:	20000354 	.word	0x20000354
 8001274:	2000047c 	.word	0x2000047c
 8001278:	20000358 	.word	0x20000358
 800127c:	200004c4 	.word	0x200004c4
 8001280:	3d4ccccd 	.word	0x3d4ccccd
 8001284:	3c23d70a 	.word	0x3c23d70a
 8001288:	3f733333 	.word	0x3f733333
 800128c:	08009dfc 	.word	0x08009dfc

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b0a6      	sub	sp, #152	; 0x98
 8001294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800129a:	2228      	movs	r2, #40	; 0x28
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f004 ff46 	bl	8006130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2258      	movs	r2, #88	; 0x58
 80012b8:	2100      	movs	r1, #0
 80012ba:	4618      	mov	r0, r3
 80012bc:	f004 ff38 	bl	8006130 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c0:	2302      	movs	r3, #2
 80012c2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c4:	2301      	movs	r3, #1
 80012c6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c8:	2310      	movs	r3, #16
 80012ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ce:	2302      	movs	r3, #2
 80012d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012dc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80012ee:	4618      	mov	r0, r3
 80012f0:	f001 fcf8 	bl	8002ce4 <HAL_RCC_OscConfig>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012fa:	f000 f987 	bl	800160c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fe:	230f      	movs	r3, #15
 8001300:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001302:	2302      	movs	r3, #2
 8001304:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800130a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800130e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001314:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001318:	2102      	movs	r1, #2
 800131a:	4618      	mov	r0, r3
 800131c:	f002 fd36 	bl	8003d8c <HAL_RCC_ClockConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001326:	f000 f971 	bl	800160c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <SystemClock_Config+0xc4>)
 800132c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800132e:	2300      	movs	r3, #0
 8001330:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001336:	2300      	movs	r3, #0
 8001338:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	4618      	mov	r0, r3
 800133e:	f002 ff5b 	bl	80041f8 <HAL_RCCEx_PeriphCLKConfig>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001348:	f000 f960 	bl	800160c <Error_Handler>
  }
}
 800134c:	bf00      	nop
 800134e:	3798      	adds	r7, #152	; 0x98
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	00200022 	.word	0x00200022

08001358 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800135c:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <MX_I2C1_Init+0x74>)
 800135e:	4a1c      	ldr	r2, [pc, #112]	; (80013d0 <MX_I2C1_Init+0x78>)
 8001360:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001362:	4b1a      	ldr	r3, [pc, #104]	; (80013cc <MX_I2C1_Init+0x74>)
 8001364:	4a1b      	ldr	r2, [pc, #108]	; (80013d4 <MX_I2C1_Init+0x7c>)
 8001366:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001368:	4b18      	ldr	r3, [pc, #96]	; (80013cc <MX_I2C1_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800136e:	4b17      	ldr	r3, [pc, #92]	; (80013cc <MX_I2C1_Init+0x74>)
 8001370:	2201      	movs	r2, #1
 8001372:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001374:	4b15      	ldr	r3, [pc, #84]	; (80013cc <MX_I2C1_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <MX_I2C1_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <MX_I2C1_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001386:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_I2C1_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <MX_I2C1_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001392:	480e      	ldr	r0, [pc, #56]	; (80013cc <MX_I2C1_Init+0x74>)
 8001394:	f000 fe98 	bl	80020c8 <HAL_I2C_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800139e:	f000 f935 	bl	800160c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013a2:	2100      	movs	r1, #0
 80013a4:	4809      	ldr	r0, [pc, #36]	; (80013cc <MX_I2C1_Init+0x74>)
 80013a6:	f001 fc05 	bl	8002bb4 <HAL_I2CEx_ConfigAnalogFilter>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013b0:	f000 f92c 	bl	800160c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013b4:	2100      	movs	r1, #0
 80013b6:	4805      	ldr	r0, [pc, #20]	; (80013cc <MX_I2C1_Init+0x74>)
 80013b8:	f001 fc47 	bl	8002c4a <HAL_I2CEx_ConfigDigitalFilter>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013c2:	f000 f923 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200001fc 	.word	0x200001fc
 80013d0:	40005400 	.word	0x40005400
 80013d4:	2000090e 	.word	0x2000090e

080013d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08e      	sub	sp, #56	; 0x38
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f8:	463b      	mov	r3, r7
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
 8001404:	611a      	str	r2, [r3, #16]
 8001406:	615a      	str	r2, [r3, #20]
 8001408:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800140a:	4b33      	ldr	r3, [pc, #204]	; (80014d8 <MX_TIM4_Init+0x100>)
 800140c:	4a33      	ldr	r2, [pc, #204]	; (80014dc <MX_TIM4_Init+0x104>)
 800140e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001410:	4b31      	ldr	r3, [pc, #196]	; (80014d8 <MX_TIM4_Init+0x100>)
 8001412:	2200      	movs	r2, #0
 8001414:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001416:	4b30      	ldr	r3, [pc, #192]	; (80014d8 <MX_TIM4_Init+0x100>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 800141c:	4b2e      	ldr	r3, [pc, #184]	; (80014d8 <MX_TIM4_Init+0x100>)
 800141e:	22ff      	movs	r2, #255	; 0xff
 8001420:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001422:	4b2d      	ldr	r3, [pc, #180]	; (80014d8 <MX_TIM4_Init+0x100>)
 8001424:	2200      	movs	r2, #0
 8001426:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001428:	4b2b      	ldr	r3, [pc, #172]	; (80014d8 <MX_TIM4_Init+0x100>)
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800142e:	482a      	ldr	r0, [pc, #168]	; (80014d8 <MX_TIM4_Init+0x100>)
 8001430:	f003 f900 	bl	8004634 <HAL_TIM_Base_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800143a:	f000 f8e7 	bl	800160c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001442:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001444:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001448:	4619      	mov	r1, r3
 800144a:	4823      	ldr	r0, [pc, #140]	; (80014d8 <MX_TIM4_Init+0x100>)
 800144c:	f003 fbca 	bl	8004be4 <HAL_TIM_ConfigClockSource>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001456:	f000 f8d9 	bl	800160c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800145a:	481f      	ldr	r0, [pc, #124]	; (80014d8 <MX_TIM4_Init+0x100>)
 800145c:	f003 f941 	bl	80046e2 <HAL_TIM_PWM_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001466:	f000 f8d1 	bl	800160c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001472:	f107 031c 	add.w	r3, r7, #28
 8001476:	4619      	mov	r1, r3
 8001478:	4817      	ldr	r0, [pc, #92]	; (80014d8 <MX_TIM4_Init+0x100>)
 800147a:	f004 f8e1 	bl	8005640 <HAL_TIMEx_MasterConfigSynchronization>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001484:	f000 f8c2 	bl	800160c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001488:	2360      	movs	r3, #96	; 0x60
 800148a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001490:	2300      	movs	r3, #0
 8001492:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001494:	2300      	movs	r3, #0
 8001496:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001498:	463b      	mov	r3, r7
 800149a:	2204      	movs	r2, #4
 800149c:	4619      	mov	r1, r3
 800149e:	480e      	ldr	r0, [pc, #56]	; (80014d8 <MX_TIM4_Init+0x100>)
 80014a0:	f003 fa8c 	bl	80049bc <HAL_TIM_PWM_ConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80014aa:	f000 f8af 	bl	800160c <Error_Handler>
  }
  sConfigOC.Pulse = 255;
 80014ae:	23ff      	movs	r3, #255	; 0xff
 80014b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014b2:	463b      	mov	r3, r7
 80014b4:	2208      	movs	r2, #8
 80014b6:	4619      	mov	r1, r3
 80014b8:	4807      	ldr	r0, [pc, #28]	; (80014d8 <MX_TIM4_Init+0x100>)
 80014ba:	f003 fa7f 	bl	80049bc <HAL_TIM_PWM_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 80014c4:	f000 f8a2 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80014c8:	4803      	ldr	r0, [pc, #12]	; (80014d8 <MX_TIM4_Init+0x100>)
 80014ca:	f000 f94b 	bl	8001764 <HAL_TIM_MspPostInit>

}
 80014ce:	bf00      	nop
 80014d0:	3738      	adds	r7, #56	; 0x38
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000250 	.word	0x20000250
 80014dc:	40000800 	.word	0x40000800

080014e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e4:	4b14      	ldr	r3, [pc, #80]	; (8001538 <MX_USART2_UART_Init+0x58>)
 80014e6:	4a15      	ldr	r2, [pc, #84]	; (800153c <MX_USART2_UART_Init+0x5c>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <MX_USART2_UART_Init+0x58>)
 80014ec:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80014f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b11      	ldr	r3, [pc, #68]	; (8001538 <MX_USART2_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <MX_USART2_UART_Init+0x58>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <MX_USART2_UART_Init+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <MX_USART2_UART_Init+0x58>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <MX_USART2_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <MX_USART2_UART_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <MX_USART2_UART_Init+0x58>)
 8001518:	2200      	movs	r2, #0
 800151a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <MX_USART2_UART_Init+0x58>)
 800151e:	2200      	movs	r2, #0
 8001520:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001522:	4805      	ldr	r0, [pc, #20]	; (8001538 <MX_USART2_UART_Init+0x58>)
 8001524:	f004 f918 	bl	8005758 <HAL_UART_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800152e:	f000 f86d 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000029c 	.word	0x2000029c
 800153c:	40004400 	.word	0x40004400

08001540 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08a      	sub	sp, #40	; 0x28
 8001544:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
 8001554:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001556:	4b2b      	ldr	r3, [pc, #172]	; (8001604 <MX_GPIO_Init+0xc4>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	4a2a      	ldr	r2, [pc, #168]	; (8001604 <MX_GPIO_Init+0xc4>)
 800155c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001560:	6153      	str	r3, [r2, #20]
 8001562:	4b28      	ldr	r3, [pc, #160]	; (8001604 <MX_GPIO_Init+0xc4>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800156e:	4b25      	ldr	r3, [pc, #148]	; (8001604 <MX_GPIO_Init+0xc4>)
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	4a24      	ldr	r2, [pc, #144]	; (8001604 <MX_GPIO_Init+0xc4>)
 8001574:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001578:	6153      	str	r3, [r2, #20]
 800157a:	4b22      	ldr	r3, [pc, #136]	; (8001604 <MX_GPIO_Init+0xc4>)
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	4b1f      	ldr	r3, [pc, #124]	; (8001604 <MX_GPIO_Init+0xc4>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <MX_GPIO_Init+0xc4>)
 800158c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001590:	6153      	str	r3, [r2, #20]
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <MX_GPIO_Init+0xc4>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <MX_GPIO_Init+0xc4>)
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	4a18      	ldr	r2, [pc, #96]	; (8001604 <MX_GPIO_Init+0xc4>)
 80015a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a8:	6153      	str	r3, [r2, #20]
 80015aa:	4b16      	ldr	r3, [pc, #88]	; (8001604 <MX_GPIO_Init+0xc4>)
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2120      	movs	r1, #32
 80015ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015be:	f000 fd6b 	bl	8002098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015d2:	f107 0314 	add.w	r3, r7, #20
 80015d6:	4619      	mov	r1, r3
 80015d8:	480b      	ldr	r0, [pc, #44]	; (8001608 <MX_GPIO_Init+0xc8>)
 80015da:	f000 fbd3 	bl	8001d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015de:	2320      	movs	r3, #32
 80015e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	4619      	mov	r1, r3
 80015f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015f8:	f000 fbc4 	bl	8001d84 <HAL_GPIO_Init>

}
 80015fc:	bf00      	nop
 80015fe:	3728      	adds	r7, #40	; 0x28
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40021000 	.word	0x40021000
 8001608:	48000800 	.word	0x48000800

0800160c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001610:	b672      	cpsid	i
}
 8001612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001614:	e7fe      	b.n	8001614 <Error_Handler+0x8>
	...

08001618 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161e:	4b0f      	ldr	r3, [pc, #60]	; (800165c <HAL_MspInit+0x44>)
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	4a0e      	ldr	r2, [pc, #56]	; (800165c <HAL_MspInit+0x44>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	6193      	str	r3, [r2, #24]
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <HAL_MspInit+0x44>)
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <HAL_MspInit+0x44>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	4a08      	ldr	r2, [pc, #32]	; (800165c <HAL_MspInit+0x44>)
 800163c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001640:	61d3      	str	r3, [r2, #28]
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <HAL_MspInit+0x44>)
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800164e:	2007      	movs	r0, #7
 8001650:	f000 fb64 	bl	8001d1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40021000 	.word	0x40021000

08001660 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	; 0x28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a26      	ldr	r2, [pc, #152]	; (8001718 <HAL_I2C_MspInit+0xb8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d145      	bne.n	800170e <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001682:	4b26      	ldr	r3, [pc, #152]	; (800171c <HAL_I2C_MspInit+0xbc>)
 8001684:	695b      	ldr	r3, [r3, #20]
 8001686:	4a25      	ldr	r2, [pc, #148]	; (800171c <HAL_I2C_MspInit+0xbc>)
 8001688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800168c:	6153      	str	r3, [r2, #20]
 800168e:	4b23      	ldr	r3, [pc, #140]	; (800171c <HAL_I2C_MspInit+0xbc>)
 8001690:	695b      	ldr	r3, [r3, #20]
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	613b      	str	r3, [r7, #16]
 8001698:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169a:	4b20      	ldr	r3, [pc, #128]	; (800171c <HAL_I2C_MspInit+0xbc>)
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	4a1f      	ldr	r2, [pc, #124]	; (800171c <HAL_I2C_MspInit+0xbc>)
 80016a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016a4:	6153      	str	r3, [r2, #20]
 80016a6:	4b1d      	ldr	r3, [pc, #116]	; (800171c <HAL_I2C_MspInit+0xbc>)
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b8:	2312      	movs	r3, #18
 80016ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c0:	2303      	movs	r3, #3
 80016c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016c4:	2304      	movs	r3, #4
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016d2:	f000 fb57 	bl	8001d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016d6:	2380      	movs	r3, #128	; 0x80
 80016d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016da:	2312      	movs	r3, #18
 80016dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016e6:	2304      	movs	r3, #4
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	480b      	ldr	r0, [pc, #44]	; (8001720 <HAL_I2C_MspInit+0xc0>)
 80016f2:	f000 fb47 	bl	8001d84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016f6:	4b09      	ldr	r3, [pc, #36]	; (800171c <HAL_I2C_MspInit+0xbc>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a08      	ldr	r2, [pc, #32]	; (800171c <HAL_I2C_MspInit+0xbc>)
 80016fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b06      	ldr	r3, [pc, #24]	; (800171c <HAL_I2C_MspInit+0xbc>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800170e:	bf00      	nop
 8001710:	3728      	adds	r7, #40	; 0x28
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40005400 	.word	0x40005400
 800171c:	40021000 	.word	0x40021000
 8001720:	48000400 	.word	0x48000400

08001724 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a0a      	ldr	r2, [pc, #40]	; (800175c <HAL_TIM_Base_MspInit+0x38>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d10b      	bne.n	800174e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001736:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <HAL_TIM_Base_MspInit+0x3c>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	4a09      	ldr	r2, [pc, #36]	; (8001760 <HAL_TIM_Base_MspInit+0x3c>)
 800173c:	f043 0304 	orr.w	r3, r3, #4
 8001740:	61d3      	str	r3, [r2, #28]
 8001742:	4b07      	ldr	r3, [pc, #28]	; (8001760 <HAL_TIM_Base_MspInit+0x3c>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	f003 0304 	and.w	r3, r3, #4
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800174e:	bf00      	nop
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40000800 	.word	0x40000800
 8001760:	40021000 	.word	0x40021000

08001764 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08a      	sub	sp, #40	; 0x28
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a20      	ldr	r2, [pc, #128]	; (8001804 <HAL_TIM_MspPostInit+0xa0>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d13a      	bne.n	80017fc <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	4b20      	ldr	r3, [pc, #128]	; (8001808 <HAL_TIM_MspPostInit+0xa4>)
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	4a1f      	ldr	r2, [pc, #124]	; (8001808 <HAL_TIM_MspPostInit+0xa4>)
 800178c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001790:	6153      	str	r3, [r2, #20]
 8001792:	4b1d      	ldr	r3, [pc, #116]	; (8001808 <HAL_TIM_MspPostInit+0xa4>)
 8001794:	695b      	ldr	r3, [r3, #20]
 8001796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800179e:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <HAL_TIM_MspPostInit+0xa4>)
 80017a0:	695b      	ldr	r3, [r3, #20]
 80017a2:	4a19      	ldr	r2, [pc, #100]	; (8001808 <HAL_TIM_MspPostInit+0xa4>)
 80017a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017a8:	6153      	str	r3, [r2, #20]
 80017aa:	4b17      	ldr	r3, [pc, #92]	; (8001808 <HAL_TIM_MspPostInit+0xa4>)
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PA12     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80017b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80017c8:	230a      	movs	r3, #10
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d6:	f000 fad5 	bl	8001d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e8:	2300      	movs	r3, #0
 80017ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80017ec:	2302      	movs	r3, #2
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	4619      	mov	r1, r3
 80017f6:	4805      	ldr	r0, [pc, #20]	; (800180c <HAL_TIM_MspPostInit+0xa8>)
 80017f8:	f000 fac4 	bl	8001d84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80017fc:	bf00      	nop
 80017fe:	3728      	adds	r7, #40	; 0x28
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40000800 	.word	0x40000800
 8001808:	40021000 	.word	0x40021000
 800180c:	48000400 	.word	0x48000400

08001810 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08a      	sub	sp, #40	; 0x28
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a17      	ldr	r2, [pc, #92]	; (800188c <HAL_UART_MspInit+0x7c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d128      	bne.n	8001884 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001832:	4b17      	ldr	r3, [pc, #92]	; (8001890 <HAL_UART_MspInit+0x80>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	4a16      	ldr	r2, [pc, #88]	; (8001890 <HAL_UART_MspInit+0x80>)
 8001838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800183c:	61d3      	str	r3, [r2, #28]
 800183e:	4b14      	ldr	r3, [pc, #80]	; (8001890 <HAL_UART_MspInit+0x80>)
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <HAL_UART_MspInit+0x80>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	4a10      	ldr	r2, [pc, #64]	; (8001890 <HAL_UART_MspInit+0x80>)
 8001850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001854:	6153      	str	r3, [r2, #20]
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <HAL_UART_MspInit+0x80>)
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001862:	230c      	movs	r3, #12
 8001864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001872:	2307      	movs	r3, #7
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001880:	f000 fa80 	bl	8001d84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001884:	bf00      	nop
 8001886:	3728      	adds	r7, #40	; 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40004400 	.word	0x40004400
 8001890:	40021000 	.word	0x40021000

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <NMI_Handler+0x4>

0800189a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800189e:	e7fe      	b.n	800189e <HardFault_Handler+0x4>

080018a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <MemManage_Handler+0x4>

080018a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018aa:	e7fe      	b.n	80018aa <BusFault_Handler+0x4>

080018ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <UsageFault_Handler+0x4>

080018b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e0:	f000 f94a 	bl	8001b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
	return 1;
 80018ec:	2301      	movs	r3, #1
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_kill>:

int _kill(int pid, int sig)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001902:	f004 fbeb 	bl	80060dc <__errno>
 8001906:	4603      	mov	r3, r0
 8001908:	2216      	movs	r2, #22
 800190a:	601a      	str	r2, [r3, #0]
	return -1;
 800190c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <_exit>:

void _exit (int status)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff ffe7 	bl	80018f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800192a:	e7fe      	b.n	800192a <_exit+0x12>

0800192c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
 800193c:	e00a      	b.n	8001954 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800193e:	f3af 8000 	nop.w
 8001942:	4601      	mov	r1, r0
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	60ba      	str	r2, [r7, #8]
 800194a:	b2ca      	uxtb	r2, r1
 800194c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	429a      	cmp	r2, r3
 800195a:	dbf0      	blt.n	800193e <_read+0x12>
	}

return len;
 800195c:	687b      	ldr	r3, [r7, #4]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b086      	sub	sp, #24
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	e009      	b.n	800198c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	60ba      	str	r2, [r7, #8]
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff faf9 	bl	8000f78 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf1      	blt.n	8001978 <_write+0x12>
	}
	return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_close>:

int _close(int file)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
	return -1;
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019c6:	605a      	str	r2, [r3, #4]
	return 0;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <_isatty>:

int _isatty(int file)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
	return 1;
 80019de:	2301      	movs	r3, #1
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
	return 0;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a10:	4a14      	ldr	r2, [pc, #80]	; (8001a64 <_sbrk+0x5c>)
 8001a12:	4b15      	ldr	r3, [pc, #84]	; (8001a68 <_sbrk+0x60>)
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a1c:	4b13      	ldr	r3, [pc, #76]	; (8001a6c <_sbrk+0x64>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d102      	bne.n	8001a2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a24:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <_sbrk+0x64>)
 8001a26:	4a12      	ldr	r2, [pc, #72]	; (8001a70 <_sbrk+0x68>)
 8001a28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a2a:	4b10      	ldr	r3, [pc, #64]	; (8001a6c <_sbrk+0x64>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d207      	bcs.n	8001a48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a38:	f004 fb50 	bl	80060dc <__errno>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	220c      	movs	r2, #12
 8001a40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a42:	f04f 33ff 	mov.w	r3, #4294967295
 8001a46:	e009      	b.n	8001a5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <_sbrk+0x64>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <_sbrk+0x64>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4413      	add	r3, r2
 8001a56:	4a05      	ldr	r2, [pc, #20]	; (8001a6c <_sbrk+0x64>)
 8001a58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20010000 	.word	0x20010000
 8001a68:	00000400 	.word	0x00000400
 8001a6c:	20000518 	.word	0x20000518
 8001a70:	20000530 	.word	0x20000530

08001a74 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <SystemInit+0x20>)
 8001a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a7e:	4a05      	ldr	r2, [pc, #20]	; (8001a94 <SystemInit+0x20>)
 8001a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ad0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a9c:	f7ff ffea 	bl	8001a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001aa0:	480c      	ldr	r0, [pc, #48]	; (8001ad4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001aa2:	490d      	ldr	r1, [pc, #52]	; (8001ad8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001aa4:	4a0d      	ldr	r2, [pc, #52]	; (8001adc <LoopForever+0xe>)
  movs r3, #0
 8001aa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa8:	e002      	b.n	8001ab0 <LoopCopyDataInit>

08001aaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aae:	3304      	adds	r3, #4

08001ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ab0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ab2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab4:	d3f9      	bcc.n	8001aaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	; (8001ae0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ab8:	4c0a      	ldr	r4, [pc, #40]	; (8001ae4 <LoopForever+0x16>)
  movs r3, #0
 8001aba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001abc:	e001      	b.n	8001ac2 <LoopFillZerobss>

08001abe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001abe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ac0:	3204      	adds	r2, #4

08001ac2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ac2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac4:	d3fb      	bcc.n	8001abe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ac6:	f004 fb0f 	bl	80060e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aca:	f7ff fa67 	bl	8000f9c <main>

08001ace <LoopForever>:

LoopForever:
    b LoopForever
 8001ace:	e7fe      	b.n	8001ace <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ad0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001adc:	0800a654 	.word	0x0800a654
  ldr r2, =_sbss
 8001ae0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ae4:	20000530 	.word	0x20000530

08001ae8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ae8:	e7fe      	b.n	8001ae8 <ADC1_2_IRQHandler>
	...

08001aec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af0:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_Init+0x28>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <HAL_Init+0x28>)
 8001af6:	f043 0310 	orr.w	r3, r3, #16
 8001afa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001afc:	2003      	movs	r0, #3
 8001afe:	f000 f90d 	bl	8001d1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b02:	2000      	movs	r0, #0
 8001b04:	f000 f808 	bl	8001b18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b08:	f7ff fd86 	bl	8001618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40022000 	.word	0x40022000

08001b18 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b20:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <HAL_InitTick+0x54>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <HAL_InitTick+0x58>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 f917 	bl	8001d6a <HAL_SYSTICK_Config>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e00e      	b.n	8001b64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b0f      	cmp	r3, #15
 8001b4a:	d80a      	bhi.n	8001b62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	f04f 30ff 	mov.w	r0, #4294967295
 8001b54:	f000 f8ed 	bl	8001d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b58:	4a06      	ldr	r2, [pc, #24]	; (8001b74 <HAL_InitTick+0x5c>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e000      	b.n	8001b64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000004 	.word	0x20000004
 8001b70:	2000000c 	.word	0x2000000c
 8001b74:	20000008 	.word	0x20000008

08001b78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <HAL_IncTick+0x20>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <HAL_IncTick+0x24>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4413      	add	r3, r2
 8001b88:	4a04      	ldr	r2, [pc, #16]	; (8001b9c <HAL_IncTick+0x24>)
 8001b8a:	6013      	str	r3, [r2, #0]
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	2000000c 	.word	0x2000000c
 8001b9c:	2000051c 	.word	0x2000051c

08001ba0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ba4:	4b03      	ldr	r3, [pc, #12]	; (8001bb4 <HAL_GetTick+0x14>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	2000051c 	.word	0x2000051c

08001bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <__NVIC_SetPriorityGrouping+0x44>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bea:	4a04      	ldr	r2, [pc, #16]	; (8001bfc <__NVIC_SetPriorityGrouping+0x44>)
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	60d3      	str	r3, [r2, #12]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c04:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <__NVIC_GetPriorityGrouping+0x18>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	f003 0307 	and.w	r3, r3, #7
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	6039      	str	r1, [r7, #0]
 8001c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	db0a      	blt.n	8001c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	490c      	ldr	r1, [pc, #48]	; (8001c68 <__NVIC_SetPriority+0x4c>)
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	0112      	lsls	r2, r2, #4
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	440b      	add	r3, r1
 8001c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c44:	e00a      	b.n	8001c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4908      	ldr	r1, [pc, #32]	; (8001c6c <__NVIC_SetPriority+0x50>)
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	f003 030f 	and.w	r3, r3, #15
 8001c52:	3b04      	subs	r3, #4
 8001c54:	0112      	lsls	r2, r2, #4
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	440b      	add	r3, r1
 8001c5a:	761a      	strb	r2, [r3, #24]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr
 8001c68:	e000e100 	.word	0xe000e100
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b089      	sub	sp, #36	; 0x24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f1c3 0307 	rsb	r3, r3, #7
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	bf28      	it	cs
 8001c8e:	2304      	movcs	r3, #4
 8001c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3304      	adds	r3, #4
 8001c96:	2b06      	cmp	r3, #6
 8001c98:	d902      	bls.n	8001ca0 <NVIC_EncodePriority+0x30>
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3b03      	subs	r3, #3
 8001c9e:	e000      	b.n	8001ca2 <NVIC_EncodePriority+0x32>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43da      	mvns	r2, r3
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	401a      	ands	r2, r3
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc2:	43d9      	mvns	r1, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc8:	4313      	orrs	r3, r2
         );
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3724      	adds	r7, #36	; 0x24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ce8:	d301      	bcc.n	8001cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cea:	2301      	movs	r3, #1
 8001cec:	e00f      	b.n	8001d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cee:	4a0a      	ldr	r2, [pc, #40]	; (8001d18 <SysTick_Config+0x40>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cf6:	210f      	movs	r1, #15
 8001cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cfc:	f7ff ff8e 	bl	8001c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d00:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <SysTick_Config+0x40>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d06:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <SysTick_Config+0x40>)
 8001d08:	2207      	movs	r2, #7
 8001d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	e000e010 	.word	0xe000e010

08001d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff ff47 	bl	8001bb8 <__NVIC_SetPriorityGrouping>
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b086      	sub	sp, #24
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	4603      	mov	r3, r0
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
 8001d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d44:	f7ff ff5c 	bl	8001c00 <__NVIC_GetPriorityGrouping>
 8001d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	68b9      	ldr	r1, [r7, #8]
 8001d4e:	6978      	ldr	r0, [r7, #20]
 8001d50:	f7ff ff8e 	bl	8001c70 <NVIC_EncodePriority>
 8001d54:	4602      	mov	r2, r0
 8001d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d5a:	4611      	mov	r1, r2
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff ff5d 	bl	8001c1c <__NVIC_SetPriority>
}
 8001d62:	bf00      	nop
 8001d64:	3718      	adds	r7, #24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff ffb0 	bl	8001cd8 <SysTick_Config>
 8001d78:	4603      	mov	r3, r0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d92:	e160      	b.n	8002056 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	2101      	movs	r1, #1
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001da0:	4013      	ands	r3, r2
 8001da2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 8152 	beq.w	8002050 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f003 0303 	and.w	r3, r3, #3
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d005      	beq.n	8001dc4 <HAL_GPIO_Init+0x40>
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d130      	bne.n	8001e26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	2203      	movs	r2, #3
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	091b      	lsrs	r3, r3, #4
 8001e10:	f003 0201 	and.w	r2, r3, #1
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	2b03      	cmp	r3, #3
 8001e30:	d017      	beq.n	8001e62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	43db      	mvns	r3, r3
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4013      	ands	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 0303 	and.w	r3, r3, #3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d123      	bne.n	8001eb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	08da      	lsrs	r2, r3, #3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	3208      	adds	r2, #8
 8001e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	f003 0307 	and.w	r3, r3, #7
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	220f      	movs	r2, #15
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	691a      	ldr	r2, [r3, #16]
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	08da      	lsrs	r2, r3, #3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	3208      	adds	r2, #8
 8001eb0:	6939      	ldr	r1, [r7, #16]
 8001eb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f003 0203 	and.w	r2, r3, #3
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 80ac 	beq.w	8002050 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef8:	4b5e      	ldr	r3, [pc, #376]	; (8002074 <HAL_GPIO_Init+0x2f0>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a5d      	ldr	r2, [pc, #372]	; (8002074 <HAL_GPIO_Init+0x2f0>)
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b5b      	ldr	r3, [pc, #364]	; (8002074 <HAL_GPIO_Init+0x2f0>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f10:	4a59      	ldr	r2, [pc, #356]	; (8002078 <HAL_GPIO_Init+0x2f4>)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	089b      	lsrs	r3, r3, #2
 8001f16:	3302      	adds	r3, #2
 8001f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f003 0303 	and.w	r3, r3, #3
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	220f      	movs	r2, #15
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4013      	ands	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f3a:	d025      	beq.n	8001f88 <HAL_GPIO_Init+0x204>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a4f      	ldr	r2, [pc, #316]	; (800207c <HAL_GPIO_Init+0x2f8>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d01f      	beq.n	8001f84 <HAL_GPIO_Init+0x200>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a4e      	ldr	r2, [pc, #312]	; (8002080 <HAL_GPIO_Init+0x2fc>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d019      	beq.n	8001f80 <HAL_GPIO_Init+0x1fc>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a4d      	ldr	r2, [pc, #308]	; (8002084 <HAL_GPIO_Init+0x300>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d013      	beq.n	8001f7c <HAL_GPIO_Init+0x1f8>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a4c      	ldr	r2, [pc, #304]	; (8002088 <HAL_GPIO_Init+0x304>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d00d      	beq.n	8001f78 <HAL_GPIO_Init+0x1f4>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a4b      	ldr	r2, [pc, #300]	; (800208c <HAL_GPIO_Init+0x308>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d007      	beq.n	8001f74 <HAL_GPIO_Init+0x1f0>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a4a      	ldr	r2, [pc, #296]	; (8002090 <HAL_GPIO_Init+0x30c>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d101      	bne.n	8001f70 <HAL_GPIO_Init+0x1ec>
 8001f6c:	2306      	movs	r3, #6
 8001f6e:	e00c      	b.n	8001f8a <HAL_GPIO_Init+0x206>
 8001f70:	2307      	movs	r3, #7
 8001f72:	e00a      	b.n	8001f8a <HAL_GPIO_Init+0x206>
 8001f74:	2305      	movs	r3, #5
 8001f76:	e008      	b.n	8001f8a <HAL_GPIO_Init+0x206>
 8001f78:	2304      	movs	r3, #4
 8001f7a:	e006      	b.n	8001f8a <HAL_GPIO_Init+0x206>
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e004      	b.n	8001f8a <HAL_GPIO_Init+0x206>
 8001f80:	2302      	movs	r3, #2
 8001f82:	e002      	b.n	8001f8a <HAL_GPIO_Init+0x206>
 8001f84:	2301      	movs	r3, #1
 8001f86:	e000      	b.n	8001f8a <HAL_GPIO_Init+0x206>
 8001f88:	2300      	movs	r3, #0
 8001f8a:	697a      	ldr	r2, [r7, #20]
 8001f8c:	f002 0203 	and.w	r2, r2, #3
 8001f90:	0092      	lsls	r2, r2, #2
 8001f92:	4093      	lsls	r3, r2
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f9a:	4937      	ldr	r1, [pc, #220]	; (8002078 <HAL_GPIO_Init+0x2f4>)
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	3302      	adds	r3, #2
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fa8:	4b3a      	ldr	r3, [pc, #232]	; (8002094 <HAL_GPIO_Init+0x310>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fcc:	4a31      	ldr	r2, [pc, #196]	; (8002094 <HAL_GPIO_Init+0x310>)
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fd2:	4b30      	ldr	r3, [pc, #192]	; (8002094 <HAL_GPIO_Init+0x310>)
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ff6:	4a27      	ldr	r2, [pc, #156]	; (8002094 <HAL_GPIO_Init+0x310>)
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ffc:	4b25      	ldr	r3, [pc, #148]	; (8002094 <HAL_GPIO_Init+0x310>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	43db      	mvns	r3, r3
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	4013      	ands	r3, r2
 800200a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002020:	4a1c      	ldr	r2, [pc, #112]	; (8002094 <HAL_GPIO_Init+0x310>)
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002026:	4b1b      	ldr	r3, [pc, #108]	; (8002094 <HAL_GPIO_Init+0x310>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	43db      	mvns	r3, r3
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	4013      	ands	r3, r2
 8002034:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4313      	orrs	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800204a:	4a12      	ldr	r2, [pc, #72]	; (8002094 <HAL_GPIO_Init+0x310>)
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	3301      	adds	r3, #1
 8002054:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	fa22 f303 	lsr.w	r3, r2, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	f47f ae97 	bne.w	8001d94 <HAL_GPIO_Init+0x10>
  }
}
 8002066:	bf00      	nop
 8002068:	bf00      	nop
 800206a:	371c      	adds	r7, #28
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	40021000 	.word	0x40021000
 8002078:	40010000 	.word	0x40010000
 800207c:	48000400 	.word	0x48000400
 8002080:	48000800 	.word	0x48000800
 8002084:	48000c00 	.word	0x48000c00
 8002088:	48001000 	.word	0x48001000
 800208c:	48001400 	.word	0x48001400
 8002090:	48001800 	.word	0x48001800
 8002094:	40010400 	.word	0x40010400

08002098 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	460b      	mov	r3, r1
 80020a2:	807b      	strh	r3, [r7, #2]
 80020a4:	4613      	mov	r3, r2
 80020a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020a8:	787b      	ldrb	r3, [r7, #1]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020ae:	887a      	ldrh	r2, [r7, #2]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020b4:	e002      	b.n	80020bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020b6:	887a      	ldrh	r2, [r7, #2]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e081      	b.n	80021de <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d106      	bne.n	80020f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff fab6 	bl	8001660 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2224      	movs	r2, #36	; 0x24
 80020f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0201 	bic.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002118:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002128:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d107      	bne.n	8002142 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	e006      	b.n	8002150 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689a      	ldr	r2, [r3, #8]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800214e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	2b02      	cmp	r3, #2
 8002156:	d104      	bne.n	8002162 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002160:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002170:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002174:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002184:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	430a      	orrs	r2, r1
 800219e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	69d9      	ldr	r1, [r3, #28]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1a      	ldr	r2, [r3, #32]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 0201 	orr.w	r2, r2, #1
 80021be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2220      	movs	r2, #32
 80021ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b088      	sub	sp, #32
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	4608      	mov	r0, r1
 80021f2:	4611      	mov	r1, r2
 80021f4:	461a      	mov	r2, r3
 80021f6:	4603      	mov	r3, r0
 80021f8:	817b      	strh	r3, [r7, #10]
 80021fa:	460b      	mov	r3, r1
 80021fc:	813b      	strh	r3, [r7, #8]
 80021fe:	4613      	mov	r3, r2
 8002200:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b20      	cmp	r3, #32
 800220c:	f040 80f9 	bne.w	8002402 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002210:	6a3b      	ldr	r3, [r7, #32]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d002      	beq.n	800221c <HAL_I2C_Mem_Write+0x34>
 8002216:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002218:	2b00      	cmp	r3, #0
 800221a:	d105      	bne.n	8002228 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002222:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0ed      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800222e:	2b01      	cmp	r3, #1
 8002230:	d101      	bne.n	8002236 <HAL_I2C_Mem_Write+0x4e>
 8002232:	2302      	movs	r3, #2
 8002234:	e0e6      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2201      	movs	r2, #1
 800223a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800223e:	f7ff fcaf 	bl	8001ba0 <HAL_GetTick>
 8002242:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	2319      	movs	r3, #25
 800224a:	2201      	movs	r2, #1
 800224c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 fac3 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0d1      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2221      	movs	r2, #33	; 0x21
 8002264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2240      	movs	r2, #64	; 0x40
 800226c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6a3a      	ldr	r2, [r7, #32]
 800227a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002280:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002288:	88f8      	ldrh	r0, [r7, #6]
 800228a:	893a      	ldrh	r2, [r7, #8]
 800228c:	8979      	ldrh	r1, [r7, #10]
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	9301      	str	r3, [sp, #4]
 8002292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002294:	9300      	str	r3, [sp, #0]
 8002296:	4603      	mov	r3, r0
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f000 f9d3 	bl	8002644 <I2C_RequestMemoryWrite>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e0a9      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	2bff      	cmp	r3, #255	; 0xff
 80022b8:	d90e      	bls.n	80022d8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	22ff      	movs	r2, #255	; 0xff
 80022be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	8979      	ldrh	r1, [r7, #10]
 80022c8:	2300      	movs	r3, #0
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 fc3d 	bl	8002b50 <I2C_TransferConfig>
 80022d6:	e00f      	b.n	80022f8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022dc:	b29a      	uxth	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	8979      	ldrh	r1, [r7, #10]
 80022ea:	2300      	movs	r3, #0
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f000 fc2c 	bl	8002b50 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 fabc 	bl	800287a <I2C_WaitOnTXISFlagUntilTimeout>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e07b      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	781a      	ldrb	r2, [r3, #0]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002326:	b29b      	uxth	r3, r3
 8002328:	3b01      	subs	r3, #1
 800232a:	b29a      	uxth	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002334:	3b01      	subs	r3, #1
 8002336:	b29a      	uxth	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002340:	b29b      	uxth	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	d034      	beq.n	80023b0 <HAL_I2C_Mem_Write+0x1c8>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234a:	2b00      	cmp	r3, #0
 800234c:	d130      	bne.n	80023b0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002354:	2200      	movs	r2, #0
 8002356:	2180      	movs	r1, #128	; 0x80
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f000 fa3f 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e04d      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236c:	b29b      	uxth	r3, r3
 800236e:	2bff      	cmp	r3, #255	; 0xff
 8002370:	d90e      	bls.n	8002390 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	22ff      	movs	r2, #255	; 0xff
 8002376:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237c:	b2da      	uxtb	r2, r3
 800237e:	8979      	ldrh	r1, [r7, #10]
 8002380:	2300      	movs	r3, #0
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f000 fbe1 	bl	8002b50 <I2C_TransferConfig>
 800238e:	e00f      	b.n	80023b0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002394:	b29a      	uxth	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	8979      	ldrh	r1, [r7, #10]
 80023a2:	2300      	movs	r3, #0
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 fbd0 	bl	8002b50 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d19e      	bne.n	80022f8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ba:	697a      	ldr	r2, [r7, #20]
 80023bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 faa2 	bl	8002908 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e01a      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2220      	movs	r2, #32
 80023d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6859      	ldr	r1, [r3, #4]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_I2C_Mem_Write+0x224>)
 80023e2:	400b      	ands	r3, r1
 80023e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	e000      	b.n	8002404 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002402:	2302      	movs	r3, #2
  }
}
 8002404:	4618      	mov	r0, r3
 8002406:	3718      	adds	r7, #24
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	fe00e800 	.word	0xfe00e800

08002410 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af02      	add	r7, sp, #8
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	4608      	mov	r0, r1
 800241a:	4611      	mov	r1, r2
 800241c:	461a      	mov	r2, r3
 800241e:	4603      	mov	r3, r0
 8002420:	817b      	strh	r3, [r7, #10]
 8002422:	460b      	mov	r3, r1
 8002424:	813b      	strh	r3, [r7, #8]
 8002426:	4613      	mov	r3, r2
 8002428:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b20      	cmp	r3, #32
 8002434:	f040 80fd 	bne.w	8002632 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <HAL_I2C_Mem_Read+0x34>
 800243e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002440:	2b00      	cmp	r3, #0
 8002442:	d105      	bne.n	8002450 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f44f 7200 	mov.w	r2, #512	; 0x200
 800244a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0f1      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002456:	2b01      	cmp	r3, #1
 8002458:	d101      	bne.n	800245e <HAL_I2C_Mem_Read+0x4e>
 800245a:	2302      	movs	r3, #2
 800245c:	e0ea      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002466:	f7ff fb9b 	bl	8001ba0 <HAL_GetTick>
 800246a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2319      	movs	r3, #25
 8002472:	2201      	movs	r2, #1
 8002474:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 f9af 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e0d5      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2222      	movs	r2, #34	; 0x22
 800248c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2240      	movs	r2, #64	; 0x40
 8002494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6a3a      	ldr	r2, [r7, #32]
 80024a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80024a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024b0:	88f8      	ldrh	r0, [r7, #6]
 80024b2:	893a      	ldrh	r2, [r7, #8]
 80024b4:	8979      	ldrh	r1, [r7, #10]
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	9301      	str	r3, [sp, #4]
 80024ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	4603      	mov	r3, r0
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f000 f913 	bl	80026ec <I2C_RequestMemoryRead>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d005      	beq.n	80024d8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e0ad      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024dc:	b29b      	uxth	r3, r3
 80024de:	2bff      	cmp	r3, #255	; 0xff
 80024e0:	d90e      	bls.n	8002500 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	22ff      	movs	r2, #255	; 0xff
 80024e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	8979      	ldrh	r1, [r7, #10]
 80024f0:	4b52      	ldr	r3, [pc, #328]	; (800263c <HAL_I2C_Mem_Read+0x22c>)
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 fb29 	bl	8002b50 <I2C_TransferConfig>
 80024fe:	e00f      	b.n	8002520 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002504:	b29a      	uxth	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800250e:	b2da      	uxtb	r2, r3
 8002510:	8979      	ldrh	r1, [r7, #10]
 8002512:	4b4a      	ldr	r3, [pc, #296]	; (800263c <HAL_I2C_Mem_Read+0x22c>)
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fb18 	bl	8002b50 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002526:	2200      	movs	r2, #0
 8002528:	2104      	movs	r1, #4
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f000 f956 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e07c      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002556:	3b01      	subs	r3, #1
 8002558:	b29a      	uxth	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002562:	b29b      	uxth	r3, r3
 8002564:	3b01      	subs	r3, #1
 8002566:	b29a      	uxth	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002570:	b29b      	uxth	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d034      	beq.n	80025e0 <HAL_I2C_Mem_Read+0x1d0>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800257a:	2b00      	cmp	r3, #0
 800257c:	d130      	bne.n	80025e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002584:	2200      	movs	r2, #0
 8002586:	2180      	movs	r1, #128	; 0x80
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 f927 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e04d      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800259c:	b29b      	uxth	r3, r3
 800259e:	2bff      	cmp	r3, #255	; 0xff
 80025a0:	d90e      	bls.n	80025c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	22ff      	movs	r2, #255	; 0xff
 80025a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	8979      	ldrh	r1, [r7, #10]
 80025b0:	2300      	movs	r3, #0
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f000 fac9 	bl	8002b50 <I2C_TransferConfig>
 80025be:	e00f      	b.n	80025e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	8979      	ldrh	r1, [r7, #10]
 80025d2:	2300      	movs	r3, #0
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 fab8 	bl	8002b50 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d19a      	bne.n	8002520 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f000 f98a 	bl	8002908 <I2C_WaitOnSTOPFlagUntilTimeout>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e01a      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2220      	movs	r2, #32
 8002604:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6859      	ldr	r1, [r3, #4]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_I2C_Mem_Read+0x230>)
 8002612:	400b      	ands	r3, r1
 8002614:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2220      	movs	r2, #32
 800261a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	e000      	b.n	8002634 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002632:	2302      	movs	r3, #2
  }
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	80002400 	.word	0x80002400
 8002640:	fe00e800 	.word	0xfe00e800

08002644 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af02      	add	r7, sp, #8
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	4608      	mov	r0, r1
 800264e:	4611      	mov	r1, r2
 8002650:	461a      	mov	r2, r3
 8002652:	4603      	mov	r3, r0
 8002654:	817b      	strh	r3, [r7, #10]
 8002656:	460b      	mov	r3, r1
 8002658:	813b      	strh	r3, [r7, #8]
 800265a:	4613      	mov	r3, r2
 800265c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800265e:	88fb      	ldrh	r3, [r7, #6]
 8002660:	b2da      	uxtb	r2, r3
 8002662:	8979      	ldrh	r1, [r7, #10]
 8002664:	4b20      	ldr	r3, [pc, #128]	; (80026e8 <I2C_RequestMemoryWrite+0xa4>)
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 fa6f 	bl	8002b50 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002672:	69fa      	ldr	r2, [r7, #28]
 8002674:	69b9      	ldr	r1, [r7, #24]
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 f8ff 	bl	800287a <I2C_WaitOnTXISFlagUntilTimeout>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e02c      	b.n	80026e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002686:	88fb      	ldrh	r3, [r7, #6]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d105      	bne.n	8002698 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800268c:	893b      	ldrh	r3, [r7, #8]
 800268e:	b2da      	uxtb	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	629a      	str	r2, [r3, #40]	; 0x28
 8002696:	e015      	b.n	80026c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002698:	893b      	ldrh	r3, [r7, #8]
 800269a:	0a1b      	lsrs	r3, r3, #8
 800269c:	b29b      	uxth	r3, r3
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	69b9      	ldr	r1, [r7, #24]
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	f000 f8e5 	bl	800287a <I2C_WaitOnTXISFlagUntilTimeout>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e012      	b.n	80026e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026ba:	893b      	ldrh	r3, [r7, #8]
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	2200      	movs	r2, #0
 80026cc:	2180      	movs	r1, #128	; 0x80
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f000 f884 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e000      	b.n	80026e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	80002000 	.word	0x80002000

080026ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af02      	add	r7, sp, #8
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	4608      	mov	r0, r1
 80026f6:	4611      	mov	r1, r2
 80026f8:	461a      	mov	r2, r3
 80026fa:	4603      	mov	r3, r0
 80026fc:	817b      	strh	r3, [r7, #10]
 80026fe:	460b      	mov	r3, r1
 8002700:	813b      	strh	r3, [r7, #8]
 8002702:	4613      	mov	r3, r2
 8002704:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002706:	88fb      	ldrh	r3, [r7, #6]
 8002708:	b2da      	uxtb	r2, r3
 800270a:	8979      	ldrh	r1, [r7, #10]
 800270c:	4b20      	ldr	r3, [pc, #128]	; (8002790 <I2C_RequestMemoryRead+0xa4>)
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	2300      	movs	r3, #0
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 fa1c 	bl	8002b50 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002718:	69fa      	ldr	r2, [r7, #28]
 800271a:	69b9      	ldr	r1, [r7, #24]
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f000 f8ac 	bl	800287a <I2C_WaitOnTXISFlagUntilTimeout>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e02c      	b.n	8002786 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800272c:	88fb      	ldrh	r3, [r7, #6]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d105      	bne.n	800273e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002732:	893b      	ldrh	r3, [r7, #8]
 8002734:	b2da      	uxtb	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	629a      	str	r2, [r3, #40]	; 0x28
 800273c:	e015      	b.n	800276a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800273e:	893b      	ldrh	r3, [r7, #8]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	b29b      	uxth	r3, r3
 8002744:	b2da      	uxtb	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800274c:	69fa      	ldr	r2, [r7, #28]
 800274e:	69b9      	ldr	r1, [r7, #24]
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	f000 f892 	bl	800287a <I2C_WaitOnTXISFlagUntilTimeout>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e012      	b.n	8002786 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002760:	893b      	ldrh	r3, [r7, #8]
 8002762:	b2da      	uxtb	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	2200      	movs	r2, #0
 8002772:	2140      	movs	r1, #64	; 0x40
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f000 f831 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	80002000 	.word	0x80002000

08002794 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d103      	bne.n	80027b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2200      	movs	r2, #0
 80027b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d007      	beq.n	80027d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	699a      	ldr	r2, [r3, #24]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	619a      	str	r2, [r3, #24]
  }
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	603b      	str	r3, [r7, #0]
 80027e8:	4613      	mov	r3, r2
 80027ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027ec:	e031      	b.n	8002852 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d02d      	beq.n	8002852 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027f6:	f7ff f9d3 	bl	8001ba0 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	429a      	cmp	r2, r3
 8002804:	d302      	bcc.n	800280c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d122      	bne.n	8002852 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	4013      	ands	r3, r2
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	429a      	cmp	r2, r3
 800281a:	bf0c      	ite	eq
 800281c:	2301      	moveq	r3, #1
 800281e:	2300      	movne	r3, #0
 8002820:	b2db      	uxtb	r3, r3
 8002822:	461a      	mov	r2, r3
 8002824:	79fb      	ldrb	r3, [r7, #7]
 8002826:	429a      	cmp	r2, r3
 8002828:	d113      	bne.n	8002852 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282e:	f043 0220 	orr.w	r2, r3, #32
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2220      	movs	r2, #32
 800283a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e00f      	b.n	8002872 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	699a      	ldr	r2, [r3, #24]
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4013      	ands	r3, r2
 800285c:	68ba      	ldr	r2, [r7, #8]
 800285e:	429a      	cmp	r2, r3
 8002860:	bf0c      	ite	eq
 8002862:	2301      	moveq	r3, #1
 8002864:	2300      	movne	r3, #0
 8002866:	b2db      	uxtb	r3, r3
 8002868:	461a      	mov	r2, r3
 800286a:	79fb      	ldrb	r3, [r7, #7]
 800286c:	429a      	cmp	r2, r3
 800286e:	d0be      	beq.n	80027ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b084      	sub	sp, #16
 800287e:	af00      	add	r7, sp, #0
 8002880:	60f8      	str	r0, [r7, #12]
 8002882:	60b9      	str	r1, [r7, #8]
 8002884:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002886:	e033      	b.n	80028f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	68b9      	ldr	r1, [r7, #8]
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 f87f 	bl	8002990 <I2C_IsErrorOccurred>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e031      	b.n	8002900 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a2:	d025      	beq.n	80028f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028a4:	f7ff f97c 	bl	8001ba0 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d302      	bcc.n	80028ba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d11a      	bne.n	80028f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d013      	beq.n	80028f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028cc:	f043 0220 	orr.w	r2, r3, #32
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2220      	movs	r2, #32
 80028d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e007      	b.n	8002900 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d1c4      	bne.n	8002888 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	3710      	adds	r7, #16
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002914:	e02f      	b.n	8002976 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68b9      	ldr	r1, [r7, #8]
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 f838 	bl	8002990 <I2C_IsErrorOccurred>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e02d      	b.n	8002986 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800292a:	f7ff f939 	bl	8001ba0 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	429a      	cmp	r2, r3
 8002938:	d302      	bcc.n	8002940 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d11a      	bne.n	8002976 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	f003 0320 	and.w	r3, r3, #32
 800294a:	2b20      	cmp	r3, #32
 800294c:	d013      	beq.n	8002976 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002952:	f043 0220 	orr.w	r2, r3, #32
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e007      	b.n	8002986 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b20      	cmp	r3, #32
 8002982:	d1c8      	bne.n	8002916 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08a      	sub	sp, #40	; 0x28
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029aa:	2300      	movs	r3, #0
 80029ac:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	f003 0310 	and.w	r3, r3, #16
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d068      	beq.n	8002a8e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2210      	movs	r2, #16
 80029c2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029c4:	e049      	b.n	8002a5a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029cc:	d045      	beq.n	8002a5a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029ce:	f7ff f8e7 	bl	8001ba0 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	68ba      	ldr	r2, [r7, #8]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d302      	bcc.n	80029e4 <I2C_IsErrorOccurred+0x54>
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d13a      	bne.n	8002a5a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80029f6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	699b      	ldr	r3, [r3, #24]
 80029fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a06:	d121      	bne.n	8002a4c <I2C_IsErrorOccurred+0xbc>
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a0e:	d01d      	beq.n	8002a4c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002a10:	7cfb      	ldrb	r3, [r7, #19]
 8002a12:	2b20      	cmp	r3, #32
 8002a14:	d01a      	beq.n	8002a4c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a24:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a26:	f7ff f8bb 	bl	8001ba0 <HAL_GetTick>
 8002a2a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a2c:	e00e      	b.n	8002a4c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a2e:	f7ff f8b7 	bl	8001ba0 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b19      	cmp	r3, #25
 8002a3a:	d907      	bls.n	8002a4c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	f043 0320 	orr.w	r3, r3, #32
 8002a42:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002a4a:	e006      	b.n	8002a5a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	f003 0320 	and.w	r3, r3, #32
 8002a56:	2b20      	cmp	r3, #32
 8002a58:	d1e9      	bne.n	8002a2e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d003      	beq.n	8002a70 <I2C_IsErrorOccurred+0xe0>
 8002a68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0aa      	beq.n	80029c6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d103      	bne.n	8002a80 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	f043 0304 	orr.w	r3, r3, #4
 8002a86:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d00b      	beq.n	8002ab8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	f043 0301 	orr.w	r3, r3, #1
 8002aa6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ab0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00b      	beq.n	8002ada <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	f043 0308 	orr.w	r3, r3, #8
 8002ac8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ad2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00b      	beq.n	8002afc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	f043 0302 	orr.w	r3, r3, #2
 8002aea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002af4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002afc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01c      	beq.n	8002b3e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f7ff fe45 	bl	8002794 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6859      	ldr	r1, [r3, #4]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <I2C_IsErrorOccurred+0x1bc>)
 8002b16:	400b      	ands	r3, r1
 8002b18:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b1e:	6a3b      	ldr	r3, [r7, #32]
 8002b20:	431a      	orrs	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3728      	adds	r7, #40	; 0x28
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	fe00e800 	.word	0xfe00e800

08002b50 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	607b      	str	r3, [r7, #4]
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	817b      	strh	r3, [r7, #10]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b62:	897b      	ldrh	r3, [r7, #10]
 8002b64:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b68:	7a7b      	ldrb	r3, [r7, #9]
 8002b6a:	041b      	lsls	r3, r3, #16
 8002b6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b70:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b76:	6a3b      	ldr	r3, [r7, #32]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b7e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	0d5b      	lsrs	r3, r3, #21
 8002b8a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b8e:	4b08      	ldr	r3, [pc, #32]	; (8002bb0 <I2C_TransferConfig+0x60>)
 8002b90:	430b      	orrs	r3, r1
 8002b92:	43db      	mvns	r3, r3
 8002b94:	ea02 0103 	and.w	r1, r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	697a      	ldr	r2, [r7, #20]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ba2:	bf00      	nop
 8002ba4:	371c      	adds	r7, #28
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	03ff63ff 	.word	0x03ff63ff

08002bb4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b20      	cmp	r3, #32
 8002bc8:	d138      	bne.n	8002c3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d101      	bne.n	8002bd8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	e032      	b.n	8002c3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2224      	movs	r2, #36	; 0x24
 8002be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0201 	bic.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6819      	ldr	r1, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f042 0201 	orr.w	r2, r2, #1
 8002c26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	e000      	b.n	8002c3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c3c:	2302      	movs	r3, #2
  }
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b085      	sub	sp, #20
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
 8002c52:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d139      	bne.n	8002cd4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d101      	bne.n	8002c6e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	e033      	b.n	8002cd6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2224      	movs	r2, #36	; 0x24
 8002c7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0201 	bic.w	r2, r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c9c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	021b      	lsls	r3, r3, #8
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f042 0201 	orr.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	e000      	b.n	8002cd6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002cd4:	2302      	movs	r3, #2
  }
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cf0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002cf4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cf6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cfa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d102      	bne.n	8002d0a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	f001 b83a 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d0e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f000 816f 	beq.w	8002ffe <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002d20:	4bb5      	ldr	r3, [pc, #724]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 030c 	and.w	r3, r3, #12
 8002d28:	2b04      	cmp	r3, #4
 8002d2a:	d00c      	beq.n	8002d46 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d2c:	4bb2      	ldr	r3, [pc, #712]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f003 030c 	and.w	r3, r3, #12
 8002d34:	2b08      	cmp	r3, #8
 8002d36:	d15c      	bne.n	8002df2 <HAL_RCC_OscConfig+0x10e>
 8002d38:	4baf      	ldr	r3, [pc, #700]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d44:	d155      	bne.n	8002df2 <HAL_RCC_OscConfig+0x10e>
 8002d46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d4a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002d52:	fa93 f3a3 	rbit	r3, r3
 8002d56:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d5a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5e:	fab3 f383 	clz	r3, r3
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	095b      	lsrs	r3, r3, #5
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d102      	bne.n	8002d78 <HAL_RCC_OscConfig+0x94>
 8002d72:	4ba1      	ldr	r3, [pc, #644]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	e015      	b.n	8002da4 <HAL_RCC_OscConfig+0xc0>
 8002d78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d7c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002d8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d90:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002d94:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002da0:	4b95      	ldr	r3, [pc, #596]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002da8:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002dac:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002db0:	fa92 f2a2 	rbit	r2, r2
 8002db4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002db8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002dbc:	fab2 f282 	clz	r2, r2
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	f042 0220 	orr.w	r2, r2, #32
 8002dc6:	b2d2      	uxtb	r2, r2
 8002dc8:	f002 021f 	and.w	r2, r2, #31
 8002dcc:	2101      	movs	r1, #1
 8002dce:	fa01 f202 	lsl.w	r2, r1, r2
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 8111 	beq.w	8002ffc <HAL_RCC_OscConfig+0x318>
 8002dda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dde:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f040 8108 	bne.w	8002ffc <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	f000 bfc6 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002df2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002df6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e02:	d106      	bne.n	8002e12 <HAL_RCC_OscConfig+0x12e>
 8002e04:	4b7c      	ldr	r3, [pc, #496]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a7b      	ldr	r2, [pc, #492]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e0e:	6013      	str	r3, [r2, #0]
 8002e10:	e036      	b.n	8002e80 <HAL_RCC_OscConfig+0x19c>
 8002e12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e16:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10c      	bne.n	8002e3c <HAL_RCC_OscConfig+0x158>
 8002e22:	4b75      	ldr	r3, [pc, #468]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a74      	ldr	r2, [pc, #464]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e2c:	6013      	str	r3, [r2, #0]
 8002e2e:	4b72      	ldr	r3, [pc, #456]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a71      	ldr	r2, [pc, #452]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e38:	6013      	str	r3, [r2, #0]
 8002e3a:	e021      	b.n	8002e80 <HAL_RCC_OscConfig+0x19c>
 8002e3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e40:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e4c:	d10c      	bne.n	8002e68 <HAL_RCC_OscConfig+0x184>
 8002e4e:	4b6a      	ldr	r3, [pc, #424]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a69      	ldr	r2, [pc, #420]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e58:	6013      	str	r3, [r2, #0]
 8002e5a:	4b67      	ldr	r3, [pc, #412]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a66      	ldr	r2, [pc, #408]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e64:	6013      	str	r3, [r2, #0]
 8002e66:	e00b      	b.n	8002e80 <HAL_RCC_OscConfig+0x19c>
 8002e68:	4b63      	ldr	r3, [pc, #396]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a62      	ldr	r2, [pc, #392]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e72:	6013      	str	r3, [r2, #0]
 8002e74:	4b60      	ldr	r3, [pc, #384]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a5f      	ldr	r2, [pc, #380]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002e7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e7e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e84:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d059      	beq.n	8002f44 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e90:	f7fe fe86 	bl	8001ba0 <HAL_GetTick>
 8002e94:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e98:	e00a      	b.n	8002eb0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e9a:	f7fe fe81 	bl	8001ba0 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2b64      	cmp	r3, #100	; 0x64
 8002ea8:	d902      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	f000 bf67 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
 8002eb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002eb4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002ec4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec8:	fab3 f383 	clz	r3, r3
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	095b      	lsrs	r3, r3, #5
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	f043 0301 	orr.w	r3, r3, #1
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d102      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x1fe>
 8002edc:	4b46      	ldr	r3, [pc, #280]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	e015      	b.n	8002f0e <HAL_RCC_OscConfig+0x22a>
 8002ee2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ee6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002eee:	fa93 f3a3 	rbit	r3, r3
 8002ef2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002ef6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002efa:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002efe:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002f02:	fa93 f3a3 	rbit	r3, r3
 8002f06:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002f0a:	4b3b      	ldr	r3, [pc, #236]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f12:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002f16:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002f1a:	fa92 f2a2 	rbit	r2, r2
 8002f1e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002f22:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002f26:	fab2 f282 	clz	r2, r2
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	f042 0220 	orr.w	r2, r2, #32
 8002f30:	b2d2      	uxtb	r2, r2
 8002f32:	f002 021f 	and.w	r2, r2, #31
 8002f36:	2101      	movs	r1, #1
 8002f38:	fa01 f202 	lsl.w	r2, r1, r2
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0ab      	beq.n	8002e9a <HAL_RCC_OscConfig+0x1b6>
 8002f42:	e05c      	b.n	8002ffe <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe fe2c 	bl	8001ba0 <HAL_GetTick>
 8002f48:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f4c:	e00a      	b.n	8002f64 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f4e:	f7fe fe27 	bl	8001ba0 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b64      	cmp	r3, #100	; 0x64
 8002f5c:	d902      	bls.n	8002f64 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	f000 bf0d 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
 8002f64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f68:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002f70:	fa93 f3a3 	rbit	r3, r3
 8002f74:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002f78:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f7c:	fab3 f383 	clz	r3, r3
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	095b      	lsrs	r3, r3, #5
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d102      	bne.n	8002f96 <HAL_RCC_OscConfig+0x2b2>
 8002f90:	4b19      	ldr	r3, [pc, #100]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	e015      	b.n	8002fc2 <HAL_RCC_OscConfig+0x2de>
 8002f96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f9a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002fa2:	fa93 f3a3 	rbit	r3, r3
 8002fa6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002faa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fae:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002fb2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002fb6:	fa93 f3a3 	rbit	r3, r3
 8002fba:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	; (8002ff8 <HAL_RCC_OscConfig+0x314>)
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fc6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002fca:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002fce:	fa92 f2a2 	rbit	r2, r2
 8002fd2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002fd6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002fda:	fab2 f282 	clz	r2, r2
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	f042 0220 	orr.w	r2, r2, #32
 8002fe4:	b2d2      	uxtb	r2, r2
 8002fe6:	f002 021f 	and.w	r2, r2, #31
 8002fea:	2101      	movs	r1, #1
 8002fec:	fa01 f202 	lsl.w	r2, r1, r2
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1ab      	bne.n	8002f4e <HAL_RCC_OscConfig+0x26a>
 8002ff6:	e002      	b.n	8002ffe <HAL_RCC_OscConfig+0x31a>
 8002ff8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ffe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003002:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	f000 817f 	beq.w	8003312 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003014:	4ba7      	ldr	r3, [pc, #668]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 030c 	and.w	r3, r3, #12
 800301c:	2b00      	cmp	r3, #0
 800301e:	d00c      	beq.n	800303a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003020:	4ba4      	ldr	r3, [pc, #656]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 030c 	and.w	r3, r3, #12
 8003028:	2b08      	cmp	r3, #8
 800302a:	d173      	bne.n	8003114 <HAL_RCC_OscConfig+0x430>
 800302c:	4ba1      	ldr	r3, [pc, #644]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003034:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003038:	d16c      	bne.n	8003114 <HAL_RCC_OscConfig+0x430>
 800303a:	2302      	movs	r3, #2
 800303c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003040:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003044:	fa93 f3a3 	rbit	r3, r3
 8003048:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800304c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003050:	fab3 f383 	clz	r3, r3
 8003054:	b2db      	uxtb	r3, r3
 8003056:	095b      	lsrs	r3, r3, #5
 8003058:	b2db      	uxtb	r3, r3
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b01      	cmp	r3, #1
 8003062:	d102      	bne.n	800306a <HAL_RCC_OscConfig+0x386>
 8003064:	4b93      	ldr	r3, [pc, #588]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	e013      	b.n	8003092 <HAL_RCC_OscConfig+0x3ae>
 800306a:	2302      	movs	r3, #2
 800306c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003070:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003074:	fa93 f3a3 	rbit	r3, r3
 8003078:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800307c:	2302      	movs	r3, #2
 800307e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003082:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003086:	fa93 f3a3 	rbit	r3, r3
 800308a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800308e:	4b89      	ldr	r3, [pc, #548]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 8003090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003092:	2202      	movs	r2, #2
 8003094:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003098:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800309c:	fa92 f2a2 	rbit	r2, r2
 80030a0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80030a4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80030a8:	fab2 f282 	clz	r2, r2
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	f042 0220 	orr.w	r2, r2, #32
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	f002 021f 	and.w	r2, r2, #31
 80030b8:	2101      	movs	r1, #1
 80030ba:	fa01 f202 	lsl.w	r2, r1, r2
 80030be:	4013      	ands	r3, r2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <HAL_RCC_OscConfig+0x3f6>
 80030c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030c8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d002      	beq.n	80030da <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	f000 be52 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030da:	4b76      	ldr	r3, [pc, #472]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	21f8      	movs	r1, #248	; 0xf8
 80030f0:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f4:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80030f8:	fa91 f1a1 	rbit	r1, r1
 80030fc:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003100:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003104:	fab1 f181 	clz	r1, r1
 8003108:	b2c9      	uxtb	r1, r1
 800310a:	408b      	lsls	r3, r1
 800310c:	4969      	ldr	r1, [pc, #420]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003112:	e0fe      	b.n	8003312 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003114:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003118:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8088 	beq.w	8003236 <HAL_RCC_OscConfig+0x552>
 8003126:	2301      	movs	r3, #1
 8003128:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003130:	fa93 f3a3 	rbit	r3, r3
 8003134:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003138:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800313c:	fab3 f383 	clz	r3, r3
 8003140:	b2db      	uxtb	r3, r3
 8003142:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003146:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	461a      	mov	r2, r3
 800314e:	2301      	movs	r3, #1
 8003150:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003152:	f7fe fd25 	bl	8001ba0 <HAL_GetTick>
 8003156:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315a:	e00a      	b.n	8003172 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800315c:	f7fe fd20 	bl	8001ba0 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d902      	bls.n	8003172 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	f000 be06 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
 8003172:	2302      	movs	r3, #2
 8003174:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800317c:	fa93 f3a3 	rbit	r3, r3
 8003180:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003184:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003188:	fab3 f383 	clz	r3, r3
 800318c:	b2db      	uxtb	r3, r3
 800318e:	095b      	lsrs	r3, r3, #5
 8003190:	b2db      	uxtb	r3, r3
 8003192:	f043 0301 	orr.w	r3, r3, #1
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b01      	cmp	r3, #1
 800319a:	d102      	bne.n	80031a2 <HAL_RCC_OscConfig+0x4be>
 800319c:	4b45      	ldr	r3, [pc, #276]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	e013      	b.n	80031ca <HAL_RCC_OscConfig+0x4e6>
 80031a2:	2302      	movs	r3, #2
 80031a4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80031ac:	fa93 f3a3 	rbit	r3, r3
 80031b0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80031b4:	2302      	movs	r3, #2
 80031b6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80031ba:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80031be:	fa93 f3a3 	rbit	r3, r3
 80031c2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80031c6:	4b3b      	ldr	r3, [pc, #236]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 80031c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ca:	2202      	movs	r2, #2
 80031cc:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80031d0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80031d4:	fa92 f2a2 	rbit	r2, r2
 80031d8:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80031dc:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80031e0:	fab2 f282 	clz	r2, r2
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	f042 0220 	orr.w	r2, r2, #32
 80031ea:	b2d2      	uxtb	r2, r2
 80031ec:	f002 021f 	and.w	r2, r2, #31
 80031f0:	2101      	movs	r1, #1
 80031f2:	fa01 f202 	lsl.w	r2, r1, r2
 80031f6:	4013      	ands	r3, r2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d0af      	beq.n	800315c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031fc:	4b2d      	ldr	r3, [pc, #180]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003204:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003208:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	21f8      	movs	r1, #248	; 0xf8
 8003212:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800321a:	fa91 f1a1 	rbit	r1, r1
 800321e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003222:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003226:	fab1 f181 	clz	r1, r1
 800322a:	b2c9      	uxtb	r1, r1
 800322c:	408b      	lsls	r3, r1
 800322e:	4921      	ldr	r1, [pc, #132]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 8003230:	4313      	orrs	r3, r2
 8003232:	600b      	str	r3, [r1, #0]
 8003234:	e06d      	b.n	8003312 <HAL_RCC_OscConfig+0x62e>
 8003236:	2301      	movs	r3, #1
 8003238:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003240:	fa93 f3a3 	rbit	r3, r3
 8003244:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003248:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800324c:	fab3 f383 	clz	r3, r3
 8003250:	b2db      	uxtb	r3, r3
 8003252:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003256:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	461a      	mov	r2, r3
 800325e:	2300      	movs	r3, #0
 8003260:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003262:	f7fe fc9d 	bl	8001ba0 <HAL_GetTick>
 8003266:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326a:	e00a      	b.n	8003282 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800326c:	f7fe fc98 	bl	8001ba0 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d902      	bls.n	8003282 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	f000 bd7e 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
 8003282:	2302      	movs	r3, #2
 8003284:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800328c:	fa93 f3a3 	rbit	r3, r3
 8003290:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003294:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003298:	fab3 f383 	clz	r3, r3
 800329c:	b2db      	uxtb	r3, r3
 800329e:	095b      	lsrs	r3, r3, #5
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	f043 0301 	orr.w	r3, r3, #1
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d105      	bne.n	80032b8 <HAL_RCC_OscConfig+0x5d4>
 80032ac:	4b01      	ldr	r3, [pc, #4]	; (80032b4 <HAL_RCC_OscConfig+0x5d0>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	e016      	b.n	80032e0 <HAL_RCC_OscConfig+0x5fc>
 80032b2:	bf00      	nop
 80032b4:	40021000 	.word	0x40021000
 80032b8:	2302      	movs	r3, #2
 80032ba:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80032c2:	fa93 f3a3 	rbit	r3, r3
 80032c6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80032ca:	2302      	movs	r3, #2
 80032cc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80032d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80032d4:	fa93 f3a3 	rbit	r3, r3
 80032d8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80032dc:	4bbf      	ldr	r3, [pc, #764]	; (80035dc <HAL_RCC_OscConfig+0x8f8>)
 80032de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e0:	2202      	movs	r2, #2
 80032e2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80032e6:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80032ea:	fa92 f2a2 	rbit	r2, r2
 80032ee:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80032f2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80032f6:	fab2 f282 	clz	r2, r2
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	f042 0220 	orr.w	r2, r2, #32
 8003300:	b2d2      	uxtb	r2, r2
 8003302:	f002 021f 	and.w	r2, r2, #31
 8003306:	2101      	movs	r1, #1
 8003308:	fa01 f202 	lsl.w	r2, r1, r2
 800330c:	4013      	ands	r3, r2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1ac      	bne.n	800326c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003312:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003316:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 8113 	beq.w	800354e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003328:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800332c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d07c      	beq.n	8003432 <HAL_RCC_OscConfig+0x74e>
 8003338:	2301      	movs	r3, #1
 800333a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003342:	fa93 f3a3 	rbit	r3, r3
 8003346:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800334a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800334e:	fab3 f383 	clz	r3, r3
 8003352:	b2db      	uxtb	r3, r3
 8003354:	461a      	mov	r2, r3
 8003356:	4ba2      	ldr	r3, [pc, #648]	; (80035e0 <HAL_RCC_OscConfig+0x8fc>)
 8003358:	4413      	add	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	461a      	mov	r2, r3
 800335e:	2301      	movs	r3, #1
 8003360:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003362:	f7fe fc1d 	bl	8001ba0 <HAL_GetTick>
 8003366:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800336a:	e00a      	b.n	8003382 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800336c:	f7fe fc18 	bl	8001ba0 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d902      	bls.n	8003382 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	f000 bcfe 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
 8003382:	2302      	movs	r3, #2
 8003384:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003388:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800338c:	fa93 f2a3 	rbit	r2, r3
 8003390:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003394:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800339e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80033a2:	2202      	movs	r2, #2
 80033a4:	601a      	str	r2, [r3, #0]
 80033a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	fa93 f2a3 	rbit	r2, r3
 80033b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80033bc:	601a      	str	r2, [r3, #0]
 80033be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033c2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80033c6:	2202      	movs	r2, #2
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033ce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	fa93 f2a3 	rbit	r2, r3
 80033d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033dc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80033e0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e2:	4b7e      	ldr	r3, [pc, #504]	; (80035dc <HAL_RCC_OscConfig+0x8f8>)
 80033e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033ea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80033ee:	2102      	movs	r1, #2
 80033f0:	6019      	str	r1, [r3, #0]
 80033f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033f6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	fa93 f1a3 	rbit	r1, r3
 8003400:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003404:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003408:	6019      	str	r1, [r3, #0]
  return result;
 800340a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800340e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	fab3 f383 	clz	r3, r3
 8003418:	b2db      	uxtb	r3, r3
 800341a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800341e:	b2db      	uxtb	r3, r3
 8003420:	f003 031f 	and.w	r3, r3, #31
 8003424:	2101      	movs	r1, #1
 8003426:	fa01 f303 	lsl.w	r3, r1, r3
 800342a:	4013      	ands	r3, r2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d09d      	beq.n	800336c <HAL_RCC_OscConfig+0x688>
 8003430:	e08d      	b.n	800354e <HAL_RCC_OscConfig+0x86a>
 8003432:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003436:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800343a:	2201      	movs	r2, #1
 800343c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003442:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	fa93 f2a3 	rbit	r2, r3
 800344c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003450:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003454:	601a      	str	r2, [r3, #0]
  return result;
 8003456:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800345a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800345e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003460:	fab3 f383 	clz	r3, r3
 8003464:	b2db      	uxtb	r3, r3
 8003466:	461a      	mov	r2, r3
 8003468:	4b5d      	ldr	r3, [pc, #372]	; (80035e0 <HAL_RCC_OscConfig+0x8fc>)
 800346a:	4413      	add	r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	461a      	mov	r2, r3
 8003470:	2300      	movs	r3, #0
 8003472:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003474:	f7fe fb94 	bl	8001ba0 <HAL_GetTick>
 8003478:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800347c:	e00a      	b.n	8003494 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800347e:	f7fe fb8f 	bl	8001ba0 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d902      	bls.n	8003494 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	f000 bc75 	b.w	8003d7e <HAL_RCC_OscConfig+0x109a>
 8003494:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003498:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800349c:	2202      	movs	r2, #2
 800349e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034a4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	fa93 f2a3 	rbit	r2, r3
 80034ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034b2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80034c0:	2202      	movs	r2, #2
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	fa93 f2a3 	rbit	r2, r3
 80034d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034e0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80034e4:	2202      	movs	r2, #2
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034ec:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	fa93 f2a3 	rbit	r2, r3
 80034f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034fa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80034fe:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003500:	4b36      	ldr	r3, [pc, #216]	; (80035dc <HAL_RCC_OscConfig+0x8f8>)
 8003502:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003504:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003508:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800350c:	2102      	movs	r1, #2
 800350e:	6019      	str	r1, [r3, #0]
 8003510:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003514:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	fa93 f1a3 	rbit	r1, r3
 800351e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003522:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003526:	6019      	str	r1, [r3, #0]
  return result;
 8003528:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800352c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	fab3 f383 	clz	r3, r3
 8003536:	b2db      	uxtb	r3, r3
 8003538:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800353c:	b2db      	uxtb	r3, r3
 800353e:	f003 031f 	and.w	r3, r3, #31
 8003542:	2101      	movs	r1, #1
 8003544:	fa01 f303 	lsl.w	r3, r1, r3
 8003548:	4013      	ands	r3, r2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d197      	bne.n	800347e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800354e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003552:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0304 	and.w	r3, r3, #4
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 81a5 	beq.w	80038ae <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003564:	2300      	movs	r3, #0
 8003566:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800356a:	4b1c      	ldr	r3, [pc, #112]	; (80035dc <HAL_RCC_OscConfig+0x8f8>)
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d116      	bne.n	80035a4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003576:	4b19      	ldr	r3, [pc, #100]	; (80035dc <HAL_RCC_OscConfig+0x8f8>)
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	4a18      	ldr	r2, [pc, #96]	; (80035dc <HAL_RCC_OscConfig+0x8f8>)
 800357c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003580:	61d3      	str	r3, [r2, #28]
 8003582:	4b16      	ldr	r3, [pc, #88]	; (80035dc <HAL_RCC_OscConfig+0x8f8>)
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800358a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800358e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003598:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800359c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800359e:	2301      	movs	r3, #1
 80035a0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a4:	4b0f      	ldr	r3, [pc, #60]	; (80035e4 <HAL_RCC_OscConfig+0x900>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d121      	bne.n	80035f4 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035b0:	4b0c      	ldr	r3, [pc, #48]	; (80035e4 <HAL_RCC_OscConfig+0x900>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a0b      	ldr	r2, [pc, #44]	; (80035e4 <HAL_RCC_OscConfig+0x900>)
 80035b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ba:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035bc:	f7fe faf0 	bl	8001ba0 <HAL_GetTick>
 80035c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c4:	e010      	b.n	80035e8 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035c6:	f7fe faeb 	bl	8001ba0 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b64      	cmp	r3, #100	; 0x64
 80035d4:	d908      	bls.n	80035e8 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e3d1      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
 80035da:	bf00      	nop
 80035dc:	40021000 	.word	0x40021000
 80035e0:	10908120 	.word	0x10908120
 80035e4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e8:	4b8d      	ldr	r3, [pc, #564]	; (8003820 <HAL_RCC_OscConfig+0xb3c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0e8      	beq.n	80035c6 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d106      	bne.n	8003612 <HAL_RCC_OscConfig+0x92e>
 8003604:	4b87      	ldr	r3, [pc, #540]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	4a86      	ldr	r2, [pc, #536]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 800360a:	f043 0301 	orr.w	r3, r3, #1
 800360e:	6213      	str	r3, [r2, #32]
 8003610:	e035      	b.n	800367e <HAL_RCC_OscConfig+0x99a>
 8003612:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003616:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10c      	bne.n	800363c <HAL_RCC_OscConfig+0x958>
 8003622:	4b80      	ldr	r3, [pc, #512]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	4a7f      	ldr	r2, [pc, #508]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003628:	f023 0301 	bic.w	r3, r3, #1
 800362c:	6213      	str	r3, [r2, #32]
 800362e:	4b7d      	ldr	r3, [pc, #500]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	4a7c      	ldr	r2, [pc, #496]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003634:	f023 0304 	bic.w	r3, r3, #4
 8003638:	6213      	str	r3, [r2, #32]
 800363a:	e020      	b.n	800367e <HAL_RCC_OscConfig+0x99a>
 800363c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003640:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	2b05      	cmp	r3, #5
 800364a:	d10c      	bne.n	8003666 <HAL_RCC_OscConfig+0x982>
 800364c:	4b75      	ldr	r3, [pc, #468]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	4a74      	ldr	r2, [pc, #464]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003652:	f043 0304 	orr.w	r3, r3, #4
 8003656:	6213      	str	r3, [r2, #32]
 8003658:	4b72      	ldr	r3, [pc, #456]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	4a71      	ldr	r2, [pc, #452]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	6213      	str	r3, [r2, #32]
 8003664:	e00b      	b.n	800367e <HAL_RCC_OscConfig+0x99a>
 8003666:	4b6f      	ldr	r3, [pc, #444]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	4a6e      	ldr	r2, [pc, #440]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 800366c:	f023 0301 	bic.w	r3, r3, #1
 8003670:	6213      	str	r3, [r2, #32]
 8003672:	4b6c      	ldr	r3, [pc, #432]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	4a6b      	ldr	r2, [pc, #428]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003678:	f023 0304 	bic.w	r3, r3, #4
 800367c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800367e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003682:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 8081 	beq.w	8003792 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003690:	f7fe fa86 	bl	8001ba0 <HAL_GetTick>
 8003694:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003698:	e00b      	b.n	80036b2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800369a:	f7fe fa81 	bl	8001ba0 <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e365      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
 80036b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036b6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80036ba:	2202      	movs	r2, #2
 80036bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036c2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	fa93 f2a3 	rbit	r2, r3
 80036cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036d0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036da:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80036de:	2202      	movs	r2, #2
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036e6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	fa93 f2a3 	rbit	r2, r3
 80036f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036f4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80036f8:	601a      	str	r2, [r3, #0]
  return result;
 80036fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036fe:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003702:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003704:	fab3 f383 	clz	r3, r3
 8003708:	b2db      	uxtb	r3, r3
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	b2db      	uxtb	r3, r3
 800370e:	f043 0302 	orr.w	r3, r3, #2
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d102      	bne.n	800371e <HAL_RCC_OscConfig+0xa3a>
 8003718:	4b42      	ldr	r3, [pc, #264]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	e013      	b.n	8003746 <HAL_RCC_OscConfig+0xa62>
 800371e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003722:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003726:	2202      	movs	r2, #2
 8003728:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800372e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	fa93 f2a3 	rbit	r2, r3
 8003738:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800373c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	4b38      	ldr	r3, [pc, #224]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 8003744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003746:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800374a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800374e:	2102      	movs	r1, #2
 8003750:	6011      	str	r1, [r2, #0]
 8003752:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003756:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	fa92 f1a2 	rbit	r1, r2
 8003760:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003764:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003768:	6011      	str	r1, [r2, #0]
  return result;
 800376a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800376e:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003772:	6812      	ldr	r2, [r2, #0]
 8003774:	fab2 f282 	clz	r2, r2
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	f002 021f 	and.w	r2, r2, #31
 8003784:	2101      	movs	r1, #1
 8003786:	fa01 f202 	lsl.w	r2, r1, r2
 800378a:	4013      	ands	r3, r2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d084      	beq.n	800369a <HAL_RCC_OscConfig+0x9b6>
 8003790:	e083      	b.n	800389a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003792:	f7fe fa05 	bl	8001ba0 <HAL_GetTick>
 8003796:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800379a:	e00b      	b.n	80037b4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800379c:	f7fe fa00 	bl	8001ba0 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e2e4      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
 80037b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037b8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80037bc:	2202      	movs	r2, #2
 80037be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037c4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	fa93 f2a3 	rbit	r2, r3
 80037ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037d2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037dc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80037e0:	2202      	movs	r2, #2
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037e8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	fa93 f2a3 	rbit	r2, r3
 80037f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037f6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80037fa:	601a      	str	r2, [r3, #0]
  return result;
 80037fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003800:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003804:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003806:	fab3 f383 	clz	r3, r3
 800380a:	b2db      	uxtb	r3, r3
 800380c:	095b      	lsrs	r3, r3, #5
 800380e:	b2db      	uxtb	r3, r3
 8003810:	f043 0302 	orr.w	r3, r3, #2
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d106      	bne.n	8003828 <HAL_RCC_OscConfig+0xb44>
 800381a:	4b02      	ldr	r3, [pc, #8]	; (8003824 <HAL_RCC_OscConfig+0xb40>)
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	e017      	b.n	8003850 <HAL_RCC_OscConfig+0xb6c>
 8003820:	40007000 	.word	0x40007000
 8003824:	40021000 	.word	0x40021000
 8003828:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800382c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003830:	2202      	movs	r2, #2
 8003832:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003834:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003838:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	fa93 f2a3 	rbit	r2, r3
 8003842:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003846:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	4bb3      	ldr	r3, [pc, #716]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003854:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003858:	2102      	movs	r1, #2
 800385a:	6011      	str	r1, [r2, #0]
 800385c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003860:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003864:	6812      	ldr	r2, [r2, #0]
 8003866:	fa92 f1a2 	rbit	r1, r2
 800386a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800386e:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003872:	6011      	str	r1, [r2, #0]
  return result;
 8003874:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003878:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	fab2 f282 	clz	r2, r2
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	f002 021f 	and.w	r2, r2, #31
 800388e:	2101      	movs	r1, #1
 8003890:	fa01 f202 	lsl.w	r2, r1, r2
 8003894:	4013      	ands	r3, r2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d180      	bne.n	800379c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800389a:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d105      	bne.n	80038ae <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038a2:	4b9e      	ldr	r3, [pc, #632]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 80038a4:	69db      	ldr	r3, [r3, #28]
 80038a6:	4a9d      	ldr	r2, [pc, #628]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 80038a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038ac:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038b2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f000 825e 	beq.w	8003d7c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038c0:	4b96      	ldr	r3, [pc, #600]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f003 030c 	and.w	r3, r3, #12
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	f000 821f 	beq.w	8003d0c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038d2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	f040 8170 	bne.w	8003bc0 <HAL_RCC_OscConfig+0xedc>
 80038e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038e4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80038e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80038ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038f2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	fa93 f2a3 	rbit	r2, r3
 80038fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003900:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003904:	601a      	str	r2, [r3, #0]
  return result;
 8003906:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800390a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800390e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003910:	fab3 f383 	clz	r3, r3
 8003914:	b2db      	uxtb	r3, r3
 8003916:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800391a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	461a      	mov	r2, r3
 8003922:	2300      	movs	r3, #0
 8003924:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003926:	f7fe f93b 	bl	8001ba0 <HAL_GetTick>
 800392a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800392e:	e009      	b.n	8003944 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003930:	f7fe f936 	bl	8001ba0 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d901      	bls.n	8003944 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e21c      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
 8003944:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003948:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800394c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003950:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003952:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003956:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	fa93 f2a3 	rbit	r2, r3
 8003960:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003964:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003968:	601a      	str	r2, [r3, #0]
  return result;
 800396a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800396e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003972:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003974:	fab3 f383 	clz	r3, r3
 8003978:	b2db      	uxtb	r3, r3
 800397a:	095b      	lsrs	r3, r3, #5
 800397c:	b2db      	uxtb	r3, r3
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b01      	cmp	r3, #1
 8003986:	d102      	bne.n	800398e <HAL_RCC_OscConfig+0xcaa>
 8003988:	4b64      	ldr	r3, [pc, #400]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	e027      	b.n	80039de <HAL_RCC_OscConfig+0xcfa>
 800398e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003992:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003996:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800399a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039a0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	fa93 f2a3 	rbit	r2, r3
 80039aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039ae:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039b8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80039bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039c6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	fa93 f2a3 	rbit	r2, r3
 80039d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039d4:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	4b50      	ldr	r3, [pc, #320]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 80039dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039de:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80039e2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80039e6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80039ea:	6011      	str	r1, [r2, #0]
 80039ec:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80039f0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80039f4:	6812      	ldr	r2, [r2, #0]
 80039f6:	fa92 f1a2 	rbit	r1, r2
 80039fa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80039fe:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003a02:	6011      	str	r1, [r2, #0]
  return result;
 8003a04:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a08:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003a0c:	6812      	ldr	r2, [r2, #0]
 8003a0e:	fab2 f282 	clz	r2, r2
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	f042 0220 	orr.w	r2, r2, #32
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	f002 021f 	and.w	r2, r2, #31
 8003a1e:	2101      	movs	r1, #1
 8003a20:	fa01 f202 	lsl.w	r2, r1, r2
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d182      	bne.n	8003930 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a2a:	4b3c      	ldr	r3, [pc, #240]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 8003a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2e:	f023 020f 	bic.w	r2, r3, #15
 8003a32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a36:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	4937      	ldr	r1, [pc, #220]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003a44:	4b35      	ldr	r3, [pc, #212]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003a4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a50:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6a19      	ldr	r1, [r3, #32]
 8003a58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a5c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	430b      	orrs	r3, r1
 8003a66:	492d      	ldr	r1, [pc, #180]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	604b      	str	r3, [r1, #4]
 8003a6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a70:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003a74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a7e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	fa93 f2a3 	rbit	r2, r3
 8003a88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a8c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003a90:	601a      	str	r2, [r3, #0]
  return result;
 8003a92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a96:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003a9a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a9c:	fab3 f383 	clz	r3, r3
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003aa6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	461a      	mov	r2, r3
 8003aae:	2301      	movs	r3, #1
 8003ab0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab2:	f7fe f875 	bl	8001ba0 <HAL_GetTick>
 8003ab6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aba:	e009      	b.n	8003ad0 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003abc:	f7fe f870 	bl	8001ba0 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e156      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
 8003ad0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ad4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003ad8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003adc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ade:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ae2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	fa93 f2a3 	rbit	r2, r3
 8003aec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003af0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003af4:	601a      	str	r2, [r3, #0]
  return result;
 8003af6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003afa:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003afe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b00:	fab3 f383 	clz	r3, r3
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	f043 0301 	orr.w	r3, r3, #1
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d105      	bne.n	8003b20 <HAL_RCC_OscConfig+0xe3c>
 8003b14:	4b01      	ldr	r3, [pc, #4]	; (8003b1c <HAL_RCC_OscConfig+0xe38>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	e02a      	b.n	8003b70 <HAL_RCC_OscConfig+0xe8c>
 8003b1a:	bf00      	nop
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b24:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003b28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b32:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	fa93 f2a3 	rbit	r2, r3
 8003b3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b40:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b4a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003b4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b58:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	fa93 f2a3 	rbit	r2, r3
 8003b62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b66:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003b6a:	601a      	str	r2, [r3, #0]
 8003b6c:	4b86      	ldr	r3, [pc, #536]	; (8003d88 <HAL_RCC_OscConfig+0x10a4>)
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b70:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003b74:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003b78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b7c:	6011      	str	r1, [r2, #0]
 8003b7e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003b82:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003b86:	6812      	ldr	r2, [r2, #0]
 8003b88:	fa92 f1a2 	rbit	r1, r2
 8003b8c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003b90:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003b94:	6011      	str	r1, [r2, #0]
  return result;
 8003b96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003b9a:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003b9e:	6812      	ldr	r2, [r2, #0]
 8003ba0:	fab2 f282 	clz	r2, r2
 8003ba4:	b2d2      	uxtb	r2, r2
 8003ba6:	f042 0220 	orr.w	r2, r2, #32
 8003baa:	b2d2      	uxtb	r2, r2
 8003bac:	f002 021f 	and.w	r2, r2, #31
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f43f af7f 	beq.w	8003abc <HAL_RCC_OscConfig+0xdd8>
 8003bbe:	e0dd      	b.n	8003d7c <HAL_RCC_OscConfig+0x1098>
 8003bc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bc4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003bc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003bcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bd2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	fa93 f2a3 	rbit	r2, r3
 8003bdc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003be0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003be4:	601a      	str	r2, [r3, #0]
  return result;
 8003be6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bea:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003bee:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf0:	fab3 f383 	clz	r3, r3
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bfa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	461a      	mov	r2, r3
 8003c02:	2300      	movs	r3, #0
 8003c04:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c06:	f7fd ffcb 	bl	8001ba0 <HAL_GetTick>
 8003c0a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c0e:	e009      	b.n	8003c24 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c10:	f7fd ffc6 	bl	8001ba0 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e0ac      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
 8003c24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c28:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003c2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c36:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	fa93 f2a3 	rbit	r2, r3
 8003c40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c44:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003c48:	601a      	str	r2, [r3, #0]
  return result;
 8003c4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c4e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003c52:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c54:	fab3 f383 	clz	r3, r3
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	f043 0301 	orr.w	r3, r3, #1
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d102      	bne.n	8003c6e <HAL_RCC_OscConfig+0xf8a>
 8003c68:	4b47      	ldr	r3, [pc, #284]	; (8003d88 <HAL_RCC_OscConfig+0x10a4>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	e027      	b.n	8003cbe <HAL_RCC_OscConfig+0xfda>
 8003c6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c72:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003c76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c80:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	fa93 f2a3 	rbit	r2, r3
 8003c8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c8e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c98:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003c9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ca6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	fa93 f2a3 	rbit	r2, r3
 8003cb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cb4:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	4b33      	ldr	r3, [pc, #204]	; (8003d88 <HAL_RCC_OscConfig+0x10a4>)
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003cc2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003cc6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003cca:	6011      	str	r1, [r2, #0]
 8003ccc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003cd0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003cd4:	6812      	ldr	r2, [r2, #0]
 8003cd6:	fa92 f1a2 	rbit	r1, r2
 8003cda:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003cde:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003ce2:	6011      	str	r1, [r2, #0]
  return result;
 8003ce4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ce8:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003cec:	6812      	ldr	r2, [r2, #0]
 8003cee:	fab2 f282 	clz	r2, r2
 8003cf2:	b2d2      	uxtb	r2, r2
 8003cf4:	f042 0220 	orr.w	r2, r2, #32
 8003cf8:	b2d2      	uxtb	r2, r2
 8003cfa:	f002 021f 	and.w	r2, r2, #31
 8003cfe:	2101      	movs	r1, #1
 8003d00:	fa01 f202 	lsl.w	r2, r1, r2
 8003d04:	4013      	ands	r3, r2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d182      	bne.n	8003c10 <HAL_RCC_OscConfig+0xf2c>
 8003d0a:	e037      	b.n	8003d7c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d10:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e02e      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d20:	4b19      	ldr	r3, [pc, #100]	; (8003d88 <HAL_RCC_OscConfig+0x10a4>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003d28:	4b17      	ldr	r3, [pc, #92]	; (8003d88 <HAL_RCC_OscConfig+0x10a4>)
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d30:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003d34:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003d38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d117      	bne.n	8003d78 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003d48:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003d4c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d54:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d10b      	bne.n	8003d78 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003d60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d64:	f003 020f 	and.w	r2, r3, #15
 8003d68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d6c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40021000 	.word	0x40021000

08003d8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b09e      	sub	sp, #120	; 0x78
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e162      	b.n	800406a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003da4:	4b90      	ldr	r3, [pc, #576]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d910      	bls.n	8003dd4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db2:	4b8d      	ldr	r3, [pc, #564]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f023 0207 	bic.w	r2, r3, #7
 8003dba:	498b      	ldr	r1, [pc, #556]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dc2:	4b89      	ldr	r3, [pc, #548]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0307 	and.w	r3, r3, #7
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d001      	beq.n	8003dd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e14a      	b.n	800406a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d008      	beq.n	8003df2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003de0:	4b82      	ldr	r3, [pc, #520]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	497f      	ldr	r1, [pc, #508]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 80dc 	beq.w	8003fb8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d13c      	bne.n	8003e82 <HAL_RCC_ClockConfig+0xf6>
 8003e08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e0c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e10:	fa93 f3a3 	rbit	r3, r3
 8003e14:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003e16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e18:	fab3 f383 	clz	r3, r3
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d102      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xa6>
 8003e2c:	4b6f      	ldr	r3, [pc, #444]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	e00f      	b.n	8003e52 <HAL_RCC_ClockConfig+0xc6>
 8003e32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e36:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e3a:	fa93 f3a3 	rbit	r3, r3
 8003e3e:	667b      	str	r3, [r7, #100]	; 0x64
 8003e40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e44:	663b      	str	r3, [r7, #96]	; 0x60
 8003e46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e48:	fa93 f3a3 	rbit	r3, r3
 8003e4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e4e:	4b67      	ldr	r3, [pc, #412]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003e56:	65ba      	str	r2, [r7, #88]	; 0x58
 8003e58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e5a:	fa92 f2a2 	rbit	r2, r2
 8003e5e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003e60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e62:	fab2 f282 	clz	r2, r2
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	f042 0220 	orr.w	r2, r2, #32
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	f002 021f 	and.w	r2, r2, #31
 8003e72:	2101      	movs	r1, #1
 8003e74:	fa01 f202 	lsl.w	r2, r1, r2
 8003e78:	4013      	ands	r3, r2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d17b      	bne.n	8003f76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e0f3      	b.n	800406a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d13c      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x178>
 8003e8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e8e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e92:	fa93 f3a3 	rbit	r3, r3
 8003e96:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003e98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e9a:	fab3 f383 	clz	r3, r3
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	095b      	lsrs	r3, r3, #5
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d102      	bne.n	8003eb4 <HAL_RCC_ClockConfig+0x128>
 8003eae:	4b4f      	ldr	r3, [pc, #316]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	e00f      	b.n	8003ed4 <HAL_RCC_ClockConfig+0x148>
 8003eb4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003eb8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ebc:	fa93 f3a3 	rbit	r3, r3
 8003ec0:	647b      	str	r3, [r7, #68]	; 0x44
 8003ec2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ec6:	643b      	str	r3, [r7, #64]	; 0x40
 8003ec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eca:	fa93 f3a3 	rbit	r3, r3
 8003ece:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ed0:	4b46      	ldr	r3, [pc, #280]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ed8:	63ba      	str	r2, [r7, #56]	; 0x38
 8003eda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003edc:	fa92 f2a2 	rbit	r2, r2
 8003ee0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003ee2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ee4:	fab2 f282 	clz	r2, r2
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	f042 0220 	orr.w	r2, r2, #32
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	f002 021f 	and.w	r2, r2, #31
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d13a      	bne.n	8003f76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e0b2      	b.n	800406a <HAL_RCC_ClockConfig+0x2de>
 8003f04:	2302      	movs	r3, #2
 8003f06:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f0a:	fa93 f3a3 	rbit	r3, r3
 8003f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f12:	fab3 f383 	clz	r3, r3
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	095b      	lsrs	r3, r3, #5
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	f043 0301 	orr.w	r3, r3, #1
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d102      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x1a0>
 8003f26:	4b31      	ldr	r3, [pc, #196]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	e00d      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1bc>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f32:	fa93 f3a3 	rbit	r3, r3
 8003f36:	627b      	str	r3, [r7, #36]	; 0x24
 8003f38:	2302      	movs	r3, #2
 8003f3a:	623b      	str	r3, [r7, #32]
 8003f3c:	6a3b      	ldr	r3, [r7, #32]
 8003f3e:	fa93 f3a3 	rbit	r3, r3
 8003f42:	61fb      	str	r3, [r7, #28]
 8003f44:	4b29      	ldr	r3, [pc, #164]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	2202      	movs	r2, #2
 8003f4a:	61ba      	str	r2, [r7, #24]
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	fa92 f2a2 	rbit	r2, r2
 8003f52:	617a      	str	r2, [r7, #20]
  return result;
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	fab2 f282 	clz	r2, r2
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	f042 0220 	orr.w	r2, r2, #32
 8003f60:	b2d2      	uxtb	r2, r2
 8003f62:	f002 021f 	and.w	r2, r2, #31
 8003f66:	2101      	movs	r1, #1
 8003f68:	fa01 f202 	lsl.w	r2, r1, r2
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e079      	b.n	800406a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f76:	4b1d      	ldr	r3, [pc, #116]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f023 0203 	bic.w	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	491a      	ldr	r1, [pc, #104]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f88:	f7fd fe0a 	bl	8001ba0 <HAL_GetTick>
 8003f8c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	e00a      	b.n	8003fa6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f90:	f7fd fe06 	bl	8001ba0 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e061      	b.n	800406a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa6:	4b11      	ldr	r3, [pc, #68]	; (8003fec <HAL_RCC_ClockConfig+0x260>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f003 020c 	and.w	r2, r3, #12
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d1eb      	bne.n	8003f90 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d214      	bcs.n	8003ff0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b08      	ldr	r3, [pc, #32]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f023 0207 	bic.w	r2, r3, #7
 8003fce:	4906      	ldr	r1, [pc, #24]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd6:	4b04      	ldr	r3, [pc, #16]	; (8003fe8 <HAL_RCC_ClockConfig+0x25c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d005      	beq.n	8003ff0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e040      	b.n	800406a <HAL_RCC_ClockConfig+0x2de>
 8003fe8:	40022000 	.word	0x40022000
 8003fec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0304 	and.w	r3, r3, #4
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d008      	beq.n	800400e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ffc:	4b1d      	ldr	r3, [pc, #116]	; (8004074 <HAL_RCC_ClockConfig+0x2e8>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	491a      	ldr	r1, [pc, #104]	; (8004074 <HAL_RCC_ClockConfig+0x2e8>)
 800400a:	4313      	orrs	r3, r2
 800400c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d009      	beq.n	800402e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800401a:	4b16      	ldr	r3, [pc, #88]	; (8004074 <HAL_RCC_ClockConfig+0x2e8>)
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	00db      	lsls	r3, r3, #3
 8004028:	4912      	ldr	r1, [pc, #72]	; (8004074 <HAL_RCC_ClockConfig+0x2e8>)
 800402a:	4313      	orrs	r3, r2
 800402c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800402e:	f000 f829 	bl	8004084 <HAL_RCC_GetSysClockFreq>
 8004032:	4601      	mov	r1, r0
 8004034:	4b0f      	ldr	r3, [pc, #60]	; (8004074 <HAL_RCC_ClockConfig+0x2e8>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800403c:	22f0      	movs	r2, #240	; 0xf0
 800403e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	fa92 f2a2 	rbit	r2, r2
 8004046:	60fa      	str	r2, [r7, #12]
  return result;
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	fab2 f282 	clz	r2, r2
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	40d3      	lsrs	r3, r2
 8004052:	4a09      	ldr	r2, [pc, #36]	; (8004078 <HAL_RCC_ClockConfig+0x2ec>)
 8004054:	5cd3      	ldrb	r3, [r2, r3]
 8004056:	fa21 f303 	lsr.w	r3, r1, r3
 800405a:	4a08      	ldr	r2, [pc, #32]	; (800407c <HAL_RCC_ClockConfig+0x2f0>)
 800405c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800405e:	4b08      	ldr	r3, [pc, #32]	; (8004080 <HAL_RCC_ClockConfig+0x2f4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4618      	mov	r0, r3
 8004064:	f7fd fd58 	bl	8001b18 <HAL_InitTick>
  
  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3778      	adds	r7, #120	; 0x78
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	40021000 	.word	0x40021000
 8004078:	08009e48 	.word	0x08009e48
 800407c:	20000004 	.word	0x20000004
 8004080:	20000008 	.word	0x20000008

08004084 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004084:	b480      	push	{r7}
 8004086:	b08b      	sub	sp, #44	; 0x2c
 8004088:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	2300      	movs	r3, #0
 8004090:	61bb      	str	r3, [r7, #24]
 8004092:	2300      	movs	r3, #0
 8004094:	627b      	str	r3, [r7, #36]	; 0x24
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800409a:	2300      	movs	r3, #0
 800409c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800409e:	4b2a      	ldr	r3, [pc, #168]	; (8004148 <HAL_RCC_GetSysClockFreq+0xc4>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f003 030c 	and.w	r3, r3, #12
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d002      	beq.n	80040b4 <HAL_RCC_GetSysClockFreq+0x30>
 80040ae:	2b08      	cmp	r3, #8
 80040b0:	d003      	beq.n	80040ba <HAL_RCC_GetSysClockFreq+0x36>
 80040b2:	e03f      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040b4:	4b25      	ldr	r3, [pc, #148]	; (800414c <HAL_RCC_GetSysClockFreq+0xc8>)
 80040b6:	623b      	str	r3, [r7, #32]
      break;
 80040b8:	e03f      	b.n	800413a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80040c0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80040c4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	fa92 f2a2 	rbit	r2, r2
 80040cc:	607a      	str	r2, [r7, #4]
  return result;
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	fab2 f282 	clz	r2, r2
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	40d3      	lsrs	r3, r2
 80040d8:	4a1d      	ldr	r2, [pc, #116]	; (8004150 <HAL_RCC_GetSysClockFreq+0xcc>)
 80040da:	5cd3      	ldrb	r3, [r2, r3]
 80040dc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80040de:	4b1a      	ldr	r3, [pc, #104]	; (8004148 <HAL_RCC_GetSysClockFreq+0xc4>)
 80040e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e2:	f003 030f 	and.w	r3, r3, #15
 80040e6:	220f      	movs	r2, #15
 80040e8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	fa92 f2a2 	rbit	r2, r2
 80040f0:	60fa      	str	r2, [r7, #12]
  return result;
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	fab2 f282 	clz	r2, r2
 80040f8:	b2d2      	uxtb	r2, r2
 80040fa:	40d3      	lsrs	r3, r2
 80040fc:	4a15      	ldr	r2, [pc, #84]	; (8004154 <HAL_RCC_GetSysClockFreq+0xd0>)
 80040fe:	5cd3      	ldrb	r3, [r2, r3]
 8004100:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d008      	beq.n	800411e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800410c:	4a0f      	ldr	r2, [pc, #60]	; (800414c <HAL_RCC_GetSysClockFreq+0xc8>)
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	fbb2 f2f3 	udiv	r2, r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	fb02 f303 	mul.w	r3, r2, r3
 800411a:	627b      	str	r3, [r7, #36]	; 0x24
 800411c:	e007      	b.n	800412e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800411e:	4a0b      	ldr	r2, [pc, #44]	; (800414c <HAL_RCC_GetSysClockFreq+0xc8>)
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	fbb2 f2f3 	udiv	r2, r2, r3
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	fb02 f303 	mul.w	r3, r2, r3
 800412c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800412e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004130:	623b      	str	r3, [r7, #32]
      break;
 8004132:	e002      	b.n	800413a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004134:	4b05      	ldr	r3, [pc, #20]	; (800414c <HAL_RCC_GetSysClockFreq+0xc8>)
 8004136:	623b      	str	r3, [r7, #32]
      break;
 8004138:	bf00      	nop
    }
  }
  return sysclockfreq;
 800413a:	6a3b      	ldr	r3, [r7, #32]
}
 800413c:	4618      	mov	r0, r3
 800413e:	372c      	adds	r7, #44	; 0x2c
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	40021000 	.word	0x40021000
 800414c:	007a1200 	.word	0x007a1200
 8004150:	08009e60 	.word	0x08009e60
 8004154:	08009e70 	.word	0x08009e70

08004158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800415c:	4b03      	ldr	r3, [pc, #12]	; (800416c <HAL_RCC_GetHCLKFreq+0x14>)
 800415e:	681b      	ldr	r3, [r3, #0]
}
 8004160:	4618      	mov	r0, r3
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	20000004 	.word	0x20000004

08004170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004176:	f7ff ffef 	bl	8004158 <HAL_RCC_GetHCLKFreq>
 800417a:	4601      	mov	r1, r0
 800417c:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <HAL_RCC_GetPCLK1Freq+0x3c>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004184:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004188:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	fa92 f2a2 	rbit	r2, r2
 8004190:	603a      	str	r2, [r7, #0]
  return result;
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	fab2 f282 	clz	r2, r2
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	40d3      	lsrs	r3, r2
 800419c:	4a04      	ldr	r2, [pc, #16]	; (80041b0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800419e:	5cd3      	ldrb	r3, [r2, r3]
 80041a0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80041a4:	4618      	mov	r0, r3
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40021000 	.word	0x40021000
 80041b0:	08009e58 	.word	0x08009e58

080041b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80041ba:	f7ff ffcd 	bl	8004158 <HAL_RCC_GetHCLKFreq>
 80041be:	4601      	mov	r1, r0
 80041c0:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80041c8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80041cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	fa92 f2a2 	rbit	r2, r2
 80041d4:	603a      	str	r2, [r7, #0]
  return result;
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	fab2 f282 	clz	r2, r2
 80041dc:	b2d2      	uxtb	r2, r2
 80041de:	40d3      	lsrs	r3, r2
 80041e0:	4a04      	ldr	r2, [pc, #16]	; (80041f4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80041e2:	5cd3      	ldrb	r3, [r2, r3]
 80041e4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80041e8:	4618      	mov	r0, r3
 80041ea:	3708      	adds	r7, #8
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40021000 	.word	0x40021000
 80041f4:	08009e58 	.word	0x08009e58

080041f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b092      	sub	sp, #72	; 0x48
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004208:	2300      	movs	r3, #0
 800420a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 80d4 	beq.w	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800421c:	4b4e      	ldr	r3, [pc, #312]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10e      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004228:	4b4b      	ldr	r3, [pc, #300]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	4a4a      	ldr	r2, [pc, #296]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004232:	61d3      	str	r3, [r2, #28]
 8004234:	4b48      	ldr	r3, [pc, #288]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004236:	69db      	ldr	r3, [r3, #28]
 8004238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004240:	2301      	movs	r3, #1
 8004242:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004246:	4b45      	ldr	r3, [pc, #276]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800424e:	2b00      	cmp	r3, #0
 8004250:	d118      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004252:	4b42      	ldr	r3, [pc, #264]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a41      	ldr	r2, [pc, #260]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800425c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800425e:	f7fd fc9f 	bl	8001ba0 <HAL_GetTick>
 8004262:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004264:	e008      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004266:	f7fd fc9b 	bl	8001ba0 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b64      	cmp	r3, #100	; 0x64
 8004272:	d901      	bls.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e1d6      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004278:	4b38      	ldr	r3, [pc, #224]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0f0      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004284:	4b34      	ldr	r3, [pc, #208]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800428c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800428e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 8084 	beq.w	800439e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800429e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d07c      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042a4:	4b2c      	ldr	r3, [pc, #176]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b6:	fa93 f3a3 	rbit	r3, r3
 80042ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80042bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042be:	fab3 f383 	clz	r3, r3
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b26      	ldr	r3, [pc, #152]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042c8:	4413      	add	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	461a      	mov	r2, r3
 80042ce:	2301      	movs	r3, #1
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042da:	fa93 f3a3 	rbit	r3, r3
 80042de:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80042e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042e2:	fab3 f383 	clz	r3, r3
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	461a      	mov	r2, r3
 80042ea:	4b1d      	ldr	r3, [pc, #116]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042ec:	4413      	add	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	461a      	mov	r2, r3
 80042f2:	2300      	movs	r3, #0
 80042f4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042f6:	4a18      	ldr	r2, [pc, #96]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042fa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d04b      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004306:	f7fd fc4b 	bl	8001ba0 <HAL_GetTick>
 800430a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430c:	e00a      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430e:	f7fd fc47 	bl	8001ba0 <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	f241 3288 	movw	r2, #5000	; 0x1388
 800431c:	4293      	cmp	r3, r2
 800431e:	d901      	bls.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e180      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004324:	2302      	movs	r3, #2
 8004326:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800432a:	fa93 f3a3 	rbit	r3, r3
 800432e:	627b      	str	r3, [r7, #36]	; 0x24
 8004330:	2302      	movs	r3, #2
 8004332:	623b      	str	r3, [r7, #32]
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	fa93 f3a3 	rbit	r3, r3
 800433a:	61fb      	str	r3, [r7, #28]
  return result;
 800433c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800433e:	fab3 f383 	clz	r3, r3
 8004342:	b2db      	uxtb	r3, r3
 8004344:	095b      	lsrs	r3, r3, #5
 8004346:	b2db      	uxtb	r3, r3
 8004348:	f043 0302 	orr.w	r3, r3, #2
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d108      	bne.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004352:	4b01      	ldr	r3, [pc, #4]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	e00d      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004358:	40021000 	.word	0x40021000
 800435c:	40007000 	.word	0x40007000
 8004360:	10908100 	.word	0x10908100
 8004364:	2302      	movs	r3, #2
 8004366:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	fa93 f3a3 	rbit	r3, r3
 800436e:	617b      	str	r3, [r7, #20]
 8004370:	4b9a      	ldr	r3, [pc, #616]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004374:	2202      	movs	r2, #2
 8004376:	613a      	str	r2, [r7, #16]
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	fa92 f2a2 	rbit	r2, r2
 800437e:	60fa      	str	r2, [r7, #12]
  return result;
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	fab2 f282 	clz	r2, r2
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800438c:	b2d2      	uxtb	r2, r2
 800438e:	f002 021f 	and.w	r2, r2, #31
 8004392:	2101      	movs	r1, #1
 8004394:	fa01 f202 	lsl.w	r2, r1, r2
 8004398:	4013      	ands	r3, r2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d0b7      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800439e:	4b8f      	ldr	r3, [pc, #572]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	498c      	ldr	r1, [pc, #560]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043b0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d105      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b8:	4b88      	ldr	r3, [pc, #544]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	4a87      	ldr	r2, [pc, #540]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d008      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043d0:	4b82      	ldr	r3, [pc, #520]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d4:	f023 0203 	bic.w	r2, r3, #3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	497f      	ldr	r1, [pc, #508]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d008      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043ee:	4b7b      	ldr	r3, [pc, #492]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	4978      	ldr	r1, [pc, #480]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b00      	cmp	r3, #0
 800440a:	d008      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800440c:	4b73      	ldr	r3, [pc, #460]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800440e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004410:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	4970      	ldr	r1, [pc, #448]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800441a:	4313      	orrs	r3, r2
 800441c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0320 	and.w	r3, r3, #32
 8004426:	2b00      	cmp	r3, #0
 8004428:	d008      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800442a:	4b6c      	ldr	r3, [pc, #432]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800442c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442e:	f023 0210 	bic.w	r2, r3, #16
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	4969      	ldr	r1, [pc, #420]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004438:	4313      	orrs	r3, r2
 800443a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004448:	4b64      	ldr	r3, [pc, #400]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004454:	4961      	ldr	r1, [pc, #388]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004456:	4313      	orrs	r3, r2
 8004458:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004462:	2b00      	cmp	r3, #0
 8004464:	d008      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004466:	4b5d      	ldr	r3, [pc, #372]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446a:	f023 0220 	bic.w	r2, r3, #32
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	495a      	ldr	r1, [pc, #360]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004474:	4313      	orrs	r3, r2
 8004476:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d008      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004484:	4b55      	ldr	r3, [pc, #340]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004488:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004490:	4952      	ldr	r1, [pc, #328]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004492:	4313      	orrs	r3, r2
 8004494:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d008      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044a2:	4b4e      	ldr	r3, [pc, #312]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	494b      	ldr	r1, [pc, #300]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0310 	and.w	r3, r3, #16
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d008      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044c0:	4b46      	ldr	r3, [pc, #280]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	699b      	ldr	r3, [r3, #24]
 80044cc:	4943      	ldr	r1, [pc, #268]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d008      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80044de:	4b3f      	ldr	r3, [pc, #252]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ea:	493c      	ldr	r1, [pc, #240]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d008      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80044fc:	4b37      	ldr	r3, [pc, #220]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004500:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004508:	4934      	ldr	r1, [pc, #208]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800450a:	4313      	orrs	r3, r2
 800450c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004516:	2b00      	cmp	r3, #0
 8004518:	d008      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800451a:	4b30      	ldr	r3, [pc, #192]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800451c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004526:	492d      	ldr	r1, [pc, #180]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004528:	4313      	orrs	r3, r2
 800452a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d008      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004538:	4b28      	ldr	r3, [pc, #160]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800453a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004544:	4925      	ldr	r1, [pc, #148]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004546:	4313      	orrs	r3, r2
 8004548:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d008      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004556:	4b21      	ldr	r3, [pc, #132]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	491e      	ldr	r1, [pc, #120]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004564:	4313      	orrs	r3, r2
 8004566:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d008      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004574:	4b19      	ldr	r3, [pc, #100]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004578:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004580:	4916      	ldr	r1, [pc, #88]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004582:	4313      	orrs	r3, r2
 8004584:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d008      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004592:	4b12      	ldr	r3, [pc, #72]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004596:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800459e:	490f      	ldr	r1, [pc, #60]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d008      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80045b0:	4b0a      	ldr	r3, [pc, #40]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045bc:	4907      	ldr	r1, [pc, #28]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00c      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80045ce:	4b03      	ldr	r3, [pc, #12]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	e002      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80045da:	bf00      	nop
 80045dc:	40021000 	.word	0x40021000
 80045e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045e2:	4913      	ldr	r1, [pc, #76]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d008      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80045f4:	4b0e      	ldr	r3, [pc, #56]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004600:	490b      	ldr	r1, [pc, #44]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004602:	4313      	orrs	r3, r2
 8004604:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d008      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004612:	4b07      	ldr	r3, [pc, #28]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004616:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800461e:	4904      	ldr	r1, [pc, #16]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004620:	4313      	orrs	r3, r2
 8004622:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3748      	adds	r7, #72	; 0x48
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000

08004634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e049      	b.n	80046da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d106      	bne.n	8004660 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7fd f862 	bl	8001724 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3304      	adds	r3, #4
 8004670:	4619      	mov	r1, r3
 8004672:	4610      	mov	r0, r2
 8004674:	f000 fb80 	bl	8004d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b082      	sub	sp, #8
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d101      	bne.n	80046f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e049      	b.n	8004788 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d106      	bne.n	800470e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f000 f841 	bl	8004790 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2202      	movs	r2, #2
 8004712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3304      	adds	r3, #4
 800471e:	4619      	mov	r1, r3
 8004720:	4610      	mov	r0, r2
 8004722:	f000 fb29 	bl	8004d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3708      	adds	r7, #8
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d109      	bne.n	80047c8 <HAL_TIM_PWM_Start+0x24>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b01      	cmp	r3, #1
 80047be:	bf14      	ite	ne
 80047c0:	2301      	movne	r3, #1
 80047c2:	2300      	moveq	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	e03c      	b.n	8004842 <HAL_TIM_PWM_Start+0x9e>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	2b04      	cmp	r3, #4
 80047cc:	d109      	bne.n	80047e2 <HAL_TIM_PWM_Start+0x3e>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	bf14      	ite	ne
 80047da:	2301      	movne	r3, #1
 80047dc:	2300      	moveq	r3, #0
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	e02f      	b.n	8004842 <HAL_TIM_PWM_Start+0x9e>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d109      	bne.n	80047fc <HAL_TIM_PWM_Start+0x58>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	bf14      	ite	ne
 80047f4:	2301      	movne	r3, #1
 80047f6:	2300      	moveq	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e022      	b.n	8004842 <HAL_TIM_PWM_Start+0x9e>
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	2b0c      	cmp	r3, #12
 8004800:	d109      	bne.n	8004816 <HAL_TIM_PWM_Start+0x72>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b01      	cmp	r3, #1
 800480c:	bf14      	ite	ne
 800480e:	2301      	movne	r3, #1
 8004810:	2300      	moveq	r3, #0
 8004812:	b2db      	uxtb	r3, r3
 8004814:	e015      	b.n	8004842 <HAL_TIM_PWM_Start+0x9e>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b10      	cmp	r3, #16
 800481a:	d109      	bne.n	8004830 <HAL_TIM_PWM_Start+0x8c>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2b01      	cmp	r3, #1
 8004826:	bf14      	ite	ne
 8004828:	2301      	movne	r3, #1
 800482a:	2300      	moveq	r3, #0
 800482c:	b2db      	uxtb	r3, r3
 800482e:	e008      	b.n	8004842 <HAL_TIM_PWM_Start+0x9e>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2b01      	cmp	r3, #1
 800483a:	bf14      	ite	ne
 800483c:	2301      	movne	r3, #1
 800483e:	2300      	moveq	r3, #0
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e0a1      	b.n	800498e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d104      	bne.n	800485a <HAL_TIM_PWM_Start+0xb6>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2202      	movs	r2, #2
 8004854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004858:	e023      	b.n	80048a2 <HAL_TIM_PWM_Start+0xfe>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b04      	cmp	r3, #4
 800485e:	d104      	bne.n	800486a <HAL_TIM_PWM_Start+0xc6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004868:	e01b      	b.n	80048a2 <HAL_TIM_PWM_Start+0xfe>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b08      	cmp	r3, #8
 800486e:	d104      	bne.n	800487a <HAL_TIM_PWM_Start+0xd6>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004878:	e013      	b.n	80048a2 <HAL_TIM_PWM_Start+0xfe>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b0c      	cmp	r3, #12
 800487e:	d104      	bne.n	800488a <HAL_TIM_PWM_Start+0xe6>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004888:	e00b      	b.n	80048a2 <HAL_TIM_PWM_Start+0xfe>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b10      	cmp	r3, #16
 800488e:	d104      	bne.n	800489a <HAL_TIM_PWM_Start+0xf6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004898:	e003      	b.n	80048a2 <HAL_TIM_PWM_Start+0xfe>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2201      	movs	r2, #1
 80048a8:	6839      	ldr	r1, [r7, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 fea2 	bl	80055f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a38      	ldr	r2, [pc, #224]	; (8004998 <HAL_TIM_PWM_Start+0x1f4>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d018      	beq.n	80048ec <HAL_TIM_PWM_Start+0x148>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a37      	ldr	r2, [pc, #220]	; (800499c <HAL_TIM_PWM_Start+0x1f8>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d013      	beq.n	80048ec <HAL_TIM_PWM_Start+0x148>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a35      	ldr	r2, [pc, #212]	; (80049a0 <HAL_TIM_PWM_Start+0x1fc>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d00e      	beq.n	80048ec <HAL_TIM_PWM_Start+0x148>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a34      	ldr	r2, [pc, #208]	; (80049a4 <HAL_TIM_PWM_Start+0x200>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d009      	beq.n	80048ec <HAL_TIM_PWM_Start+0x148>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a32      	ldr	r2, [pc, #200]	; (80049a8 <HAL_TIM_PWM_Start+0x204>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d004      	beq.n	80048ec <HAL_TIM_PWM_Start+0x148>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a31      	ldr	r2, [pc, #196]	; (80049ac <HAL_TIM_PWM_Start+0x208>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d101      	bne.n	80048f0 <HAL_TIM_PWM_Start+0x14c>
 80048ec:	2301      	movs	r3, #1
 80048ee:	e000      	b.n	80048f2 <HAL_TIM_PWM_Start+0x14e>
 80048f0:	2300      	movs	r3, #0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d007      	beq.n	8004906 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004904:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a23      	ldr	r2, [pc, #140]	; (8004998 <HAL_TIM_PWM_Start+0x1f4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d01d      	beq.n	800494c <HAL_TIM_PWM_Start+0x1a8>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004918:	d018      	beq.n	800494c <HAL_TIM_PWM_Start+0x1a8>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a24      	ldr	r2, [pc, #144]	; (80049b0 <HAL_TIM_PWM_Start+0x20c>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d013      	beq.n	800494c <HAL_TIM_PWM_Start+0x1a8>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a22      	ldr	r2, [pc, #136]	; (80049b4 <HAL_TIM_PWM_Start+0x210>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d00e      	beq.n	800494c <HAL_TIM_PWM_Start+0x1a8>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a1a      	ldr	r2, [pc, #104]	; (800499c <HAL_TIM_PWM_Start+0x1f8>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d009      	beq.n	800494c <HAL_TIM_PWM_Start+0x1a8>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a18      	ldr	r2, [pc, #96]	; (80049a0 <HAL_TIM_PWM_Start+0x1fc>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d004      	beq.n	800494c <HAL_TIM_PWM_Start+0x1a8>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a19      	ldr	r2, [pc, #100]	; (80049ac <HAL_TIM_PWM_Start+0x208>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d115      	bne.n	8004978 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	4b19      	ldr	r3, [pc, #100]	; (80049b8 <HAL_TIM_PWM_Start+0x214>)
 8004954:	4013      	ands	r3, r2
 8004956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2b06      	cmp	r3, #6
 800495c:	d015      	beq.n	800498a <HAL_TIM_PWM_Start+0x1e6>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004964:	d011      	beq.n	800498a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f042 0201 	orr.w	r2, r2, #1
 8004974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004976:	e008      	b.n	800498a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0201 	orr.w	r2, r2, #1
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	e000      	b.n	800498c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800498a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	40012c00 	.word	0x40012c00
 800499c:	40013400 	.word	0x40013400
 80049a0:	40014000 	.word	0x40014000
 80049a4:	40014400 	.word	0x40014400
 80049a8:	40014800 	.word	0x40014800
 80049ac:	40015000 	.word	0x40015000
 80049b0:	40000400 	.word	0x40000400
 80049b4:	40000800 	.word	0x40000800
 80049b8:	00010007 	.word	0x00010007

080049bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049c8:	2300      	movs	r3, #0
 80049ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d101      	bne.n	80049da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049d6:	2302      	movs	r3, #2
 80049d8:	e0ff      	b.n	8004bda <HAL_TIM_PWM_ConfigChannel+0x21e>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b14      	cmp	r3, #20
 80049e6:	f200 80f0 	bhi.w	8004bca <HAL_TIM_PWM_ConfigChannel+0x20e>
 80049ea:	a201      	add	r2, pc, #4	; (adr r2, 80049f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f0:	08004a45 	.word	0x08004a45
 80049f4:	08004bcb 	.word	0x08004bcb
 80049f8:	08004bcb 	.word	0x08004bcb
 80049fc:	08004bcb 	.word	0x08004bcb
 8004a00:	08004a85 	.word	0x08004a85
 8004a04:	08004bcb 	.word	0x08004bcb
 8004a08:	08004bcb 	.word	0x08004bcb
 8004a0c:	08004bcb 	.word	0x08004bcb
 8004a10:	08004ac7 	.word	0x08004ac7
 8004a14:	08004bcb 	.word	0x08004bcb
 8004a18:	08004bcb 	.word	0x08004bcb
 8004a1c:	08004bcb 	.word	0x08004bcb
 8004a20:	08004b07 	.word	0x08004b07
 8004a24:	08004bcb 	.word	0x08004bcb
 8004a28:	08004bcb 	.word	0x08004bcb
 8004a2c:	08004bcb 	.word	0x08004bcb
 8004a30:	08004b49 	.word	0x08004b49
 8004a34:	08004bcb 	.word	0x08004bcb
 8004a38:	08004bcb 	.word	0x08004bcb
 8004a3c:	08004bcb 	.word	0x08004bcb
 8004a40:	08004b89 	.word	0x08004b89
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68b9      	ldr	r1, [r7, #8]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 fa32 	bl	8004eb4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699a      	ldr	r2, [r3, #24]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0208 	orr.w	r2, r2, #8
 8004a5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699a      	ldr	r2, [r3, #24]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0204 	bic.w	r2, r2, #4
 8004a6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6999      	ldr	r1, [r3, #24]
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	691a      	ldr	r2, [r3, #16]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	619a      	str	r2, [r3, #24]
      break;
 8004a82:	e0a5      	b.n	8004bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 faac 	bl	8004fe8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699a      	ldr	r2, [r3, #24]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	699a      	ldr	r2, [r3, #24]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6999      	ldr	r1, [r3, #24]
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	021a      	lsls	r2, r3, #8
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	619a      	str	r2, [r3, #24]
      break;
 8004ac4:	e084      	b.n	8004bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68b9      	ldr	r1, [r7, #8]
 8004acc:	4618      	mov	r0, r3
 8004ace:	f000 fb1f 	bl	8005110 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	69da      	ldr	r2, [r3, #28]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f042 0208 	orr.w	r2, r2, #8
 8004ae0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69da      	ldr	r2, [r3, #28]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 0204 	bic.w	r2, r2, #4
 8004af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	69d9      	ldr	r1, [r3, #28]
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	691a      	ldr	r2, [r3, #16]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	61da      	str	r2, [r3, #28]
      break;
 8004b04:	e064      	b.n	8004bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68b9      	ldr	r1, [r7, #8]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 fb91 	bl	8005234 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	69da      	ldr	r2, [r3, #28]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	69d9      	ldr	r1, [r3, #28]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	021a      	lsls	r2, r3, #8
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	61da      	str	r2, [r3, #28]
      break;
 8004b46:	e043      	b.n	8004bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68b9      	ldr	r1, [r7, #8]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fbe0 	bl	8005314 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0208 	orr.w	r2, r2, #8
 8004b62:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0204 	bic.w	r2, r2, #4
 8004b72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004b86:	e023      	b.n	8004bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68b9      	ldr	r1, [r7, #8]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 fc2a 	bl	80053e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ba2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bb2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	021a      	lsls	r2, r3, #8
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004bc8:	e002      	b.n	8004bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	75fb      	strb	r3, [r7, #23]
      break;
 8004bce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop

08004be4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d101      	bne.n	8004c00 <HAL_TIM_ConfigClockSource+0x1c>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e0b6      	b.n	8004d6e <HAL_TIM_ConfigClockSource+0x18a>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c3c:	d03e      	beq.n	8004cbc <HAL_TIM_ConfigClockSource+0xd8>
 8004c3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c42:	f200 8087 	bhi.w	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c4a:	f000 8086 	beq.w	8004d5a <HAL_TIM_ConfigClockSource+0x176>
 8004c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c52:	d87f      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c54:	2b70      	cmp	r3, #112	; 0x70
 8004c56:	d01a      	beq.n	8004c8e <HAL_TIM_ConfigClockSource+0xaa>
 8004c58:	2b70      	cmp	r3, #112	; 0x70
 8004c5a:	d87b      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c5c:	2b60      	cmp	r3, #96	; 0x60
 8004c5e:	d050      	beq.n	8004d02 <HAL_TIM_ConfigClockSource+0x11e>
 8004c60:	2b60      	cmp	r3, #96	; 0x60
 8004c62:	d877      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c64:	2b50      	cmp	r3, #80	; 0x50
 8004c66:	d03c      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0xfe>
 8004c68:	2b50      	cmp	r3, #80	; 0x50
 8004c6a:	d873      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c6c:	2b40      	cmp	r3, #64	; 0x40
 8004c6e:	d058      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x13e>
 8004c70:	2b40      	cmp	r3, #64	; 0x40
 8004c72:	d86f      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c74:	2b30      	cmp	r3, #48	; 0x30
 8004c76:	d064      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c78:	2b30      	cmp	r3, #48	; 0x30
 8004c7a:	d86b      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d060      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c80:	2b20      	cmp	r3, #32
 8004c82:	d867      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d05c      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c88:	2b10      	cmp	r3, #16
 8004c8a:	d05a      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c8c:	e062      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6818      	ldr	r0, [r3, #0]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	6899      	ldr	r1, [r3, #8]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685a      	ldr	r2, [r3, #4]
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	f000 fc89 	bl	80055b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	609a      	str	r2, [r3, #8]
      break;
 8004cba:	e04f      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	6899      	ldr	r1, [r3, #8]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f000 fc72 	bl	80055b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689a      	ldr	r2, [r3, #8]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cde:	609a      	str	r2, [r3, #8]
      break;
 8004ce0:	e03c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6859      	ldr	r1, [r3, #4]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f000 fbe6 	bl	80054c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2150      	movs	r1, #80	; 0x50
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 fc3f 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004d00:	e02c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	6859      	ldr	r1, [r3, #4]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	f000 fc05 	bl	800551e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2160      	movs	r1, #96	; 0x60
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fc2f 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004d20:	e01c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6818      	ldr	r0, [r3, #0]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	6859      	ldr	r1, [r3, #4]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	f000 fbc6 	bl	80054c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2140      	movs	r1, #64	; 0x40
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 fc1f 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004d40:	e00c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	4610      	mov	r0, r2
 8004d4e:	f000 fc16 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004d52:	e003      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	73fb      	strb	r3, [r7, #15]
      break;
 8004d58:	e000      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
	...

08004d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a42      	ldr	r2, [pc, #264]	; (8004e94 <TIM_Base_SetConfig+0x11c>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d013      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d96:	d00f      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a3f      	ldr	r2, [pc, #252]	; (8004e98 <TIM_Base_SetConfig+0x120>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d00b      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a3e      	ldr	r2, [pc, #248]	; (8004e9c <TIM_Base_SetConfig+0x124>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d007      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a3d      	ldr	r2, [pc, #244]	; (8004ea0 <TIM_Base_SetConfig+0x128>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d003      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a3c      	ldr	r2, [pc, #240]	; (8004ea4 <TIM_Base_SetConfig+0x12c>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d108      	bne.n	8004dca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a31      	ldr	r2, [pc, #196]	; (8004e94 <TIM_Base_SetConfig+0x11c>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d01f      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dd8:	d01b      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a2e      	ldr	r2, [pc, #184]	; (8004e98 <TIM_Base_SetConfig+0x120>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d017      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a2d      	ldr	r2, [pc, #180]	; (8004e9c <TIM_Base_SetConfig+0x124>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d013      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a2c      	ldr	r2, [pc, #176]	; (8004ea0 <TIM_Base_SetConfig+0x128>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00f      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a2c      	ldr	r2, [pc, #176]	; (8004ea8 <TIM_Base_SetConfig+0x130>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d00b      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a2b      	ldr	r2, [pc, #172]	; (8004eac <TIM_Base_SetConfig+0x134>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d007      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a2a      	ldr	r2, [pc, #168]	; (8004eb0 <TIM_Base_SetConfig+0x138>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d003      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a25      	ldr	r2, [pc, #148]	; (8004ea4 <TIM_Base_SetConfig+0x12c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d108      	bne.n	8004e24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a12      	ldr	r2, [pc, #72]	; (8004e94 <TIM_Base_SetConfig+0x11c>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d013      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a13      	ldr	r2, [pc, #76]	; (8004ea0 <TIM_Base_SetConfig+0x128>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d00f      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a13      	ldr	r2, [pc, #76]	; (8004ea8 <TIM_Base_SetConfig+0x130>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00b      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a12      	ldr	r2, [pc, #72]	; (8004eac <TIM_Base_SetConfig+0x134>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d007      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a11      	ldr	r2, [pc, #68]	; (8004eb0 <TIM_Base_SetConfig+0x138>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d003      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a0c      	ldr	r2, [pc, #48]	; (8004ea4 <TIM_Base_SetConfig+0x12c>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d103      	bne.n	8004e80 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	691a      	ldr	r2, [r3, #16]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	615a      	str	r2, [r3, #20]
}
 8004e86:	bf00      	nop
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	40012c00 	.word	0x40012c00
 8004e98:	40000400 	.word	0x40000400
 8004e9c:	40000800 	.word	0x40000800
 8004ea0:	40013400 	.word	0x40013400
 8004ea4:	40015000 	.word	0x40015000
 8004ea8:	40014000 	.word	0x40014000
 8004eac:	40014400 	.word	0x40014400
 8004eb0:	40014800 	.word	0x40014800

08004eb4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	f023 0201 	bic.w	r2, r3, #1
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0303 	bic.w	r3, r3, #3
 8004eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f023 0302 	bic.w	r3, r3, #2
 8004f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a30      	ldr	r2, [pc, #192]	; (8004fd0 <TIM_OC1_SetConfig+0x11c>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d013      	beq.n	8004f3c <TIM_OC1_SetConfig+0x88>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a2f      	ldr	r2, [pc, #188]	; (8004fd4 <TIM_OC1_SetConfig+0x120>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d00f      	beq.n	8004f3c <TIM_OC1_SetConfig+0x88>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a2e      	ldr	r2, [pc, #184]	; (8004fd8 <TIM_OC1_SetConfig+0x124>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d00b      	beq.n	8004f3c <TIM_OC1_SetConfig+0x88>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a2d      	ldr	r2, [pc, #180]	; (8004fdc <TIM_OC1_SetConfig+0x128>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d007      	beq.n	8004f3c <TIM_OC1_SetConfig+0x88>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a2c      	ldr	r2, [pc, #176]	; (8004fe0 <TIM_OC1_SetConfig+0x12c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d003      	beq.n	8004f3c <TIM_OC1_SetConfig+0x88>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a2b      	ldr	r2, [pc, #172]	; (8004fe4 <TIM_OC1_SetConfig+0x130>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d10c      	bne.n	8004f56 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f023 0308 	bic.w	r3, r3, #8
 8004f42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f023 0304 	bic.w	r3, r3, #4
 8004f54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a1d      	ldr	r2, [pc, #116]	; (8004fd0 <TIM_OC1_SetConfig+0x11c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d013      	beq.n	8004f86 <TIM_OC1_SetConfig+0xd2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a1c      	ldr	r2, [pc, #112]	; (8004fd4 <TIM_OC1_SetConfig+0x120>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00f      	beq.n	8004f86 <TIM_OC1_SetConfig+0xd2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a1b      	ldr	r2, [pc, #108]	; (8004fd8 <TIM_OC1_SetConfig+0x124>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d00b      	beq.n	8004f86 <TIM_OC1_SetConfig+0xd2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a1a      	ldr	r2, [pc, #104]	; (8004fdc <TIM_OC1_SetConfig+0x128>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d007      	beq.n	8004f86 <TIM_OC1_SetConfig+0xd2>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a19      	ldr	r2, [pc, #100]	; (8004fe0 <TIM_OC1_SetConfig+0x12c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d003      	beq.n	8004f86 <TIM_OC1_SetConfig+0xd2>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a18      	ldr	r2, [pc, #96]	; (8004fe4 <TIM_OC1_SetConfig+0x130>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d111      	bne.n	8004faa <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	621a      	str	r2, [r3, #32]
}
 8004fc4:	bf00      	nop
 8004fc6:	371c      	adds	r7, #28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	40012c00 	.word	0x40012c00
 8004fd4:	40013400 	.word	0x40013400
 8004fd8:	40014000 	.word	0x40014000
 8004fdc:	40014400 	.word	0x40014400
 8004fe0:	40014800 	.word	0x40014800
 8004fe4:	40015000 	.word	0x40015000

08004fe8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b087      	sub	sp, #28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	f023 0210 	bic.w	r2, r3, #16
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005016:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800501a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005022:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	021b      	lsls	r3, r3, #8
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	4313      	orrs	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	f023 0320 	bic.w	r3, r3, #32
 8005036:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	011b      	lsls	r3, r3, #4
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	4313      	orrs	r3, r2
 8005042:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a2c      	ldr	r2, [pc, #176]	; (80050f8 <TIM_OC2_SetConfig+0x110>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d007      	beq.n	800505c <TIM_OC2_SetConfig+0x74>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a2b      	ldr	r2, [pc, #172]	; (80050fc <TIM_OC2_SetConfig+0x114>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d003      	beq.n	800505c <TIM_OC2_SetConfig+0x74>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a2a      	ldr	r2, [pc, #168]	; (8005100 <TIM_OC2_SetConfig+0x118>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d10d      	bne.n	8005078 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	4313      	orrs	r3, r2
 800506e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005076:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a1f      	ldr	r2, [pc, #124]	; (80050f8 <TIM_OC2_SetConfig+0x110>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d013      	beq.n	80050a8 <TIM_OC2_SetConfig+0xc0>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a1e      	ldr	r2, [pc, #120]	; (80050fc <TIM_OC2_SetConfig+0x114>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00f      	beq.n	80050a8 <TIM_OC2_SetConfig+0xc0>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a1e      	ldr	r2, [pc, #120]	; (8005104 <TIM_OC2_SetConfig+0x11c>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00b      	beq.n	80050a8 <TIM_OC2_SetConfig+0xc0>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a1d      	ldr	r2, [pc, #116]	; (8005108 <TIM_OC2_SetConfig+0x120>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d007      	beq.n	80050a8 <TIM_OC2_SetConfig+0xc0>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a1c      	ldr	r2, [pc, #112]	; (800510c <TIM_OC2_SetConfig+0x124>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d003      	beq.n	80050a8 <TIM_OC2_SetConfig+0xc0>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a17      	ldr	r2, [pc, #92]	; (8005100 <TIM_OC2_SetConfig+0x118>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d113      	bne.n	80050d0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050ae:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050b6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	621a      	str	r2, [r3, #32]
}
 80050ea:	bf00      	nop
 80050ec:	371c      	adds	r7, #28
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40012c00 	.word	0x40012c00
 80050fc:	40013400 	.word	0x40013400
 8005100:	40015000 	.word	0x40015000
 8005104:	40014000 	.word	0x40014000
 8005108:	40014400 	.word	0x40014400
 800510c:	40014800 	.word	0x40014800

08005110 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005110:	b480      	push	{r7}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a1b      	ldr	r3, [r3, #32]
 800511e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800513e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800515c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a2b      	ldr	r2, [pc, #172]	; (800521c <TIM_OC3_SetConfig+0x10c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d007      	beq.n	8005182 <TIM_OC3_SetConfig+0x72>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a2a      	ldr	r2, [pc, #168]	; (8005220 <TIM_OC3_SetConfig+0x110>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d003      	beq.n	8005182 <TIM_OC3_SetConfig+0x72>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a29      	ldr	r2, [pc, #164]	; (8005224 <TIM_OC3_SetConfig+0x114>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d10d      	bne.n	800519e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005188:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	021b      	lsls	r3, r3, #8
 8005190:	697a      	ldr	r2, [r7, #20]
 8005192:	4313      	orrs	r3, r2
 8005194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800519c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a1e      	ldr	r2, [pc, #120]	; (800521c <TIM_OC3_SetConfig+0x10c>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d013      	beq.n	80051ce <TIM_OC3_SetConfig+0xbe>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a1d      	ldr	r2, [pc, #116]	; (8005220 <TIM_OC3_SetConfig+0x110>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d00f      	beq.n	80051ce <TIM_OC3_SetConfig+0xbe>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a1d      	ldr	r2, [pc, #116]	; (8005228 <TIM_OC3_SetConfig+0x118>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d00b      	beq.n	80051ce <TIM_OC3_SetConfig+0xbe>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a1c      	ldr	r2, [pc, #112]	; (800522c <TIM_OC3_SetConfig+0x11c>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d007      	beq.n	80051ce <TIM_OC3_SetConfig+0xbe>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a1b      	ldr	r2, [pc, #108]	; (8005230 <TIM_OC3_SetConfig+0x120>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d003      	beq.n	80051ce <TIM_OC3_SetConfig+0xbe>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a16      	ldr	r2, [pc, #88]	; (8005224 <TIM_OC3_SetConfig+0x114>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d113      	bne.n	80051f6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	011b      	lsls	r3, r3, #4
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	011b      	lsls	r3, r3, #4
 80051f0:	693a      	ldr	r2, [r7, #16]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	621a      	str	r2, [r3, #32]
}
 8005210:	bf00      	nop
 8005212:	371c      	adds	r7, #28
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	40012c00 	.word	0x40012c00
 8005220:	40013400 	.word	0x40013400
 8005224:	40015000 	.word	0x40015000
 8005228:	40014000 	.word	0x40014000
 800522c:	40014400 	.word	0x40014400
 8005230:	40014800 	.word	0x40014800

08005234 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005234:	b480      	push	{r7}
 8005236:	b087      	sub	sp, #28
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005262:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800526e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	4313      	orrs	r3, r2
 800527a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005282:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	031b      	lsls	r3, r3, #12
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	4313      	orrs	r3, r2
 800528e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a1a      	ldr	r2, [pc, #104]	; (80052fc <TIM_OC4_SetConfig+0xc8>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d013      	beq.n	80052c0 <TIM_OC4_SetConfig+0x8c>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a19      	ldr	r2, [pc, #100]	; (8005300 <TIM_OC4_SetConfig+0xcc>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d00f      	beq.n	80052c0 <TIM_OC4_SetConfig+0x8c>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a18      	ldr	r2, [pc, #96]	; (8005304 <TIM_OC4_SetConfig+0xd0>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d00b      	beq.n	80052c0 <TIM_OC4_SetConfig+0x8c>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a17      	ldr	r2, [pc, #92]	; (8005308 <TIM_OC4_SetConfig+0xd4>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d007      	beq.n	80052c0 <TIM_OC4_SetConfig+0x8c>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a16      	ldr	r2, [pc, #88]	; (800530c <TIM_OC4_SetConfig+0xd8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d003      	beq.n	80052c0 <TIM_OC4_SetConfig+0x8c>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a15      	ldr	r2, [pc, #84]	; (8005310 <TIM_OC4_SetConfig+0xdc>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d109      	bne.n	80052d4 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	019b      	lsls	r3, r3, #6
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	621a      	str	r2, [r3, #32]
}
 80052ee:	bf00      	nop
 80052f0:	371c      	adds	r7, #28
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40012c00 	.word	0x40012c00
 8005300:	40013400 	.word	0x40013400
 8005304:	40014000 	.word	0x40014000
 8005308:	40014400 	.word	0x40014400
 800530c:	40014800 	.word	0x40014800
 8005310:	40015000 	.word	0x40015000

08005314 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005314:	b480      	push	{r7}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005358:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	041b      	lsls	r3, r3, #16
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	4313      	orrs	r3, r2
 8005364:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a19      	ldr	r2, [pc, #100]	; (80053d0 <TIM_OC5_SetConfig+0xbc>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d013      	beq.n	8005396 <TIM_OC5_SetConfig+0x82>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a18      	ldr	r2, [pc, #96]	; (80053d4 <TIM_OC5_SetConfig+0xc0>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d00f      	beq.n	8005396 <TIM_OC5_SetConfig+0x82>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a17      	ldr	r2, [pc, #92]	; (80053d8 <TIM_OC5_SetConfig+0xc4>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d00b      	beq.n	8005396 <TIM_OC5_SetConfig+0x82>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a16      	ldr	r2, [pc, #88]	; (80053dc <TIM_OC5_SetConfig+0xc8>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d007      	beq.n	8005396 <TIM_OC5_SetConfig+0x82>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a15      	ldr	r2, [pc, #84]	; (80053e0 <TIM_OC5_SetConfig+0xcc>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d003      	beq.n	8005396 <TIM_OC5_SetConfig+0x82>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a14      	ldr	r2, [pc, #80]	; (80053e4 <TIM_OC5_SetConfig+0xd0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d109      	bne.n	80053aa <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800539c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	021b      	lsls	r3, r3, #8
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	621a      	str	r2, [r3, #32]
}
 80053c4:	bf00      	nop
 80053c6:	371c      	adds	r7, #28
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	40012c00 	.word	0x40012c00
 80053d4:	40013400 	.word	0x40013400
 80053d8:	40014000 	.word	0x40014000
 80053dc:	40014400 	.word	0x40014400
 80053e0:	40014800 	.word	0x40014800
 80053e4:	40015000 	.word	0x40015000

080053e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005416:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800541a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	021b      	lsls	r3, r3, #8
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	4313      	orrs	r3, r2
 8005426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800542e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	051b      	lsls	r3, r3, #20
 8005436:	693a      	ldr	r2, [r7, #16]
 8005438:	4313      	orrs	r3, r2
 800543a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a1a      	ldr	r2, [pc, #104]	; (80054a8 <TIM_OC6_SetConfig+0xc0>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d013      	beq.n	800546c <TIM_OC6_SetConfig+0x84>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a19      	ldr	r2, [pc, #100]	; (80054ac <TIM_OC6_SetConfig+0xc4>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d00f      	beq.n	800546c <TIM_OC6_SetConfig+0x84>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a18      	ldr	r2, [pc, #96]	; (80054b0 <TIM_OC6_SetConfig+0xc8>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d00b      	beq.n	800546c <TIM_OC6_SetConfig+0x84>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a17      	ldr	r2, [pc, #92]	; (80054b4 <TIM_OC6_SetConfig+0xcc>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d007      	beq.n	800546c <TIM_OC6_SetConfig+0x84>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a16      	ldr	r2, [pc, #88]	; (80054b8 <TIM_OC6_SetConfig+0xd0>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d003      	beq.n	800546c <TIM_OC6_SetConfig+0x84>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a15      	ldr	r2, [pc, #84]	; (80054bc <TIM_OC6_SetConfig+0xd4>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d109      	bne.n	8005480 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005472:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	029b      	lsls	r3, r3, #10
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	4313      	orrs	r3, r2
 800547e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	621a      	str	r2, [r3, #32]
}
 800549a:	bf00      	nop
 800549c:	371c      	adds	r7, #28
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	40012c00 	.word	0x40012c00
 80054ac:	40013400 	.word	0x40013400
 80054b0:	40014000 	.word	0x40014000
 80054b4:	40014400 	.word	0x40014400
 80054b8:	40014800 	.word	0x40014800
 80054bc:	40015000 	.word	0x40015000

080054c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b087      	sub	sp, #28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	f023 0201 	bic.w	r2, r3, #1
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	011b      	lsls	r3, r3, #4
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f023 030a 	bic.w	r3, r3, #10
 80054fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	4313      	orrs	r3, r2
 8005504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	621a      	str	r2, [r3, #32]
}
 8005512:	bf00      	nop
 8005514:	371c      	adds	r7, #28
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr

0800551e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800551e:	b480      	push	{r7}
 8005520:	b087      	sub	sp, #28
 8005522:	af00      	add	r7, sp, #0
 8005524:	60f8      	str	r0, [r7, #12]
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	f023 0210 	bic.w	r2, r3, #16
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005548:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	031b      	lsls	r3, r3, #12
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800555a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	011b      	lsls	r3, r3, #4
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	4313      	orrs	r3, r2
 8005564:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	621a      	str	r2, [r3, #32]
}
 8005572:	bf00      	nop
 8005574:	371c      	adds	r7, #28
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800557e:	b480      	push	{r7}
 8005580:	b085      	sub	sp, #20
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005594:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4313      	orrs	r3, r2
 800559c:	f043 0307 	orr.w	r3, r3, #7
 80055a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	609a      	str	r2, [r3, #8]
}
 80055a8:	bf00      	nop
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
 80055c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	021a      	lsls	r2, r3, #8
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	431a      	orrs	r2, r3
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	4313      	orrs	r3, r2
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	4313      	orrs	r3, r2
 80055e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	697a      	ldr	r2, [r7, #20]
 80055e6:	609a      	str	r2, [r3, #8]
}
 80055e8:	bf00      	nop
 80055ea:	371c      	adds	r7, #28
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f003 031f 	and.w	r3, r3, #31
 8005606:	2201      	movs	r2, #1
 8005608:	fa02 f303 	lsl.w	r3, r2, r3
 800560c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a1a      	ldr	r2, [r3, #32]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	43db      	mvns	r3, r3
 8005616:	401a      	ands	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a1a      	ldr	r2, [r3, #32]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	6879      	ldr	r1, [r7, #4]
 8005628:	fa01 f303 	lsl.w	r3, r1, r3
 800562c:	431a      	orrs	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	621a      	str	r2, [r3, #32]
}
 8005632:	bf00      	nop
 8005634:	371c      	adds	r7, #28
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
	...

08005640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005650:	2b01      	cmp	r3, #1
 8005652:	d101      	bne.n	8005658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005654:	2302      	movs	r3, #2
 8005656:	e06d      	b.n	8005734 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a30      	ldr	r2, [pc, #192]	; (8005740 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d009      	beq.n	8005696 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a2f      	ldr	r2, [pc, #188]	; (8005744 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d004      	beq.n	8005696 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a2d      	ldr	r2, [pc, #180]	; (8005748 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d108      	bne.n	80056a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800569c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a1e      	ldr	r2, [pc, #120]	; (8005740 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d01d      	beq.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d4:	d018      	beq.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a1c      	ldr	r2, [pc, #112]	; (800574c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d013      	beq.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a1a      	ldr	r2, [pc, #104]	; (8005750 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d00e      	beq.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a15      	ldr	r2, [pc, #84]	; (8005744 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d009      	beq.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a16      	ldr	r2, [pc, #88]	; (8005754 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d004      	beq.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a11      	ldr	r2, [pc, #68]	; (8005748 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d10c      	bne.n	8005722 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800570e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	68ba      	ldr	r2, [r7, #8]
 8005716:	4313      	orrs	r3, r2
 8005718:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68ba      	ldr	r2, [r7, #8]
 8005720:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	3714      	adds	r7, #20
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr
 8005740:	40012c00 	.word	0x40012c00
 8005744:	40013400 	.word	0x40013400
 8005748:	40015000 	.word	0x40015000
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800
 8005754:	40014000 	.word	0x40014000

08005758 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d101      	bne.n	800576a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e040      	b.n	80057ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800576e:	2b00      	cmp	r3, #0
 8005770:	d106      	bne.n	8005780 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7fc f848 	bl	8001810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2224      	movs	r2, #36	; 0x24
 8005784:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0201 	bic.w	r2, r2, #1
 8005794:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f8b6 	bl	8005908 <UART_SetConfig>
 800579c:	4603      	mov	r3, r0
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d101      	bne.n	80057a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e022      	b.n	80057ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d002      	beq.n	80057b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 fa7e 	bl	8005cb0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	689a      	ldr	r2, [r3, #8]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f042 0201 	orr.w	r2, r2, #1
 80057e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 fb05 	bl	8005df4 <UART_CheckIdleState>
 80057ea:	4603      	mov	r3, r0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b08a      	sub	sp, #40	; 0x28
 80057f8:	af02      	add	r7, sp, #8
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	603b      	str	r3, [r7, #0]
 8005800:	4613      	mov	r3, r2
 8005802:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005808:	2b20      	cmp	r3, #32
 800580a:	d178      	bne.n	80058fe <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <HAL_UART_Transmit+0x24>
 8005812:	88fb      	ldrh	r3, [r7, #6]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d101      	bne.n	800581c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e071      	b.n	8005900 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2221      	movs	r2, #33	; 0x21
 8005828:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800582a:	f7fc f9b9 	bl	8001ba0 <HAL_GetTick>
 800582e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	88fa      	ldrh	r2, [r7, #6]
 8005834:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	88fa      	ldrh	r2, [r7, #6]
 800583c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005848:	d108      	bne.n	800585c <HAL_UART_Transmit+0x68>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d104      	bne.n	800585c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005852:	2300      	movs	r3, #0
 8005854:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	61bb      	str	r3, [r7, #24]
 800585a:	e003      	b.n	8005864 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005860:	2300      	movs	r3, #0
 8005862:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005864:	e030      	b.n	80058c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	2200      	movs	r2, #0
 800586e:	2180      	movs	r1, #128	; 0x80
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f000 fb67 	bl	8005f44 <UART_WaitOnFlagUntilTimeout>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d004      	beq.n	8005886 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2220      	movs	r2, #32
 8005880:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e03c      	b.n	8005900 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10b      	bne.n	80058a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	881a      	ldrh	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005898:	b292      	uxth	r2, r2
 800589a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	3302      	adds	r3, #2
 80058a0:	61bb      	str	r3, [r7, #24]
 80058a2:	e008      	b.n	80058b6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	781a      	ldrb	r2, [r3, #0]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	b292      	uxth	r2, r2
 80058ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	3301      	adds	r3, #1
 80058b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058bc:	b29b      	uxth	r3, r3
 80058be:	3b01      	subs	r3, #1
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1c8      	bne.n	8005866 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	9300      	str	r3, [sp, #0]
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	2200      	movs	r2, #0
 80058dc:	2140      	movs	r1, #64	; 0x40
 80058de:	68f8      	ldr	r0, [r7, #12]
 80058e0:	f000 fb30 	bl	8005f44 <UART_WaitOnFlagUntilTimeout>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d004      	beq.n	80058f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2220      	movs	r2, #32
 80058ee:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e005      	b.n	8005900 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2220      	movs	r2, #32
 80058f8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	e000      	b.n	8005900 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80058fe:	2302      	movs	r3, #2
  }
}
 8005900:	4618      	mov	r0, r3
 8005902:	3720      	adds	r7, #32
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b088      	sub	sp, #32
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005910:	2300      	movs	r3, #0
 8005912:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	431a      	orrs	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	431a      	orrs	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	4313      	orrs	r3, r2
 800592a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	4b92      	ldr	r3, [pc, #584]	; (8005b7c <UART_SetConfig+0x274>)
 8005934:	4013      	ands	r3, r2
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	6812      	ldr	r2, [r2, #0]
 800593a:	6979      	ldr	r1, [r7, #20]
 800593c:	430b      	orrs	r3, r1
 800593e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	430a      	orrs	r2, r1
 8005954:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	697a      	ldr	r2, [r7, #20]
 8005962:	4313      	orrs	r3, r2
 8005964:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	430a      	orrs	r2, r1
 8005978:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a80      	ldr	r2, [pc, #512]	; (8005b80 <UART_SetConfig+0x278>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d120      	bne.n	80059c6 <UART_SetConfig+0xbe>
 8005984:	4b7f      	ldr	r3, [pc, #508]	; (8005b84 <UART_SetConfig+0x27c>)
 8005986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005988:	f003 0303 	and.w	r3, r3, #3
 800598c:	2b03      	cmp	r3, #3
 800598e:	d817      	bhi.n	80059c0 <UART_SetConfig+0xb8>
 8005990:	a201      	add	r2, pc, #4	; (adr r2, 8005998 <UART_SetConfig+0x90>)
 8005992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005996:	bf00      	nop
 8005998:	080059a9 	.word	0x080059a9
 800599c:	080059b5 	.word	0x080059b5
 80059a0:	080059bb 	.word	0x080059bb
 80059a4:	080059af 	.word	0x080059af
 80059a8:	2301      	movs	r3, #1
 80059aa:	77fb      	strb	r3, [r7, #31]
 80059ac:	e0b5      	b.n	8005b1a <UART_SetConfig+0x212>
 80059ae:	2302      	movs	r3, #2
 80059b0:	77fb      	strb	r3, [r7, #31]
 80059b2:	e0b2      	b.n	8005b1a <UART_SetConfig+0x212>
 80059b4:	2304      	movs	r3, #4
 80059b6:	77fb      	strb	r3, [r7, #31]
 80059b8:	e0af      	b.n	8005b1a <UART_SetConfig+0x212>
 80059ba:	2308      	movs	r3, #8
 80059bc:	77fb      	strb	r3, [r7, #31]
 80059be:	e0ac      	b.n	8005b1a <UART_SetConfig+0x212>
 80059c0:	2310      	movs	r3, #16
 80059c2:	77fb      	strb	r3, [r7, #31]
 80059c4:	e0a9      	b.n	8005b1a <UART_SetConfig+0x212>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a6f      	ldr	r2, [pc, #444]	; (8005b88 <UART_SetConfig+0x280>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d124      	bne.n	8005a1a <UART_SetConfig+0x112>
 80059d0:	4b6c      	ldr	r3, [pc, #432]	; (8005b84 <UART_SetConfig+0x27c>)
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059d8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80059dc:	d011      	beq.n	8005a02 <UART_SetConfig+0xfa>
 80059de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80059e2:	d817      	bhi.n	8005a14 <UART_SetConfig+0x10c>
 80059e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059e8:	d011      	beq.n	8005a0e <UART_SetConfig+0x106>
 80059ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059ee:	d811      	bhi.n	8005a14 <UART_SetConfig+0x10c>
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <UART_SetConfig+0xf4>
 80059f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f8:	d006      	beq.n	8005a08 <UART_SetConfig+0x100>
 80059fa:	e00b      	b.n	8005a14 <UART_SetConfig+0x10c>
 80059fc:	2300      	movs	r3, #0
 80059fe:	77fb      	strb	r3, [r7, #31]
 8005a00:	e08b      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a02:	2302      	movs	r3, #2
 8005a04:	77fb      	strb	r3, [r7, #31]
 8005a06:	e088      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a08:	2304      	movs	r3, #4
 8005a0a:	77fb      	strb	r3, [r7, #31]
 8005a0c:	e085      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a0e:	2308      	movs	r3, #8
 8005a10:	77fb      	strb	r3, [r7, #31]
 8005a12:	e082      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a14:	2310      	movs	r3, #16
 8005a16:	77fb      	strb	r3, [r7, #31]
 8005a18:	e07f      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a5b      	ldr	r2, [pc, #364]	; (8005b8c <UART_SetConfig+0x284>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d124      	bne.n	8005a6e <UART_SetConfig+0x166>
 8005a24:	4b57      	ldr	r3, [pc, #348]	; (8005b84 <UART_SetConfig+0x27c>)
 8005a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a28:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005a2c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005a30:	d011      	beq.n	8005a56 <UART_SetConfig+0x14e>
 8005a32:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005a36:	d817      	bhi.n	8005a68 <UART_SetConfig+0x160>
 8005a38:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005a3c:	d011      	beq.n	8005a62 <UART_SetConfig+0x15a>
 8005a3e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005a42:	d811      	bhi.n	8005a68 <UART_SetConfig+0x160>
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d003      	beq.n	8005a50 <UART_SetConfig+0x148>
 8005a48:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005a4c:	d006      	beq.n	8005a5c <UART_SetConfig+0x154>
 8005a4e:	e00b      	b.n	8005a68 <UART_SetConfig+0x160>
 8005a50:	2300      	movs	r3, #0
 8005a52:	77fb      	strb	r3, [r7, #31]
 8005a54:	e061      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a56:	2302      	movs	r3, #2
 8005a58:	77fb      	strb	r3, [r7, #31]
 8005a5a:	e05e      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a5c:	2304      	movs	r3, #4
 8005a5e:	77fb      	strb	r3, [r7, #31]
 8005a60:	e05b      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a62:	2308      	movs	r3, #8
 8005a64:	77fb      	strb	r3, [r7, #31]
 8005a66:	e058      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a68:	2310      	movs	r3, #16
 8005a6a:	77fb      	strb	r3, [r7, #31]
 8005a6c:	e055      	b.n	8005b1a <UART_SetConfig+0x212>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a47      	ldr	r2, [pc, #284]	; (8005b90 <UART_SetConfig+0x288>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d124      	bne.n	8005ac2 <UART_SetConfig+0x1ba>
 8005a78:	4b42      	ldr	r3, [pc, #264]	; (8005b84 <UART_SetConfig+0x27c>)
 8005a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005a80:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005a84:	d011      	beq.n	8005aaa <UART_SetConfig+0x1a2>
 8005a86:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005a8a:	d817      	bhi.n	8005abc <UART_SetConfig+0x1b4>
 8005a8c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a90:	d011      	beq.n	8005ab6 <UART_SetConfig+0x1ae>
 8005a92:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a96:	d811      	bhi.n	8005abc <UART_SetConfig+0x1b4>
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d003      	beq.n	8005aa4 <UART_SetConfig+0x19c>
 8005a9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005aa0:	d006      	beq.n	8005ab0 <UART_SetConfig+0x1a8>
 8005aa2:	e00b      	b.n	8005abc <UART_SetConfig+0x1b4>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	77fb      	strb	r3, [r7, #31]
 8005aa8:	e037      	b.n	8005b1a <UART_SetConfig+0x212>
 8005aaa:	2302      	movs	r3, #2
 8005aac:	77fb      	strb	r3, [r7, #31]
 8005aae:	e034      	b.n	8005b1a <UART_SetConfig+0x212>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	77fb      	strb	r3, [r7, #31]
 8005ab4:	e031      	b.n	8005b1a <UART_SetConfig+0x212>
 8005ab6:	2308      	movs	r3, #8
 8005ab8:	77fb      	strb	r3, [r7, #31]
 8005aba:	e02e      	b.n	8005b1a <UART_SetConfig+0x212>
 8005abc:	2310      	movs	r3, #16
 8005abe:	77fb      	strb	r3, [r7, #31]
 8005ac0:	e02b      	b.n	8005b1a <UART_SetConfig+0x212>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a33      	ldr	r2, [pc, #204]	; (8005b94 <UART_SetConfig+0x28c>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d124      	bne.n	8005b16 <UART_SetConfig+0x20e>
 8005acc:	4b2d      	ldr	r3, [pc, #180]	; (8005b84 <UART_SetConfig+0x27c>)
 8005ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005ad4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005ad8:	d011      	beq.n	8005afe <UART_SetConfig+0x1f6>
 8005ada:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005ade:	d817      	bhi.n	8005b10 <UART_SetConfig+0x208>
 8005ae0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ae4:	d011      	beq.n	8005b0a <UART_SetConfig+0x202>
 8005ae6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005aea:	d811      	bhi.n	8005b10 <UART_SetConfig+0x208>
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d003      	beq.n	8005af8 <UART_SetConfig+0x1f0>
 8005af0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005af4:	d006      	beq.n	8005b04 <UART_SetConfig+0x1fc>
 8005af6:	e00b      	b.n	8005b10 <UART_SetConfig+0x208>
 8005af8:	2300      	movs	r3, #0
 8005afa:	77fb      	strb	r3, [r7, #31]
 8005afc:	e00d      	b.n	8005b1a <UART_SetConfig+0x212>
 8005afe:	2302      	movs	r3, #2
 8005b00:	77fb      	strb	r3, [r7, #31]
 8005b02:	e00a      	b.n	8005b1a <UART_SetConfig+0x212>
 8005b04:	2304      	movs	r3, #4
 8005b06:	77fb      	strb	r3, [r7, #31]
 8005b08:	e007      	b.n	8005b1a <UART_SetConfig+0x212>
 8005b0a:	2308      	movs	r3, #8
 8005b0c:	77fb      	strb	r3, [r7, #31]
 8005b0e:	e004      	b.n	8005b1a <UART_SetConfig+0x212>
 8005b10:	2310      	movs	r3, #16
 8005b12:	77fb      	strb	r3, [r7, #31]
 8005b14:	e001      	b.n	8005b1a <UART_SetConfig+0x212>
 8005b16:	2310      	movs	r3, #16
 8005b18:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b22:	d16b      	bne.n	8005bfc <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005b24:	7ffb      	ldrb	r3, [r7, #31]
 8005b26:	2b08      	cmp	r3, #8
 8005b28:	d838      	bhi.n	8005b9c <UART_SetConfig+0x294>
 8005b2a:	a201      	add	r2, pc, #4	; (adr r2, 8005b30 <UART_SetConfig+0x228>)
 8005b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b30:	08005b55 	.word	0x08005b55
 8005b34:	08005b5d 	.word	0x08005b5d
 8005b38:	08005b65 	.word	0x08005b65
 8005b3c:	08005b9d 	.word	0x08005b9d
 8005b40:	08005b6b 	.word	0x08005b6b
 8005b44:	08005b9d 	.word	0x08005b9d
 8005b48:	08005b9d 	.word	0x08005b9d
 8005b4c:	08005b9d 	.word	0x08005b9d
 8005b50:	08005b73 	.word	0x08005b73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b54:	f7fe fb0c 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
 8005b58:	61b8      	str	r0, [r7, #24]
        break;
 8005b5a:	e024      	b.n	8005ba6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b5c:	f7fe fb2a 	bl	80041b4 <HAL_RCC_GetPCLK2Freq>
 8005b60:	61b8      	str	r0, [r7, #24]
        break;
 8005b62:	e020      	b.n	8005ba6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b64:	4b0c      	ldr	r3, [pc, #48]	; (8005b98 <UART_SetConfig+0x290>)
 8005b66:	61bb      	str	r3, [r7, #24]
        break;
 8005b68:	e01d      	b.n	8005ba6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b6a:	f7fe fa8b 	bl	8004084 <HAL_RCC_GetSysClockFreq>
 8005b6e:	61b8      	str	r0, [r7, #24]
        break;
 8005b70:	e019      	b.n	8005ba6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b76:	61bb      	str	r3, [r7, #24]
        break;
 8005b78:	e015      	b.n	8005ba6 <UART_SetConfig+0x29e>
 8005b7a:	bf00      	nop
 8005b7c:	efff69f3 	.word	0xefff69f3
 8005b80:	40013800 	.word	0x40013800
 8005b84:	40021000 	.word	0x40021000
 8005b88:	40004400 	.word	0x40004400
 8005b8c:	40004800 	.word	0x40004800
 8005b90:	40004c00 	.word	0x40004c00
 8005b94:	40005000 	.word	0x40005000
 8005b98:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	77bb      	strb	r3, [r7, #30]
        break;
 8005ba4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d073      	beq.n	8005c94 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	005a      	lsls	r2, r3, #1
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	085b      	lsrs	r3, r3, #1
 8005bb6:	441a      	add	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	2b0f      	cmp	r3, #15
 8005bc6:	d916      	bls.n	8005bf6 <UART_SetConfig+0x2ee>
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bce:	d212      	bcs.n	8005bf6 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	f023 030f 	bic.w	r3, r3, #15
 8005bd8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	085b      	lsrs	r3, r3, #1
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	f003 0307 	and.w	r3, r3, #7
 8005be4:	b29a      	uxth	r2, r3
 8005be6:	89fb      	ldrh	r3, [r7, #14]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	89fa      	ldrh	r2, [r7, #14]
 8005bf2:	60da      	str	r2, [r3, #12]
 8005bf4:	e04e      	b.n	8005c94 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	77bb      	strb	r3, [r7, #30]
 8005bfa:	e04b      	b.n	8005c94 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005bfc:	7ffb      	ldrb	r3, [r7, #31]
 8005bfe:	2b08      	cmp	r3, #8
 8005c00:	d827      	bhi.n	8005c52 <UART_SetConfig+0x34a>
 8005c02:	a201      	add	r2, pc, #4	; (adr r2, 8005c08 <UART_SetConfig+0x300>)
 8005c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c08:	08005c2d 	.word	0x08005c2d
 8005c0c:	08005c35 	.word	0x08005c35
 8005c10:	08005c3d 	.word	0x08005c3d
 8005c14:	08005c53 	.word	0x08005c53
 8005c18:	08005c43 	.word	0x08005c43
 8005c1c:	08005c53 	.word	0x08005c53
 8005c20:	08005c53 	.word	0x08005c53
 8005c24:	08005c53 	.word	0x08005c53
 8005c28:	08005c4b 	.word	0x08005c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c2c:	f7fe faa0 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
 8005c30:	61b8      	str	r0, [r7, #24]
        break;
 8005c32:	e013      	b.n	8005c5c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c34:	f7fe fabe 	bl	80041b4 <HAL_RCC_GetPCLK2Freq>
 8005c38:	61b8      	str	r0, [r7, #24]
        break;
 8005c3a:	e00f      	b.n	8005c5c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c3c:	4b1b      	ldr	r3, [pc, #108]	; (8005cac <UART_SetConfig+0x3a4>)
 8005c3e:	61bb      	str	r3, [r7, #24]
        break;
 8005c40:	e00c      	b.n	8005c5c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c42:	f7fe fa1f 	bl	8004084 <HAL_RCC_GetSysClockFreq>
 8005c46:	61b8      	str	r0, [r7, #24]
        break;
 8005c48:	e008      	b.n	8005c5c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c4e:	61bb      	str	r3, [r7, #24]
        break;
 8005c50:	e004      	b.n	8005c5c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	77bb      	strb	r3, [r7, #30]
        break;
 8005c5a:	bf00      	nop
    }

    if (pclk != 0U)
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d018      	beq.n	8005c94 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	085a      	lsrs	r2, r3, #1
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	441a      	add	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	2b0f      	cmp	r3, #15
 8005c7a:	d909      	bls.n	8005c90 <UART_SetConfig+0x388>
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c82:	d205      	bcs.n	8005c90 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	60da      	str	r2, [r3, #12]
 8005c8e:	e001      	b.n	8005c94 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005ca0:	7fbb      	ldrb	r3, [r7, #30]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3720      	adds	r7, #32
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	007a1200 	.word	0x007a1200

08005cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00a      	beq.n	8005cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	430a      	orrs	r2, r1
 8005cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00a      	beq.n	8005d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	430a      	orrs	r2, r1
 8005d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d22:	f003 0308 	and.w	r3, r3, #8
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	430a      	orrs	r2, r1
 8005d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d44:	f003 0310 	and.w	r3, r3, #16
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00a      	beq.n	8005d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	430a      	orrs	r2, r1
 8005d60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	f003 0320 	and.w	r3, r3, #32
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00a      	beq.n	8005d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	430a      	orrs	r2, r1
 8005d82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d01a      	beq.n	8005dc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005daa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dae:	d10a      	bne.n	8005dc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00a      	beq.n	8005de8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	430a      	orrs	r2, r1
 8005de6:	605a      	str	r2, [r3, #4]
  }
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b098      	sub	sp, #96	; 0x60
 8005df8:	af02      	add	r7, sp, #8
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e04:	f7fb fecc 	bl	8001ba0 <HAL_GetTick>
 8005e08:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0308 	and.w	r3, r3, #8
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d12e      	bne.n	8005e76 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e20:	2200      	movs	r2, #0
 8005e22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f88c 	bl	8005f44 <UART_WaitOnFlagUntilTimeout>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d021      	beq.n	8005e76 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e3a:	e853 3f00 	ldrex	r3, [r3]
 8005e3e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e46:	653b      	str	r3, [r7, #80]	; 0x50
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e50:	647b      	str	r3, [r7, #68]	; 0x44
 8005e52:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e54:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e58:	e841 2300 	strex	r3, r2, [r1]
 8005e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1e6      	bne.n	8005e32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e062      	b.n	8005f3c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b04      	cmp	r3, #4
 8005e82:	d149      	bne.n	8005f18 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 f856 	bl	8005f44 <UART_WaitOnFlagUntilTimeout>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d03c      	beq.n	8005f18 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea6:	e853 3f00 	ldrex	r3, [r3]
 8005eaa:	623b      	str	r3, [r7, #32]
   return(result);
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	461a      	mov	r2, r3
 8005eba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ebc:	633b      	str	r3, [r7, #48]	; 0x30
 8005ebe:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ec2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ec4:	e841 2300 	strex	r3, r2, [r1]
 8005ec8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1e6      	bne.n	8005e9e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	3308      	adds	r3, #8
 8005ed6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	e853 3f00 	ldrex	r3, [r3]
 8005ede:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f023 0301 	bic.w	r3, r3, #1
 8005ee6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	3308      	adds	r3, #8
 8005eee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ef0:	61fa      	str	r2, [r7, #28]
 8005ef2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef4:	69b9      	ldr	r1, [r7, #24]
 8005ef6:	69fa      	ldr	r2, [r7, #28]
 8005ef8:	e841 2300 	strex	r3, r2, [r1]
 8005efc:	617b      	str	r3, [r7, #20]
   return(result);
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1e5      	bne.n	8005ed0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e011      	b.n	8005f3c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2220      	movs	r2, #32
 8005f1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2220      	movs	r2, #32
 8005f22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3758      	adds	r7, #88	; 0x58
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	603b      	str	r3, [r7, #0]
 8005f50:	4613      	mov	r3, r2
 8005f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f54:	e049      	b.n	8005fea <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5c:	d045      	beq.n	8005fea <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f5e:	f7fb fe1f 	bl	8001ba0 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	69ba      	ldr	r2, [r7, #24]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d302      	bcc.n	8005f74 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e048      	b.n	800600a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d031      	beq.n	8005fea <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	69db      	ldr	r3, [r3, #28]
 8005f8c:	f003 0308 	and.w	r3, r3, #8
 8005f90:	2b08      	cmp	r3, #8
 8005f92:	d110      	bne.n	8005fb6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2208      	movs	r2, #8
 8005f9a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f000 f838 	bl	8006012 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2208      	movs	r2, #8
 8005fa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e029      	b.n	800600a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	69db      	ldr	r3, [r3, #28]
 8005fbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fc4:	d111      	bne.n	8005fea <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f000 f81e 	bl	8006012 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2220      	movs	r2, #32
 8005fda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e00f      	b.n	800600a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	69da      	ldr	r2, [r3, #28]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	bf0c      	ite	eq
 8005ffa:	2301      	moveq	r3, #1
 8005ffc:	2300      	movne	r3, #0
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	461a      	mov	r2, r3
 8006002:	79fb      	ldrb	r3, [r7, #7]
 8006004:	429a      	cmp	r2, r3
 8006006:	d0a6      	beq.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006012:	b480      	push	{r7}
 8006014:	b095      	sub	sp, #84	; 0x54
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006022:	e853 3f00 	ldrex	r3, [r3]
 8006026:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800602e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	461a      	mov	r2, r3
 8006036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006038:	643b      	str	r3, [r7, #64]	; 0x40
 800603a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800603e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006040:	e841 2300 	strex	r3, r2, [r1]
 8006044:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1e6      	bne.n	800601a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	3308      	adds	r3, #8
 8006052:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	e853 3f00 	ldrex	r3, [r3]
 800605a:	61fb      	str	r3, [r7, #28]
   return(result);
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	f023 0301 	bic.w	r3, r3, #1
 8006062:	64bb      	str	r3, [r7, #72]	; 0x48
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	3308      	adds	r3, #8
 800606a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800606c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800606e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006070:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006072:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006074:	e841 2300 	strex	r3, r2, [r1]
 8006078:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800607a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607c:	2b00      	cmp	r3, #0
 800607e:	d1e5      	bne.n	800604c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006084:	2b01      	cmp	r3, #1
 8006086:	d118      	bne.n	80060ba <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	e853 3f00 	ldrex	r3, [r3]
 8006094:	60bb      	str	r3, [r7, #8]
   return(result);
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	f023 0310 	bic.w	r3, r3, #16
 800609c:	647b      	str	r3, [r7, #68]	; 0x44
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	461a      	mov	r2, r3
 80060a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060a6:	61bb      	str	r3, [r7, #24]
 80060a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060aa:	6979      	ldr	r1, [r7, #20]
 80060ac:	69ba      	ldr	r2, [r7, #24]
 80060ae:	e841 2300 	strex	r3, r2, [r1]
 80060b2:	613b      	str	r3, [r7, #16]
   return(result);
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d1e6      	bne.n	8006088 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2220      	movs	r2, #32
 80060be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80060ce:	bf00      	nop
 80060d0:	3754      	adds	r7, #84	; 0x54
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
	...

080060dc <__errno>:
 80060dc:	4b01      	ldr	r3, [pc, #4]	; (80060e4 <__errno+0x8>)
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	20000010 	.word	0x20000010

080060e8 <__libc_init_array>:
 80060e8:	b570      	push	{r4, r5, r6, lr}
 80060ea:	4d0d      	ldr	r5, [pc, #52]	; (8006120 <__libc_init_array+0x38>)
 80060ec:	4c0d      	ldr	r4, [pc, #52]	; (8006124 <__libc_init_array+0x3c>)
 80060ee:	1b64      	subs	r4, r4, r5
 80060f0:	10a4      	asrs	r4, r4, #2
 80060f2:	2600      	movs	r6, #0
 80060f4:	42a6      	cmp	r6, r4
 80060f6:	d109      	bne.n	800610c <__libc_init_array+0x24>
 80060f8:	4d0b      	ldr	r5, [pc, #44]	; (8006128 <__libc_init_array+0x40>)
 80060fa:	4c0c      	ldr	r4, [pc, #48]	; (800612c <__libc_init_array+0x44>)
 80060fc:	f003 fe5e 	bl	8009dbc <_init>
 8006100:	1b64      	subs	r4, r4, r5
 8006102:	10a4      	asrs	r4, r4, #2
 8006104:	2600      	movs	r6, #0
 8006106:	42a6      	cmp	r6, r4
 8006108:	d105      	bne.n	8006116 <__libc_init_array+0x2e>
 800610a:	bd70      	pop	{r4, r5, r6, pc}
 800610c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006110:	4798      	blx	r3
 8006112:	3601      	adds	r6, #1
 8006114:	e7ee      	b.n	80060f4 <__libc_init_array+0xc>
 8006116:	f855 3b04 	ldr.w	r3, [r5], #4
 800611a:	4798      	blx	r3
 800611c:	3601      	adds	r6, #1
 800611e:	e7f2      	b.n	8006106 <__libc_init_array+0x1e>
 8006120:	0800a64c 	.word	0x0800a64c
 8006124:	0800a64c 	.word	0x0800a64c
 8006128:	0800a64c 	.word	0x0800a64c
 800612c:	0800a650 	.word	0x0800a650

08006130 <memset>:
 8006130:	4402      	add	r2, r0
 8006132:	4603      	mov	r3, r0
 8006134:	4293      	cmp	r3, r2
 8006136:	d100      	bne.n	800613a <memset+0xa>
 8006138:	4770      	bx	lr
 800613a:	f803 1b01 	strb.w	r1, [r3], #1
 800613e:	e7f9      	b.n	8006134 <memset+0x4>

08006140 <__cvt>:
 8006140:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006144:	ec55 4b10 	vmov	r4, r5, d0
 8006148:	2d00      	cmp	r5, #0
 800614a:	460e      	mov	r6, r1
 800614c:	4619      	mov	r1, r3
 800614e:	462b      	mov	r3, r5
 8006150:	bfbb      	ittet	lt
 8006152:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006156:	461d      	movlt	r5, r3
 8006158:	2300      	movge	r3, #0
 800615a:	232d      	movlt	r3, #45	; 0x2d
 800615c:	700b      	strb	r3, [r1, #0]
 800615e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006160:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006164:	4691      	mov	r9, r2
 8006166:	f023 0820 	bic.w	r8, r3, #32
 800616a:	bfbc      	itt	lt
 800616c:	4622      	movlt	r2, r4
 800616e:	4614      	movlt	r4, r2
 8006170:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006174:	d005      	beq.n	8006182 <__cvt+0x42>
 8006176:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800617a:	d100      	bne.n	800617e <__cvt+0x3e>
 800617c:	3601      	adds	r6, #1
 800617e:	2102      	movs	r1, #2
 8006180:	e000      	b.n	8006184 <__cvt+0x44>
 8006182:	2103      	movs	r1, #3
 8006184:	ab03      	add	r3, sp, #12
 8006186:	9301      	str	r3, [sp, #4]
 8006188:	ab02      	add	r3, sp, #8
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	ec45 4b10 	vmov	d0, r4, r5
 8006190:	4653      	mov	r3, sl
 8006192:	4632      	mov	r2, r6
 8006194:	f000 fe18 	bl	8006dc8 <_dtoa_r>
 8006198:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800619c:	4607      	mov	r7, r0
 800619e:	d102      	bne.n	80061a6 <__cvt+0x66>
 80061a0:	f019 0f01 	tst.w	r9, #1
 80061a4:	d022      	beq.n	80061ec <__cvt+0xac>
 80061a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061aa:	eb07 0906 	add.w	r9, r7, r6
 80061ae:	d110      	bne.n	80061d2 <__cvt+0x92>
 80061b0:	783b      	ldrb	r3, [r7, #0]
 80061b2:	2b30      	cmp	r3, #48	; 0x30
 80061b4:	d10a      	bne.n	80061cc <__cvt+0x8c>
 80061b6:	2200      	movs	r2, #0
 80061b8:	2300      	movs	r3, #0
 80061ba:	4620      	mov	r0, r4
 80061bc:	4629      	mov	r1, r5
 80061be:	f7fa fc8b 	bl	8000ad8 <__aeabi_dcmpeq>
 80061c2:	b918      	cbnz	r0, 80061cc <__cvt+0x8c>
 80061c4:	f1c6 0601 	rsb	r6, r6, #1
 80061c8:	f8ca 6000 	str.w	r6, [sl]
 80061cc:	f8da 3000 	ldr.w	r3, [sl]
 80061d0:	4499      	add	r9, r3
 80061d2:	2200      	movs	r2, #0
 80061d4:	2300      	movs	r3, #0
 80061d6:	4620      	mov	r0, r4
 80061d8:	4629      	mov	r1, r5
 80061da:	f7fa fc7d 	bl	8000ad8 <__aeabi_dcmpeq>
 80061de:	b108      	cbz	r0, 80061e4 <__cvt+0xa4>
 80061e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80061e4:	2230      	movs	r2, #48	; 0x30
 80061e6:	9b03      	ldr	r3, [sp, #12]
 80061e8:	454b      	cmp	r3, r9
 80061ea:	d307      	bcc.n	80061fc <__cvt+0xbc>
 80061ec:	9b03      	ldr	r3, [sp, #12]
 80061ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061f0:	1bdb      	subs	r3, r3, r7
 80061f2:	4638      	mov	r0, r7
 80061f4:	6013      	str	r3, [r2, #0]
 80061f6:	b004      	add	sp, #16
 80061f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061fc:	1c59      	adds	r1, r3, #1
 80061fe:	9103      	str	r1, [sp, #12]
 8006200:	701a      	strb	r2, [r3, #0]
 8006202:	e7f0      	b.n	80061e6 <__cvt+0xa6>

08006204 <__exponent>:
 8006204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006206:	4603      	mov	r3, r0
 8006208:	2900      	cmp	r1, #0
 800620a:	bfb8      	it	lt
 800620c:	4249      	neglt	r1, r1
 800620e:	f803 2b02 	strb.w	r2, [r3], #2
 8006212:	bfb4      	ite	lt
 8006214:	222d      	movlt	r2, #45	; 0x2d
 8006216:	222b      	movge	r2, #43	; 0x2b
 8006218:	2909      	cmp	r1, #9
 800621a:	7042      	strb	r2, [r0, #1]
 800621c:	dd2a      	ble.n	8006274 <__exponent+0x70>
 800621e:	f10d 0407 	add.w	r4, sp, #7
 8006222:	46a4      	mov	ip, r4
 8006224:	270a      	movs	r7, #10
 8006226:	46a6      	mov	lr, r4
 8006228:	460a      	mov	r2, r1
 800622a:	fb91 f6f7 	sdiv	r6, r1, r7
 800622e:	fb07 1516 	mls	r5, r7, r6, r1
 8006232:	3530      	adds	r5, #48	; 0x30
 8006234:	2a63      	cmp	r2, #99	; 0x63
 8006236:	f104 34ff 	add.w	r4, r4, #4294967295
 800623a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800623e:	4631      	mov	r1, r6
 8006240:	dcf1      	bgt.n	8006226 <__exponent+0x22>
 8006242:	3130      	adds	r1, #48	; 0x30
 8006244:	f1ae 0502 	sub.w	r5, lr, #2
 8006248:	f804 1c01 	strb.w	r1, [r4, #-1]
 800624c:	1c44      	adds	r4, r0, #1
 800624e:	4629      	mov	r1, r5
 8006250:	4561      	cmp	r1, ip
 8006252:	d30a      	bcc.n	800626a <__exponent+0x66>
 8006254:	f10d 0209 	add.w	r2, sp, #9
 8006258:	eba2 020e 	sub.w	r2, r2, lr
 800625c:	4565      	cmp	r5, ip
 800625e:	bf88      	it	hi
 8006260:	2200      	movhi	r2, #0
 8006262:	4413      	add	r3, r2
 8006264:	1a18      	subs	r0, r3, r0
 8006266:	b003      	add	sp, #12
 8006268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800626a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800626e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006272:	e7ed      	b.n	8006250 <__exponent+0x4c>
 8006274:	2330      	movs	r3, #48	; 0x30
 8006276:	3130      	adds	r1, #48	; 0x30
 8006278:	7083      	strb	r3, [r0, #2]
 800627a:	70c1      	strb	r1, [r0, #3]
 800627c:	1d03      	adds	r3, r0, #4
 800627e:	e7f1      	b.n	8006264 <__exponent+0x60>

08006280 <_printf_float>:
 8006280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006284:	ed2d 8b02 	vpush	{d8}
 8006288:	b08d      	sub	sp, #52	; 0x34
 800628a:	460c      	mov	r4, r1
 800628c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006290:	4616      	mov	r6, r2
 8006292:	461f      	mov	r7, r3
 8006294:	4605      	mov	r5, r0
 8006296:	f001 fd3d 	bl	8007d14 <_localeconv_r>
 800629a:	f8d0 a000 	ldr.w	sl, [r0]
 800629e:	4650      	mov	r0, sl
 80062a0:	f7f9 ff9e 	bl	80001e0 <strlen>
 80062a4:	2300      	movs	r3, #0
 80062a6:	930a      	str	r3, [sp, #40]	; 0x28
 80062a8:	6823      	ldr	r3, [r4, #0]
 80062aa:	9305      	str	r3, [sp, #20]
 80062ac:	f8d8 3000 	ldr.w	r3, [r8]
 80062b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80062b4:	3307      	adds	r3, #7
 80062b6:	f023 0307 	bic.w	r3, r3, #7
 80062ba:	f103 0208 	add.w	r2, r3, #8
 80062be:	f8c8 2000 	str.w	r2, [r8]
 80062c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062ca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80062ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062d2:	9307      	str	r3, [sp, #28]
 80062d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80062d8:	ee08 0a10 	vmov	s16, r0
 80062dc:	4b9f      	ldr	r3, [pc, #636]	; (800655c <_printf_float+0x2dc>)
 80062de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062e2:	f04f 32ff 	mov.w	r2, #4294967295
 80062e6:	f7fa fc29 	bl	8000b3c <__aeabi_dcmpun>
 80062ea:	bb88      	cbnz	r0, 8006350 <_printf_float+0xd0>
 80062ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062f0:	4b9a      	ldr	r3, [pc, #616]	; (800655c <_printf_float+0x2dc>)
 80062f2:	f04f 32ff 	mov.w	r2, #4294967295
 80062f6:	f7fa fc03 	bl	8000b00 <__aeabi_dcmple>
 80062fa:	bb48      	cbnz	r0, 8006350 <_printf_float+0xd0>
 80062fc:	2200      	movs	r2, #0
 80062fe:	2300      	movs	r3, #0
 8006300:	4640      	mov	r0, r8
 8006302:	4649      	mov	r1, r9
 8006304:	f7fa fbf2 	bl	8000aec <__aeabi_dcmplt>
 8006308:	b110      	cbz	r0, 8006310 <_printf_float+0x90>
 800630a:	232d      	movs	r3, #45	; 0x2d
 800630c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006310:	4b93      	ldr	r3, [pc, #588]	; (8006560 <_printf_float+0x2e0>)
 8006312:	4894      	ldr	r0, [pc, #592]	; (8006564 <_printf_float+0x2e4>)
 8006314:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006318:	bf94      	ite	ls
 800631a:	4698      	movls	r8, r3
 800631c:	4680      	movhi	r8, r0
 800631e:	2303      	movs	r3, #3
 8006320:	6123      	str	r3, [r4, #16]
 8006322:	9b05      	ldr	r3, [sp, #20]
 8006324:	f023 0204 	bic.w	r2, r3, #4
 8006328:	6022      	str	r2, [r4, #0]
 800632a:	f04f 0900 	mov.w	r9, #0
 800632e:	9700      	str	r7, [sp, #0]
 8006330:	4633      	mov	r3, r6
 8006332:	aa0b      	add	r2, sp, #44	; 0x2c
 8006334:	4621      	mov	r1, r4
 8006336:	4628      	mov	r0, r5
 8006338:	f000 f9d8 	bl	80066ec <_printf_common>
 800633c:	3001      	adds	r0, #1
 800633e:	f040 8090 	bne.w	8006462 <_printf_float+0x1e2>
 8006342:	f04f 30ff 	mov.w	r0, #4294967295
 8006346:	b00d      	add	sp, #52	; 0x34
 8006348:	ecbd 8b02 	vpop	{d8}
 800634c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006350:	4642      	mov	r2, r8
 8006352:	464b      	mov	r3, r9
 8006354:	4640      	mov	r0, r8
 8006356:	4649      	mov	r1, r9
 8006358:	f7fa fbf0 	bl	8000b3c <__aeabi_dcmpun>
 800635c:	b140      	cbz	r0, 8006370 <_printf_float+0xf0>
 800635e:	464b      	mov	r3, r9
 8006360:	2b00      	cmp	r3, #0
 8006362:	bfbc      	itt	lt
 8006364:	232d      	movlt	r3, #45	; 0x2d
 8006366:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800636a:	487f      	ldr	r0, [pc, #508]	; (8006568 <_printf_float+0x2e8>)
 800636c:	4b7f      	ldr	r3, [pc, #508]	; (800656c <_printf_float+0x2ec>)
 800636e:	e7d1      	b.n	8006314 <_printf_float+0x94>
 8006370:	6863      	ldr	r3, [r4, #4]
 8006372:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006376:	9206      	str	r2, [sp, #24]
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	d13f      	bne.n	80063fc <_printf_float+0x17c>
 800637c:	2306      	movs	r3, #6
 800637e:	6063      	str	r3, [r4, #4]
 8006380:	9b05      	ldr	r3, [sp, #20]
 8006382:	6861      	ldr	r1, [r4, #4]
 8006384:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006388:	2300      	movs	r3, #0
 800638a:	9303      	str	r3, [sp, #12]
 800638c:	ab0a      	add	r3, sp, #40	; 0x28
 800638e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006392:	ab09      	add	r3, sp, #36	; 0x24
 8006394:	ec49 8b10 	vmov	d0, r8, r9
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	6022      	str	r2, [r4, #0]
 800639c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80063a0:	4628      	mov	r0, r5
 80063a2:	f7ff fecd 	bl	8006140 <__cvt>
 80063a6:	9b06      	ldr	r3, [sp, #24]
 80063a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063aa:	2b47      	cmp	r3, #71	; 0x47
 80063ac:	4680      	mov	r8, r0
 80063ae:	d108      	bne.n	80063c2 <_printf_float+0x142>
 80063b0:	1cc8      	adds	r0, r1, #3
 80063b2:	db02      	blt.n	80063ba <_printf_float+0x13a>
 80063b4:	6863      	ldr	r3, [r4, #4]
 80063b6:	4299      	cmp	r1, r3
 80063b8:	dd41      	ble.n	800643e <_printf_float+0x1be>
 80063ba:	f1ab 0b02 	sub.w	fp, fp, #2
 80063be:	fa5f fb8b 	uxtb.w	fp, fp
 80063c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063c6:	d820      	bhi.n	800640a <_printf_float+0x18a>
 80063c8:	3901      	subs	r1, #1
 80063ca:	465a      	mov	r2, fp
 80063cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063d0:	9109      	str	r1, [sp, #36]	; 0x24
 80063d2:	f7ff ff17 	bl	8006204 <__exponent>
 80063d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063d8:	1813      	adds	r3, r2, r0
 80063da:	2a01      	cmp	r2, #1
 80063dc:	4681      	mov	r9, r0
 80063de:	6123      	str	r3, [r4, #16]
 80063e0:	dc02      	bgt.n	80063e8 <_printf_float+0x168>
 80063e2:	6822      	ldr	r2, [r4, #0]
 80063e4:	07d2      	lsls	r2, r2, #31
 80063e6:	d501      	bpl.n	80063ec <_printf_float+0x16c>
 80063e8:	3301      	adds	r3, #1
 80063ea:	6123      	str	r3, [r4, #16]
 80063ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d09c      	beq.n	800632e <_printf_float+0xae>
 80063f4:	232d      	movs	r3, #45	; 0x2d
 80063f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063fa:	e798      	b.n	800632e <_printf_float+0xae>
 80063fc:	9a06      	ldr	r2, [sp, #24]
 80063fe:	2a47      	cmp	r2, #71	; 0x47
 8006400:	d1be      	bne.n	8006380 <_printf_float+0x100>
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1bc      	bne.n	8006380 <_printf_float+0x100>
 8006406:	2301      	movs	r3, #1
 8006408:	e7b9      	b.n	800637e <_printf_float+0xfe>
 800640a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800640e:	d118      	bne.n	8006442 <_printf_float+0x1c2>
 8006410:	2900      	cmp	r1, #0
 8006412:	6863      	ldr	r3, [r4, #4]
 8006414:	dd0b      	ble.n	800642e <_printf_float+0x1ae>
 8006416:	6121      	str	r1, [r4, #16]
 8006418:	b913      	cbnz	r3, 8006420 <_printf_float+0x1a0>
 800641a:	6822      	ldr	r2, [r4, #0]
 800641c:	07d0      	lsls	r0, r2, #31
 800641e:	d502      	bpl.n	8006426 <_printf_float+0x1a6>
 8006420:	3301      	adds	r3, #1
 8006422:	440b      	add	r3, r1
 8006424:	6123      	str	r3, [r4, #16]
 8006426:	65a1      	str	r1, [r4, #88]	; 0x58
 8006428:	f04f 0900 	mov.w	r9, #0
 800642c:	e7de      	b.n	80063ec <_printf_float+0x16c>
 800642e:	b913      	cbnz	r3, 8006436 <_printf_float+0x1b6>
 8006430:	6822      	ldr	r2, [r4, #0]
 8006432:	07d2      	lsls	r2, r2, #31
 8006434:	d501      	bpl.n	800643a <_printf_float+0x1ba>
 8006436:	3302      	adds	r3, #2
 8006438:	e7f4      	b.n	8006424 <_printf_float+0x1a4>
 800643a:	2301      	movs	r3, #1
 800643c:	e7f2      	b.n	8006424 <_printf_float+0x1a4>
 800643e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006444:	4299      	cmp	r1, r3
 8006446:	db05      	blt.n	8006454 <_printf_float+0x1d4>
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	6121      	str	r1, [r4, #16]
 800644c:	07d8      	lsls	r0, r3, #31
 800644e:	d5ea      	bpl.n	8006426 <_printf_float+0x1a6>
 8006450:	1c4b      	adds	r3, r1, #1
 8006452:	e7e7      	b.n	8006424 <_printf_float+0x1a4>
 8006454:	2900      	cmp	r1, #0
 8006456:	bfd4      	ite	le
 8006458:	f1c1 0202 	rsble	r2, r1, #2
 800645c:	2201      	movgt	r2, #1
 800645e:	4413      	add	r3, r2
 8006460:	e7e0      	b.n	8006424 <_printf_float+0x1a4>
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	055a      	lsls	r2, r3, #21
 8006466:	d407      	bmi.n	8006478 <_printf_float+0x1f8>
 8006468:	6923      	ldr	r3, [r4, #16]
 800646a:	4642      	mov	r2, r8
 800646c:	4631      	mov	r1, r6
 800646e:	4628      	mov	r0, r5
 8006470:	47b8      	blx	r7
 8006472:	3001      	adds	r0, #1
 8006474:	d12c      	bne.n	80064d0 <_printf_float+0x250>
 8006476:	e764      	b.n	8006342 <_printf_float+0xc2>
 8006478:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800647c:	f240 80e0 	bls.w	8006640 <_printf_float+0x3c0>
 8006480:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006484:	2200      	movs	r2, #0
 8006486:	2300      	movs	r3, #0
 8006488:	f7fa fb26 	bl	8000ad8 <__aeabi_dcmpeq>
 800648c:	2800      	cmp	r0, #0
 800648e:	d034      	beq.n	80064fa <_printf_float+0x27a>
 8006490:	4a37      	ldr	r2, [pc, #220]	; (8006570 <_printf_float+0x2f0>)
 8006492:	2301      	movs	r3, #1
 8006494:	4631      	mov	r1, r6
 8006496:	4628      	mov	r0, r5
 8006498:	47b8      	blx	r7
 800649a:	3001      	adds	r0, #1
 800649c:	f43f af51 	beq.w	8006342 <_printf_float+0xc2>
 80064a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064a4:	429a      	cmp	r2, r3
 80064a6:	db02      	blt.n	80064ae <_printf_float+0x22e>
 80064a8:	6823      	ldr	r3, [r4, #0]
 80064aa:	07d8      	lsls	r0, r3, #31
 80064ac:	d510      	bpl.n	80064d0 <_printf_float+0x250>
 80064ae:	ee18 3a10 	vmov	r3, s16
 80064b2:	4652      	mov	r2, sl
 80064b4:	4631      	mov	r1, r6
 80064b6:	4628      	mov	r0, r5
 80064b8:	47b8      	blx	r7
 80064ba:	3001      	adds	r0, #1
 80064bc:	f43f af41 	beq.w	8006342 <_printf_float+0xc2>
 80064c0:	f04f 0800 	mov.w	r8, #0
 80064c4:	f104 091a 	add.w	r9, r4, #26
 80064c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064ca:	3b01      	subs	r3, #1
 80064cc:	4543      	cmp	r3, r8
 80064ce:	dc09      	bgt.n	80064e4 <_printf_float+0x264>
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	079b      	lsls	r3, r3, #30
 80064d4:	f100 8105 	bmi.w	80066e2 <_printf_float+0x462>
 80064d8:	68e0      	ldr	r0, [r4, #12]
 80064da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064dc:	4298      	cmp	r0, r3
 80064de:	bfb8      	it	lt
 80064e0:	4618      	movlt	r0, r3
 80064e2:	e730      	b.n	8006346 <_printf_float+0xc6>
 80064e4:	2301      	movs	r3, #1
 80064e6:	464a      	mov	r2, r9
 80064e8:	4631      	mov	r1, r6
 80064ea:	4628      	mov	r0, r5
 80064ec:	47b8      	blx	r7
 80064ee:	3001      	adds	r0, #1
 80064f0:	f43f af27 	beq.w	8006342 <_printf_float+0xc2>
 80064f4:	f108 0801 	add.w	r8, r8, #1
 80064f8:	e7e6      	b.n	80064c8 <_printf_float+0x248>
 80064fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	dc39      	bgt.n	8006574 <_printf_float+0x2f4>
 8006500:	4a1b      	ldr	r2, [pc, #108]	; (8006570 <_printf_float+0x2f0>)
 8006502:	2301      	movs	r3, #1
 8006504:	4631      	mov	r1, r6
 8006506:	4628      	mov	r0, r5
 8006508:	47b8      	blx	r7
 800650a:	3001      	adds	r0, #1
 800650c:	f43f af19 	beq.w	8006342 <_printf_float+0xc2>
 8006510:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006514:	4313      	orrs	r3, r2
 8006516:	d102      	bne.n	800651e <_printf_float+0x29e>
 8006518:	6823      	ldr	r3, [r4, #0]
 800651a:	07d9      	lsls	r1, r3, #31
 800651c:	d5d8      	bpl.n	80064d0 <_printf_float+0x250>
 800651e:	ee18 3a10 	vmov	r3, s16
 8006522:	4652      	mov	r2, sl
 8006524:	4631      	mov	r1, r6
 8006526:	4628      	mov	r0, r5
 8006528:	47b8      	blx	r7
 800652a:	3001      	adds	r0, #1
 800652c:	f43f af09 	beq.w	8006342 <_printf_float+0xc2>
 8006530:	f04f 0900 	mov.w	r9, #0
 8006534:	f104 0a1a 	add.w	sl, r4, #26
 8006538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800653a:	425b      	negs	r3, r3
 800653c:	454b      	cmp	r3, r9
 800653e:	dc01      	bgt.n	8006544 <_printf_float+0x2c4>
 8006540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006542:	e792      	b.n	800646a <_printf_float+0x1ea>
 8006544:	2301      	movs	r3, #1
 8006546:	4652      	mov	r2, sl
 8006548:	4631      	mov	r1, r6
 800654a:	4628      	mov	r0, r5
 800654c:	47b8      	blx	r7
 800654e:	3001      	adds	r0, #1
 8006550:	f43f aef7 	beq.w	8006342 <_printf_float+0xc2>
 8006554:	f109 0901 	add.w	r9, r9, #1
 8006558:	e7ee      	b.n	8006538 <_printf_float+0x2b8>
 800655a:	bf00      	nop
 800655c:	7fefffff 	.word	0x7fefffff
 8006560:	08009e84 	.word	0x08009e84
 8006564:	08009e88 	.word	0x08009e88
 8006568:	08009e90 	.word	0x08009e90
 800656c:	08009e8c 	.word	0x08009e8c
 8006570:	08009e94 	.word	0x08009e94
 8006574:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006576:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006578:	429a      	cmp	r2, r3
 800657a:	bfa8      	it	ge
 800657c:	461a      	movge	r2, r3
 800657e:	2a00      	cmp	r2, #0
 8006580:	4691      	mov	r9, r2
 8006582:	dc37      	bgt.n	80065f4 <_printf_float+0x374>
 8006584:	f04f 0b00 	mov.w	fp, #0
 8006588:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800658c:	f104 021a 	add.w	r2, r4, #26
 8006590:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006592:	9305      	str	r3, [sp, #20]
 8006594:	eba3 0309 	sub.w	r3, r3, r9
 8006598:	455b      	cmp	r3, fp
 800659a:	dc33      	bgt.n	8006604 <_printf_float+0x384>
 800659c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065a0:	429a      	cmp	r2, r3
 80065a2:	db3b      	blt.n	800661c <_printf_float+0x39c>
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	07da      	lsls	r2, r3, #31
 80065a8:	d438      	bmi.n	800661c <_printf_float+0x39c>
 80065aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065ac:	9a05      	ldr	r2, [sp, #20]
 80065ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065b0:	1a9a      	subs	r2, r3, r2
 80065b2:	eba3 0901 	sub.w	r9, r3, r1
 80065b6:	4591      	cmp	r9, r2
 80065b8:	bfa8      	it	ge
 80065ba:	4691      	movge	r9, r2
 80065bc:	f1b9 0f00 	cmp.w	r9, #0
 80065c0:	dc35      	bgt.n	800662e <_printf_float+0x3ae>
 80065c2:	f04f 0800 	mov.w	r8, #0
 80065c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065ca:	f104 0a1a 	add.w	sl, r4, #26
 80065ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065d2:	1a9b      	subs	r3, r3, r2
 80065d4:	eba3 0309 	sub.w	r3, r3, r9
 80065d8:	4543      	cmp	r3, r8
 80065da:	f77f af79 	ble.w	80064d0 <_printf_float+0x250>
 80065de:	2301      	movs	r3, #1
 80065e0:	4652      	mov	r2, sl
 80065e2:	4631      	mov	r1, r6
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b8      	blx	r7
 80065e8:	3001      	adds	r0, #1
 80065ea:	f43f aeaa 	beq.w	8006342 <_printf_float+0xc2>
 80065ee:	f108 0801 	add.w	r8, r8, #1
 80065f2:	e7ec      	b.n	80065ce <_printf_float+0x34e>
 80065f4:	4613      	mov	r3, r2
 80065f6:	4631      	mov	r1, r6
 80065f8:	4642      	mov	r2, r8
 80065fa:	4628      	mov	r0, r5
 80065fc:	47b8      	blx	r7
 80065fe:	3001      	adds	r0, #1
 8006600:	d1c0      	bne.n	8006584 <_printf_float+0x304>
 8006602:	e69e      	b.n	8006342 <_printf_float+0xc2>
 8006604:	2301      	movs	r3, #1
 8006606:	4631      	mov	r1, r6
 8006608:	4628      	mov	r0, r5
 800660a:	9205      	str	r2, [sp, #20]
 800660c:	47b8      	blx	r7
 800660e:	3001      	adds	r0, #1
 8006610:	f43f ae97 	beq.w	8006342 <_printf_float+0xc2>
 8006614:	9a05      	ldr	r2, [sp, #20]
 8006616:	f10b 0b01 	add.w	fp, fp, #1
 800661a:	e7b9      	b.n	8006590 <_printf_float+0x310>
 800661c:	ee18 3a10 	vmov	r3, s16
 8006620:	4652      	mov	r2, sl
 8006622:	4631      	mov	r1, r6
 8006624:	4628      	mov	r0, r5
 8006626:	47b8      	blx	r7
 8006628:	3001      	adds	r0, #1
 800662a:	d1be      	bne.n	80065aa <_printf_float+0x32a>
 800662c:	e689      	b.n	8006342 <_printf_float+0xc2>
 800662e:	9a05      	ldr	r2, [sp, #20]
 8006630:	464b      	mov	r3, r9
 8006632:	4442      	add	r2, r8
 8006634:	4631      	mov	r1, r6
 8006636:	4628      	mov	r0, r5
 8006638:	47b8      	blx	r7
 800663a:	3001      	adds	r0, #1
 800663c:	d1c1      	bne.n	80065c2 <_printf_float+0x342>
 800663e:	e680      	b.n	8006342 <_printf_float+0xc2>
 8006640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006642:	2a01      	cmp	r2, #1
 8006644:	dc01      	bgt.n	800664a <_printf_float+0x3ca>
 8006646:	07db      	lsls	r3, r3, #31
 8006648:	d538      	bpl.n	80066bc <_printf_float+0x43c>
 800664a:	2301      	movs	r3, #1
 800664c:	4642      	mov	r2, r8
 800664e:	4631      	mov	r1, r6
 8006650:	4628      	mov	r0, r5
 8006652:	47b8      	blx	r7
 8006654:	3001      	adds	r0, #1
 8006656:	f43f ae74 	beq.w	8006342 <_printf_float+0xc2>
 800665a:	ee18 3a10 	vmov	r3, s16
 800665e:	4652      	mov	r2, sl
 8006660:	4631      	mov	r1, r6
 8006662:	4628      	mov	r0, r5
 8006664:	47b8      	blx	r7
 8006666:	3001      	adds	r0, #1
 8006668:	f43f ae6b 	beq.w	8006342 <_printf_float+0xc2>
 800666c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006670:	2200      	movs	r2, #0
 8006672:	2300      	movs	r3, #0
 8006674:	f7fa fa30 	bl	8000ad8 <__aeabi_dcmpeq>
 8006678:	b9d8      	cbnz	r0, 80066b2 <_printf_float+0x432>
 800667a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800667c:	f108 0201 	add.w	r2, r8, #1
 8006680:	3b01      	subs	r3, #1
 8006682:	4631      	mov	r1, r6
 8006684:	4628      	mov	r0, r5
 8006686:	47b8      	blx	r7
 8006688:	3001      	adds	r0, #1
 800668a:	d10e      	bne.n	80066aa <_printf_float+0x42a>
 800668c:	e659      	b.n	8006342 <_printf_float+0xc2>
 800668e:	2301      	movs	r3, #1
 8006690:	4652      	mov	r2, sl
 8006692:	4631      	mov	r1, r6
 8006694:	4628      	mov	r0, r5
 8006696:	47b8      	blx	r7
 8006698:	3001      	adds	r0, #1
 800669a:	f43f ae52 	beq.w	8006342 <_printf_float+0xc2>
 800669e:	f108 0801 	add.w	r8, r8, #1
 80066a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a4:	3b01      	subs	r3, #1
 80066a6:	4543      	cmp	r3, r8
 80066a8:	dcf1      	bgt.n	800668e <_printf_float+0x40e>
 80066aa:	464b      	mov	r3, r9
 80066ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066b0:	e6dc      	b.n	800646c <_printf_float+0x1ec>
 80066b2:	f04f 0800 	mov.w	r8, #0
 80066b6:	f104 0a1a 	add.w	sl, r4, #26
 80066ba:	e7f2      	b.n	80066a2 <_printf_float+0x422>
 80066bc:	2301      	movs	r3, #1
 80066be:	4642      	mov	r2, r8
 80066c0:	e7df      	b.n	8006682 <_printf_float+0x402>
 80066c2:	2301      	movs	r3, #1
 80066c4:	464a      	mov	r2, r9
 80066c6:	4631      	mov	r1, r6
 80066c8:	4628      	mov	r0, r5
 80066ca:	47b8      	blx	r7
 80066cc:	3001      	adds	r0, #1
 80066ce:	f43f ae38 	beq.w	8006342 <_printf_float+0xc2>
 80066d2:	f108 0801 	add.w	r8, r8, #1
 80066d6:	68e3      	ldr	r3, [r4, #12]
 80066d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066da:	1a5b      	subs	r3, r3, r1
 80066dc:	4543      	cmp	r3, r8
 80066de:	dcf0      	bgt.n	80066c2 <_printf_float+0x442>
 80066e0:	e6fa      	b.n	80064d8 <_printf_float+0x258>
 80066e2:	f04f 0800 	mov.w	r8, #0
 80066e6:	f104 0919 	add.w	r9, r4, #25
 80066ea:	e7f4      	b.n	80066d6 <_printf_float+0x456>

080066ec <_printf_common>:
 80066ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f0:	4616      	mov	r6, r2
 80066f2:	4699      	mov	r9, r3
 80066f4:	688a      	ldr	r2, [r1, #8]
 80066f6:	690b      	ldr	r3, [r1, #16]
 80066f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066fc:	4293      	cmp	r3, r2
 80066fe:	bfb8      	it	lt
 8006700:	4613      	movlt	r3, r2
 8006702:	6033      	str	r3, [r6, #0]
 8006704:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006708:	4607      	mov	r7, r0
 800670a:	460c      	mov	r4, r1
 800670c:	b10a      	cbz	r2, 8006712 <_printf_common+0x26>
 800670e:	3301      	adds	r3, #1
 8006710:	6033      	str	r3, [r6, #0]
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	0699      	lsls	r1, r3, #26
 8006716:	bf42      	ittt	mi
 8006718:	6833      	ldrmi	r3, [r6, #0]
 800671a:	3302      	addmi	r3, #2
 800671c:	6033      	strmi	r3, [r6, #0]
 800671e:	6825      	ldr	r5, [r4, #0]
 8006720:	f015 0506 	ands.w	r5, r5, #6
 8006724:	d106      	bne.n	8006734 <_printf_common+0x48>
 8006726:	f104 0a19 	add.w	sl, r4, #25
 800672a:	68e3      	ldr	r3, [r4, #12]
 800672c:	6832      	ldr	r2, [r6, #0]
 800672e:	1a9b      	subs	r3, r3, r2
 8006730:	42ab      	cmp	r3, r5
 8006732:	dc26      	bgt.n	8006782 <_printf_common+0x96>
 8006734:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006738:	1e13      	subs	r3, r2, #0
 800673a:	6822      	ldr	r2, [r4, #0]
 800673c:	bf18      	it	ne
 800673e:	2301      	movne	r3, #1
 8006740:	0692      	lsls	r2, r2, #26
 8006742:	d42b      	bmi.n	800679c <_printf_common+0xb0>
 8006744:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006748:	4649      	mov	r1, r9
 800674a:	4638      	mov	r0, r7
 800674c:	47c0      	blx	r8
 800674e:	3001      	adds	r0, #1
 8006750:	d01e      	beq.n	8006790 <_printf_common+0xa4>
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	68e5      	ldr	r5, [r4, #12]
 8006756:	6832      	ldr	r2, [r6, #0]
 8006758:	f003 0306 	and.w	r3, r3, #6
 800675c:	2b04      	cmp	r3, #4
 800675e:	bf08      	it	eq
 8006760:	1aad      	subeq	r5, r5, r2
 8006762:	68a3      	ldr	r3, [r4, #8]
 8006764:	6922      	ldr	r2, [r4, #16]
 8006766:	bf0c      	ite	eq
 8006768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800676c:	2500      	movne	r5, #0
 800676e:	4293      	cmp	r3, r2
 8006770:	bfc4      	itt	gt
 8006772:	1a9b      	subgt	r3, r3, r2
 8006774:	18ed      	addgt	r5, r5, r3
 8006776:	2600      	movs	r6, #0
 8006778:	341a      	adds	r4, #26
 800677a:	42b5      	cmp	r5, r6
 800677c:	d11a      	bne.n	80067b4 <_printf_common+0xc8>
 800677e:	2000      	movs	r0, #0
 8006780:	e008      	b.n	8006794 <_printf_common+0xa8>
 8006782:	2301      	movs	r3, #1
 8006784:	4652      	mov	r2, sl
 8006786:	4649      	mov	r1, r9
 8006788:	4638      	mov	r0, r7
 800678a:	47c0      	blx	r8
 800678c:	3001      	adds	r0, #1
 800678e:	d103      	bne.n	8006798 <_printf_common+0xac>
 8006790:	f04f 30ff 	mov.w	r0, #4294967295
 8006794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006798:	3501      	adds	r5, #1
 800679a:	e7c6      	b.n	800672a <_printf_common+0x3e>
 800679c:	18e1      	adds	r1, r4, r3
 800679e:	1c5a      	adds	r2, r3, #1
 80067a0:	2030      	movs	r0, #48	; 0x30
 80067a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067a6:	4422      	add	r2, r4
 80067a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067b0:	3302      	adds	r3, #2
 80067b2:	e7c7      	b.n	8006744 <_printf_common+0x58>
 80067b4:	2301      	movs	r3, #1
 80067b6:	4622      	mov	r2, r4
 80067b8:	4649      	mov	r1, r9
 80067ba:	4638      	mov	r0, r7
 80067bc:	47c0      	blx	r8
 80067be:	3001      	adds	r0, #1
 80067c0:	d0e6      	beq.n	8006790 <_printf_common+0xa4>
 80067c2:	3601      	adds	r6, #1
 80067c4:	e7d9      	b.n	800677a <_printf_common+0x8e>
	...

080067c8 <_printf_i>:
 80067c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067cc:	7e0f      	ldrb	r7, [r1, #24]
 80067ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067d0:	2f78      	cmp	r7, #120	; 0x78
 80067d2:	4691      	mov	r9, r2
 80067d4:	4680      	mov	r8, r0
 80067d6:	460c      	mov	r4, r1
 80067d8:	469a      	mov	sl, r3
 80067da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067de:	d807      	bhi.n	80067f0 <_printf_i+0x28>
 80067e0:	2f62      	cmp	r7, #98	; 0x62
 80067e2:	d80a      	bhi.n	80067fa <_printf_i+0x32>
 80067e4:	2f00      	cmp	r7, #0
 80067e6:	f000 80d8 	beq.w	800699a <_printf_i+0x1d2>
 80067ea:	2f58      	cmp	r7, #88	; 0x58
 80067ec:	f000 80a3 	beq.w	8006936 <_printf_i+0x16e>
 80067f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067f8:	e03a      	b.n	8006870 <_printf_i+0xa8>
 80067fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80067fe:	2b15      	cmp	r3, #21
 8006800:	d8f6      	bhi.n	80067f0 <_printf_i+0x28>
 8006802:	a101      	add	r1, pc, #4	; (adr r1, 8006808 <_printf_i+0x40>)
 8006804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006808:	08006861 	.word	0x08006861
 800680c:	08006875 	.word	0x08006875
 8006810:	080067f1 	.word	0x080067f1
 8006814:	080067f1 	.word	0x080067f1
 8006818:	080067f1 	.word	0x080067f1
 800681c:	080067f1 	.word	0x080067f1
 8006820:	08006875 	.word	0x08006875
 8006824:	080067f1 	.word	0x080067f1
 8006828:	080067f1 	.word	0x080067f1
 800682c:	080067f1 	.word	0x080067f1
 8006830:	080067f1 	.word	0x080067f1
 8006834:	08006981 	.word	0x08006981
 8006838:	080068a5 	.word	0x080068a5
 800683c:	08006963 	.word	0x08006963
 8006840:	080067f1 	.word	0x080067f1
 8006844:	080067f1 	.word	0x080067f1
 8006848:	080069a3 	.word	0x080069a3
 800684c:	080067f1 	.word	0x080067f1
 8006850:	080068a5 	.word	0x080068a5
 8006854:	080067f1 	.word	0x080067f1
 8006858:	080067f1 	.word	0x080067f1
 800685c:	0800696b 	.word	0x0800696b
 8006860:	682b      	ldr	r3, [r5, #0]
 8006862:	1d1a      	adds	r2, r3, #4
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	602a      	str	r2, [r5, #0]
 8006868:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800686c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006870:	2301      	movs	r3, #1
 8006872:	e0a3      	b.n	80069bc <_printf_i+0x1f4>
 8006874:	6820      	ldr	r0, [r4, #0]
 8006876:	6829      	ldr	r1, [r5, #0]
 8006878:	0606      	lsls	r6, r0, #24
 800687a:	f101 0304 	add.w	r3, r1, #4
 800687e:	d50a      	bpl.n	8006896 <_printf_i+0xce>
 8006880:	680e      	ldr	r6, [r1, #0]
 8006882:	602b      	str	r3, [r5, #0]
 8006884:	2e00      	cmp	r6, #0
 8006886:	da03      	bge.n	8006890 <_printf_i+0xc8>
 8006888:	232d      	movs	r3, #45	; 0x2d
 800688a:	4276      	negs	r6, r6
 800688c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006890:	485e      	ldr	r0, [pc, #376]	; (8006a0c <_printf_i+0x244>)
 8006892:	230a      	movs	r3, #10
 8006894:	e019      	b.n	80068ca <_printf_i+0x102>
 8006896:	680e      	ldr	r6, [r1, #0]
 8006898:	602b      	str	r3, [r5, #0]
 800689a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800689e:	bf18      	it	ne
 80068a0:	b236      	sxthne	r6, r6
 80068a2:	e7ef      	b.n	8006884 <_printf_i+0xbc>
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	6820      	ldr	r0, [r4, #0]
 80068a8:	1d19      	adds	r1, r3, #4
 80068aa:	6029      	str	r1, [r5, #0]
 80068ac:	0601      	lsls	r1, r0, #24
 80068ae:	d501      	bpl.n	80068b4 <_printf_i+0xec>
 80068b0:	681e      	ldr	r6, [r3, #0]
 80068b2:	e002      	b.n	80068ba <_printf_i+0xf2>
 80068b4:	0646      	lsls	r6, r0, #25
 80068b6:	d5fb      	bpl.n	80068b0 <_printf_i+0xe8>
 80068b8:	881e      	ldrh	r6, [r3, #0]
 80068ba:	4854      	ldr	r0, [pc, #336]	; (8006a0c <_printf_i+0x244>)
 80068bc:	2f6f      	cmp	r7, #111	; 0x6f
 80068be:	bf0c      	ite	eq
 80068c0:	2308      	moveq	r3, #8
 80068c2:	230a      	movne	r3, #10
 80068c4:	2100      	movs	r1, #0
 80068c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068ca:	6865      	ldr	r5, [r4, #4]
 80068cc:	60a5      	str	r5, [r4, #8]
 80068ce:	2d00      	cmp	r5, #0
 80068d0:	bfa2      	ittt	ge
 80068d2:	6821      	ldrge	r1, [r4, #0]
 80068d4:	f021 0104 	bicge.w	r1, r1, #4
 80068d8:	6021      	strge	r1, [r4, #0]
 80068da:	b90e      	cbnz	r6, 80068e0 <_printf_i+0x118>
 80068dc:	2d00      	cmp	r5, #0
 80068de:	d04d      	beq.n	800697c <_printf_i+0x1b4>
 80068e0:	4615      	mov	r5, r2
 80068e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80068e6:	fb03 6711 	mls	r7, r3, r1, r6
 80068ea:	5dc7      	ldrb	r7, [r0, r7]
 80068ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068f0:	4637      	mov	r7, r6
 80068f2:	42bb      	cmp	r3, r7
 80068f4:	460e      	mov	r6, r1
 80068f6:	d9f4      	bls.n	80068e2 <_printf_i+0x11a>
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d10b      	bne.n	8006914 <_printf_i+0x14c>
 80068fc:	6823      	ldr	r3, [r4, #0]
 80068fe:	07de      	lsls	r6, r3, #31
 8006900:	d508      	bpl.n	8006914 <_printf_i+0x14c>
 8006902:	6923      	ldr	r3, [r4, #16]
 8006904:	6861      	ldr	r1, [r4, #4]
 8006906:	4299      	cmp	r1, r3
 8006908:	bfde      	ittt	le
 800690a:	2330      	movle	r3, #48	; 0x30
 800690c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006910:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006914:	1b52      	subs	r2, r2, r5
 8006916:	6122      	str	r2, [r4, #16]
 8006918:	f8cd a000 	str.w	sl, [sp]
 800691c:	464b      	mov	r3, r9
 800691e:	aa03      	add	r2, sp, #12
 8006920:	4621      	mov	r1, r4
 8006922:	4640      	mov	r0, r8
 8006924:	f7ff fee2 	bl	80066ec <_printf_common>
 8006928:	3001      	adds	r0, #1
 800692a:	d14c      	bne.n	80069c6 <_printf_i+0x1fe>
 800692c:	f04f 30ff 	mov.w	r0, #4294967295
 8006930:	b004      	add	sp, #16
 8006932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006936:	4835      	ldr	r0, [pc, #212]	; (8006a0c <_printf_i+0x244>)
 8006938:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800693c:	6829      	ldr	r1, [r5, #0]
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	f851 6b04 	ldr.w	r6, [r1], #4
 8006944:	6029      	str	r1, [r5, #0]
 8006946:	061d      	lsls	r5, r3, #24
 8006948:	d514      	bpl.n	8006974 <_printf_i+0x1ac>
 800694a:	07df      	lsls	r7, r3, #31
 800694c:	bf44      	itt	mi
 800694e:	f043 0320 	orrmi.w	r3, r3, #32
 8006952:	6023      	strmi	r3, [r4, #0]
 8006954:	b91e      	cbnz	r6, 800695e <_printf_i+0x196>
 8006956:	6823      	ldr	r3, [r4, #0]
 8006958:	f023 0320 	bic.w	r3, r3, #32
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	2310      	movs	r3, #16
 8006960:	e7b0      	b.n	80068c4 <_printf_i+0xfc>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	f043 0320 	orr.w	r3, r3, #32
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	2378      	movs	r3, #120	; 0x78
 800696c:	4828      	ldr	r0, [pc, #160]	; (8006a10 <_printf_i+0x248>)
 800696e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006972:	e7e3      	b.n	800693c <_printf_i+0x174>
 8006974:	0659      	lsls	r1, r3, #25
 8006976:	bf48      	it	mi
 8006978:	b2b6      	uxthmi	r6, r6
 800697a:	e7e6      	b.n	800694a <_printf_i+0x182>
 800697c:	4615      	mov	r5, r2
 800697e:	e7bb      	b.n	80068f8 <_printf_i+0x130>
 8006980:	682b      	ldr	r3, [r5, #0]
 8006982:	6826      	ldr	r6, [r4, #0]
 8006984:	6961      	ldr	r1, [r4, #20]
 8006986:	1d18      	adds	r0, r3, #4
 8006988:	6028      	str	r0, [r5, #0]
 800698a:	0635      	lsls	r5, r6, #24
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	d501      	bpl.n	8006994 <_printf_i+0x1cc>
 8006990:	6019      	str	r1, [r3, #0]
 8006992:	e002      	b.n	800699a <_printf_i+0x1d2>
 8006994:	0670      	lsls	r0, r6, #25
 8006996:	d5fb      	bpl.n	8006990 <_printf_i+0x1c8>
 8006998:	8019      	strh	r1, [r3, #0]
 800699a:	2300      	movs	r3, #0
 800699c:	6123      	str	r3, [r4, #16]
 800699e:	4615      	mov	r5, r2
 80069a0:	e7ba      	b.n	8006918 <_printf_i+0x150>
 80069a2:	682b      	ldr	r3, [r5, #0]
 80069a4:	1d1a      	adds	r2, r3, #4
 80069a6:	602a      	str	r2, [r5, #0]
 80069a8:	681d      	ldr	r5, [r3, #0]
 80069aa:	6862      	ldr	r2, [r4, #4]
 80069ac:	2100      	movs	r1, #0
 80069ae:	4628      	mov	r0, r5
 80069b0:	f7f9 fc1e 	bl	80001f0 <memchr>
 80069b4:	b108      	cbz	r0, 80069ba <_printf_i+0x1f2>
 80069b6:	1b40      	subs	r0, r0, r5
 80069b8:	6060      	str	r0, [r4, #4]
 80069ba:	6863      	ldr	r3, [r4, #4]
 80069bc:	6123      	str	r3, [r4, #16]
 80069be:	2300      	movs	r3, #0
 80069c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069c4:	e7a8      	b.n	8006918 <_printf_i+0x150>
 80069c6:	6923      	ldr	r3, [r4, #16]
 80069c8:	462a      	mov	r2, r5
 80069ca:	4649      	mov	r1, r9
 80069cc:	4640      	mov	r0, r8
 80069ce:	47d0      	blx	sl
 80069d0:	3001      	adds	r0, #1
 80069d2:	d0ab      	beq.n	800692c <_printf_i+0x164>
 80069d4:	6823      	ldr	r3, [r4, #0]
 80069d6:	079b      	lsls	r3, r3, #30
 80069d8:	d413      	bmi.n	8006a02 <_printf_i+0x23a>
 80069da:	68e0      	ldr	r0, [r4, #12]
 80069dc:	9b03      	ldr	r3, [sp, #12]
 80069de:	4298      	cmp	r0, r3
 80069e0:	bfb8      	it	lt
 80069e2:	4618      	movlt	r0, r3
 80069e4:	e7a4      	b.n	8006930 <_printf_i+0x168>
 80069e6:	2301      	movs	r3, #1
 80069e8:	4632      	mov	r2, r6
 80069ea:	4649      	mov	r1, r9
 80069ec:	4640      	mov	r0, r8
 80069ee:	47d0      	blx	sl
 80069f0:	3001      	adds	r0, #1
 80069f2:	d09b      	beq.n	800692c <_printf_i+0x164>
 80069f4:	3501      	adds	r5, #1
 80069f6:	68e3      	ldr	r3, [r4, #12]
 80069f8:	9903      	ldr	r1, [sp, #12]
 80069fa:	1a5b      	subs	r3, r3, r1
 80069fc:	42ab      	cmp	r3, r5
 80069fe:	dcf2      	bgt.n	80069e6 <_printf_i+0x21e>
 8006a00:	e7eb      	b.n	80069da <_printf_i+0x212>
 8006a02:	2500      	movs	r5, #0
 8006a04:	f104 0619 	add.w	r6, r4, #25
 8006a08:	e7f5      	b.n	80069f6 <_printf_i+0x22e>
 8006a0a:	bf00      	nop
 8006a0c:	08009e96 	.word	0x08009e96
 8006a10:	08009ea7 	.word	0x08009ea7

08006a14 <iprintf>:
 8006a14:	b40f      	push	{r0, r1, r2, r3}
 8006a16:	4b0a      	ldr	r3, [pc, #40]	; (8006a40 <iprintf+0x2c>)
 8006a18:	b513      	push	{r0, r1, r4, lr}
 8006a1a:	681c      	ldr	r4, [r3, #0]
 8006a1c:	b124      	cbz	r4, 8006a28 <iprintf+0x14>
 8006a1e:	69a3      	ldr	r3, [r4, #24]
 8006a20:	b913      	cbnz	r3, 8006a28 <iprintf+0x14>
 8006a22:	4620      	mov	r0, r4
 8006a24:	f001 f8d8 	bl	8007bd8 <__sinit>
 8006a28:	ab05      	add	r3, sp, #20
 8006a2a:	9a04      	ldr	r2, [sp, #16]
 8006a2c:	68a1      	ldr	r1, [r4, #8]
 8006a2e:	9301      	str	r3, [sp, #4]
 8006a30:	4620      	mov	r0, r4
 8006a32:	f001 fe95 	bl	8008760 <_vfiprintf_r>
 8006a36:	b002      	add	sp, #8
 8006a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a3c:	b004      	add	sp, #16
 8006a3e:	4770      	bx	lr
 8006a40:	20000010 	.word	0x20000010

08006a44 <_puts_r>:
 8006a44:	b570      	push	{r4, r5, r6, lr}
 8006a46:	460e      	mov	r6, r1
 8006a48:	4605      	mov	r5, r0
 8006a4a:	b118      	cbz	r0, 8006a54 <_puts_r+0x10>
 8006a4c:	6983      	ldr	r3, [r0, #24]
 8006a4e:	b90b      	cbnz	r3, 8006a54 <_puts_r+0x10>
 8006a50:	f001 f8c2 	bl	8007bd8 <__sinit>
 8006a54:	69ab      	ldr	r3, [r5, #24]
 8006a56:	68ac      	ldr	r4, [r5, #8]
 8006a58:	b913      	cbnz	r3, 8006a60 <_puts_r+0x1c>
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	f001 f8bc 	bl	8007bd8 <__sinit>
 8006a60:	4b2c      	ldr	r3, [pc, #176]	; (8006b14 <_puts_r+0xd0>)
 8006a62:	429c      	cmp	r4, r3
 8006a64:	d120      	bne.n	8006aa8 <_puts_r+0x64>
 8006a66:	686c      	ldr	r4, [r5, #4]
 8006a68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a6a:	07db      	lsls	r3, r3, #31
 8006a6c:	d405      	bmi.n	8006a7a <_puts_r+0x36>
 8006a6e:	89a3      	ldrh	r3, [r4, #12]
 8006a70:	0598      	lsls	r0, r3, #22
 8006a72:	d402      	bmi.n	8006a7a <_puts_r+0x36>
 8006a74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a76:	f001 f952 	bl	8007d1e <__retarget_lock_acquire_recursive>
 8006a7a:	89a3      	ldrh	r3, [r4, #12]
 8006a7c:	0719      	lsls	r1, r3, #28
 8006a7e:	d51d      	bpl.n	8006abc <_puts_r+0x78>
 8006a80:	6923      	ldr	r3, [r4, #16]
 8006a82:	b1db      	cbz	r3, 8006abc <_puts_r+0x78>
 8006a84:	3e01      	subs	r6, #1
 8006a86:	68a3      	ldr	r3, [r4, #8]
 8006a88:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	60a3      	str	r3, [r4, #8]
 8006a90:	bb39      	cbnz	r1, 8006ae2 <_puts_r+0x9e>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	da38      	bge.n	8006b08 <_puts_r+0xc4>
 8006a96:	4622      	mov	r2, r4
 8006a98:	210a      	movs	r1, #10
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f000 f848 	bl	8006b30 <__swbuf_r>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	d011      	beq.n	8006ac8 <_puts_r+0x84>
 8006aa4:	250a      	movs	r5, #10
 8006aa6:	e011      	b.n	8006acc <_puts_r+0x88>
 8006aa8:	4b1b      	ldr	r3, [pc, #108]	; (8006b18 <_puts_r+0xd4>)
 8006aaa:	429c      	cmp	r4, r3
 8006aac:	d101      	bne.n	8006ab2 <_puts_r+0x6e>
 8006aae:	68ac      	ldr	r4, [r5, #8]
 8006ab0:	e7da      	b.n	8006a68 <_puts_r+0x24>
 8006ab2:	4b1a      	ldr	r3, [pc, #104]	; (8006b1c <_puts_r+0xd8>)
 8006ab4:	429c      	cmp	r4, r3
 8006ab6:	bf08      	it	eq
 8006ab8:	68ec      	ldreq	r4, [r5, #12]
 8006aba:	e7d5      	b.n	8006a68 <_puts_r+0x24>
 8006abc:	4621      	mov	r1, r4
 8006abe:	4628      	mov	r0, r5
 8006ac0:	f000 f888 	bl	8006bd4 <__swsetup_r>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	d0dd      	beq.n	8006a84 <_puts_r+0x40>
 8006ac8:	f04f 35ff 	mov.w	r5, #4294967295
 8006acc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ace:	07da      	lsls	r2, r3, #31
 8006ad0:	d405      	bmi.n	8006ade <_puts_r+0x9a>
 8006ad2:	89a3      	ldrh	r3, [r4, #12]
 8006ad4:	059b      	lsls	r3, r3, #22
 8006ad6:	d402      	bmi.n	8006ade <_puts_r+0x9a>
 8006ad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ada:	f001 f921 	bl	8007d20 <__retarget_lock_release_recursive>
 8006ade:	4628      	mov	r0, r5
 8006ae0:	bd70      	pop	{r4, r5, r6, pc}
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	da04      	bge.n	8006af0 <_puts_r+0xac>
 8006ae6:	69a2      	ldr	r2, [r4, #24]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	dc06      	bgt.n	8006afa <_puts_r+0xb6>
 8006aec:	290a      	cmp	r1, #10
 8006aee:	d004      	beq.n	8006afa <_puts_r+0xb6>
 8006af0:	6823      	ldr	r3, [r4, #0]
 8006af2:	1c5a      	adds	r2, r3, #1
 8006af4:	6022      	str	r2, [r4, #0]
 8006af6:	7019      	strb	r1, [r3, #0]
 8006af8:	e7c5      	b.n	8006a86 <_puts_r+0x42>
 8006afa:	4622      	mov	r2, r4
 8006afc:	4628      	mov	r0, r5
 8006afe:	f000 f817 	bl	8006b30 <__swbuf_r>
 8006b02:	3001      	adds	r0, #1
 8006b04:	d1bf      	bne.n	8006a86 <_puts_r+0x42>
 8006b06:	e7df      	b.n	8006ac8 <_puts_r+0x84>
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	250a      	movs	r5, #10
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	6022      	str	r2, [r4, #0]
 8006b10:	701d      	strb	r5, [r3, #0]
 8006b12:	e7db      	b.n	8006acc <_puts_r+0x88>
 8006b14:	08009f68 	.word	0x08009f68
 8006b18:	08009f88 	.word	0x08009f88
 8006b1c:	08009f48 	.word	0x08009f48

08006b20 <puts>:
 8006b20:	4b02      	ldr	r3, [pc, #8]	; (8006b2c <puts+0xc>)
 8006b22:	4601      	mov	r1, r0
 8006b24:	6818      	ldr	r0, [r3, #0]
 8006b26:	f7ff bf8d 	b.w	8006a44 <_puts_r>
 8006b2a:	bf00      	nop
 8006b2c:	20000010 	.word	0x20000010

08006b30 <__swbuf_r>:
 8006b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b32:	460e      	mov	r6, r1
 8006b34:	4614      	mov	r4, r2
 8006b36:	4605      	mov	r5, r0
 8006b38:	b118      	cbz	r0, 8006b42 <__swbuf_r+0x12>
 8006b3a:	6983      	ldr	r3, [r0, #24]
 8006b3c:	b90b      	cbnz	r3, 8006b42 <__swbuf_r+0x12>
 8006b3e:	f001 f84b 	bl	8007bd8 <__sinit>
 8006b42:	4b21      	ldr	r3, [pc, #132]	; (8006bc8 <__swbuf_r+0x98>)
 8006b44:	429c      	cmp	r4, r3
 8006b46:	d12b      	bne.n	8006ba0 <__swbuf_r+0x70>
 8006b48:	686c      	ldr	r4, [r5, #4]
 8006b4a:	69a3      	ldr	r3, [r4, #24]
 8006b4c:	60a3      	str	r3, [r4, #8]
 8006b4e:	89a3      	ldrh	r3, [r4, #12]
 8006b50:	071a      	lsls	r2, r3, #28
 8006b52:	d52f      	bpl.n	8006bb4 <__swbuf_r+0x84>
 8006b54:	6923      	ldr	r3, [r4, #16]
 8006b56:	b36b      	cbz	r3, 8006bb4 <__swbuf_r+0x84>
 8006b58:	6923      	ldr	r3, [r4, #16]
 8006b5a:	6820      	ldr	r0, [r4, #0]
 8006b5c:	1ac0      	subs	r0, r0, r3
 8006b5e:	6963      	ldr	r3, [r4, #20]
 8006b60:	b2f6      	uxtb	r6, r6
 8006b62:	4283      	cmp	r3, r0
 8006b64:	4637      	mov	r7, r6
 8006b66:	dc04      	bgt.n	8006b72 <__swbuf_r+0x42>
 8006b68:	4621      	mov	r1, r4
 8006b6a:	4628      	mov	r0, r5
 8006b6c:	f000 ffa0 	bl	8007ab0 <_fflush_r>
 8006b70:	bb30      	cbnz	r0, 8006bc0 <__swbuf_r+0x90>
 8006b72:	68a3      	ldr	r3, [r4, #8]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	60a3      	str	r3, [r4, #8]
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	6022      	str	r2, [r4, #0]
 8006b7e:	701e      	strb	r6, [r3, #0]
 8006b80:	6963      	ldr	r3, [r4, #20]
 8006b82:	3001      	adds	r0, #1
 8006b84:	4283      	cmp	r3, r0
 8006b86:	d004      	beq.n	8006b92 <__swbuf_r+0x62>
 8006b88:	89a3      	ldrh	r3, [r4, #12]
 8006b8a:	07db      	lsls	r3, r3, #31
 8006b8c:	d506      	bpl.n	8006b9c <__swbuf_r+0x6c>
 8006b8e:	2e0a      	cmp	r6, #10
 8006b90:	d104      	bne.n	8006b9c <__swbuf_r+0x6c>
 8006b92:	4621      	mov	r1, r4
 8006b94:	4628      	mov	r0, r5
 8006b96:	f000 ff8b 	bl	8007ab0 <_fflush_r>
 8006b9a:	b988      	cbnz	r0, 8006bc0 <__swbuf_r+0x90>
 8006b9c:	4638      	mov	r0, r7
 8006b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ba0:	4b0a      	ldr	r3, [pc, #40]	; (8006bcc <__swbuf_r+0x9c>)
 8006ba2:	429c      	cmp	r4, r3
 8006ba4:	d101      	bne.n	8006baa <__swbuf_r+0x7a>
 8006ba6:	68ac      	ldr	r4, [r5, #8]
 8006ba8:	e7cf      	b.n	8006b4a <__swbuf_r+0x1a>
 8006baa:	4b09      	ldr	r3, [pc, #36]	; (8006bd0 <__swbuf_r+0xa0>)
 8006bac:	429c      	cmp	r4, r3
 8006bae:	bf08      	it	eq
 8006bb0:	68ec      	ldreq	r4, [r5, #12]
 8006bb2:	e7ca      	b.n	8006b4a <__swbuf_r+0x1a>
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	f000 f80c 	bl	8006bd4 <__swsetup_r>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	d0cb      	beq.n	8006b58 <__swbuf_r+0x28>
 8006bc0:	f04f 37ff 	mov.w	r7, #4294967295
 8006bc4:	e7ea      	b.n	8006b9c <__swbuf_r+0x6c>
 8006bc6:	bf00      	nop
 8006bc8:	08009f68 	.word	0x08009f68
 8006bcc:	08009f88 	.word	0x08009f88
 8006bd0:	08009f48 	.word	0x08009f48

08006bd4 <__swsetup_r>:
 8006bd4:	4b32      	ldr	r3, [pc, #200]	; (8006ca0 <__swsetup_r+0xcc>)
 8006bd6:	b570      	push	{r4, r5, r6, lr}
 8006bd8:	681d      	ldr	r5, [r3, #0]
 8006bda:	4606      	mov	r6, r0
 8006bdc:	460c      	mov	r4, r1
 8006bde:	b125      	cbz	r5, 8006bea <__swsetup_r+0x16>
 8006be0:	69ab      	ldr	r3, [r5, #24]
 8006be2:	b913      	cbnz	r3, 8006bea <__swsetup_r+0x16>
 8006be4:	4628      	mov	r0, r5
 8006be6:	f000 fff7 	bl	8007bd8 <__sinit>
 8006bea:	4b2e      	ldr	r3, [pc, #184]	; (8006ca4 <__swsetup_r+0xd0>)
 8006bec:	429c      	cmp	r4, r3
 8006bee:	d10f      	bne.n	8006c10 <__swsetup_r+0x3c>
 8006bf0:	686c      	ldr	r4, [r5, #4]
 8006bf2:	89a3      	ldrh	r3, [r4, #12]
 8006bf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bf8:	0719      	lsls	r1, r3, #28
 8006bfa:	d42c      	bmi.n	8006c56 <__swsetup_r+0x82>
 8006bfc:	06dd      	lsls	r5, r3, #27
 8006bfe:	d411      	bmi.n	8006c24 <__swsetup_r+0x50>
 8006c00:	2309      	movs	r3, #9
 8006c02:	6033      	str	r3, [r6, #0]
 8006c04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006c08:	81a3      	strh	r3, [r4, #12]
 8006c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0e:	e03e      	b.n	8006c8e <__swsetup_r+0xba>
 8006c10:	4b25      	ldr	r3, [pc, #148]	; (8006ca8 <__swsetup_r+0xd4>)
 8006c12:	429c      	cmp	r4, r3
 8006c14:	d101      	bne.n	8006c1a <__swsetup_r+0x46>
 8006c16:	68ac      	ldr	r4, [r5, #8]
 8006c18:	e7eb      	b.n	8006bf2 <__swsetup_r+0x1e>
 8006c1a:	4b24      	ldr	r3, [pc, #144]	; (8006cac <__swsetup_r+0xd8>)
 8006c1c:	429c      	cmp	r4, r3
 8006c1e:	bf08      	it	eq
 8006c20:	68ec      	ldreq	r4, [r5, #12]
 8006c22:	e7e6      	b.n	8006bf2 <__swsetup_r+0x1e>
 8006c24:	0758      	lsls	r0, r3, #29
 8006c26:	d512      	bpl.n	8006c4e <__swsetup_r+0x7a>
 8006c28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c2a:	b141      	cbz	r1, 8006c3e <__swsetup_r+0x6a>
 8006c2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c30:	4299      	cmp	r1, r3
 8006c32:	d002      	beq.n	8006c3a <__swsetup_r+0x66>
 8006c34:	4630      	mov	r0, r6
 8006c36:	f001 fc89 	bl	800854c <_free_r>
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	6363      	str	r3, [r4, #52]	; 0x34
 8006c3e:	89a3      	ldrh	r3, [r4, #12]
 8006c40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c44:	81a3      	strh	r3, [r4, #12]
 8006c46:	2300      	movs	r3, #0
 8006c48:	6063      	str	r3, [r4, #4]
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	f043 0308 	orr.w	r3, r3, #8
 8006c54:	81a3      	strh	r3, [r4, #12]
 8006c56:	6923      	ldr	r3, [r4, #16]
 8006c58:	b94b      	cbnz	r3, 8006c6e <__swsetup_r+0x9a>
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c64:	d003      	beq.n	8006c6e <__swsetup_r+0x9a>
 8006c66:	4621      	mov	r1, r4
 8006c68:	4630      	mov	r0, r6
 8006c6a:	f001 f87f 	bl	8007d6c <__smakebuf_r>
 8006c6e:	89a0      	ldrh	r0, [r4, #12]
 8006c70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c74:	f010 0301 	ands.w	r3, r0, #1
 8006c78:	d00a      	beq.n	8006c90 <__swsetup_r+0xbc>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60a3      	str	r3, [r4, #8]
 8006c7e:	6963      	ldr	r3, [r4, #20]
 8006c80:	425b      	negs	r3, r3
 8006c82:	61a3      	str	r3, [r4, #24]
 8006c84:	6923      	ldr	r3, [r4, #16]
 8006c86:	b943      	cbnz	r3, 8006c9a <__swsetup_r+0xc6>
 8006c88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c8c:	d1ba      	bne.n	8006c04 <__swsetup_r+0x30>
 8006c8e:	bd70      	pop	{r4, r5, r6, pc}
 8006c90:	0781      	lsls	r1, r0, #30
 8006c92:	bf58      	it	pl
 8006c94:	6963      	ldrpl	r3, [r4, #20]
 8006c96:	60a3      	str	r3, [r4, #8]
 8006c98:	e7f4      	b.n	8006c84 <__swsetup_r+0xb0>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e7f7      	b.n	8006c8e <__swsetup_r+0xba>
 8006c9e:	bf00      	nop
 8006ca0:	20000010 	.word	0x20000010
 8006ca4:	08009f68 	.word	0x08009f68
 8006ca8:	08009f88 	.word	0x08009f88
 8006cac:	08009f48 	.word	0x08009f48

08006cb0 <quorem>:
 8006cb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb4:	6903      	ldr	r3, [r0, #16]
 8006cb6:	690c      	ldr	r4, [r1, #16]
 8006cb8:	42a3      	cmp	r3, r4
 8006cba:	4607      	mov	r7, r0
 8006cbc:	f2c0 8081 	blt.w	8006dc2 <quorem+0x112>
 8006cc0:	3c01      	subs	r4, #1
 8006cc2:	f101 0814 	add.w	r8, r1, #20
 8006cc6:	f100 0514 	add.w	r5, r0, #20
 8006cca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cce:	9301      	str	r3, [sp, #4]
 8006cd0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ce0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ce4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ce8:	d331      	bcc.n	8006d4e <quorem+0x9e>
 8006cea:	f04f 0e00 	mov.w	lr, #0
 8006cee:	4640      	mov	r0, r8
 8006cf0:	46ac      	mov	ip, r5
 8006cf2:	46f2      	mov	sl, lr
 8006cf4:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cf8:	b293      	uxth	r3, r2
 8006cfa:	fb06 e303 	mla	r3, r6, r3, lr
 8006cfe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	ebaa 0303 	sub.w	r3, sl, r3
 8006d08:	f8dc a000 	ldr.w	sl, [ip]
 8006d0c:	0c12      	lsrs	r2, r2, #16
 8006d0e:	fa13 f38a 	uxtah	r3, r3, sl
 8006d12:	fb06 e202 	mla	r2, r6, r2, lr
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	9b00      	ldr	r3, [sp, #0]
 8006d1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d1e:	b292      	uxth	r2, r2
 8006d20:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006d24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d28:	f8bd 3000 	ldrh.w	r3, [sp]
 8006d2c:	4581      	cmp	r9, r0
 8006d2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d32:	f84c 3b04 	str.w	r3, [ip], #4
 8006d36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d3a:	d2db      	bcs.n	8006cf4 <quorem+0x44>
 8006d3c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d40:	b92b      	cbnz	r3, 8006d4e <quorem+0x9e>
 8006d42:	9b01      	ldr	r3, [sp, #4]
 8006d44:	3b04      	subs	r3, #4
 8006d46:	429d      	cmp	r5, r3
 8006d48:	461a      	mov	r2, r3
 8006d4a:	d32e      	bcc.n	8006daa <quorem+0xfa>
 8006d4c:	613c      	str	r4, [r7, #16]
 8006d4e:	4638      	mov	r0, r7
 8006d50:	f001 fae4 	bl	800831c <__mcmp>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	db24      	blt.n	8006da2 <quorem+0xf2>
 8006d58:	3601      	adds	r6, #1
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	f04f 0c00 	mov.w	ip, #0
 8006d60:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d64:	f8d0 e000 	ldr.w	lr, [r0]
 8006d68:	b293      	uxth	r3, r2
 8006d6a:	ebac 0303 	sub.w	r3, ip, r3
 8006d6e:	0c12      	lsrs	r2, r2, #16
 8006d70:	fa13 f38e 	uxtah	r3, r3, lr
 8006d74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006d78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d82:	45c1      	cmp	r9, r8
 8006d84:	f840 3b04 	str.w	r3, [r0], #4
 8006d88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d8c:	d2e8      	bcs.n	8006d60 <quorem+0xb0>
 8006d8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d96:	b922      	cbnz	r2, 8006da2 <quorem+0xf2>
 8006d98:	3b04      	subs	r3, #4
 8006d9a:	429d      	cmp	r5, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	d30a      	bcc.n	8006db6 <quorem+0x106>
 8006da0:	613c      	str	r4, [r7, #16]
 8006da2:	4630      	mov	r0, r6
 8006da4:	b003      	add	sp, #12
 8006da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006daa:	6812      	ldr	r2, [r2, #0]
 8006dac:	3b04      	subs	r3, #4
 8006dae:	2a00      	cmp	r2, #0
 8006db0:	d1cc      	bne.n	8006d4c <quorem+0x9c>
 8006db2:	3c01      	subs	r4, #1
 8006db4:	e7c7      	b.n	8006d46 <quorem+0x96>
 8006db6:	6812      	ldr	r2, [r2, #0]
 8006db8:	3b04      	subs	r3, #4
 8006dba:	2a00      	cmp	r2, #0
 8006dbc:	d1f0      	bne.n	8006da0 <quorem+0xf0>
 8006dbe:	3c01      	subs	r4, #1
 8006dc0:	e7eb      	b.n	8006d9a <quorem+0xea>
 8006dc2:	2000      	movs	r0, #0
 8006dc4:	e7ee      	b.n	8006da4 <quorem+0xf4>
	...

08006dc8 <_dtoa_r>:
 8006dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dcc:	ed2d 8b04 	vpush	{d8-d9}
 8006dd0:	ec57 6b10 	vmov	r6, r7, d0
 8006dd4:	b093      	sub	sp, #76	; 0x4c
 8006dd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006dd8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ddc:	9106      	str	r1, [sp, #24]
 8006dde:	ee10 aa10 	vmov	sl, s0
 8006de2:	4604      	mov	r4, r0
 8006de4:	9209      	str	r2, [sp, #36]	; 0x24
 8006de6:	930c      	str	r3, [sp, #48]	; 0x30
 8006de8:	46bb      	mov	fp, r7
 8006dea:	b975      	cbnz	r5, 8006e0a <_dtoa_r+0x42>
 8006dec:	2010      	movs	r0, #16
 8006dee:	f000 fffd 	bl	8007dec <malloc>
 8006df2:	4602      	mov	r2, r0
 8006df4:	6260      	str	r0, [r4, #36]	; 0x24
 8006df6:	b920      	cbnz	r0, 8006e02 <_dtoa_r+0x3a>
 8006df8:	4ba7      	ldr	r3, [pc, #668]	; (8007098 <_dtoa_r+0x2d0>)
 8006dfa:	21ea      	movs	r1, #234	; 0xea
 8006dfc:	48a7      	ldr	r0, [pc, #668]	; (800709c <_dtoa_r+0x2d4>)
 8006dfe:	f001 fe45 	bl	8008a8c <__assert_func>
 8006e02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e06:	6005      	str	r5, [r0, #0]
 8006e08:	60c5      	str	r5, [r0, #12]
 8006e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e0c:	6819      	ldr	r1, [r3, #0]
 8006e0e:	b151      	cbz	r1, 8006e26 <_dtoa_r+0x5e>
 8006e10:	685a      	ldr	r2, [r3, #4]
 8006e12:	604a      	str	r2, [r1, #4]
 8006e14:	2301      	movs	r3, #1
 8006e16:	4093      	lsls	r3, r2
 8006e18:	608b      	str	r3, [r1, #8]
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f001 f83c 	bl	8007e98 <_Bfree>
 8006e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e22:	2200      	movs	r2, #0
 8006e24:	601a      	str	r2, [r3, #0]
 8006e26:	1e3b      	subs	r3, r7, #0
 8006e28:	bfaa      	itet	ge
 8006e2a:	2300      	movge	r3, #0
 8006e2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006e30:	f8c8 3000 	strge.w	r3, [r8]
 8006e34:	4b9a      	ldr	r3, [pc, #616]	; (80070a0 <_dtoa_r+0x2d8>)
 8006e36:	bfbc      	itt	lt
 8006e38:	2201      	movlt	r2, #1
 8006e3a:	f8c8 2000 	strlt.w	r2, [r8]
 8006e3e:	ea33 030b 	bics.w	r3, r3, fp
 8006e42:	d11b      	bne.n	8006e7c <_dtoa_r+0xb4>
 8006e44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e46:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e4a:	6013      	str	r3, [r2, #0]
 8006e4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e50:	4333      	orrs	r3, r6
 8006e52:	f000 8592 	beq.w	800797a <_dtoa_r+0xbb2>
 8006e56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e58:	b963      	cbnz	r3, 8006e74 <_dtoa_r+0xac>
 8006e5a:	4b92      	ldr	r3, [pc, #584]	; (80070a4 <_dtoa_r+0x2dc>)
 8006e5c:	e022      	b.n	8006ea4 <_dtoa_r+0xdc>
 8006e5e:	4b92      	ldr	r3, [pc, #584]	; (80070a8 <_dtoa_r+0x2e0>)
 8006e60:	9301      	str	r3, [sp, #4]
 8006e62:	3308      	adds	r3, #8
 8006e64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	9801      	ldr	r0, [sp, #4]
 8006e6a:	b013      	add	sp, #76	; 0x4c
 8006e6c:	ecbd 8b04 	vpop	{d8-d9}
 8006e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e74:	4b8b      	ldr	r3, [pc, #556]	; (80070a4 <_dtoa_r+0x2dc>)
 8006e76:	9301      	str	r3, [sp, #4]
 8006e78:	3303      	adds	r3, #3
 8006e7a:	e7f3      	b.n	8006e64 <_dtoa_r+0x9c>
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2300      	movs	r3, #0
 8006e80:	4650      	mov	r0, sl
 8006e82:	4659      	mov	r1, fp
 8006e84:	f7f9 fe28 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e88:	ec4b ab19 	vmov	d9, sl, fp
 8006e8c:	4680      	mov	r8, r0
 8006e8e:	b158      	cbz	r0, 8006ea8 <_dtoa_r+0xe0>
 8006e90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e92:	2301      	movs	r3, #1
 8006e94:	6013      	str	r3, [r2, #0]
 8006e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f000 856b 	beq.w	8007974 <_dtoa_r+0xbac>
 8006e9e:	4883      	ldr	r0, [pc, #524]	; (80070ac <_dtoa_r+0x2e4>)
 8006ea0:	6018      	str	r0, [r3, #0]
 8006ea2:	1e43      	subs	r3, r0, #1
 8006ea4:	9301      	str	r3, [sp, #4]
 8006ea6:	e7df      	b.n	8006e68 <_dtoa_r+0xa0>
 8006ea8:	ec4b ab10 	vmov	d0, sl, fp
 8006eac:	aa10      	add	r2, sp, #64	; 0x40
 8006eae:	a911      	add	r1, sp, #68	; 0x44
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f001 fad9 	bl	8008468 <__d2b>
 8006eb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006eba:	ee08 0a10 	vmov	s16, r0
 8006ebe:	2d00      	cmp	r5, #0
 8006ec0:	f000 8084 	beq.w	8006fcc <_dtoa_r+0x204>
 8006ec4:	ee19 3a90 	vmov	r3, s19
 8006ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ecc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006ed0:	4656      	mov	r6, sl
 8006ed2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006ed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006eda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006ede:	4b74      	ldr	r3, [pc, #464]	; (80070b0 <_dtoa_r+0x2e8>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	4639      	mov	r1, r7
 8006ee6:	f7f9 f9d7 	bl	8000298 <__aeabi_dsub>
 8006eea:	a365      	add	r3, pc, #404	; (adr r3, 8007080 <_dtoa_r+0x2b8>)
 8006eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef0:	f7f9 fb8a 	bl	8000608 <__aeabi_dmul>
 8006ef4:	a364      	add	r3, pc, #400	; (adr r3, 8007088 <_dtoa_r+0x2c0>)
 8006ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efa:	f7f9 f9cf 	bl	800029c <__adddf3>
 8006efe:	4606      	mov	r6, r0
 8006f00:	4628      	mov	r0, r5
 8006f02:	460f      	mov	r7, r1
 8006f04:	f7f9 fb16 	bl	8000534 <__aeabi_i2d>
 8006f08:	a361      	add	r3, pc, #388	; (adr r3, 8007090 <_dtoa_r+0x2c8>)
 8006f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0e:	f7f9 fb7b 	bl	8000608 <__aeabi_dmul>
 8006f12:	4602      	mov	r2, r0
 8006f14:	460b      	mov	r3, r1
 8006f16:	4630      	mov	r0, r6
 8006f18:	4639      	mov	r1, r7
 8006f1a:	f7f9 f9bf 	bl	800029c <__adddf3>
 8006f1e:	4606      	mov	r6, r0
 8006f20:	460f      	mov	r7, r1
 8006f22:	f7f9 fe21 	bl	8000b68 <__aeabi_d2iz>
 8006f26:	2200      	movs	r2, #0
 8006f28:	9000      	str	r0, [sp, #0]
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	4639      	mov	r1, r7
 8006f30:	f7f9 fddc 	bl	8000aec <__aeabi_dcmplt>
 8006f34:	b150      	cbz	r0, 8006f4c <_dtoa_r+0x184>
 8006f36:	9800      	ldr	r0, [sp, #0]
 8006f38:	f7f9 fafc 	bl	8000534 <__aeabi_i2d>
 8006f3c:	4632      	mov	r2, r6
 8006f3e:	463b      	mov	r3, r7
 8006f40:	f7f9 fdca 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f44:	b910      	cbnz	r0, 8006f4c <_dtoa_r+0x184>
 8006f46:	9b00      	ldr	r3, [sp, #0]
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	9300      	str	r3, [sp, #0]
 8006f4c:	9b00      	ldr	r3, [sp, #0]
 8006f4e:	2b16      	cmp	r3, #22
 8006f50:	d85a      	bhi.n	8007008 <_dtoa_r+0x240>
 8006f52:	9a00      	ldr	r2, [sp, #0]
 8006f54:	4b57      	ldr	r3, [pc, #348]	; (80070b4 <_dtoa_r+0x2ec>)
 8006f56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	ec51 0b19 	vmov	r0, r1, d9
 8006f62:	f7f9 fdc3 	bl	8000aec <__aeabi_dcmplt>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d050      	beq.n	800700c <_dtoa_r+0x244>
 8006f6a:	9b00      	ldr	r3, [sp, #0]
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	2300      	movs	r3, #0
 8006f72:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f76:	1b5d      	subs	r5, r3, r5
 8006f78:	1e6b      	subs	r3, r5, #1
 8006f7a:	9305      	str	r3, [sp, #20]
 8006f7c:	bf45      	ittet	mi
 8006f7e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006f82:	9304      	strmi	r3, [sp, #16]
 8006f84:	2300      	movpl	r3, #0
 8006f86:	2300      	movmi	r3, #0
 8006f88:	bf4c      	ite	mi
 8006f8a:	9305      	strmi	r3, [sp, #20]
 8006f8c:	9304      	strpl	r3, [sp, #16]
 8006f8e:	9b00      	ldr	r3, [sp, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	db3d      	blt.n	8007010 <_dtoa_r+0x248>
 8006f94:	9b05      	ldr	r3, [sp, #20]
 8006f96:	9a00      	ldr	r2, [sp, #0]
 8006f98:	920a      	str	r2, [sp, #40]	; 0x28
 8006f9a:	4413      	add	r3, r2
 8006f9c:	9305      	str	r3, [sp, #20]
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	9307      	str	r3, [sp, #28]
 8006fa2:	9b06      	ldr	r3, [sp, #24]
 8006fa4:	2b09      	cmp	r3, #9
 8006fa6:	f200 8089 	bhi.w	80070bc <_dtoa_r+0x2f4>
 8006faa:	2b05      	cmp	r3, #5
 8006fac:	bfc4      	itt	gt
 8006fae:	3b04      	subgt	r3, #4
 8006fb0:	9306      	strgt	r3, [sp, #24]
 8006fb2:	9b06      	ldr	r3, [sp, #24]
 8006fb4:	f1a3 0302 	sub.w	r3, r3, #2
 8006fb8:	bfcc      	ite	gt
 8006fba:	2500      	movgt	r5, #0
 8006fbc:	2501      	movle	r5, #1
 8006fbe:	2b03      	cmp	r3, #3
 8006fc0:	f200 8087 	bhi.w	80070d2 <_dtoa_r+0x30a>
 8006fc4:	e8df f003 	tbb	[pc, r3]
 8006fc8:	59383a2d 	.word	0x59383a2d
 8006fcc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006fd0:	441d      	add	r5, r3
 8006fd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006fd6:	2b20      	cmp	r3, #32
 8006fd8:	bfc1      	itttt	gt
 8006fda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006fde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006fe2:	fa0b f303 	lslgt.w	r3, fp, r3
 8006fe6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006fea:	bfda      	itte	le
 8006fec:	f1c3 0320 	rsble	r3, r3, #32
 8006ff0:	fa06 f003 	lslle.w	r0, r6, r3
 8006ff4:	4318      	orrgt	r0, r3
 8006ff6:	f7f9 fa8d 	bl	8000514 <__aeabi_ui2d>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4606      	mov	r6, r0
 8006ffe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007002:	3d01      	subs	r5, #1
 8007004:	930e      	str	r3, [sp, #56]	; 0x38
 8007006:	e76a      	b.n	8006ede <_dtoa_r+0x116>
 8007008:	2301      	movs	r3, #1
 800700a:	e7b2      	b.n	8006f72 <_dtoa_r+0x1aa>
 800700c:	900b      	str	r0, [sp, #44]	; 0x2c
 800700e:	e7b1      	b.n	8006f74 <_dtoa_r+0x1ac>
 8007010:	9b04      	ldr	r3, [sp, #16]
 8007012:	9a00      	ldr	r2, [sp, #0]
 8007014:	1a9b      	subs	r3, r3, r2
 8007016:	9304      	str	r3, [sp, #16]
 8007018:	4253      	negs	r3, r2
 800701a:	9307      	str	r3, [sp, #28]
 800701c:	2300      	movs	r3, #0
 800701e:	930a      	str	r3, [sp, #40]	; 0x28
 8007020:	e7bf      	b.n	8006fa2 <_dtoa_r+0x1da>
 8007022:	2300      	movs	r3, #0
 8007024:	9308      	str	r3, [sp, #32]
 8007026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007028:	2b00      	cmp	r3, #0
 800702a:	dc55      	bgt.n	80070d8 <_dtoa_r+0x310>
 800702c:	2301      	movs	r3, #1
 800702e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007032:	461a      	mov	r2, r3
 8007034:	9209      	str	r2, [sp, #36]	; 0x24
 8007036:	e00c      	b.n	8007052 <_dtoa_r+0x28a>
 8007038:	2301      	movs	r3, #1
 800703a:	e7f3      	b.n	8007024 <_dtoa_r+0x25c>
 800703c:	2300      	movs	r3, #0
 800703e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007040:	9308      	str	r3, [sp, #32]
 8007042:	9b00      	ldr	r3, [sp, #0]
 8007044:	4413      	add	r3, r2
 8007046:	9302      	str	r3, [sp, #8]
 8007048:	3301      	adds	r3, #1
 800704a:	2b01      	cmp	r3, #1
 800704c:	9303      	str	r3, [sp, #12]
 800704e:	bfb8      	it	lt
 8007050:	2301      	movlt	r3, #1
 8007052:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007054:	2200      	movs	r2, #0
 8007056:	6042      	str	r2, [r0, #4]
 8007058:	2204      	movs	r2, #4
 800705a:	f102 0614 	add.w	r6, r2, #20
 800705e:	429e      	cmp	r6, r3
 8007060:	6841      	ldr	r1, [r0, #4]
 8007062:	d93d      	bls.n	80070e0 <_dtoa_r+0x318>
 8007064:	4620      	mov	r0, r4
 8007066:	f000 fed7 	bl	8007e18 <_Balloc>
 800706a:	9001      	str	r0, [sp, #4]
 800706c:	2800      	cmp	r0, #0
 800706e:	d13b      	bne.n	80070e8 <_dtoa_r+0x320>
 8007070:	4b11      	ldr	r3, [pc, #68]	; (80070b8 <_dtoa_r+0x2f0>)
 8007072:	4602      	mov	r2, r0
 8007074:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007078:	e6c0      	b.n	8006dfc <_dtoa_r+0x34>
 800707a:	2301      	movs	r3, #1
 800707c:	e7df      	b.n	800703e <_dtoa_r+0x276>
 800707e:	bf00      	nop
 8007080:	636f4361 	.word	0x636f4361
 8007084:	3fd287a7 	.word	0x3fd287a7
 8007088:	8b60c8b3 	.word	0x8b60c8b3
 800708c:	3fc68a28 	.word	0x3fc68a28
 8007090:	509f79fb 	.word	0x509f79fb
 8007094:	3fd34413 	.word	0x3fd34413
 8007098:	08009ec5 	.word	0x08009ec5
 800709c:	08009edc 	.word	0x08009edc
 80070a0:	7ff00000 	.word	0x7ff00000
 80070a4:	08009ec1 	.word	0x08009ec1
 80070a8:	08009eb8 	.word	0x08009eb8
 80070ac:	08009e95 	.word	0x08009e95
 80070b0:	3ff80000 	.word	0x3ff80000
 80070b4:	0800a030 	.word	0x0800a030
 80070b8:	08009f37 	.word	0x08009f37
 80070bc:	2501      	movs	r5, #1
 80070be:	2300      	movs	r3, #0
 80070c0:	9306      	str	r3, [sp, #24]
 80070c2:	9508      	str	r5, [sp, #32]
 80070c4:	f04f 33ff 	mov.w	r3, #4294967295
 80070c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80070cc:	2200      	movs	r2, #0
 80070ce:	2312      	movs	r3, #18
 80070d0:	e7b0      	b.n	8007034 <_dtoa_r+0x26c>
 80070d2:	2301      	movs	r3, #1
 80070d4:	9308      	str	r3, [sp, #32]
 80070d6:	e7f5      	b.n	80070c4 <_dtoa_r+0x2fc>
 80070d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80070de:	e7b8      	b.n	8007052 <_dtoa_r+0x28a>
 80070e0:	3101      	adds	r1, #1
 80070e2:	6041      	str	r1, [r0, #4]
 80070e4:	0052      	lsls	r2, r2, #1
 80070e6:	e7b8      	b.n	800705a <_dtoa_r+0x292>
 80070e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070ea:	9a01      	ldr	r2, [sp, #4]
 80070ec:	601a      	str	r2, [r3, #0]
 80070ee:	9b03      	ldr	r3, [sp, #12]
 80070f0:	2b0e      	cmp	r3, #14
 80070f2:	f200 809d 	bhi.w	8007230 <_dtoa_r+0x468>
 80070f6:	2d00      	cmp	r5, #0
 80070f8:	f000 809a 	beq.w	8007230 <_dtoa_r+0x468>
 80070fc:	9b00      	ldr	r3, [sp, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	dd32      	ble.n	8007168 <_dtoa_r+0x3a0>
 8007102:	4ab7      	ldr	r2, [pc, #732]	; (80073e0 <_dtoa_r+0x618>)
 8007104:	f003 030f 	and.w	r3, r3, #15
 8007108:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800710c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007110:	9b00      	ldr	r3, [sp, #0]
 8007112:	05d8      	lsls	r0, r3, #23
 8007114:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007118:	d516      	bpl.n	8007148 <_dtoa_r+0x380>
 800711a:	4bb2      	ldr	r3, [pc, #712]	; (80073e4 <_dtoa_r+0x61c>)
 800711c:	ec51 0b19 	vmov	r0, r1, d9
 8007120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007124:	f7f9 fb9a 	bl	800085c <__aeabi_ddiv>
 8007128:	f007 070f 	and.w	r7, r7, #15
 800712c:	4682      	mov	sl, r0
 800712e:	468b      	mov	fp, r1
 8007130:	2503      	movs	r5, #3
 8007132:	4eac      	ldr	r6, [pc, #688]	; (80073e4 <_dtoa_r+0x61c>)
 8007134:	b957      	cbnz	r7, 800714c <_dtoa_r+0x384>
 8007136:	4642      	mov	r2, r8
 8007138:	464b      	mov	r3, r9
 800713a:	4650      	mov	r0, sl
 800713c:	4659      	mov	r1, fp
 800713e:	f7f9 fb8d 	bl	800085c <__aeabi_ddiv>
 8007142:	4682      	mov	sl, r0
 8007144:	468b      	mov	fp, r1
 8007146:	e028      	b.n	800719a <_dtoa_r+0x3d2>
 8007148:	2502      	movs	r5, #2
 800714a:	e7f2      	b.n	8007132 <_dtoa_r+0x36a>
 800714c:	07f9      	lsls	r1, r7, #31
 800714e:	d508      	bpl.n	8007162 <_dtoa_r+0x39a>
 8007150:	4640      	mov	r0, r8
 8007152:	4649      	mov	r1, r9
 8007154:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007158:	f7f9 fa56 	bl	8000608 <__aeabi_dmul>
 800715c:	3501      	adds	r5, #1
 800715e:	4680      	mov	r8, r0
 8007160:	4689      	mov	r9, r1
 8007162:	107f      	asrs	r7, r7, #1
 8007164:	3608      	adds	r6, #8
 8007166:	e7e5      	b.n	8007134 <_dtoa_r+0x36c>
 8007168:	f000 809b 	beq.w	80072a2 <_dtoa_r+0x4da>
 800716c:	9b00      	ldr	r3, [sp, #0]
 800716e:	4f9d      	ldr	r7, [pc, #628]	; (80073e4 <_dtoa_r+0x61c>)
 8007170:	425e      	negs	r6, r3
 8007172:	4b9b      	ldr	r3, [pc, #620]	; (80073e0 <_dtoa_r+0x618>)
 8007174:	f006 020f 	and.w	r2, r6, #15
 8007178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	ec51 0b19 	vmov	r0, r1, d9
 8007184:	f7f9 fa40 	bl	8000608 <__aeabi_dmul>
 8007188:	1136      	asrs	r6, r6, #4
 800718a:	4682      	mov	sl, r0
 800718c:	468b      	mov	fp, r1
 800718e:	2300      	movs	r3, #0
 8007190:	2502      	movs	r5, #2
 8007192:	2e00      	cmp	r6, #0
 8007194:	d17a      	bne.n	800728c <_dtoa_r+0x4c4>
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1d3      	bne.n	8007142 <_dtoa_r+0x37a>
 800719a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 8082 	beq.w	80072a6 <_dtoa_r+0x4de>
 80071a2:	4b91      	ldr	r3, [pc, #580]	; (80073e8 <_dtoa_r+0x620>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	4650      	mov	r0, sl
 80071a8:	4659      	mov	r1, fp
 80071aa:	f7f9 fc9f 	bl	8000aec <__aeabi_dcmplt>
 80071ae:	2800      	cmp	r0, #0
 80071b0:	d079      	beq.n	80072a6 <_dtoa_r+0x4de>
 80071b2:	9b03      	ldr	r3, [sp, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d076      	beq.n	80072a6 <_dtoa_r+0x4de>
 80071b8:	9b02      	ldr	r3, [sp, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	dd36      	ble.n	800722c <_dtoa_r+0x464>
 80071be:	9b00      	ldr	r3, [sp, #0]
 80071c0:	4650      	mov	r0, sl
 80071c2:	4659      	mov	r1, fp
 80071c4:	1e5f      	subs	r7, r3, #1
 80071c6:	2200      	movs	r2, #0
 80071c8:	4b88      	ldr	r3, [pc, #544]	; (80073ec <_dtoa_r+0x624>)
 80071ca:	f7f9 fa1d 	bl	8000608 <__aeabi_dmul>
 80071ce:	9e02      	ldr	r6, [sp, #8]
 80071d0:	4682      	mov	sl, r0
 80071d2:	468b      	mov	fp, r1
 80071d4:	3501      	adds	r5, #1
 80071d6:	4628      	mov	r0, r5
 80071d8:	f7f9 f9ac 	bl	8000534 <__aeabi_i2d>
 80071dc:	4652      	mov	r2, sl
 80071de:	465b      	mov	r3, fp
 80071e0:	f7f9 fa12 	bl	8000608 <__aeabi_dmul>
 80071e4:	4b82      	ldr	r3, [pc, #520]	; (80073f0 <_dtoa_r+0x628>)
 80071e6:	2200      	movs	r2, #0
 80071e8:	f7f9 f858 	bl	800029c <__adddf3>
 80071ec:	46d0      	mov	r8, sl
 80071ee:	46d9      	mov	r9, fp
 80071f0:	4682      	mov	sl, r0
 80071f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80071f6:	2e00      	cmp	r6, #0
 80071f8:	d158      	bne.n	80072ac <_dtoa_r+0x4e4>
 80071fa:	4b7e      	ldr	r3, [pc, #504]	; (80073f4 <_dtoa_r+0x62c>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	4640      	mov	r0, r8
 8007200:	4649      	mov	r1, r9
 8007202:	f7f9 f849 	bl	8000298 <__aeabi_dsub>
 8007206:	4652      	mov	r2, sl
 8007208:	465b      	mov	r3, fp
 800720a:	4680      	mov	r8, r0
 800720c:	4689      	mov	r9, r1
 800720e:	f7f9 fc8b 	bl	8000b28 <__aeabi_dcmpgt>
 8007212:	2800      	cmp	r0, #0
 8007214:	f040 8295 	bne.w	8007742 <_dtoa_r+0x97a>
 8007218:	4652      	mov	r2, sl
 800721a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800721e:	4640      	mov	r0, r8
 8007220:	4649      	mov	r1, r9
 8007222:	f7f9 fc63 	bl	8000aec <__aeabi_dcmplt>
 8007226:	2800      	cmp	r0, #0
 8007228:	f040 8289 	bne.w	800773e <_dtoa_r+0x976>
 800722c:	ec5b ab19 	vmov	sl, fp, d9
 8007230:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007232:	2b00      	cmp	r3, #0
 8007234:	f2c0 8148 	blt.w	80074c8 <_dtoa_r+0x700>
 8007238:	9a00      	ldr	r2, [sp, #0]
 800723a:	2a0e      	cmp	r2, #14
 800723c:	f300 8144 	bgt.w	80074c8 <_dtoa_r+0x700>
 8007240:	4b67      	ldr	r3, [pc, #412]	; (80073e0 <_dtoa_r+0x618>)
 8007242:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007246:	e9d3 8900 	ldrd	r8, r9, [r3]
 800724a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	f280 80d5 	bge.w	80073fc <_dtoa_r+0x634>
 8007252:	9b03      	ldr	r3, [sp, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f300 80d1 	bgt.w	80073fc <_dtoa_r+0x634>
 800725a:	f040 826f 	bne.w	800773c <_dtoa_r+0x974>
 800725e:	4b65      	ldr	r3, [pc, #404]	; (80073f4 <_dtoa_r+0x62c>)
 8007260:	2200      	movs	r2, #0
 8007262:	4640      	mov	r0, r8
 8007264:	4649      	mov	r1, r9
 8007266:	f7f9 f9cf 	bl	8000608 <__aeabi_dmul>
 800726a:	4652      	mov	r2, sl
 800726c:	465b      	mov	r3, fp
 800726e:	f7f9 fc51 	bl	8000b14 <__aeabi_dcmpge>
 8007272:	9e03      	ldr	r6, [sp, #12]
 8007274:	4637      	mov	r7, r6
 8007276:	2800      	cmp	r0, #0
 8007278:	f040 8245 	bne.w	8007706 <_dtoa_r+0x93e>
 800727c:	9d01      	ldr	r5, [sp, #4]
 800727e:	2331      	movs	r3, #49	; 0x31
 8007280:	f805 3b01 	strb.w	r3, [r5], #1
 8007284:	9b00      	ldr	r3, [sp, #0]
 8007286:	3301      	adds	r3, #1
 8007288:	9300      	str	r3, [sp, #0]
 800728a:	e240      	b.n	800770e <_dtoa_r+0x946>
 800728c:	07f2      	lsls	r2, r6, #31
 800728e:	d505      	bpl.n	800729c <_dtoa_r+0x4d4>
 8007290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007294:	f7f9 f9b8 	bl	8000608 <__aeabi_dmul>
 8007298:	3501      	adds	r5, #1
 800729a:	2301      	movs	r3, #1
 800729c:	1076      	asrs	r6, r6, #1
 800729e:	3708      	adds	r7, #8
 80072a0:	e777      	b.n	8007192 <_dtoa_r+0x3ca>
 80072a2:	2502      	movs	r5, #2
 80072a4:	e779      	b.n	800719a <_dtoa_r+0x3d2>
 80072a6:	9f00      	ldr	r7, [sp, #0]
 80072a8:	9e03      	ldr	r6, [sp, #12]
 80072aa:	e794      	b.n	80071d6 <_dtoa_r+0x40e>
 80072ac:	9901      	ldr	r1, [sp, #4]
 80072ae:	4b4c      	ldr	r3, [pc, #304]	; (80073e0 <_dtoa_r+0x618>)
 80072b0:	4431      	add	r1, r6
 80072b2:	910d      	str	r1, [sp, #52]	; 0x34
 80072b4:	9908      	ldr	r1, [sp, #32]
 80072b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80072ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80072be:	2900      	cmp	r1, #0
 80072c0:	d043      	beq.n	800734a <_dtoa_r+0x582>
 80072c2:	494d      	ldr	r1, [pc, #308]	; (80073f8 <_dtoa_r+0x630>)
 80072c4:	2000      	movs	r0, #0
 80072c6:	f7f9 fac9 	bl	800085c <__aeabi_ddiv>
 80072ca:	4652      	mov	r2, sl
 80072cc:	465b      	mov	r3, fp
 80072ce:	f7f8 ffe3 	bl	8000298 <__aeabi_dsub>
 80072d2:	9d01      	ldr	r5, [sp, #4]
 80072d4:	4682      	mov	sl, r0
 80072d6:	468b      	mov	fp, r1
 80072d8:	4649      	mov	r1, r9
 80072da:	4640      	mov	r0, r8
 80072dc:	f7f9 fc44 	bl	8000b68 <__aeabi_d2iz>
 80072e0:	4606      	mov	r6, r0
 80072e2:	f7f9 f927 	bl	8000534 <__aeabi_i2d>
 80072e6:	4602      	mov	r2, r0
 80072e8:	460b      	mov	r3, r1
 80072ea:	4640      	mov	r0, r8
 80072ec:	4649      	mov	r1, r9
 80072ee:	f7f8 ffd3 	bl	8000298 <__aeabi_dsub>
 80072f2:	3630      	adds	r6, #48	; 0x30
 80072f4:	f805 6b01 	strb.w	r6, [r5], #1
 80072f8:	4652      	mov	r2, sl
 80072fa:	465b      	mov	r3, fp
 80072fc:	4680      	mov	r8, r0
 80072fe:	4689      	mov	r9, r1
 8007300:	f7f9 fbf4 	bl	8000aec <__aeabi_dcmplt>
 8007304:	2800      	cmp	r0, #0
 8007306:	d163      	bne.n	80073d0 <_dtoa_r+0x608>
 8007308:	4642      	mov	r2, r8
 800730a:	464b      	mov	r3, r9
 800730c:	4936      	ldr	r1, [pc, #216]	; (80073e8 <_dtoa_r+0x620>)
 800730e:	2000      	movs	r0, #0
 8007310:	f7f8 ffc2 	bl	8000298 <__aeabi_dsub>
 8007314:	4652      	mov	r2, sl
 8007316:	465b      	mov	r3, fp
 8007318:	f7f9 fbe8 	bl	8000aec <__aeabi_dcmplt>
 800731c:	2800      	cmp	r0, #0
 800731e:	f040 80b5 	bne.w	800748c <_dtoa_r+0x6c4>
 8007322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007324:	429d      	cmp	r5, r3
 8007326:	d081      	beq.n	800722c <_dtoa_r+0x464>
 8007328:	4b30      	ldr	r3, [pc, #192]	; (80073ec <_dtoa_r+0x624>)
 800732a:	2200      	movs	r2, #0
 800732c:	4650      	mov	r0, sl
 800732e:	4659      	mov	r1, fp
 8007330:	f7f9 f96a 	bl	8000608 <__aeabi_dmul>
 8007334:	4b2d      	ldr	r3, [pc, #180]	; (80073ec <_dtoa_r+0x624>)
 8007336:	4682      	mov	sl, r0
 8007338:	468b      	mov	fp, r1
 800733a:	4640      	mov	r0, r8
 800733c:	4649      	mov	r1, r9
 800733e:	2200      	movs	r2, #0
 8007340:	f7f9 f962 	bl	8000608 <__aeabi_dmul>
 8007344:	4680      	mov	r8, r0
 8007346:	4689      	mov	r9, r1
 8007348:	e7c6      	b.n	80072d8 <_dtoa_r+0x510>
 800734a:	4650      	mov	r0, sl
 800734c:	4659      	mov	r1, fp
 800734e:	f7f9 f95b 	bl	8000608 <__aeabi_dmul>
 8007352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007354:	9d01      	ldr	r5, [sp, #4]
 8007356:	930f      	str	r3, [sp, #60]	; 0x3c
 8007358:	4682      	mov	sl, r0
 800735a:	468b      	mov	fp, r1
 800735c:	4649      	mov	r1, r9
 800735e:	4640      	mov	r0, r8
 8007360:	f7f9 fc02 	bl	8000b68 <__aeabi_d2iz>
 8007364:	4606      	mov	r6, r0
 8007366:	f7f9 f8e5 	bl	8000534 <__aeabi_i2d>
 800736a:	3630      	adds	r6, #48	; 0x30
 800736c:	4602      	mov	r2, r0
 800736e:	460b      	mov	r3, r1
 8007370:	4640      	mov	r0, r8
 8007372:	4649      	mov	r1, r9
 8007374:	f7f8 ff90 	bl	8000298 <__aeabi_dsub>
 8007378:	f805 6b01 	strb.w	r6, [r5], #1
 800737c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800737e:	429d      	cmp	r5, r3
 8007380:	4680      	mov	r8, r0
 8007382:	4689      	mov	r9, r1
 8007384:	f04f 0200 	mov.w	r2, #0
 8007388:	d124      	bne.n	80073d4 <_dtoa_r+0x60c>
 800738a:	4b1b      	ldr	r3, [pc, #108]	; (80073f8 <_dtoa_r+0x630>)
 800738c:	4650      	mov	r0, sl
 800738e:	4659      	mov	r1, fp
 8007390:	f7f8 ff84 	bl	800029c <__adddf3>
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
 8007398:	4640      	mov	r0, r8
 800739a:	4649      	mov	r1, r9
 800739c:	f7f9 fbc4 	bl	8000b28 <__aeabi_dcmpgt>
 80073a0:	2800      	cmp	r0, #0
 80073a2:	d173      	bne.n	800748c <_dtoa_r+0x6c4>
 80073a4:	4652      	mov	r2, sl
 80073a6:	465b      	mov	r3, fp
 80073a8:	4913      	ldr	r1, [pc, #76]	; (80073f8 <_dtoa_r+0x630>)
 80073aa:	2000      	movs	r0, #0
 80073ac:	f7f8 ff74 	bl	8000298 <__aeabi_dsub>
 80073b0:	4602      	mov	r2, r0
 80073b2:	460b      	mov	r3, r1
 80073b4:	4640      	mov	r0, r8
 80073b6:	4649      	mov	r1, r9
 80073b8:	f7f9 fb98 	bl	8000aec <__aeabi_dcmplt>
 80073bc:	2800      	cmp	r0, #0
 80073be:	f43f af35 	beq.w	800722c <_dtoa_r+0x464>
 80073c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80073c4:	1e6b      	subs	r3, r5, #1
 80073c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80073c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80073cc:	2b30      	cmp	r3, #48	; 0x30
 80073ce:	d0f8      	beq.n	80073c2 <_dtoa_r+0x5fa>
 80073d0:	9700      	str	r7, [sp, #0]
 80073d2:	e049      	b.n	8007468 <_dtoa_r+0x6a0>
 80073d4:	4b05      	ldr	r3, [pc, #20]	; (80073ec <_dtoa_r+0x624>)
 80073d6:	f7f9 f917 	bl	8000608 <__aeabi_dmul>
 80073da:	4680      	mov	r8, r0
 80073dc:	4689      	mov	r9, r1
 80073de:	e7bd      	b.n	800735c <_dtoa_r+0x594>
 80073e0:	0800a030 	.word	0x0800a030
 80073e4:	0800a008 	.word	0x0800a008
 80073e8:	3ff00000 	.word	0x3ff00000
 80073ec:	40240000 	.word	0x40240000
 80073f0:	401c0000 	.word	0x401c0000
 80073f4:	40140000 	.word	0x40140000
 80073f8:	3fe00000 	.word	0x3fe00000
 80073fc:	9d01      	ldr	r5, [sp, #4]
 80073fe:	4656      	mov	r6, sl
 8007400:	465f      	mov	r7, fp
 8007402:	4642      	mov	r2, r8
 8007404:	464b      	mov	r3, r9
 8007406:	4630      	mov	r0, r6
 8007408:	4639      	mov	r1, r7
 800740a:	f7f9 fa27 	bl	800085c <__aeabi_ddiv>
 800740e:	f7f9 fbab 	bl	8000b68 <__aeabi_d2iz>
 8007412:	4682      	mov	sl, r0
 8007414:	f7f9 f88e 	bl	8000534 <__aeabi_i2d>
 8007418:	4642      	mov	r2, r8
 800741a:	464b      	mov	r3, r9
 800741c:	f7f9 f8f4 	bl	8000608 <__aeabi_dmul>
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	4630      	mov	r0, r6
 8007426:	4639      	mov	r1, r7
 8007428:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800742c:	f7f8 ff34 	bl	8000298 <__aeabi_dsub>
 8007430:	f805 6b01 	strb.w	r6, [r5], #1
 8007434:	9e01      	ldr	r6, [sp, #4]
 8007436:	9f03      	ldr	r7, [sp, #12]
 8007438:	1bae      	subs	r6, r5, r6
 800743a:	42b7      	cmp	r7, r6
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	d135      	bne.n	80074ae <_dtoa_r+0x6e6>
 8007442:	f7f8 ff2b 	bl	800029c <__adddf3>
 8007446:	4642      	mov	r2, r8
 8007448:	464b      	mov	r3, r9
 800744a:	4606      	mov	r6, r0
 800744c:	460f      	mov	r7, r1
 800744e:	f7f9 fb6b 	bl	8000b28 <__aeabi_dcmpgt>
 8007452:	b9d0      	cbnz	r0, 800748a <_dtoa_r+0x6c2>
 8007454:	4642      	mov	r2, r8
 8007456:	464b      	mov	r3, r9
 8007458:	4630      	mov	r0, r6
 800745a:	4639      	mov	r1, r7
 800745c:	f7f9 fb3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007460:	b110      	cbz	r0, 8007468 <_dtoa_r+0x6a0>
 8007462:	f01a 0f01 	tst.w	sl, #1
 8007466:	d110      	bne.n	800748a <_dtoa_r+0x6c2>
 8007468:	4620      	mov	r0, r4
 800746a:	ee18 1a10 	vmov	r1, s16
 800746e:	f000 fd13 	bl	8007e98 <_Bfree>
 8007472:	2300      	movs	r3, #0
 8007474:	9800      	ldr	r0, [sp, #0]
 8007476:	702b      	strb	r3, [r5, #0]
 8007478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800747a:	3001      	adds	r0, #1
 800747c:	6018      	str	r0, [r3, #0]
 800747e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007480:	2b00      	cmp	r3, #0
 8007482:	f43f acf1 	beq.w	8006e68 <_dtoa_r+0xa0>
 8007486:	601d      	str	r5, [r3, #0]
 8007488:	e4ee      	b.n	8006e68 <_dtoa_r+0xa0>
 800748a:	9f00      	ldr	r7, [sp, #0]
 800748c:	462b      	mov	r3, r5
 800748e:	461d      	mov	r5, r3
 8007490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007494:	2a39      	cmp	r2, #57	; 0x39
 8007496:	d106      	bne.n	80074a6 <_dtoa_r+0x6de>
 8007498:	9a01      	ldr	r2, [sp, #4]
 800749a:	429a      	cmp	r2, r3
 800749c:	d1f7      	bne.n	800748e <_dtoa_r+0x6c6>
 800749e:	9901      	ldr	r1, [sp, #4]
 80074a0:	2230      	movs	r2, #48	; 0x30
 80074a2:	3701      	adds	r7, #1
 80074a4:	700a      	strb	r2, [r1, #0]
 80074a6:	781a      	ldrb	r2, [r3, #0]
 80074a8:	3201      	adds	r2, #1
 80074aa:	701a      	strb	r2, [r3, #0]
 80074ac:	e790      	b.n	80073d0 <_dtoa_r+0x608>
 80074ae:	4ba6      	ldr	r3, [pc, #664]	; (8007748 <_dtoa_r+0x980>)
 80074b0:	2200      	movs	r2, #0
 80074b2:	f7f9 f8a9 	bl	8000608 <__aeabi_dmul>
 80074b6:	2200      	movs	r2, #0
 80074b8:	2300      	movs	r3, #0
 80074ba:	4606      	mov	r6, r0
 80074bc:	460f      	mov	r7, r1
 80074be:	f7f9 fb0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d09d      	beq.n	8007402 <_dtoa_r+0x63a>
 80074c6:	e7cf      	b.n	8007468 <_dtoa_r+0x6a0>
 80074c8:	9a08      	ldr	r2, [sp, #32]
 80074ca:	2a00      	cmp	r2, #0
 80074cc:	f000 80d7 	beq.w	800767e <_dtoa_r+0x8b6>
 80074d0:	9a06      	ldr	r2, [sp, #24]
 80074d2:	2a01      	cmp	r2, #1
 80074d4:	f300 80ba 	bgt.w	800764c <_dtoa_r+0x884>
 80074d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074da:	2a00      	cmp	r2, #0
 80074dc:	f000 80b2 	beq.w	8007644 <_dtoa_r+0x87c>
 80074e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80074e4:	9e07      	ldr	r6, [sp, #28]
 80074e6:	9d04      	ldr	r5, [sp, #16]
 80074e8:	9a04      	ldr	r2, [sp, #16]
 80074ea:	441a      	add	r2, r3
 80074ec:	9204      	str	r2, [sp, #16]
 80074ee:	9a05      	ldr	r2, [sp, #20]
 80074f0:	2101      	movs	r1, #1
 80074f2:	441a      	add	r2, r3
 80074f4:	4620      	mov	r0, r4
 80074f6:	9205      	str	r2, [sp, #20]
 80074f8:	f000 fd86 	bl	8008008 <__i2b>
 80074fc:	4607      	mov	r7, r0
 80074fe:	2d00      	cmp	r5, #0
 8007500:	dd0c      	ble.n	800751c <_dtoa_r+0x754>
 8007502:	9b05      	ldr	r3, [sp, #20]
 8007504:	2b00      	cmp	r3, #0
 8007506:	dd09      	ble.n	800751c <_dtoa_r+0x754>
 8007508:	42ab      	cmp	r3, r5
 800750a:	9a04      	ldr	r2, [sp, #16]
 800750c:	bfa8      	it	ge
 800750e:	462b      	movge	r3, r5
 8007510:	1ad2      	subs	r2, r2, r3
 8007512:	9204      	str	r2, [sp, #16]
 8007514:	9a05      	ldr	r2, [sp, #20]
 8007516:	1aed      	subs	r5, r5, r3
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	9305      	str	r3, [sp, #20]
 800751c:	9b07      	ldr	r3, [sp, #28]
 800751e:	b31b      	cbz	r3, 8007568 <_dtoa_r+0x7a0>
 8007520:	9b08      	ldr	r3, [sp, #32]
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 80af 	beq.w	8007686 <_dtoa_r+0x8be>
 8007528:	2e00      	cmp	r6, #0
 800752a:	dd13      	ble.n	8007554 <_dtoa_r+0x78c>
 800752c:	4639      	mov	r1, r7
 800752e:	4632      	mov	r2, r6
 8007530:	4620      	mov	r0, r4
 8007532:	f000 fe29 	bl	8008188 <__pow5mult>
 8007536:	ee18 2a10 	vmov	r2, s16
 800753a:	4601      	mov	r1, r0
 800753c:	4607      	mov	r7, r0
 800753e:	4620      	mov	r0, r4
 8007540:	f000 fd78 	bl	8008034 <__multiply>
 8007544:	ee18 1a10 	vmov	r1, s16
 8007548:	4680      	mov	r8, r0
 800754a:	4620      	mov	r0, r4
 800754c:	f000 fca4 	bl	8007e98 <_Bfree>
 8007550:	ee08 8a10 	vmov	s16, r8
 8007554:	9b07      	ldr	r3, [sp, #28]
 8007556:	1b9a      	subs	r2, r3, r6
 8007558:	d006      	beq.n	8007568 <_dtoa_r+0x7a0>
 800755a:	ee18 1a10 	vmov	r1, s16
 800755e:	4620      	mov	r0, r4
 8007560:	f000 fe12 	bl	8008188 <__pow5mult>
 8007564:	ee08 0a10 	vmov	s16, r0
 8007568:	2101      	movs	r1, #1
 800756a:	4620      	mov	r0, r4
 800756c:	f000 fd4c 	bl	8008008 <__i2b>
 8007570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007572:	2b00      	cmp	r3, #0
 8007574:	4606      	mov	r6, r0
 8007576:	f340 8088 	ble.w	800768a <_dtoa_r+0x8c2>
 800757a:	461a      	mov	r2, r3
 800757c:	4601      	mov	r1, r0
 800757e:	4620      	mov	r0, r4
 8007580:	f000 fe02 	bl	8008188 <__pow5mult>
 8007584:	9b06      	ldr	r3, [sp, #24]
 8007586:	2b01      	cmp	r3, #1
 8007588:	4606      	mov	r6, r0
 800758a:	f340 8081 	ble.w	8007690 <_dtoa_r+0x8c8>
 800758e:	f04f 0800 	mov.w	r8, #0
 8007592:	6933      	ldr	r3, [r6, #16]
 8007594:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007598:	6918      	ldr	r0, [r3, #16]
 800759a:	f000 fce5 	bl	8007f68 <__hi0bits>
 800759e:	f1c0 0020 	rsb	r0, r0, #32
 80075a2:	9b05      	ldr	r3, [sp, #20]
 80075a4:	4418      	add	r0, r3
 80075a6:	f010 001f 	ands.w	r0, r0, #31
 80075aa:	f000 8092 	beq.w	80076d2 <_dtoa_r+0x90a>
 80075ae:	f1c0 0320 	rsb	r3, r0, #32
 80075b2:	2b04      	cmp	r3, #4
 80075b4:	f340 808a 	ble.w	80076cc <_dtoa_r+0x904>
 80075b8:	f1c0 001c 	rsb	r0, r0, #28
 80075bc:	9b04      	ldr	r3, [sp, #16]
 80075be:	4403      	add	r3, r0
 80075c0:	9304      	str	r3, [sp, #16]
 80075c2:	9b05      	ldr	r3, [sp, #20]
 80075c4:	4403      	add	r3, r0
 80075c6:	4405      	add	r5, r0
 80075c8:	9305      	str	r3, [sp, #20]
 80075ca:	9b04      	ldr	r3, [sp, #16]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dd07      	ble.n	80075e0 <_dtoa_r+0x818>
 80075d0:	ee18 1a10 	vmov	r1, s16
 80075d4:	461a      	mov	r2, r3
 80075d6:	4620      	mov	r0, r4
 80075d8:	f000 fe30 	bl	800823c <__lshift>
 80075dc:	ee08 0a10 	vmov	s16, r0
 80075e0:	9b05      	ldr	r3, [sp, #20]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	dd05      	ble.n	80075f2 <_dtoa_r+0x82a>
 80075e6:	4631      	mov	r1, r6
 80075e8:	461a      	mov	r2, r3
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 fe26 	bl	800823c <__lshift>
 80075f0:	4606      	mov	r6, r0
 80075f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d06e      	beq.n	80076d6 <_dtoa_r+0x90e>
 80075f8:	ee18 0a10 	vmov	r0, s16
 80075fc:	4631      	mov	r1, r6
 80075fe:	f000 fe8d 	bl	800831c <__mcmp>
 8007602:	2800      	cmp	r0, #0
 8007604:	da67      	bge.n	80076d6 <_dtoa_r+0x90e>
 8007606:	9b00      	ldr	r3, [sp, #0]
 8007608:	3b01      	subs	r3, #1
 800760a:	ee18 1a10 	vmov	r1, s16
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	220a      	movs	r2, #10
 8007612:	2300      	movs	r3, #0
 8007614:	4620      	mov	r0, r4
 8007616:	f000 fc61 	bl	8007edc <__multadd>
 800761a:	9b08      	ldr	r3, [sp, #32]
 800761c:	ee08 0a10 	vmov	s16, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 81b1 	beq.w	8007988 <_dtoa_r+0xbc0>
 8007626:	2300      	movs	r3, #0
 8007628:	4639      	mov	r1, r7
 800762a:	220a      	movs	r2, #10
 800762c:	4620      	mov	r0, r4
 800762e:	f000 fc55 	bl	8007edc <__multadd>
 8007632:	9b02      	ldr	r3, [sp, #8]
 8007634:	2b00      	cmp	r3, #0
 8007636:	4607      	mov	r7, r0
 8007638:	f300 808e 	bgt.w	8007758 <_dtoa_r+0x990>
 800763c:	9b06      	ldr	r3, [sp, #24]
 800763e:	2b02      	cmp	r3, #2
 8007640:	dc51      	bgt.n	80076e6 <_dtoa_r+0x91e>
 8007642:	e089      	b.n	8007758 <_dtoa_r+0x990>
 8007644:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007646:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800764a:	e74b      	b.n	80074e4 <_dtoa_r+0x71c>
 800764c:	9b03      	ldr	r3, [sp, #12]
 800764e:	1e5e      	subs	r6, r3, #1
 8007650:	9b07      	ldr	r3, [sp, #28]
 8007652:	42b3      	cmp	r3, r6
 8007654:	bfbf      	itttt	lt
 8007656:	9b07      	ldrlt	r3, [sp, #28]
 8007658:	9607      	strlt	r6, [sp, #28]
 800765a:	1af2      	sublt	r2, r6, r3
 800765c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800765e:	bfb6      	itet	lt
 8007660:	189b      	addlt	r3, r3, r2
 8007662:	1b9e      	subge	r6, r3, r6
 8007664:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007666:	9b03      	ldr	r3, [sp, #12]
 8007668:	bfb8      	it	lt
 800766a:	2600      	movlt	r6, #0
 800766c:	2b00      	cmp	r3, #0
 800766e:	bfb7      	itett	lt
 8007670:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007674:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007678:	1a9d      	sublt	r5, r3, r2
 800767a:	2300      	movlt	r3, #0
 800767c:	e734      	b.n	80074e8 <_dtoa_r+0x720>
 800767e:	9e07      	ldr	r6, [sp, #28]
 8007680:	9d04      	ldr	r5, [sp, #16]
 8007682:	9f08      	ldr	r7, [sp, #32]
 8007684:	e73b      	b.n	80074fe <_dtoa_r+0x736>
 8007686:	9a07      	ldr	r2, [sp, #28]
 8007688:	e767      	b.n	800755a <_dtoa_r+0x792>
 800768a:	9b06      	ldr	r3, [sp, #24]
 800768c:	2b01      	cmp	r3, #1
 800768e:	dc18      	bgt.n	80076c2 <_dtoa_r+0x8fa>
 8007690:	f1ba 0f00 	cmp.w	sl, #0
 8007694:	d115      	bne.n	80076c2 <_dtoa_r+0x8fa>
 8007696:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800769a:	b993      	cbnz	r3, 80076c2 <_dtoa_r+0x8fa>
 800769c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80076a0:	0d1b      	lsrs	r3, r3, #20
 80076a2:	051b      	lsls	r3, r3, #20
 80076a4:	b183      	cbz	r3, 80076c8 <_dtoa_r+0x900>
 80076a6:	9b04      	ldr	r3, [sp, #16]
 80076a8:	3301      	adds	r3, #1
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	9b05      	ldr	r3, [sp, #20]
 80076ae:	3301      	adds	r3, #1
 80076b0:	9305      	str	r3, [sp, #20]
 80076b2:	f04f 0801 	mov.w	r8, #1
 80076b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f47f af6a 	bne.w	8007592 <_dtoa_r+0x7ca>
 80076be:	2001      	movs	r0, #1
 80076c0:	e76f      	b.n	80075a2 <_dtoa_r+0x7da>
 80076c2:	f04f 0800 	mov.w	r8, #0
 80076c6:	e7f6      	b.n	80076b6 <_dtoa_r+0x8ee>
 80076c8:	4698      	mov	r8, r3
 80076ca:	e7f4      	b.n	80076b6 <_dtoa_r+0x8ee>
 80076cc:	f43f af7d 	beq.w	80075ca <_dtoa_r+0x802>
 80076d0:	4618      	mov	r0, r3
 80076d2:	301c      	adds	r0, #28
 80076d4:	e772      	b.n	80075bc <_dtoa_r+0x7f4>
 80076d6:	9b03      	ldr	r3, [sp, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dc37      	bgt.n	800774c <_dtoa_r+0x984>
 80076dc:	9b06      	ldr	r3, [sp, #24]
 80076de:	2b02      	cmp	r3, #2
 80076e0:	dd34      	ble.n	800774c <_dtoa_r+0x984>
 80076e2:	9b03      	ldr	r3, [sp, #12]
 80076e4:	9302      	str	r3, [sp, #8]
 80076e6:	9b02      	ldr	r3, [sp, #8]
 80076e8:	b96b      	cbnz	r3, 8007706 <_dtoa_r+0x93e>
 80076ea:	4631      	mov	r1, r6
 80076ec:	2205      	movs	r2, #5
 80076ee:	4620      	mov	r0, r4
 80076f0:	f000 fbf4 	bl	8007edc <__multadd>
 80076f4:	4601      	mov	r1, r0
 80076f6:	4606      	mov	r6, r0
 80076f8:	ee18 0a10 	vmov	r0, s16
 80076fc:	f000 fe0e 	bl	800831c <__mcmp>
 8007700:	2800      	cmp	r0, #0
 8007702:	f73f adbb 	bgt.w	800727c <_dtoa_r+0x4b4>
 8007706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007708:	9d01      	ldr	r5, [sp, #4]
 800770a:	43db      	mvns	r3, r3
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	f04f 0800 	mov.w	r8, #0
 8007712:	4631      	mov	r1, r6
 8007714:	4620      	mov	r0, r4
 8007716:	f000 fbbf 	bl	8007e98 <_Bfree>
 800771a:	2f00      	cmp	r7, #0
 800771c:	f43f aea4 	beq.w	8007468 <_dtoa_r+0x6a0>
 8007720:	f1b8 0f00 	cmp.w	r8, #0
 8007724:	d005      	beq.n	8007732 <_dtoa_r+0x96a>
 8007726:	45b8      	cmp	r8, r7
 8007728:	d003      	beq.n	8007732 <_dtoa_r+0x96a>
 800772a:	4641      	mov	r1, r8
 800772c:	4620      	mov	r0, r4
 800772e:	f000 fbb3 	bl	8007e98 <_Bfree>
 8007732:	4639      	mov	r1, r7
 8007734:	4620      	mov	r0, r4
 8007736:	f000 fbaf 	bl	8007e98 <_Bfree>
 800773a:	e695      	b.n	8007468 <_dtoa_r+0x6a0>
 800773c:	2600      	movs	r6, #0
 800773e:	4637      	mov	r7, r6
 8007740:	e7e1      	b.n	8007706 <_dtoa_r+0x93e>
 8007742:	9700      	str	r7, [sp, #0]
 8007744:	4637      	mov	r7, r6
 8007746:	e599      	b.n	800727c <_dtoa_r+0x4b4>
 8007748:	40240000 	.word	0x40240000
 800774c:	9b08      	ldr	r3, [sp, #32]
 800774e:	2b00      	cmp	r3, #0
 8007750:	f000 80ca 	beq.w	80078e8 <_dtoa_r+0xb20>
 8007754:	9b03      	ldr	r3, [sp, #12]
 8007756:	9302      	str	r3, [sp, #8]
 8007758:	2d00      	cmp	r5, #0
 800775a:	dd05      	ble.n	8007768 <_dtoa_r+0x9a0>
 800775c:	4639      	mov	r1, r7
 800775e:	462a      	mov	r2, r5
 8007760:	4620      	mov	r0, r4
 8007762:	f000 fd6b 	bl	800823c <__lshift>
 8007766:	4607      	mov	r7, r0
 8007768:	f1b8 0f00 	cmp.w	r8, #0
 800776c:	d05b      	beq.n	8007826 <_dtoa_r+0xa5e>
 800776e:	6879      	ldr	r1, [r7, #4]
 8007770:	4620      	mov	r0, r4
 8007772:	f000 fb51 	bl	8007e18 <_Balloc>
 8007776:	4605      	mov	r5, r0
 8007778:	b928      	cbnz	r0, 8007786 <_dtoa_r+0x9be>
 800777a:	4b87      	ldr	r3, [pc, #540]	; (8007998 <_dtoa_r+0xbd0>)
 800777c:	4602      	mov	r2, r0
 800777e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007782:	f7ff bb3b 	b.w	8006dfc <_dtoa_r+0x34>
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	3202      	adds	r2, #2
 800778a:	0092      	lsls	r2, r2, #2
 800778c:	f107 010c 	add.w	r1, r7, #12
 8007790:	300c      	adds	r0, #12
 8007792:	f000 fb33 	bl	8007dfc <memcpy>
 8007796:	2201      	movs	r2, #1
 8007798:	4629      	mov	r1, r5
 800779a:	4620      	mov	r0, r4
 800779c:	f000 fd4e 	bl	800823c <__lshift>
 80077a0:	9b01      	ldr	r3, [sp, #4]
 80077a2:	f103 0901 	add.w	r9, r3, #1
 80077a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80077aa:	4413      	add	r3, r2
 80077ac:	9305      	str	r3, [sp, #20]
 80077ae:	f00a 0301 	and.w	r3, sl, #1
 80077b2:	46b8      	mov	r8, r7
 80077b4:	9304      	str	r3, [sp, #16]
 80077b6:	4607      	mov	r7, r0
 80077b8:	4631      	mov	r1, r6
 80077ba:	ee18 0a10 	vmov	r0, s16
 80077be:	f7ff fa77 	bl	8006cb0 <quorem>
 80077c2:	4641      	mov	r1, r8
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80077ca:	ee18 0a10 	vmov	r0, s16
 80077ce:	f000 fda5 	bl	800831c <__mcmp>
 80077d2:	463a      	mov	r2, r7
 80077d4:	9003      	str	r0, [sp, #12]
 80077d6:	4631      	mov	r1, r6
 80077d8:	4620      	mov	r0, r4
 80077da:	f000 fdbb 	bl	8008354 <__mdiff>
 80077de:	68c2      	ldr	r2, [r0, #12]
 80077e0:	f109 3bff 	add.w	fp, r9, #4294967295
 80077e4:	4605      	mov	r5, r0
 80077e6:	bb02      	cbnz	r2, 800782a <_dtoa_r+0xa62>
 80077e8:	4601      	mov	r1, r0
 80077ea:	ee18 0a10 	vmov	r0, s16
 80077ee:	f000 fd95 	bl	800831c <__mcmp>
 80077f2:	4602      	mov	r2, r0
 80077f4:	4629      	mov	r1, r5
 80077f6:	4620      	mov	r0, r4
 80077f8:	9207      	str	r2, [sp, #28]
 80077fa:	f000 fb4d 	bl	8007e98 <_Bfree>
 80077fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007802:	ea43 0102 	orr.w	r1, r3, r2
 8007806:	9b04      	ldr	r3, [sp, #16]
 8007808:	430b      	orrs	r3, r1
 800780a:	464d      	mov	r5, r9
 800780c:	d10f      	bne.n	800782e <_dtoa_r+0xa66>
 800780e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007812:	d02a      	beq.n	800786a <_dtoa_r+0xaa2>
 8007814:	9b03      	ldr	r3, [sp, #12]
 8007816:	2b00      	cmp	r3, #0
 8007818:	dd02      	ble.n	8007820 <_dtoa_r+0xa58>
 800781a:	9b02      	ldr	r3, [sp, #8]
 800781c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007820:	f88b a000 	strb.w	sl, [fp]
 8007824:	e775      	b.n	8007712 <_dtoa_r+0x94a>
 8007826:	4638      	mov	r0, r7
 8007828:	e7ba      	b.n	80077a0 <_dtoa_r+0x9d8>
 800782a:	2201      	movs	r2, #1
 800782c:	e7e2      	b.n	80077f4 <_dtoa_r+0xa2c>
 800782e:	9b03      	ldr	r3, [sp, #12]
 8007830:	2b00      	cmp	r3, #0
 8007832:	db04      	blt.n	800783e <_dtoa_r+0xa76>
 8007834:	9906      	ldr	r1, [sp, #24]
 8007836:	430b      	orrs	r3, r1
 8007838:	9904      	ldr	r1, [sp, #16]
 800783a:	430b      	orrs	r3, r1
 800783c:	d122      	bne.n	8007884 <_dtoa_r+0xabc>
 800783e:	2a00      	cmp	r2, #0
 8007840:	ddee      	ble.n	8007820 <_dtoa_r+0xa58>
 8007842:	ee18 1a10 	vmov	r1, s16
 8007846:	2201      	movs	r2, #1
 8007848:	4620      	mov	r0, r4
 800784a:	f000 fcf7 	bl	800823c <__lshift>
 800784e:	4631      	mov	r1, r6
 8007850:	ee08 0a10 	vmov	s16, r0
 8007854:	f000 fd62 	bl	800831c <__mcmp>
 8007858:	2800      	cmp	r0, #0
 800785a:	dc03      	bgt.n	8007864 <_dtoa_r+0xa9c>
 800785c:	d1e0      	bne.n	8007820 <_dtoa_r+0xa58>
 800785e:	f01a 0f01 	tst.w	sl, #1
 8007862:	d0dd      	beq.n	8007820 <_dtoa_r+0xa58>
 8007864:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007868:	d1d7      	bne.n	800781a <_dtoa_r+0xa52>
 800786a:	2339      	movs	r3, #57	; 0x39
 800786c:	f88b 3000 	strb.w	r3, [fp]
 8007870:	462b      	mov	r3, r5
 8007872:	461d      	mov	r5, r3
 8007874:	3b01      	subs	r3, #1
 8007876:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800787a:	2a39      	cmp	r2, #57	; 0x39
 800787c:	d071      	beq.n	8007962 <_dtoa_r+0xb9a>
 800787e:	3201      	adds	r2, #1
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	e746      	b.n	8007712 <_dtoa_r+0x94a>
 8007884:	2a00      	cmp	r2, #0
 8007886:	dd07      	ble.n	8007898 <_dtoa_r+0xad0>
 8007888:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800788c:	d0ed      	beq.n	800786a <_dtoa_r+0xaa2>
 800788e:	f10a 0301 	add.w	r3, sl, #1
 8007892:	f88b 3000 	strb.w	r3, [fp]
 8007896:	e73c      	b.n	8007712 <_dtoa_r+0x94a>
 8007898:	9b05      	ldr	r3, [sp, #20]
 800789a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800789e:	4599      	cmp	r9, r3
 80078a0:	d047      	beq.n	8007932 <_dtoa_r+0xb6a>
 80078a2:	ee18 1a10 	vmov	r1, s16
 80078a6:	2300      	movs	r3, #0
 80078a8:	220a      	movs	r2, #10
 80078aa:	4620      	mov	r0, r4
 80078ac:	f000 fb16 	bl	8007edc <__multadd>
 80078b0:	45b8      	cmp	r8, r7
 80078b2:	ee08 0a10 	vmov	s16, r0
 80078b6:	f04f 0300 	mov.w	r3, #0
 80078ba:	f04f 020a 	mov.w	r2, #10
 80078be:	4641      	mov	r1, r8
 80078c0:	4620      	mov	r0, r4
 80078c2:	d106      	bne.n	80078d2 <_dtoa_r+0xb0a>
 80078c4:	f000 fb0a 	bl	8007edc <__multadd>
 80078c8:	4680      	mov	r8, r0
 80078ca:	4607      	mov	r7, r0
 80078cc:	f109 0901 	add.w	r9, r9, #1
 80078d0:	e772      	b.n	80077b8 <_dtoa_r+0x9f0>
 80078d2:	f000 fb03 	bl	8007edc <__multadd>
 80078d6:	4639      	mov	r1, r7
 80078d8:	4680      	mov	r8, r0
 80078da:	2300      	movs	r3, #0
 80078dc:	220a      	movs	r2, #10
 80078de:	4620      	mov	r0, r4
 80078e0:	f000 fafc 	bl	8007edc <__multadd>
 80078e4:	4607      	mov	r7, r0
 80078e6:	e7f1      	b.n	80078cc <_dtoa_r+0xb04>
 80078e8:	9b03      	ldr	r3, [sp, #12]
 80078ea:	9302      	str	r3, [sp, #8]
 80078ec:	9d01      	ldr	r5, [sp, #4]
 80078ee:	ee18 0a10 	vmov	r0, s16
 80078f2:	4631      	mov	r1, r6
 80078f4:	f7ff f9dc 	bl	8006cb0 <quorem>
 80078f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80078fc:	9b01      	ldr	r3, [sp, #4]
 80078fe:	f805 ab01 	strb.w	sl, [r5], #1
 8007902:	1aea      	subs	r2, r5, r3
 8007904:	9b02      	ldr	r3, [sp, #8]
 8007906:	4293      	cmp	r3, r2
 8007908:	dd09      	ble.n	800791e <_dtoa_r+0xb56>
 800790a:	ee18 1a10 	vmov	r1, s16
 800790e:	2300      	movs	r3, #0
 8007910:	220a      	movs	r2, #10
 8007912:	4620      	mov	r0, r4
 8007914:	f000 fae2 	bl	8007edc <__multadd>
 8007918:	ee08 0a10 	vmov	s16, r0
 800791c:	e7e7      	b.n	80078ee <_dtoa_r+0xb26>
 800791e:	9b02      	ldr	r3, [sp, #8]
 8007920:	2b00      	cmp	r3, #0
 8007922:	bfc8      	it	gt
 8007924:	461d      	movgt	r5, r3
 8007926:	9b01      	ldr	r3, [sp, #4]
 8007928:	bfd8      	it	le
 800792a:	2501      	movle	r5, #1
 800792c:	441d      	add	r5, r3
 800792e:	f04f 0800 	mov.w	r8, #0
 8007932:	ee18 1a10 	vmov	r1, s16
 8007936:	2201      	movs	r2, #1
 8007938:	4620      	mov	r0, r4
 800793a:	f000 fc7f 	bl	800823c <__lshift>
 800793e:	4631      	mov	r1, r6
 8007940:	ee08 0a10 	vmov	s16, r0
 8007944:	f000 fcea 	bl	800831c <__mcmp>
 8007948:	2800      	cmp	r0, #0
 800794a:	dc91      	bgt.n	8007870 <_dtoa_r+0xaa8>
 800794c:	d102      	bne.n	8007954 <_dtoa_r+0xb8c>
 800794e:	f01a 0f01 	tst.w	sl, #1
 8007952:	d18d      	bne.n	8007870 <_dtoa_r+0xaa8>
 8007954:	462b      	mov	r3, r5
 8007956:	461d      	mov	r5, r3
 8007958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800795c:	2a30      	cmp	r2, #48	; 0x30
 800795e:	d0fa      	beq.n	8007956 <_dtoa_r+0xb8e>
 8007960:	e6d7      	b.n	8007712 <_dtoa_r+0x94a>
 8007962:	9a01      	ldr	r2, [sp, #4]
 8007964:	429a      	cmp	r2, r3
 8007966:	d184      	bne.n	8007872 <_dtoa_r+0xaaa>
 8007968:	9b00      	ldr	r3, [sp, #0]
 800796a:	3301      	adds	r3, #1
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	2331      	movs	r3, #49	; 0x31
 8007970:	7013      	strb	r3, [r2, #0]
 8007972:	e6ce      	b.n	8007712 <_dtoa_r+0x94a>
 8007974:	4b09      	ldr	r3, [pc, #36]	; (800799c <_dtoa_r+0xbd4>)
 8007976:	f7ff ba95 	b.w	8006ea4 <_dtoa_r+0xdc>
 800797a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800797c:	2b00      	cmp	r3, #0
 800797e:	f47f aa6e 	bne.w	8006e5e <_dtoa_r+0x96>
 8007982:	4b07      	ldr	r3, [pc, #28]	; (80079a0 <_dtoa_r+0xbd8>)
 8007984:	f7ff ba8e 	b.w	8006ea4 <_dtoa_r+0xdc>
 8007988:	9b02      	ldr	r3, [sp, #8]
 800798a:	2b00      	cmp	r3, #0
 800798c:	dcae      	bgt.n	80078ec <_dtoa_r+0xb24>
 800798e:	9b06      	ldr	r3, [sp, #24]
 8007990:	2b02      	cmp	r3, #2
 8007992:	f73f aea8 	bgt.w	80076e6 <_dtoa_r+0x91e>
 8007996:	e7a9      	b.n	80078ec <_dtoa_r+0xb24>
 8007998:	08009f37 	.word	0x08009f37
 800799c:	08009e94 	.word	0x08009e94
 80079a0:	08009eb8 	.word	0x08009eb8

080079a4 <__sflush_r>:
 80079a4:	898a      	ldrh	r2, [r1, #12]
 80079a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079aa:	4605      	mov	r5, r0
 80079ac:	0710      	lsls	r0, r2, #28
 80079ae:	460c      	mov	r4, r1
 80079b0:	d458      	bmi.n	8007a64 <__sflush_r+0xc0>
 80079b2:	684b      	ldr	r3, [r1, #4]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	dc05      	bgt.n	80079c4 <__sflush_r+0x20>
 80079b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	dc02      	bgt.n	80079c4 <__sflush_r+0x20>
 80079be:	2000      	movs	r0, #0
 80079c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079c6:	2e00      	cmp	r6, #0
 80079c8:	d0f9      	beq.n	80079be <__sflush_r+0x1a>
 80079ca:	2300      	movs	r3, #0
 80079cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079d0:	682f      	ldr	r7, [r5, #0]
 80079d2:	602b      	str	r3, [r5, #0]
 80079d4:	d032      	beq.n	8007a3c <__sflush_r+0x98>
 80079d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079d8:	89a3      	ldrh	r3, [r4, #12]
 80079da:	075a      	lsls	r2, r3, #29
 80079dc:	d505      	bpl.n	80079ea <__sflush_r+0x46>
 80079de:	6863      	ldr	r3, [r4, #4]
 80079e0:	1ac0      	subs	r0, r0, r3
 80079e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079e4:	b10b      	cbz	r3, 80079ea <__sflush_r+0x46>
 80079e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079e8:	1ac0      	subs	r0, r0, r3
 80079ea:	2300      	movs	r3, #0
 80079ec:	4602      	mov	r2, r0
 80079ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079f0:	6a21      	ldr	r1, [r4, #32]
 80079f2:	4628      	mov	r0, r5
 80079f4:	47b0      	blx	r6
 80079f6:	1c43      	adds	r3, r0, #1
 80079f8:	89a3      	ldrh	r3, [r4, #12]
 80079fa:	d106      	bne.n	8007a0a <__sflush_r+0x66>
 80079fc:	6829      	ldr	r1, [r5, #0]
 80079fe:	291d      	cmp	r1, #29
 8007a00:	d82c      	bhi.n	8007a5c <__sflush_r+0xb8>
 8007a02:	4a2a      	ldr	r2, [pc, #168]	; (8007aac <__sflush_r+0x108>)
 8007a04:	40ca      	lsrs	r2, r1
 8007a06:	07d6      	lsls	r6, r2, #31
 8007a08:	d528      	bpl.n	8007a5c <__sflush_r+0xb8>
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	6062      	str	r2, [r4, #4]
 8007a0e:	04d9      	lsls	r1, r3, #19
 8007a10:	6922      	ldr	r2, [r4, #16]
 8007a12:	6022      	str	r2, [r4, #0]
 8007a14:	d504      	bpl.n	8007a20 <__sflush_r+0x7c>
 8007a16:	1c42      	adds	r2, r0, #1
 8007a18:	d101      	bne.n	8007a1e <__sflush_r+0x7a>
 8007a1a:	682b      	ldr	r3, [r5, #0]
 8007a1c:	b903      	cbnz	r3, 8007a20 <__sflush_r+0x7c>
 8007a1e:	6560      	str	r0, [r4, #84]	; 0x54
 8007a20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a22:	602f      	str	r7, [r5, #0]
 8007a24:	2900      	cmp	r1, #0
 8007a26:	d0ca      	beq.n	80079be <__sflush_r+0x1a>
 8007a28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a2c:	4299      	cmp	r1, r3
 8007a2e:	d002      	beq.n	8007a36 <__sflush_r+0x92>
 8007a30:	4628      	mov	r0, r5
 8007a32:	f000 fd8b 	bl	800854c <_free_r>
 8007a36:	2000      	movs	r0, #0
 8007a38:	6360      	str	r0, [r4, #52]	; 0x34
 8007a3a:	e7c1      	b.n	80079c0 <__sflush_r+0x1c>
 8007a3c:	6a21      	ldr	r1, [r4, #32]
 8007a3e:	2301      	movs	r3, #1
 8007a40:	4628      	mov	r0, r5
 8007a42:	47b0      	blx	r6
 8007a44:	1c41      	adds	r1, r0, #1
 8007a46:	d1c7      	bne.n	80079d8 <__sflush_r+0x34>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d0c4      	beq.n	80079d8 <__sflush_r+0x34>
 8007a4e:	2b1d      	cmp	r3, #29
 8007a50:	d001      	beq.n	8007a56 <__sflush_r+0xb2>
 8007a52:	2b16      	cmp	r3, #22
 8007a54:	d101      	bne.n	8007a5a <__sflush_r+0xb6>
 8007a56:	602f      	str	r7, [r5, #0]
 8007a58:	e7b1      	b.n	80079be <__sflush_r+0x1a>
 8007a5a:	89a3      	ldrh	r3, [r4, #12]
 8007a5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a60:	81a3      	strh	r3, [r4, #12]
 8007a62:	e7ad      	b.n	80079c0 <__sflush_r+0x1c>
 8007a64:	690f      	ldr	r7, [r1, #16]
 8007a66:	2f00      	cmp	r7, #0
 8007a68:	d0a9      	beq.n	80079be <__sflush_r+0x1a>
 8007a6a:	0793      	lsls	r3, r2, #30
 8007a6c:	680e      	ldr	r6, [r1, #0]
 8007a6e:	bf08      	it	eq
 8007a70:	694b      	ldreq	r3, [r1, #20]
 8007a72:	600f      	str	r7, [r1, #0]
 8007a74:	bf18      	it	ne
 8007a76:	2300      	movne	r3, #0
 8007a78:	eba6 0807 	sub.w	r8, r6, r7
 8007a7c:	608b      	str	r3, [r1, #8]
 8007a7e:	f1b8 0f00 	cmp.w	r8, #0
 8007a82:	dd9c      	ble.n	80079be <__sflush_r+0x1a>
 8007a84:	6a21      	ldr	r1, [r4, #32]
 8007a86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a88:	4643      	mov	r3, r8
 8007a8a:	463a      	mov	r2, r7
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	47b0      	blx	r6
 8007a90:	2800      	cmp	r0, #0
 8007a92:	dc06      	bgt.n	8007aa2 <__sflush_r+0xfe>
 8007a94:	89a3      	ldrh	r3, [r4, #12]
 8007a96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a9a:	81a3      	strh	r3, [r4, #12]
 8007a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa0:	e78e      	b.n	80079c0 <__sflush_r+0x1c>
 8007aa2:	4407      	add	r7, r0
 8007aa4:	eba8 0800 	sub.w	r8, r8, r0
 8007aa8:	e7e9      	b.n	8007a7e <__sflush_r+0xda>
 8007aaa:	bf00      	nop
 8007aac:	20400001 	.word	0x20400001

08007ab0 <_fflush_r>:
 8007ab0:	b538      	push	{r3, r4, r5, lr}
 8007ab2:	690b      	ldr	r3, [r1, #16]
 8007ab4:	4605      	mov	r5, r0
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	b913      	cbnz	r3, 8007ac0 <_fflush_r+0x10>
 8007aba:	2500      	movs	r5, #0
 8007abc:	4628      	mov	r0, r5
 8007abe:	bd38      	pop	{r3, r4, r5, pc}
 8007ac0:	b118      	cbz	r0, 8007aca <_fflush_r+0x1a>
 8007ac2:	6983      	ldr	r3, [r0, #24]
 8007ac4:	b90b      	cbnz	r3, 8007aca <_fflush_r+0x1a>
 8007ac6:	f000 f887 	bl	8007bd8 <__sinit>
 8007aca:	4b14      	ldr	r3, [pc, #80]	; (8007b1c <_fflush_r+0x6c>)
 8007acc:	429c      	cmp	r4, r3
 8007ace:	d11b      	bne.n	8007b08 <_fflush_r+0x58>
 8007ad0:	686c      	ldr	r4, [r5, #4]
 8007ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d0ef      	beq.n	8007aba <_fflush_r+0xa>
 8007ada:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007adc:	07d0      	lsls	r0, r2, #31
 8007ade:	d404      	bmi.n	8007aea <_fflush_r+0x3a>
 8007ae0:	0599      	lsls	r1, r3, #22
 8007ae2:	d402      	bmi.n	8007aea <_fflush_r+0x3a>
 8007ae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ae6:	f000 f91a 	bl	8007d1e <__retarget_lock_acquire_recursive>
 8007aea:	4628      	mov	r0, r5
 8007aec:	4621      	mov	r1, r4
 8007aee:	f7ff ff59 	bl	80079a4 <__sflush_r>
 8007af2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007af4:	07da      	lsls	r2, r3, #31
 8007af6:	4605      	mov	r5, r0
 8007af8:	d4e0      	bmi.n	8007abc <_fflush_r+0xc>
 8007afa:	89a3      	ldrh	r3, [r4, #12]
 8007afc:	059b      	lsls	r3, r3, #22
 8007afe:	d4dd      	bmi.n	8007abc <_fflush_r+0xc>
 8007b00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b02:	f000 f90d 	bl	8007d20 <__retarget_lock_release_recursive>
 8007b06:	e7d9      	b.n	8007abc <_fflush_r+0xc>
 8007b08:	4b05      	ldr	r3, [pc, #20]	; (8007b20 <_fflush_r+0x70>)
 8007b0a:	429c      	cmp	r4, r3
 8007b0c:	d101      	bne.n	8007b12 <_fflush_r+0x62>
 8007b0e:	68ac      	ldr	r4, [r5, #8]
 8007b10:	e7df      	b.n	8007ad2 <_fflush_r+0x22>
 8007b12:	4b04      	ldr	r3, [pc, #16]	; (8007b24 <_fflush_r+0x74>)
 8007b14:	429c      	cmp	r4, r3
 8007b16:	bf08      	it	eq
 8007b18:	68ec      	ldreq	r4, [r5, #12]
 8007b1a:	e7da      	b.n	8007ad2 <_fflush_r+0x22>
 8007b1c:	08009f68 	.word	0x08009f68
 8007b20:	08009f88 	.word	0x08009f88
 8007b24:	08009f48 	.word	0x08009f48

08007b28 <std>:
 8007b28:	2300      	movs	r3, #0
 8007b2a:	b510      	push	{r4, lr}
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b36:	6083      	str	r3, [r0, #8]
 8007b38:	8181      	strh	r1, [r0, #12]
 8007b3a:	6643      	str	r3, [r0, #100]	; 0x64
 8007b3c:	81c2      	strh	r2, [r0, #14]
 8007b3e:	6183      	str	r3, [r0, #24]
 8007b40:	4619      	mov	r1, r3
 8007b42:	2208      	movs	r2, #8
 8007b44:	305c      	adds	r0, #92	; 0x5c
 8007b46:	f7fe faf3 	bl	8006130 <memset>
 8007b4a:	4b05      	ldr	r3, [pc, #20]	; (8007b60 <std+0x38>)
 8007b4c:	6263      	str	r3, [r4, #36]	; 0x24
 8007b4e:	4b05      	ldr	r3, [pc, #20]	; (8007b64 <std+0x3c>)
 8007b50:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b52:	4b05      	ldr	r3, [pc, #20]	; (8007b68 <std+0x40>)
 8007b54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b56:	4b05      	ldr	r3, [pc, #20]	; (8007b6c <std+0x44>)
 8007b58:	6224      	str	r4, [r4, #32]
 8007b5a:	6323      	str	r3, [r4, #48]	; 0x30
 8007b5c:	bd10      	pop	{r4, pc}
 8007b5e:	bf00      	nop
 8007b60:	080089e1 	.word	0x080089e1
 8007b64:	08008a03 	.word	0x08008a03
 8007b68:	08008a3b 	.word	0x08008a3b
 8007b6c:	08008a5f 	.word	0x08008a5f

08007b70 <_cleanup_r>:
 8007b70:	4901      	ldr	r1, [pc, #4]	; (8007b78 <_cleanup_r+0x8>)
 8007b72:	f000 b8af 	b.w	8007cd4 <_fwalk_reent>
 8007b76:	bf00      	nop
 8007b78:	08007ab1 	.word	0x08007ab1

08007b7c <__sfmoreglue>:
 8007b7c:	b570      	push	{r4, r5, r6, lr}
 8007b7e:	2268      	movs	r2, #104	; 0x68
 8007b80:	1e4d      	subs	r5, r1, #1
 8007b82:	4355      	muls	r5, r2
 8007b84:	460e      	mov	r6, r1
 8007b86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b8a:	f000 fd4b 	bl	8008624 <_malloc_r>
 8007b8e:	4604      	mov	r4, r0
 8007b90:	b140      	cbz	r0, 8007ba4 <__sfmoreglue+0x28>
 8007b92:	2100      	movs	r1, #0
 8007b94:	e9c0 1600 	strd	r1, r6, [r0]
 8007b98:	300c      	adds	r0, #12
 8007b9a:	60a0      	str	r0, [r4, #8]
 8007b9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007ba0:	f7fe fac6 	bl	8006130 <memset>
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}

08007ba8 <__sfp_lock_acquire>:
 8007ba8:	4801      	ldr	r0, [pc, #4]	; (8007bb0 <__sfp_lock_acquire+0x8>)
 8007baa:	f000 b8b8 	b.w	8007d1e <__retarget_lock_acquire_recursive>
 8007bae:	bf00      	nop
 8007bb0:	20000521 	.word	0x20000521

08007bb4 <__sfp_lock_release>:
 8007bb4:	4801      	ldr	r0, [pc, #4]	; (8007bbc <__sfp_lock_release+0x8>)
 8007bb6:	f000 b8b3 	b.w	8007d20 <__retarget_lock_release_recursive>
 8007bba:	bf00      	nop
 8007bbc:	20000521 	.word	0x20000521

08007bc0 <__sinit_lock_acquire>:
 8007bc0:	4801      	ldr	r0, [pc, #4]	; (8007bc8 <__sinit_lock_acquire+0x8>)
 8007bc2:	f000 b8ac 	b.w	8007d1e <__retarget_lock_acquire_recursive>
 8007bc6:	bf00      	nop
 8007bc8:	20000522 	.word	0x20000522

08007bcc <__sinit_lock_release>:
 8007bcc:	4801      	ldr	r0, [pc, #4]	; (8007bd4 <__sinit_lock_release+0x8>)
 8007bce:	f000 b8a7 	b.w	8007d20 <__retarget_lock_release_recursive>
 8007bd2:	bf00      	nop
 8007bd4:	20000522 	.word	0x20000522

08007bd8 <__sinit>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	4604      	mov	r4, r0
 8007bdc:	f7ff fff0 	bl	8007bc0 <__sinit_lock_acquire>
 8007be0:	69a3      	ldr	r3, [r4, #24]
 8007be2:	b11b      	cbz	r3, 8007bec <__sinit+0x14>
 8007be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007be8:	f7ff bff0 	b.w	8007bcc <__sinit_lock_release>
 8007bec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007bf0:	6523      	str	r3, [r4, #80]	; 0x50
 8007bf2:	4b13      	ldr	r3, [pc, #76]	; (8007c40 <__sinit+0x68>)
 8007bf4:	4a13      	ldr	r2, [pc, #76]	; (8007c44 <__sinit+0x6c>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	62a2      	str	r2, [r4, #40]	; 0x28
 8007bfa:	42a3      	cmp	r3, r4
 8007bfc:	bf04      	itt	eq
 8007bfe:	2301      	moveq	r3, #1
 8007c00:	61a3      	streq	r3, [r4, #24]
 8007c02:	4620      	mov	r0, r4
 8007c04:	f000 f820 	bl	8007c48 <__sfp>
 8007c08:	6060      	str	r0, [r4, #4]
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 f81c 	bl	8007c48 <__sfp>
 8007c10:	60a0      	str	r0, [r4, #8]
 8007c12:	4620      	mov	r0, r4
 8007c14:	f000 f818 	bl	8007c48 <__sfp>
 8007c18:	2200      	movs	r2, #0
 8007c1a:	60e0      	str	r0, [r4, #12]
 8007c1c:	2104      	movs	r1, #4
 8007c1e:	6860      	ldr	r0, [r4, #4]
 8007c20:	f7ff ff82 	bl	8007b28 <std>
 8007c24:	68a0      	ldr	r0, [r4, #8]
 8007c26:	2201      	movs	r2, #1
 8007c28:	2109      	movs	r1, #9
 8007c2a:	f7ff ff7d 	bl	8007b28 <std>
 8007c2e:	68e0      	ldr	r0, [r4, #12]
 8007c30:	2202      	movs	r2, #2
 8007c32:	2112      	movs	r1, #18
 8007c34:	f7ff ff78 	bl	8007b28 <std>
 8007c38:	2301      	movs	r3, #1
 8007c3a:	61a3      	str	r3, [r4, #24]
 8007c3c:	e7d2      	b.n	8007be4 <__sinit+0xc>
 8007c3e:	bf00      	nop
 8007c40:	08009e80 	.word	0x08009e80
 8007c44:	08007b71 	.word	0x08007b71

08007c48 <__sfp>:
 8007c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c4a:	4607      	mov	r7, r0
 8007c4c:	f7ff ffac 	bl	8007ba8 <__sfp_lock_acquire>
 8007c50:	4b1e      	ldr	r3, [pc, #120]	; (8007ccc <__sfp+0x84>)
 8007c52:	681e      	ldr	r6, [r3, #0]
 8007c54:	69b3      	ldr	r3, [r6, #24]
 8007c56:	b913      	cbnz	r3, 8007c5e <__sfp+0x16>
 8007c58:	4630      	mov	r0, r6
 8007c5a:	f7ff ffbd 	bl	8007bd8 <__sinit>
 8007c5e:	3648      	adds	r6, #72	; 0x48
 8007c60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c64:	3b01      	subs	r3, #1
 8007c66:	d503      	bpl.n	8007c70 <__sfp+0x28>
 8007c68:	6833      	ldr	r3, [r6, #0]
 8007c6a:	b30b      	cbz	r3, 8007cb0 <__sfp+0x68>
 8007c6c:	6836      	ldr	r6, [r6, #0]
 8007c6e:	e7f7      	b.n	8007c60 <__sfp+0x18>
 8007c70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c74:	b9d5      	cbnz	r5, 8007cac <__sfp+0x64>
 8007c76:	4b16      	ldr	r3, [pc, #88]	; (8007cd0 <__sfp+0x88>)
 8007c78:	60e3      	str	r3, [r4, #12]
 8007c7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c7e:	6665      	str	r5, [r4, #100]	; 0x64
 8007c80:	f000 f84c 	bl	8007d1c <__retarget_lock_init_recursive>
 8007c84:	f7ff ff96 	bl	8007bb4 <__sfp_lock_release>
 8007c88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c90:	6025      	str	r5, [r4, #0]
 8007c92:	61a5      	str	r5, [r4, #24]
 8007c94:	2208      	movs	r2, #8
 8007c96:	4629      	mov	r1, r5
 8007c98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c9c:	f7fe fa48 	bl	8006130 <memset>
 8007ca0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ca4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ca8:	4620      	mov	r0, r4
 8007caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cac:	3468      	adds	r4, #104	; 0x68
 8007cae:	e7d9      	b.n	8007c64 <__sfp+0x1c>
 8007cb0:	2104      	movs	r1, #4
 8007cb2:	4638      	mov	r0, r7
 8007cb4:	f7ff ff62 	bl	8007b7c <__sfmoreglue>
 8007cb8:	4604      	mov	r4, r0
 8007cba:	6030      	str	r0, [r6, #0]
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d1d5      	bne.n	8007c6c <__sfp+0x24>
 8007cc0:	f7ff ff78 	bl	8007bb4 <__sfp_lock_release>
 8007cc4:	230c      	movs	r3, #12
 8007cc6:	603b      	str	r3, [r7, #0]
 8007cc8:	e7ee      	b.n	8007ca8 <__sfp+0x60>
 8007cca:	bf00      	nop
 8007ccc:	08009e80 	.word	0x08009e80
 8007cd0:	ffff0001 	.word	0xffff0001

08007cd4 <_fwalk_reent>:
 8007cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cd8:	4606      	mov	r6, r0
 8007cda:	4688      	mov	r8, r1
 8007cdc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ce0:	2700      	movs	r7, #0
 8007ce2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ce6:	f1b9 0901 	subs.w	r9, r9, #1
 8007cea:	d505      	bpl.n	8007cf8 <_fwalk_reent+0x24>
 8007cec:	6824      	ldr	r4, [r4, #0]
 8007cee:	2c00      	cmp	r4, #0
 8007cf0:	d1f7      	bne.n	8007ce2 <_fwalk_reent+0xe>
 8007cf2:	4638      	mov	r0, r7
 8007cf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cf8:	89ab      	ldrh	r3, [r5, #12]
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d907      	bls.n	8007d0e <_fwalk_reent+0x3a>
 8007cfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d02:	3301      	adds	r3, #1
 8007d04:	d003      	beq.n	8007d0e <_fwalk_reent+0x3a>
 8007d06:	4629      	mov	r1, r5
 8007d08:	4630      	mov	r0, r6
 8007d0a:	47c0      	blx	r8
 8007d0c:	4307      	orrs	r7, r0
 8007d0e:	3568      	adds	r5, #104	; 0x68
 8007d10:	e7e9      	b.n	8007ce6 <_fwalk_reent+0x12>
	...

08007d14 <_localeconv_r>:
 8007d14:	4800      	ldr	r0, [pc, #0]	; (8007d18 <_localeconv_r+0x4>)
 8007d16:	4770      	bx	lr
 8007d18:	20000164 	.word	0x20000164

08007d1c <__retarget_lock_init_recursive>:
 8007d1c:	4770      	bx	lr

08007d1e <__retarget_lock_acquire_recursive>:
 8007d1e:	4770      	bx	lr

08007d20 <__retarget_lock_release_recursive>:
 8007d20:	4770      	bx	lr

08007d22 <__swhatbuf_r>:
 8007d22:	b570      	push	{r4, r5, r6, lr}
 8007d24:	460e      	mov	r6, r1
 8007d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d2a:	2900      	cmp	r1, #0
 8007d2c:	b096      	sub	sp, #88	; 0x58
 8007d2e:	4614      	mov	r4, r2
 8007d30:	461d      	mov	r5, r3
 8007d32:	da08      	bge.n	8007d46 <__swhatbuf_r+0x24>
 8007d34:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	602a      	str	r2, [r5, #0]
 8007d3c:	061a      	lsls	r2, r3, #24
 8007d3e:	d410      	bmi.n	8007d62 <__swhatbuf_r+0x40>
 8007d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d44:	e00e      	b.n	8007d64 <__swhatbuf_r+0x42>
 8007d46:	466a      	mov	r2, sp
 8007d48:	f000 fee0 	bl	8008b0c <_fstat_r>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	dbf1      	blt.n	8007d34 <__swhatbuf_r+0x12>
 8007d50:	9a01      	ldr	r2, [sp, #4]
 8007d52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d5a:	425a      	negs	r2, r3
 8007d5c:	415a      	adcs	r2, r3
 8007d5e:	602a      	str	r2, [r5, #0]
 8007d60:	e7ee      	b.n	8007d40 <__swhatbuf_r+0x1e>
 8007d62:	2340      	movs	r3, #64	; 0x40
 8007d64:	2000      	movs	r0, #0
 8007d66:	6023      	str	r3, [r4, #0]
 8007d68:	b016      	add	sp, #88	; 0x58
 8007d6a:	bd70      	pop	{r4, r5, r6, pc}

08007d6c <__smakebuf_r>:
 8007d6c:	898b      	ldrh	r3, [r1, #12]
 8007d6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d70:	079d      	lsls	r5, r3, #30
 8007d72:	4606      	mov	r6, r0
 8007d74:	460c      	mov	r4, r1
 8007d76:	d507      	bpl.n	8007d88 <__smakebuf_r+0x1c>
 8007d78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007d7c:	6023      	str	r3, [r4, #0]
 8007d7e:	6123      	str	r3, [r4, #16]
 8007d80:	2301      	movs	r3, #1
 8007d82:	6163      	str	r3, [r4, #20]
 8007d84:	b002      	add	sp, #8
 8007d86:	bd70      	pop	{r4, r5, r6, pc}
 8007d88:	ab01      	add	r3, sp, #4
 8007d8a:	466a      	mov	r2, sp
 8007d8c:	f7ff ffc9 	bl	8007d22 <__swhatbuf_r>
 8007d90:	9900      	ldr	r1, [sp, #0]
 8007d92:	4605      	mov	r5, r0
 8007d94:	4630      	mov	r0, r6
 8007d96:	f000 fc45 	bl	8008624 <_malloc_r>
 8007d9a:	b948      	cbnz	r0, 8007db0 <__smakebuf_r+0x44>
 8007d9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007da0:	059a      	lsls	r2, r3, #22
 8007da2:	d4ef      	bmi.n	8007d84 <__smakebuf_r+0x18>
 8007da4:	f023 0303 	bic.w	r3, r3, #3
 8007da8:	f043 0302 	orr.w	r3, r3, #2
 8007dac:	81a3      	strh	r3, [r4, #12]
 8007dae:	e7e3      	b.n	8007d78 <__smakebuf_r+0xc>
 8007db0:	4b0d      	ldr	r3, [pc, #52]	; (8007de8 <__smakebuf_r+0x7c>)
 8007db2:	62b3      	str	r3, [r6, #40]	; 0x28
 8007db4:	89a3      	ldrh	r3, [r4, #12]
 8007db6:	6020      	str	r0, [r4, #0]
 8007db8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dbc:	81a3      	strh	r3, [r4, #12]
 8007dbe:	9b00      	ldr	r3, [sp, #0]
 8007dc0:	6163      	str	r3, [r4, #20]
 8007dc2:	9b01      	ldr	r3, [sp, #4]
 8007dc4:	6120      	str	r0, [r4, #16]
 8007dc6:	b15b      	cbz	r3, 8007de0 <__smakebuf_r+0x74>
 8007dc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f000 feaf 	bl	8008b30 <_isatty_r>
 8007dd2:	b128      	cbz	r0, 8007de0 <__smakebuf_r+0x74>
 8007dd4:	89a3      	ldrh	r3, [r4, #12]
 8007dd6:	f023 0303 	bic.w	r3, r3, #3
 8007dda:	f043 0301 	orr.w	r3, r3, #1
 8007dde:	81a3      	strh	r3, [r4, #12]
 8007de0:	89a0      	ldrh	r0, [r4, #12]
 8007de2:	4305      	orrs	r5, r0
 8007de4:	81a5      	strh	r5, [r4, #12]
 8007de6:	e7cd      	b.n	8007d84 <__smakebuf_r+0x18>
 8007de8:	08007b71 	.word	0x08007b71

08007dec <malloc>:
 8007dec:	4b02      	ldr	r3, [pc, #8]	; (8007df8 <malloc+0xc>)
 8007dee:	4601      	mov	r1, r0
 8007df0:	6818      	ldr	r0, [r3, #0]
 8007df2:	f000 bc17 	b.w	8008624 <_malloc_r>
 8007df6:	bf00      	nop
 8007df8:	20000010 	.word	0x20000010

08007dfc <memcpy>:
 8007dfc:	440a      	add	r2, r1
 8007dfe:	4291      	cmp	r1, r2
 8007e00:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e04:	d100      	bne.n	8007e08 <memcpy+0xc>
 8007e06:	4770      	bx	lr
 8007e08:	b510      	push	{r4, lr}
 8007e0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e12:	4291      	cmp	r1, r2
 8007e14:	d1f9      	bne.n	8007e0a <memcpy+0xe>
 8007e16:	bd10      	pop	{r4, pc}

08007e18 <_Balloc>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e1c:	4604      	mov	r4, r0
 8007e1e:	460d      	mov	r5, r1
 8007e20:	b976      	cbnz	r6, 8007e40 <_Balloc+0x28>
 8007e22:	2010      	movs	r0, #16
 8007e24:	f7ff ffe2 	bl	8007dec <malloc>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	6260      	str	r0, [r4, #36]	; 0x24
 8007e2c:	b920      	cbnz	r0, 8007e38 <_Balloc+0x20>
 8007e2e:	4b18      	ldr	r3, [pc, #96]	; (8007e90 <_Balloc+0x78>)
 8007e30:	4818      	ldr	r0, [pc, #96]	; (8007e94 <_Balloc+0x7c>)
 8007e32:	2166      	movs	r1, #102	; 0x66
 8007e34:	f000 fe2a 	bl	8008a8c <__assert_func>
 8007e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e3c:	6006      	str	r6, [r0, #0]
 8007e3e:	60c6      	str	r6, [r0, #12]
 8007e40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e42:	68f3      	ldr	r3, [r6, #12]
 8007e44:	b183      	cbz	r3, 8007e68 <_Balloc+0x50>
 8007e46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e4e:	b9b8      	cbnz	r0, 8007e80 <_Balloc+0x68>
 8007e50:	2101      	movs	r1, #1
 8007e52:	fa01 f605 	lsl.w	r6, r1, r5
 8007e56:	1d72      	adds	r2, r6, #5
 8007e58:	0092      	lsls	r2, r2, #2
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 fb60 	bl	8008520 <_calloc_r>
 8007e60:	b160      	cbz	r0, 8007e7c <_Balloc+0x64>
 8007e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e66:	e00e      	b.n	8007e86 <_Balloc+0x6e>
 8007e68:	2221      	movs	r2, #33	; 0x21
 8007e6a:	2104      	movs	r1, #4
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	f000 fb57 	bl	8008520 <_calloc_r>
 8007e72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e74:	60f0      	str	r0, [r6, #12]
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d1e4      	bne.n	8007e46 <_Balloc+0x2e>
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	bd70      	pop	{r4, r5, r6, pc}
 8007e80:	6802      	ldr	r2, [r0, #0]
 8007e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e86:	2300      	movs	r3, #0
 8007e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e8c:	e7f7      	b.n	8007e7e <_Balloc+0x66>
 8007e8e:	bf00      	nop
 8007e90:	08009ec5 	.word	0x08009ec5
 8007e94:	08009fa8 	.word	0x08009fa8

08007e98 <_Bfree>:
 8007e98:	b570      	push	{r4, r5, r6, lr}
 8007e9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e9c:	4605      	mov	r5, r0
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	b976      	cbnz	r6, 8007ec0 <_Bfree+0x28>
 8007ea2:	2010      	movs	r0, #16
 8007ea4:	f7ff ffa2 	bl	8007dec <malloc>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	6268      	str	r0, [r5, #36]	; 0x24
 8007eac:	b920      	cbnz	r0, 8007eb8 <_Bfree+0x20>
 8007eae:	4b09      	ldr	r3, [pc, #36]	; (8007ed4 <_Bfree+0x3c>)
 8007eb0:	4809      	ldr	r0, [pc, #36]	; (8007ed8 <_Bfree+0x40>)
 8007eb2:	218a      	movs	r1, #138	; 0x8a
 8007eb4:	f000 fdea 	bl	8008a8c <__assert_func>
 8007eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ebc:	6006      	str	r6, [r0, #0]
 8007ebe:	60c6      	str	r6, [r0, #12]
 8007ec0:	b13c      	cbz	r4, 8007ed2 <_Bfree+0x3a>
 8007ec2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007ec4:	6862      	ldr	r2, [r4, #4]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ecc:	6021      	str	r1, [r4, #0]
 8007ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ed2:	bd70      	pop	{r4, r5, r6, pc}
 8007ed4:	08009ec5 	.word	0x08009ec5
 8007ed8:	08009fa8 	.word	0x08009fa8

08007edc <__multadd>:
 8007edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee0:	690d      	ldr	r5, [r1, #16]
 8007ee2:	4607      	mov	r7, r0
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	461e      	mov	r6, r3
 8007ee8:	f101 0c14 	add.w	ip, r1, #20
 8007eec:	2000      	movs	r0, #0
 8007eee:	f8dc 3000 	ldr.w	r3, [ip]
 8007ef2:	b299      	uxth	r1, r3
 8007ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8007ef8:	0c1e      	lsrs	r6, r3, #16
 8007efa:	0c0b      	lsrs	r3, r1, #16
 8007efc:	fb02 3306 	mla	r3, r2, r6, r3
 8007f00:	b289      	uxth	r1, r1
 8007f02:	3001      	adds	r0, #1
 8007f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f08:	4285      	cmp	r5, r0
 8007f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f12:	dcec      	bgt.n	8007eee <__multadd+0x12>
 8007f14:	b30e      	cbz	r6, 8007f5a <__multadd+0x7e>
 8007f16:	68a3      	ldr	r3, [r4, #8]
 8007f18:	42ab      	cmp	r3, r5
 8007f1a:	dc19      	bgt.n	8007f50 <__multadd+0x74>
 8007f1c:	6861      	ldr	r1, [r4, #4]
 8007f1e:	4638      	mov	r0, r7
 8007f20:	3101      	adds	r1, #1
 8007f22:	f7ff ff79 	bl	8007e18 <_Balloc>
 8007f26:	4680      	mov	r8, r0
 8007f28:	b928      	cbnz	r0, 8007f36 <__multadd+0x5a>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	4b0c      	ldr	r3, [pc, #48]	; (8007f60 <__multadd+0x84>)
 8007f2e:	480d      	ldr	r0, [pc, #52]	; (8007f64 <__multadd+0x88>)
 8007f30:	21b5      	movs	r1, #181	; 0xb5
 8007f32:	f000 fdab 	bl	8008a8c <__assert_func>
 8007f36:	6922      	ldr	r2, [r4, #16]
 8007f38:	3202      	adds	r2, #2
 8007f3a:	f104 010c 	add.w	r1, r4, #12
 8007f3e:	0092      	lsls	r2, r2, #2
 8007f40:	300c      	adds	r0, #12
 8007f42:	f7ff ff5b 	bl	8007dfc <memcpy>
 8007f46:	4621      	mov	r1, r4
 8007f48:	4638      	mov	r0, r7
 8007f4a:	f7ff ffa5 	bl	8007e98 <_Bfree>
 8007f4e:	4644      	mov	r4, r8
 8007f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f54:	3501      	adds	r5, #1
 8007f56:	615e      	str	r6, [r3, #20]
 8007f58:	6125      	str	r5, [r4, #16]
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f60:	08009f37 	.word	0x08009f37
 8007f64:	08009fa8 	.word	0x08009fa8

08007f68 <__hi0bits>:
 8007f68:	0c03      	lsrs	r3, r0, #16
 8007f6a:	041b      	lsls	r3, r3, #16
 8007f6c:	b9d3      	cbnz	r3, 8007fa4 <__hi0bits+0x3c>
 8007f6e:	0400      	lsls	r0, r0, #16
 8007f70:	2310      	movs	r3, #16
 8007f72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007f76:	bf04      	itt	eq
 8007f78:	0200      	lsleq	r0, r0, #8
 8007f7a:	3308      	addeq	r3, #8
 8007f7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007f80:	bf04      	itt	eq
 8007f82:	0100      	lsleq	r0, r0, #4
 8007f84:	3304      	addeq	r3, #4
 8007f86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f8a:	bf04      	itt	eq
 8007f8c:	0080      	lsleq	r0, r0, #2
 8007f8e:	3302      	addeq	r3, #2
 8007f90:	2800      	cmp	r0, #0
 8007f92:	db05      	blt.n	8007fa0 <__hi0bits+0x38>
 8007f94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007f98:	f103 0301 	add.w	r3, r3, #1
 8007f9c:	bf08      	it	eq
 8007f9e:	2320      	moveq	r3, #32
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	4770      	bx	lr
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	e7e4      	b.n	8007f72 <__hi0bits+0xa>

08007fa8 <__lo0bits>:
 8007fa8:	6803      	ldr	r3, [r0, #0]
 8007faa:	f013 0207 	ands.w	r2, r3, #7
 8007fae:	4601      	mov	r1, r0
 8007fb0:	d00b      	beq.n	8007fca <__lo0bits+0x22>
 8007fb2:	07da      	lsls	r2, r3, #31
 8007fb4:	d423      	bmi.n	8007ffe <__lo0bits+0x56>
 8007fb6:	0798      	lsls	r0, r3, #30
 8007fb8:	bf49      	itett	mi
 8007fba:	085b      	lsrmi	r3, r3, #1
 8007fbc:	089b      	lsrpl	r3, r3, #2
 8007fbe:	2001      	movmi	r0, #1
 8007fc0:	600b      	strmi	r3, [r1, #0]
 8007fc2:	bf5c      	itt	pl
 8007fc4:	600b      	strpl	r3, [r1, #0]
 8007fc6:	2002      	movpl	r0, #2
 8007fc8:	4770      	bx	lr
 8007fca:	b298      	uxth	r0, r3
 8007fcc:	b9a8      	cbnz	r0, 8007ffa <__lo0bits+0x52>
 8007fce:	0c1b      	lsrs	r3, r3, #16
 8007fd0:	2010      	movs	r0, #16
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	b90a      	cbnz	r2, 8007fda <__lo0bits+0x32>
 8007fd6:	3008      	adds	r0, #8
 8007fd8:	0a1b      	lsrs	r3, r3, #8
 8007fda:	071a      	lsls	r2, r3, #28
 8007fdc:	bf04      	itt	eq
 8007fde:	091b      	lsreq	r3, r3, #4
 8007fe0:	3004      	addeq	r0, #4
 8007fe2:	079a      	lsls	r2, r3, #30
 8007fe4:	bf04      	itt	eq
 8007fe6:	089b      	lsreq	r3, r3, #2
 8007fe8:	3002      	addeq	r0, #2
 8007fea:	07da      	lsls	r2, r3, #31
 8007fec:	d403      	bmi.n	8007ff6 <__lo0bits+0x4e>
 8007fee:	085b      	lsrs	r3, r3, #1
 8007ff0:	f100 0001 	add.w	r0, r0, #1
 8007ff4:	d005      	beq.n	8008002 <__lo0bits+0x5a>
 8007ff6:	600b      	str	r3, [r1, #0]
 8007ff8:	4770      	bx	lr
 8007ffa:	4610      	mov	r0, r2
 8007ffc:	e7e9      	b.n	8007fd2 <__lo0bits+0x2a>
 8007ffe:	2000      	movs	r0, #0
 8008000:	4770      	bx	lr
 8008002:	2020      	movs	r0, #32
 8008004:	4770      	bx	lr
	...

08008008 <__i2b>:
 8008008:	b510      	push	{r4, lr}
 800800a:	460c      	mov	r4, r1
 800800c:	2101      	movs	r1, #1
 800800e:	f7ff ff03 	bl	8007e18 <_Balloc>
 8008012:	4602      	mov	r2, r0
 8008014:	b928      	cbnz	r0, 8008022 <__i2b+0x1a>
 8008016:	4b05      	ldr	r3, [pc, #20]	; (800802c <__i2b+0x24>)
 8008018:	4805      	ldr	r0, [pc, #20]	; (8008030 <__i2b+0x28>)
 800801a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800801e:	f000 fd35 	bl	8008a8c <__assert_func>
 8008022:	2301      	movs	r3, #1
 8008024:	6144      	str	r4, [r0, #20]
 8008026:	6103      	str	r3, [r0, #16]
 8008028:	bd10      	pop	{r4, pc}
 800802a:	bf00      	nop
 800802c:	08009f37 	.word	0x08009f37
 8008030:	08009fa8 	.word	0x08009fa8

08008034 <__multiply>:
 8008034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008038:	4691      	mov	r9, r2
 800803a:	690a      	ldr	r2, [r1, #16]
 800803c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008040:	429a      	cmp	r2, r3
 8008042:	bfb8      	it	lt
 8008044:	460b      	movlt	r3, r1
 8008046:	460c      	mov	r4, r1
 8008048:	bfbc      	itt	lt
 800804a:	464c      	movlt	r4, r9
 800804c:	4699      	movlt	r9, r3
 800804e:	6927      	ldr	r7, [r4, #16]
 8008050:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008054:	68a3      	ldr	r3, [r4, #8]
 8008056:	6861      	ldr	r1, [r4, #4]
 8008058:	eb07 060a 	add.w	r6, r7, sl
 800805c:	42b3      	cmp	r3, r6
 800805e:	b085      	sub	sp, #20
 8008060:	bfb8      	it	lt
 8008062:	3101      	addlt	r1, #1
 8008064:	f7ff fed8 	bl	8007e18 <_Balloc>
 8008068:	b930      	cbnz	r0, 8008078 <__multiply+0x44>
 800806a:	4602      	mov	r2, r0
 800806c:	4b44      	ldr	r3, [pc, #272]	; (8008180 <__multiply+0x14c>)
 800806e:	4845      	ldr	r0, [pc, #276]	; (8008184 <__multiply+0x150>)
 8008070:	f240 115d 	movw	r1, #349	; 0x15d
 8008074:	f000 fd0a 	bl	8008a8c <__assert_func>
 8008078:	f100 0514 	add.w	r5, r0, #20
 800807c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008080:	462b      	mov	r3, r5
 8008082:	2200      	movs	r2, #0
 8008084:	4543      	cmp	r3, r8
 8008086:	d321      	bcc.n	80080cc <__multiply+0x98>
 8008088:	f104 0314 	add.w	r3, r4, #20
 800808c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008090:	f109 0314 	add.w	r3, r9, #20
 8008094:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008098:	9202      	str	r2, [sp, #8]
 800809a:	1b3a      	subs	r2, r7, r4
 800809c:	3a15      	subs	r2, #21
 800809e:	f022 0203 	bic.w	r2, r2, #3
 80080a2:	3204      	adds	r2, #4
 80080a4:	f104 0115 	add.w	r1, r4, #21
 80080a8:	428f      	cmp	r7, r1
 80080aa:	bf38      	it	cc
 80080ac:	2204      	movcc	r2, #4
 80080ae:	9201      	str	r2, [sp, #4]
 80080b0:	9a02      	ldr	r2, [sp, #8]
 80080b2:	9303      	str	r3, [sp, #12]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d80c      	bhi.n	80080d2 <__multiply+0x9e>
 80080b8:	2e00      	cmp	r6, #0
 80080ba:	dd03      	ble.n	80080c4 <__multiply+0x90>
 80080bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d05a      	beq.n	800817a <__multiply+0x146>
 80080c4:	6106      	str	r6, [r0, #16]
 80080c6:	b005      	add	sp, #20
 80080c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080cc:	f843 2b04 	str.w	r2, [r3], #4
 80080d0:	e7d8      	b.n	8008084 <__multiply+0x50>
 80080d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80080d6:	f1ba 0f00 	cmp.w	sl, #0
 80080da:	d024      	beq.n	8008126 <__multiply+0xf2>
 80080dc:	f104 0e14 	add.w	lr, r4, #20
 80080e0:	46a9      	mov	r9, r5
 80080e2:	f04f 0c00 	mov.w	ip, #0
 80080e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80080ea:	f8d9 1000 	ldr.w	r1, [r9]
 80080ee:	fa1f fb82 	uxth.w	fp, r2
 80080f2:	b289      	uxth	r1, r1
 80080f4:	fb0a 110b 	mla	r1, sl, fp, r1
 80080f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80080fc:	f8d9 2000 	ldr.w	r2, [r9]
 8008100:	4461      	add	r1, ip
 8008102:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008106:	fb0a c20b 	mla	r2, sl, fp, ip
 800810a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800810e:	b289      	uxth	r1, r1
 8008110:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008114:	4577      	cmp	r7, lr
 8008116:	f849 1b04 	str.w	r1, [r9], #4
 800811a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800811e:	d8e2      	bhi.n	80080e6 <__multiply+0xb2>
 8008120:	9a01      	ldr	r2, [sp, #4]
 8008122:	f845 c002 	str.w	ip, [r5, r2]
 8008126:	9a03      	ldr	r2, [sp, #12]
 8008128:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800812c:	3304      	adds	r3, #4
 800812e:	f1b9 0f00 	cmp.w	r9, #0
 8008132:	d020      	beq.n	8008176 <__multiply+0x142>
 8008134:	6829      	ldr	r1, [r5, #0]
 8008136:	f104 0c14 	add.w	ip, r4, #20
 800813a:	46ae      	mov	lr, r5
 800813c:	f04f 0a00 	mov.w	sl, #0
 8008140:	f8bc b000 	ldrh.w	fp, [ip]
 8008144:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008148:	fb09 220b 	mla	r2, r9, fp, r2
 800814c:	4492      	add	sl, r2
 800814e:	b289      	uxth	r1, r1
 8008150:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008154:	f84e 1b04 	str.w	r1, [lr], #4
 8008158:	f85c 2b04 	ldr.w	r2, [ip], #4
 800815c:	f8be 1000 	ldrh.w	r1, [lr]
 8008160:	0c12      	lsrs	r2, r2, #16
 8008162:	fb09 1102 	mla	r1, r9, r2, r1
 8008166:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800816a:	4567      	cmp	r7, ip
 800816c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008170:	d8e6      	bhi.n	8008140 <__multiply+0x10c>
 8008172:	9a01      	ldr	r2, [sp, #4]
 8008174:	50a9      	str	r1, [r5, r2]
 8008176:	3504      	adds	r5, #4
 8008178:	e79a      	b.n	80080b0 <__multiply+0x7c>
 800817a:	3e01      	subs	r6, #1
 800817c:	e79c      	b.n	80080b8 <__multiply+0x84>
 800817e:	bf00      	nop
 8008180:	08009f37 	.word	0x08009f37
 8008184:	08009fa8 	.word	0x08009fa8

08008188 <__pow5mult>:
 8008188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800818c:	4615      	mov	r5, r2
 800818e:	f012 0203 	ands.w	r2, r2, #3
 8008192:	4606      	mov	r6, r0
 8008194:	460f      	mov	r7, r1
 8008196:	d007      	beq.n	80081a8 <__pow5mult+0x20>
 8008198:	4c25      	ldr	r4, [pc, #148]	; (8008230 <__pow5mult+0xa8>)
 800819a:	3a01      	subs	r2, #1
 800819c:	2300      	movs	r3, #0
 800819e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081a2:	f7ff fe9b 	bl	8007edc <__multadd>
 80081a6:	4607      	mov	r7, r0
 80081a8:	10ad      	asrs	r5, r5, #2
 80081aa:	d03d      	beq.n	8008228 <__pow5mult+0xa0>
 80081ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081ae:	b97c      	cbnz	r4, 80081d0 <__pow5mult+0x48>
 80081b0:	2010      	movs	r0, #16
 80081b2:	f7ff fe1b 	bl	8007dec <malloc>
 80081b6:	4602      	mov	r2, r0
 80081b8:	6270      	str	r0, [r6, #36]	; 0x24
 80081ba:	b928      	cbnz	r0, 80081c8 <__pow5mult+0x40>
 80081bc:	4b1d      	ldr	r3, [pc, #116]	; (8008234 <__pow5mult+0xac>)
 80081be:	481e      	ldr	r0, [pc, #120]	; (8008238 <__pow5mult+0xb0>)
 80081c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80081c4:	f000 fc62 	bl	8008a8c <__assert_func>
 80081c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081cc:	6004      	str	r4, [r0, #0]
 80081ce:	60c4      	str	r4, [r0, #12]
 80081d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80081d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081d8:	b94c      	cbnz	r4, 80081ee <__pow5mult+0x66>
 80081da:	f240 2171 	movw	r1, #625	; 0x271
 80081de:	4630      	mov	r0, r6
 80081e0:	f7ff ff12 	bl	8008008 <__i2b>
 80081e4:	2300      	movs	r3, #0
 80081e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80081ea:	4604      	mov	r4, r0
 80081ec:	6003      	str	r3, [r0, #0]
 80081ee:	f04f 0900 	mov.w	r9, #0
 80081f2:	07eb      	lsls	r3, r5, #31
 80081f4:	d50a      	bpl.n	800820c <__pow5mult+0x84>
 80081f6:	4639      	mov	r1, r7
 80081f8:	4622      	mov	r2, r4
 80081fa:	4630      	mov	r0, r6
 80081fc:	f7ff ff1a 	bl	8008034 <__multiply>
 8008200:	4639      	mov	r1, r7
 8008202:	4680      	mov	r8, r0
 8008204:	4630      	mov	r0, r6
 8008206:	f7ff fe47 	bl	8007e98 <_Bfree>
 800820a:	4647      	mov	r7, r8
 800820c:	106d      	asrs	r5, r5, #1
 800820e:	d00b      	beq.n	8008228 <__pow5mult+0xa0>
 8008210:	6820      	ldr	r0, [r4, #0]
 8008212:	b938      	cbnz	r0, 8008224 <__pow5mult+0x9c>
 8008214:	4622      	mov	r2, r4
 8008216:	4621      	mov	r1, r4
 8008218:	4630      	mov	r0, r6
 800821a:	f7ff ff0b 	bl	8008034 <__multiply>
 800821e:	6020      	str	r0, [r4, #0]
 8008220:	f8c0 9000 	str.w	r9, [r0]
 8008224:	4604      	mov	r4, r0
 8008226:	e7e4      	b.n	80081f2 <__pow5mult+0x6a>
 8008228:	4638      	mov	r0, r7
 800822a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800822e:	bf00      	nop
 8008230:	0800a0f8 	.word	0x0800a0f8
 8008234:	08009ec5 	.word	0x08009ec5
 8008238:	08009fa8 	.word	0x08009fa8

0800823c <__lshift>:
 800823c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008240:	460c      	mov	r4, r1
 8008242:	6849      	ldr	r1, [r1, #4]
 8008244:	6923      	ldr	r3, [r4, #16]
 8008246:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800824a:	68a3      	ldr	r3, [r4, #8]
 800824c:	4607      	mov	r7, r0
 800824e:	4691      	mov	r9, r2
 8008250:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008254:	f108 0601 	add.w	r6, r8, #1
 8008258:	42b3      	cmp	r3, r6
 800825a:	db0b      	blt.n	8008274 <__lshift+0x38>
 800825c:	4638      	mov	r0, r7
 800825e:	f7ff fddb 	bl	8007e18 <_Balloc>
 8008262:	4605      	mov	r5, r0
 8008264:	b948      	cbnz	r0, 800827a <__lshift+0x3e>
 8008266:	4602      	mov	r2, r0
 8008268:	4b2a      	ldr	r3, [pc, #168]	; (8008314 <__lshift+0xd8>)
 800826a:	482b      	ldr	r0, [pc, #172]	; (8008318 <__lshift+0xdc>)
 800826c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008270:	f000 fc0c 	bl	8008a8c <__assert_func>
 8008274:	3101      	adds	r1, #1
 8008276:	005b      	lsls	r3, r3, #1
 8008278:	e7ee      	b.n	8008258 <__lshift+0x1c>
 800827a:	2300      	movs	r3, #0
 800827c:	f100 0114 	add.w	r1, r0, #20
 8008280:	f100 0210 	add.w	r2, r0, #16
 8008284:	4618      	mov	r0, r3
 8008286:	4553      	cmp	r3, sl
 8008288:	db37      	blt.n	80082fa <__lshift+0xbe>
 800828a:	6920      	ldr	r0, [r4, #16]
 800828c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008290:	f104 0314 	add.w	r3, r4, #20
 8008294:	f019 091f 	ands.w	r9, r9, #31
 8008298:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800829c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80082a0:	d02f      	beq.n	8008302 <__lshift+0xc6>
 80082a2:	f1c9 0e20 	rsb	lr, r9, #32
 80082a6:	468a      	mov	sl, r1
 80082a8:	f04f 0c00 	mov.w	ip, #0
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	fa02 f209 	lsl.w	r2, r2, r9
 80082b2:	ea42 020c 	orr.w	r2, r2, ip
 80082b6:	f84a 2b04 	str.w	r2, [sl], #4
 80082ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80082be:	4298      	cmp	r0, r3
 80082c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80082c4:	d8f2      	bhi.n	80082ac <__lshift+0x70>
 80082c6:	1b03      	subs	r3, r0, r4
 80082c8:	3b15      	subs	r3, #21
 80082ca:	f023 0303 	bic.w	r3, r3, #3
 80082ce:	3304      	adds	r3, #4
 80082d0:	f104 0215 	add.w	r2, r4, #21
 80082d4:	4290      	cmp	r0, r2
 80082d6:	bf38      	it	cc
 80082d8:	2304      	movcc	r3, #4
 80082da:	f841 c003 	str.w	ip, [r1, r3]
 80082de:	f1bc 0f00 	cmp.w	ip, #0
 80082e2:	d001      	beq.n	80082e8 <__lshift+0xac>
 80082e4:	f108 0602 	add.w	r6, r8, #2
 80082e8:	3e01      	subs	r6, #1
 80082ea:	4638      	mov	r0, r7
 80082ec:	612e      	str	r6, [r5, #16]
 80082ee:	4621      	mov	r1, r4
 80082f0:	f7ff fdd2 	bl	8007e98 <_Bfree>
 80082f4:	4628      	mov	r0, r5
 80082f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80082fe:	3301      	adds	r3, #1
 8008300:	e7c1      	b.n	8008286 <__lshift+0x4a>
 8008302:	3904      	subs	r1, #4
 8008304:	f853 2b04 	ldr.w	r2, [r3], #4
 8008308:	f841 2f04 	str.w	r2, [r1, #4]!
 800830c:	4298      	cmp	r0, r3
 800830e:	d8f9      	bhi.n	8008304 <__lshift+0xc8>
 8008310:	e7ea      	b.n	80082e8 <__lshift+0xac>
 8008312:	bf00      	nop
 8008314:	08009f37 	.word	0x08009f37
 8008318:	08009fa8 	.word	0x08009fa8

0800831c <__mcmp>:
 800831c:	b530      	push	{r4, r5, lr}
 800831e:	6902      	ldr	r2, [r0, #16]
 8008320:	690c      	ldr	r4, [r1, #16]
 8008322:	1b12      	subs	r2, r2, r4
 8008324:	d10e      	bne.n	8008344 <__mcmp+0x28>
 8008326:	f100 0314 	add.w	r3, r0, #20
 800832a:	3114      	adds	r1, #20
 800832c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008330:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008334:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008338:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800833c:	42a5      	cmp	r5, r4
 800833e:	d003      	beq.n	8008348 <__mcmp+0x2c>
 8008340:	d305      	bcc.n	800834e <__mcmp+0x32>
 8008342:	2201      	movs	r2, #1
 8008344:	4610      	mov	r0, r2
 8008346:	bd30      	pop	{r4, r5, pc}
 8008348:	4283      	cmp	r3, r0
 800834a:	d3f3      	bcc.n	8008334 <__mcmp+0x18>
 800834c:	e7fa      	b.n	8008344 <__mcmp+0x28>
 800834e:	f04f 32ff 	mov.w	r2, #4294967295
 8008352:	e7f7      	b.n	8008344 <__mcmp+0x28>

08008354 <__mdiff>:
 8008354:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008358:	460c      	mov	r4, r1
 800835a:	4606      	mov	r6, r0
 800835c:	4611      	mov	r1, r2
 800835e:	4620      	mov	r0, r4
 8008360:	4690      	mov	r8, r2
 8008362:	f7ff ffdb 	bl	800831c <__mcmp>
 8008366:	1e05      	subs	r5, r0, #0
 8008368:	d110      	bne.n	800838c <__mdiff+0x38>
 800836a:	4629      	mov	r1, r5
 800836c:	4630      	mov	r0, r6
 800836e:	f7ff fd53 	bl	8007e18 <_Balloc>
 8008372:	b930      	cbnz	r0, 8008382 <__mdiff+0x2e>
 8008374:	4b3a      	ldr	r3, [pc, #232]	; (8008460 <__mdiff+0x10c>)
 8008376:	4602      	mov	r2, r0
 8008378:	f240 2132 	movw	r1, #562	; 0x232
 800837c:	4839      	ldr	r0, [pc, #228]	; (8008464 <__mdiff+0x110>)
 800837e:	f000 fb85 	bl	8008a8c <__assert_func>
 8008382:	2301      	movs	r3, #1
 8008384:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838c:	bfa4      	itt	ge
 800838e:	4643      	movge	r3, r8
 8008390:	46a0      	movge	r8, r4
 8008392:	4630      	mov	r0, r6
 8008394:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008398:	bfa6      	itte	ge
 800839a:	461c      	movge	r4, r3
 800839c:	2500      	movge	r5, #0
 800839e:	2501      	movlt	r5, #1
 80083a0:	f7ff fd3a 	bl	8007e18 <_Balloc>
 80083a4:	b920      	cbnz	r0, 80083b0 <__mdiff+0x5c>
 80083a6:	4b2e      	ldr	r3, [pc, #184]	; (8008460 <__mdiff+0x10c>)
 80083a8:	4602      	mov	r2, r0
 80083aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80083ae:	e7e5      	b.n	800837c <__mdiff+0x28>
 80083b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80083b4:	6926      	ldr	r6, [r4, #16]
 80083b6:	60c5      	str	r5, [r0, #12]
 80083b8:	f104 0914 	add.w	r9, r4, #20
 80083bc:	f108 0514 	add.w	r5, r8, #20
 80083c0:	f100 0e14 	add.w	lr, r0, #20
 80083c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80083c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80083cc:	f108 0210 	add.w	r2, r8, #16
 80083d0:	46f2      	mov	sl, lr
 80083d2:	2100      	movs	r1, #0
 80083d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80083d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80083dc:	fa1f f883 	uxth.w	r8, r3
 80083e0:	fa11 f18b 	uxtah	r1, r1, fp
 80083e4:	0c1b      	lsrs	r3, r3, #16
 80083e6:	eba1 0808 	sub.w	r8, r1, r8
 80083ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80083ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80083f2:	fa1f f888 	uxth.w	r8, r8
 80083f6:	1419      	asrs	r1, r3, #16
 80083f8:	454e      	cmp	r6, r9
 80083fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80083fe:	f84a 3b04 	str.w	r3, [sl], #4
 8008402:	d8e7      	bhi.n	80083d4 <__mdiff+0x80>
 8008404:	1b33      	subs	r3, r6, r4
 8008406:	3b15      	subs	r3, #21
 8008408:	f023 0303 	bic.w	r3, r3, #3
 800840c:	3304      	adds	r3, #4
 800840e:	3415      	adds	r4, #21
 8008410:	42a6      	cmp	r6, r4
 8008412:	bf38      	it	cc
 8008414:	2304      	movcc	r3, #4
 8008416:	441d      	add	r5, r3
 8008418:	4473      	add	r3, lr
 800841a:	469e      	mov	lr, r3
 800841c:	462e      	mov	r6, r5
 800841e:	4566      	cmp	r6, ip
 8008420:	d30e      	bcc.n	8008440 <__mdiff+0xec>
 8008422:	f10c 0203 	add.w	r2, ip, #3
 8008426:	1b52      	subs	r2, r2, r5
 8008428:	f022 0203 	bic.w	r2, r2, #3
 800842c:	3d03      	subs	r5, #3
 800842e:	45ac      	cmp	ip, r5
 8008430:	bf38      	it	cc
 8008432:	2200      	movcc	r2, #0
 8008434:	441a      	add	r2, r3
 8008436:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800843a:	b17b      	cbz	r3, 800845c <__mdiff+0x108>
 800843c:	6107      	str	r7, [r0, #16]
 800843e:	e7a3      	b.n	8008388 <__mdiff+0x34>
 8008440:	f856 8b04 	ldr.w	r8, [r6], #4
 8008444:	fa11 f288 	uxtah	r2, r1, r8
 8008448:	1414      	asrs	r4, r2, #16
 800844a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800844e:	b292      	uxth	r2, r2
 8008450:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008454:	f84e 2b04 	str.w	r2, [lr], #4
 8008458:	1421      	asrs	r1, r4, #16
 800845a:	e7e0      	b.n	800841e <__mdiff+0xca>
 800845c:	3f01      	subs	r7, #1
 800845e:	e7ea      	b.n	8008436 <__mdiff+0xe2>
 8008460:	08009f37 	.word	0x08009f37
 8008464:	08009fa8 	.word	0x08009fa8

08008468 <__d2b>:
 8008468:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800846c:	4689      	mov	r9, r1
 800846e:	2101      	movs	r1, #1
 8008470:	ec57 6b10 	vmov	r6, r7, d0
 8008474:	4690      	mov	r8, r2
 8008476:	f7ff fccf 	bl	8007e18 <_Balloc>
 800847a:	4604      	mov	r4, r0
 800847c:	b930      	cbnz	r0, 800848c <__d2b+0x24>
 800847e:	4602      	mov	r2, r0
 8008480:	4b25      	ldr	r3, [pc, #148]	; (8008518 <__d2b+0xb0>)
 8008482:	4826      	ldr	r0, [pc, #152]	; (800851c <__d2b+0xb4>)
 8008484:	f240 310a 	movw	r1, #778	; 0x30a
 8008488:	f000 fb00 	bl	8008a8c <__assert_func>
 800848c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008490:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008494:	bb35      	cbnz	r5, 80084e4 <__d2b+0x7c>
 8008496:	2e00      	cmp	r6, #0
 8008498:	9301      	str	r3, [sp, #4]
 800849a:	d028      	beq.n	80084ee <__d2b+0x86>
 800849c:	4668      	mov	r0, sp
 800849e:	9600      	str	r6, [sp, #0]
 80084a0:	f7ff fd82 	bl	8007fa8 <__lo0bits>
 80084a4:	9900      	ldr	r1, [sp, #0]
 80084a6:	b300      	cbz	r0, 80084ea <__d2b+0x82>
 80084a8:	9a01      	ldr	r2, [sp, #4]
 80084aa:	f1c0 0320 	rsb	r3, r0, #32
 80084ae:	fa02 f303 	lsl.w	r3, r2, r3
 80084b2:	430b      	orrs	r3, r1
 80084b4:	40c2      	lsrs	r2, r0
 80084b6:	6163      	str	r3, [r4, #20]
 80084b8:	9201      	str	r2, [sp, #4]
 80084ba:	9b01      	ldr	r3, [sp, #4]
 80084bc:	61a3      	str	r3, [r4, #24]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	bf14      	ite	ne
 80084c2:	2202      	movne	r2, #2
 80084c4:	2201      	moveq	r2, #1
 80084c6:	6122      	str	r2, [r4, #16]
 80084c8:	b1d5      	cbz	r5, 8008500 <__d2b+0x98>
 80084ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80084ce:	4405      	add	r5, r0
 80084d0:	f8c9 5000 	str.w	r5, [r9]
 80084d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80084d8:	f8c8 0000 	str.w	r0, [r8]
 80084dc:	4620      	mov	r0, r4
 80084de:	b003      	add	sp, #12
 80084e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084e8:	e7d5      	b.n	8008496 <__d2b+0x2e>
 80084ea:	6161      	str	r1, [r4, #20]
 80084ec:	e7e5      	b.n	80084ba <__d2b+0x52>
 80084ee:	a801      	add	r0, sp, #4
 80084f0:	f7ff fd5a 	bl	8007fa8 <__lo0bits>
 80084f4:	9b01      	ldr	r3, [sp, #4]
 80084f6:	6163      	str	r3, [r4, #20]
 80084f8:	2201      	movs	r2, #1
 80084fa:	6122      	str	r2, [r4, #16]
 80084fc:	3020      	adds	r0, #32
 80084fe:	e7e3      	b.n	80084c8 <__d2b+0x60>
 8008500:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008504:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008508:	f8c9 0000 	str.w	r0, [r9]
 800850c:	6918      	ldr	r0, [r3, #16]
 800850e:	f7ff fd2b 	bl	8007f68 <__hi0bits>
 8008512:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008516:	e7df      	b.n	80084d8 <__d2b+0x70>
 8008518:	08009f37 	.word	0x08009f37
 800851c:	08009fa8 	.word	0x08009fa8

08008520 <_calloc_r>:
 8008520:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008522:	fba1 2402 	umull	r2, r4, r1, r2
 8008526:	b94c      	cbnz	r4, 800853c <_calloc_r+0x1c>
 8008528:	4611      	mov	r1, r2
 800852a:	9201      	str	r2, [sp, #4]
 800852c:	f000 f87a 	bl	8008624 <_malloc_r>
 8008530:	9a01      	ldr	r2, [sp, #4]
 8008532:	4605      	mov	r5, r0
 8008534:	b930      	cbnz	r0, 8008544 <_calloc_r+0x24>
 8008536:	4628      	mov	r0, r5
 8008538:	b003      	add	sp, #12
 800853a:	bd30      	pop	{r4, r5, pc}
 800853c:	220c      	movs	r2, #12
 800853e:	6002      	str	r2, [r0, #0]
 8008540:	2500      	movs	r5, #0
 8008542:	e7f8      	b.n	8008536 <_calloc_r+0x16>
 8008544:	4621      	mov	r1, r4
 8008546:	f7fd fdf3 	bl	8006130 <memset>
 800854a:	e7f4      	b.n	8008536 <_calloc_r+0x16>

0800854c <_free_r>:
 800854c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800854e:	2900      	cmp	r1, #0
 8008550:	d044      	beq.n	80085dc <_free_r+0x90>
 8008552:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008556:	9001      	str	r0, [sp, #4]
 8008558:	2b00      	cmp	r3, #0
 800855a:	f1a1 0404 	sub.w	r4, r1, #4
 800855e:	bfb8      	it	lt
 8008560:	18e4      	addlt	r4, r4, r3
 8008562:	f000 fb19 	bl	8008b98 <__malloc_lock>
 8008566:	4a1e      	ldr	r2, [pc, #120]	; (80085e0 <_free_r+0x94>)
 8008568:	9801      	ldr	r0, [sp, #4]
 800856a:	6813      	ldr	r3, [r2, #0]
 800856c:	b933      	cbnz	r3, 800857c <_free_r+0x30>
 800856e:	6063      	str	r3, [r4, #4]
 8008570:	6014      	str	r4, [r2, #0]
 8008572:	b003      	add	sp, #12
 8008574:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008578:	f000 bb14 	b.w	8008ba4 <__malloc_unlock>
 800857c:	42a3      	cmp	r3, r4
 800857e:	d908      	bls.n	8008592 <_free_r+0x46>
 8008580:	6825      	ldr	r5, [r4, #0]
 8008582:	1961      	adds	r1, r4, r5
 8008584:	428b      	cmp	r3, r1
 8008586:	bf01      	itttt	eq
 8008588:	6819      	ldreq	r1, [r3, #0]
 800858a:	685b      	ldreq	r3, [r3, #4]
 800858c:	1949      	addeq	r1, r1, r5
 800858e:	6021      	streq	r1, [r4, #0]
 8008590:	e7ed      	b.n	800856e <_free_r+0x22>
 8008592:	461a      	mov	r2, r3
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	b10b      	cbz	r3, 800859c <_free_r+0x50>
 8008598:	42a3      	cmp	r3, r4
 800859a:	d9fa      	bls.n	8008592 <_free_r+0x46>
 800859c:	6811      	ldr	r1, [r2, #0]
 800859e:	1855      	adds	r5, r2, r1
 80085a0:	42a5      	cmp	r5, r4
 80085a2:	d10b      	bne.n	80085bc <_free_r+0x70>
 80085a4:	6824      	ldr	r4, [r4, #0]
 80085a6:	4421      	add	r1, r4
 80085a8:	1854      	adds	r4, r2, r1
 80085aa:	42a3      	cmp	r3, r4
 80085ac:	6011      	str	r1, [r2, #0]
 80085ae:	d1e0      	bne.n	8008572 <_free_r+0x26>
 80085b0:	681c      	ldr	r4, [r3, #0]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	6053      	str	r3, [r2, #4]
 80085b6:	4421      	add	r1, r4
 80085b8:	6011      	str	r1, [r2, #0]
 80085ba:	e7da      	b.n	8008572 <_free_r+0x26>
 80085bc:	d902      	bls.n	80085c4 <_free_r+0x78>
 80085be:	230c      	movs	r3, #12
 80085c0:	6003      	str	r3, [r0, #0]
 80085c2:	e7d6      	b.n	8008572 <_free_r+0x26>
 80085c4:	6825      	ldr	r5, [r4, #0]
 80085c6:	1961      	adds	r1, r4, r5
 80085c8:	428b      	cmp	r3, r1
 80085ca:	bf04      	itt	eq
 80085cc:	6819      	ldreq	r1, [r3, #0]
 80085ce:	685b      	ldreq	r3, [r3, #4]
 80085d0:	6063      	str	r3, [r4, #4]
 80085d2:	bf04      	itt	eq
 80085d4:	1949      	addeq	r1, r1, r5
 80085d6:	6021      	streq	r1, [r4, #0]
 80085d8:	6054      	str	r4, [r2, #4]
 80085da:	e7ca      	b.n	8008572 <_free_r+0x26>
 80085dc:	b003      	add	sp, #12
 80085de:	bd30      	pop	{r4, r5, pc}
 80085e0:	20000524 	.word	0x20000524

080085e4 <sbrk_aligned>:
 80085e4:	b570      	push	{r4, r5, r6, lr}
 80085e6:	4e0e      	ldr	r6, [pc, #56]	; (8008620 <sbrk_aligned+0x3c>)
 80085e8:	460c      	mov	r4, r1
 80085ea:	6831      	ldr	r1, [r6, #0]
 80085ec:	4605      	mov	r5, r0
 80085ee:	b911      	cbnz	r1, 80085f6 <sbrk_aligned+0x12>
 80085f0:	f000 f9e6 	bl	80089c0 <_sbrk_r>
 80085f4:	6030      	str	r0, [r6, #0]
 80085f6:	4621      	mov	r1, r4
 80085f8:	4628      	mov	r0, r5
 80085fa:	f000 f9e1 	bl	80089c0 <_sbrk_r>
 80085fe:	1c43      	adds	r3, r0, #1
 8008600:	d00a      	beq.n	8008618 <sbrk_aligned+0x34>
 8008602:	1cc4      	adds	r4, r0, #3
 8008604:	f024 0403 	bic.w	r4, r4, #3
 8008608:	42a0      	cmp	r0, r4
 800860a:	d007      	beq.n	800861c <sbrk_aligned+0x38>
 800860c:	1a21      	subs	r1, r4, r0
 800860e:	4628      	mov	r0, r5
 8008610:	f000 f9d6 	bl	80089c0 <_sbrk_r>
 8008614:	3001      	adds	r0, #1
 8008616:	d101      	bne.n	800861c <sbrk_aligned+0x38>
 8008618:	f04f 34ff 	mov.w	r4, #4294967295
 800861c:	4620      	mov	r0, r4
 800861e:	bd70      	pop	{r4, r5, r6, pc}
 8008620:	20000528 	.word	0x20000528

08008624 <_malloc_r>:
 8008624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008628:	1ccd      	adds	r5, r1, #3
 800862a:	f025 0503 	bic.w	r5, r5, #3
 800862e:	3508      	adds	r5, #8
 8008630:	2d0c      	cmp	r5, #12
 8008632:	bf38      	it	cc
 8008634:	250c      	movcc	r5, #12
 8008636:	2d00      	cmp	r5, #0
 8008638:	4607      	mov	r7, r0
 800863a:	db01      	blt.n	8008640 <_malloc_r+0x1c>
 800863c:	42a9      	cmp	r1, r5
 800863e:	d905      	bls.n	800864c <_malloc_r+0x28>
 8008640:	230c      	movs	r3, #12
 8008642:	603b      	str	r3, [r7, #0]
 8008644:	2600      	movs	r6, #0
 8008646:	4630      	mov	r0, r6
 8008648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800864c:	4e2e      	ldr	r6, [pc, #184]	; (8008708 <_malloc_r+0xe4>)
 800864e:	f000 faa3 	bl	8008b98 <__malloc_lock>
 8008652:	6833      	ldr	r3, [r6, #0]
 8008654:	461c      	mov	r4, r3
 8008656:	bb34      	cbnz	r4, 80086a6 <_malloc_r+0x82>
 8008658:	4629      	mov	r1, r5
 800865a:	4638      	mov	r0, r7
 800865c:	f7ff ffc2 	bl	80085e4 <sbrk_aligned>
 8008660:	1c43      	adds	r3, r0, #1
 8008662:	4604      	mov	r4, r0
 8008664:	d14d      	bne.n	8008702 <_malloc_r+0xde>
 8008666:	6834      	ldr	r4, [r6, #0]
 8008668:	4626      	mov	r6, r4
 800866a:	2e00      	cmp	r6, #0
 800866c:	d140      	bne.n	80086f0 <_malloc_r+0xcc>
 800866e:	6823      	ldr	r3, [r4, #0]
 8008670:	4631      	mov	r1, r6
 8008672:	4638      	mov	r0, r7
 8008674:	eb04 0803 	add.w	r8, r4, r3
 8008678:	f000 f9a2 	bl	80089c0 <_sbrk_r>
 800867c:	4580      	cmp	r8, r0
 800867e:	d13a      	bne.n	80086f6 <_malloc_r+0xd2>
 8008680:	6821      	ldr	r1, [r4, #0]
 8008682:	3503      	adds	r5, #3
 8008684:	1a6d      	subs	r5, r5, r1
 8008686:	f025 0503 	bic.w	r5, r5, #3
 800868a:	3508      	adds	r5, #8
 800868c:	2d0c      	cmp	r5, #12
 800868e:	bf38      	it	cc
 8008690:	250c      	movcc	r5, #12
 8008692:	4629      	mov	r1, r5
 8008694:	4638      	mov	r0, r7
 8008696:	f7ff ffa5 	bl	80085e4 <sbrk_aligned>
 800869a:	3001      	adds	r0, #1
 800869c:	d02b      	beq.n	80086f6 <_malloc_r+0xd2>
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	442b      	add	r3, r5
 80086a2:	6023      	str	r3, [r4, #0]
 80086a4:	e00e      	b.n	80086c4 <_malloc_r+0xa0>
 80086a6:	6822      	ldr	r2, [r4, #0]
 80086a8:	1b52      	subs	r2, r2, r5
 80086aa:	d41e      	bmi.n	80086ea <_malloc_r+0xc6>
 80086ac:	2a0b      	cmp	r2, #11
 80086ae:	d916      	bls.n	80086de <_malloc_r+0xba>
 80086b0:	1961      	adds	r1, r4, r5
 80086b2:	42a3      	cmp	r3, r4
 80086b4:	6025      	str	r5, [r4, #0]
 80086b6:	bf18      	it	ne
 80086b8:	6059      	strne	r1, [r3, #4]
 80086ba:	6863      	ldr	r3, [r4, #4]
 80086bc:	bf08      	it	eq
 80086be:	6031      	streq	r1, [r6, #0]
 80086c0:	5162      	str	r2, [r4, r5]
 80086c2:	604b      	str	r3, [r1, #4]
 80086c4:	4638      	mov	r0, r7
 80086c6:	f104 060b 	add.w	r6, r4, #11
 80086ca:	f000 fa6b 	bl	8008ba4 <__malloc_unlock>
 80086ce:	f026 0607 	bic.w	r6, r6, #7
 80086d2:	1d23      	adds	r3, r4, #4
 80086d4:	1af2      	subs	r2, r6, r3
 80086d6:	d0b6      	beq.n	8008646 <_malloc_r+0x22>
 80086d8:	1b9b      	subs	r3, r3, r6
 80086da:	50a3      	str	r3, [r4, r2]
 80086dc:	e7b3      	b.n	8008646 <_malloc_r+0x22>
 80086de:	6862      	ldr	r2, [r4, #4]
 80086e0:	42a3      	cmp	r3, r4
 80086e2:	bf0c      	ite	eq
 80086e4:	6032      	streq	r2, [r6, #0]
 80086e6:	605a      	strne	r2, [r3, #4]
 80086e8:	e7ec      	b.n	80086c4 <_malloc_r+0xa0>
 80086ea:	4623      	mov	r3, r4
 80086ec:	6864      	ldr	r4, [r4, #4]
 80086ee:	e7b2      	b.n	8008656 <_malloc_r+0x32>
 80086f0:	4634      	mov	r4, r6
 80086f2:	6876      	ldr	r6, [r6, #4]
 80086f4:	e7b9      	b.n	800866a <_malloc_r+0x46>
 80086f6:	230c      	movs	r3, #12
 80086f8:	603b      	str	r3, [r7, #0]
 80086fa:	4638      	mov	r0, r7
 80086fc:	f000 fa52 	bl	8008ba4 <__malloc_unlock>
 8008700:	e7a1      	b.n	8008646 <_malloc_r+0x22>
 8008702:	6025      	str	r5, [r4, #0]
 8008704:	e7de      	b.n	80086c4 <_malloc_r+0xa0>
 8008706:	bf00      	nop
 8008708:	20000524 	.word	0x20000524

0800870c <__sfputc_r>:
 800870c:	6893      	ldr	r3, [r2, #8]
 800870e:	3b01      	subs	r3, #1
 8008710:	2b00      	cmp	r3, #0
 8008712:	b410      	push	{r4}
 8008714:	6093      	str	r3, [r2, #8]
 8008716:	da08      	bge.n	800872a <__sfputc_r+0x1e>
 8008718:	6994      	ldr	r4, [r2, #24]
 800871a:	42a3      	cmp	r3, r4
 800871c:	db01      	blt.n	8008722 <__sfputc_r+0x16>
 800871e:	290a      	cmp	r1, #10
 8008720:	d103      	bne.n	800872a <__sfputc_r+0x1e>
 8008722:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008726:	f7fe ba03 	b.w	8006b30 <__swbuf_r>
 800872a:	6813      	ldr	r3, [r2, #0]
 800872c:	1c58      	adds	r0, r3, #1
 800872e:	6010      	str	r0, [r2, #0]
 8008730:	7019      	strb	r1, [r3, #0]
 8008732:	4608      	mov	r0, r1
 8008734:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008738:	4770      	bx	lr

0800873a <__sfputs_r>:
 800873a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800873c:	4606      	mov	r6, r0
 800873e:	460f      	mov	r7, r1
 8008740:	4614      	mov	r4, r2
 8008742:	18d5      	adds	r5, r2, r3
 8008744:	42ac      	cmp	r4, r5
 8008746:	d101      	bne.n	800874c <__sfputs_r+0x12>
 8008748:	2000      	movs	r0, #0
 800874a:	e007      	b.n	800875c <__sfputs_r+0x22>
 800874c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008750:	463a      	mov	r2, r7
 8008752:	4630      	mov	r0, r6
 8008754:	f7ff ffda 	bl	800870c <__sfputc_r>
 8008758:	1c43      	adds	r3, r0, #1
 800875a:	d1f3      	bne.n	8008744 <__sfputs_r+0xa>
 800875c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008760 <_vfiprintf_r>:
 8008760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008764:	460d      	mov	r5, r1
 8008766:	b09d      	sub	sp, #116	; 0x74
 8008768:	4614      	mov	r4, r2
 800876a:	4698      	mov	r8, r3
 800876c:	4606      	mov	r6, r0
 800876e:	b118      	cbz	r0, 8008778 <_vfiprintf_r+0x18>
 8008770:	6983      	ldr	r3, [r0, #24]
 8008772:	b90b      	cbnz	r3, 8008778 <_vfiprintf_r+0x18>
 8008774:	f7ff fa30 	bl	8007bd8 <__sinit>
 8008778:	4b89      	ldr	r3, [pc, #548]	; (80089a0 <_vfiprintf_r+0x240>)
 800877a:	429d      	cmp	r5, r3
 800877c:	d11b      	bne.n	80087b6 <_vfiprintf_r+0x56>
 800877e:	6875      	ldr	r5, [r6, #4]
 8008780:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008782:	07d9      	lsls	r1, r3, #31
 8008784:	d405      	bmi.n	8008792 <_vfiprintf_r+0x32>
 8008786:	89ab      	ldrh	r3, [r5, #12]
 8008788:	059a      	lsls	r2, r3, #22
 800878a:	d402      	bmi.n	8008792 <_vfiprintf_r+0x32>
 800878c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800878e:	f7ff fac6 	bl	8007d1e <__retarget_lock_acquire_recursive>
 8008792:	89ab      	ldrh	r3, [r5, #12]
 8008794:	071b      	lsls	r3, r3, #28
 8008796:	d501      	bpl.n	800879c <_vfiprintf_r+0x3c>
 8008798:	692b      	ldr	r3, [r5, #16]
 800879a:	b9eb      	cbnz	r3, 80087d8 <_vfiprintf_r+0x78>
 800879c:	4629      	mov	r1, r5
 800879e:	4630      	mov	r0, r6
 80087a0:	f7fe fa18 	bl	8006bd4 <__swsetup_r>
 80087a4:	b1c0      	cbz	r0, 80087d8 <_vfiprintf_r+0x78>
 80087a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087a8:	07dc      	lsls	r4, r3, #31
 80087aa:	d50e      	bpl.n	80087ca <_vfiprintf_r+0x6a>
 80087ac:	f04f 30ff 	mov.w	r0, #4294967295
 80087b0:	b01d      	add	sp, #116	; 0x74
 80087b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b6:	4b7b      	ldr	r3, [pc, #492]	; (80089a4 <_vfiprintf_r+0x244>)
 80087b8:	429d      	cmp	r5, r3
 80087ba:	d101      	bne.n	80087c0 <_vfiprintf_r+0x60>
 80087bc:	68b5      	ldr	r5, [r6, #8]
 80087be:	e7df      	b.n	8008780 <_vfiprintf_r+0x20>
 80087c0:	4b79      	ldr	r3, [pc, #484]	; (80089a8 <_vfiprintf_r+0x248>)
 80087c2:	429d      	cmp	r5, r3
 80087c4:	bf08      	it	eq
 80087c6:	68f5      	ldreq	r5, [r6, #12]
 80087c8:	e7da      	b.n	8008780 <_vfiprintf_r+0x20>
 80087ca:	89ab      	ldrh	r3, [r5, #12]
 80087cc:	0598      	lsls	r0, r3, #22
 80087ce:	d4ed      	bmi.n	80087ac <_vfiprintf_r+0x4c>
 80087d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087d2:	f7ff faa5 	bl	8007d20 <__retarget_lock_release_recursive>
 80087d6:	e7e9      	b.n	80087ac <_vfiprintf_r+0x4c>
 80087d8:	2300      	movs	r3, #0
 80087da:	9309      	str	r3, [sp, #36]	; 0x24
 80087dc:	2320      	movs	r3, #32
 80087de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80087e6:	2330      	movs	r3, #48	; 0x30
 80087e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80089ac <_vfiprintf_r+0x24c>
 80087ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087f0:	f04f 0901 	mov.w	r9, #1
 80087f4:	4623      	mov	r3, r4
 80087f6:	469a      	mov	sl, r3
 80087f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087fc:	b10a      	cbz	r2, 8008802 <_vfiprintf_r+0xa2>
 80087fe:	2a25      	cmp	r2, #37	; 0x25
 8008800:	d1f9      	bne.n	80087f6 <_vfiprintf_r+0x96>
 8008802:	ebba 0b04 	subs.w	fp, sl, r4
 8008806:	d00b      	beq.n	8008820 <_vfiprintf_r+0xc0>
 8008808:	465b      	mov	r3, fp
 800880a:	4622      	mov	r2, r4
 800880c:	4629      	mov	r1, r5
 800880e:	4630      	mov	r0, r6
 8008810:	f7ff ff93 	bl	800873a <__sfputs_r>
 8008814:	3001      	adds	r0, #1
 8008816:	f000 80aa 	beq.w	800896e <_vfiprintf_r+0x20e>
 800881a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800881c:	445a      	add	r2, fp
 800881e:	9209      	str	r2, [sp, #36]	; 0x24
 8008820:	f89a 3000 	ldrb.w	r3, [sl]
 8008824:	2b00      	cmp	r3, #0
 8008826:	f000 80a2 	beq.w	800896e <_vfiprintf_r+0x20e>
 800882a:	2300      	movs	r3, #0
 800882c:	f04f 32ff 	mov.w	r2, #4294967295
 8008830:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008834:	f10a 0a01 	add.w	sl, sl, #1
 8008838:	9304      	str	r3, [sp, #16]
 800883a:	9307      	str	r3, [sp, #28]
 800883c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008840:	931a      	str	r3, [sp, #104]	; 0x68
 8008842:	4654      	mov	r4, sl
 8008844:	2205      	movs	r2, #5
 8008846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884a:	4858      	ldr	r0, [pc, #352]	; (80089ac <_vfiprintf_r+0x24c>)
 800884c:	f7f7 fcd0 	bl	80001f0 <memchr>
 8008850:	9a04      	ldr	r2, [sp, #16]
 8008852:	b9d8      	cbnz	r0, 800888c <_vfiprintf_r+0x12c>
 8008854:	06d1      	lsls	r1, r2, #27
 8008856:	bf44      	itt	mi
 8008858:	2320      	movmi	r3, #32
 800885a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800885e:	0713      	lsls	r3, r2, #28
 8008860:	bf44      	itt	mi
 8008862:	232b      	movmi	r3, #43	; 0x2b
 8008864:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008868:	f89a 3000 	ldrb.w	r3, [sl]
 800886c:	2b2a      	cmp	r3, #42	; 0x2a
 800886e:	d015      	beq.n	800889c <_vfiprintf_r+0x13c>
 8008870:	9a07      	ldr	r2, [sp, #28]
 8008872:	4654      	mov	r4, sl
 8008874:	2000      	movs	r0, #0
 8008876:	f04f 0c0a 	mov.w	ip, #10
 800887a:	4621      	mov	r1, r4
 800887c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008880:	3b30      	subs	r3, #48	; 0x30
 8008882:	2b09      	cmp	r3, #9
 8008884:	d94e      	bls.n	8008924 <_vfiprintf_r+0x1c4>
 8008886:	b1b0      	cbz	r0, 80088b6 <_vfiprintf_r+0x156>
 8008888:	9207      	str	r2, [sp, #28]
 800888a:	e014      	b.n	80088b6 <_vfiprintf_r+0x156>
 800888c:	eba0 0308 	sub.w	r3, r0, r8
 8008890:	fa09 f303 	lsl.w	r3, r9, r3
 8008894:	4313      	orrs	r3, r2
 8008896:	9304      	str	r3, [sp, #16]
 8008898:	46a2      	mov	sl, r4
 800889a:	e7d2      	b.n	8008842 <_vfiprintf_r+0xe2>
 800889c:	9b03      	ldr	r3, [sp, #12]
 800889e:	1d19      	adds	r1, r3, #4
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	9103      	str	r1, [sp, #12]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	bfbb      	ittet	lt
 80088a8:	425b      	neglt	r3, r3
 80088aa:	f042 0202 	orrlt.w	r2, r2, #2
 80088ae:	9307      	strge	r3, [sp, #28]
 80088b0:	9307      	strlt	r3, [sp, #28]
 80088b2:	bfb8      	it	lt
 80088b4:	9204      	strlt	r2, [sp, #16]
 80088b6:	7823      	ldrb	r3, [r4, #0]
 80088b8:	2b2e      	cmp	r3, #46	; 0x2e
 80088ba:	d10c      	bne.n	80088d6 <_vfiprintf_r+0x176>
 80088bc:	7863      	ldrb	r3, [r4, #1]
 80088be:	2b2a      	cmp	r3, #42	; 0x2a
 80088c0:	d135      	bne.n	800892e <_vfiprintf_r+0x1ce>
 80088c2:	9b03      	ldr	r3, [sp, #12]
 80088c4:	1d1a      	adds	r2, r3, #4
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	9203      	str	r2, [sp, #12]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	bfb8      	it	lt
 80088ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80088d2:	3402      	adds	r4, #2
 80088d4:	9305      	str	r3, [sp, #20]
 80088d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80089bc <_vfiprintf_r+0x25c>
 80088da:	7821      	ldrb	r1, [r4, #0]
 80088dc:	2203      	movs	r2, #3
 80088de:	4650      	mov	r0, sl
 80088e0:	f7f7 fc86 	bl	80001f0 <memchr>
 80088e4:	b140      	cbz	r0, 80088f8 <_vfiprintf_r+0x198>
 80088e6:	2340      	movs	r3, #64	; 0x40
 80088e8:	eba0 000a 	sub.w	r0, r0, sl
 80088ec:	fa03 f000 	lsl.w	r0, r3, r0
 80088f0:	9b04      	ldr	r3, [sp, #16]
 80088f2:	4303      	orrs	r3, r0
 80088f4:	3401      	adds	r4, #1
 80088f6:	9304      	str	r3, [sp, #16]
 80088f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fc:	482c      	ldr	r0, [pc, #176]	; (80089b0 <_vfiprintf_r+0x250>)
 80088fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008902:	2206      	movs	r2, #6
 8008904:	f7f7 fc74 	bl	80001f0 <memchr>
 8008908:	2800      	cmp	r0, #0
 800890a:	d03f      	beq.n	800898c <_vfiprintf_r+0x22c>
 800890c:	4b29      	ldr	r3, [pc, #164]	; (80089b4 <_vfiprintf_r+0x254>)
 800890e:	bb1b      	cbnz	r3, 8008958 <_vfiprintf_r+0x1f8>
 8008910:	9b03      	ldr	r3, [sp, #12]
 8008912:	3307      	adds	r3, #7
 8008914:	f023 0307 	bic.w	r3, r3, #7
 8008918:	3308      	adds	r3, #8
 800891a:	9303      	str	r3, [sp, #12]
 800891c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800891e:	443b      	add	r3, r7
 8008920:	9309      	str	r3, [sp, #36]	; 0x24
 8008922:	e767      	b.n	80087f4 <_vfiprintf_r+0x94>
 8008924:	fb0c 3202 	mla	r2, ip, r2, r3
 8008928:	460c      	mov	r4, r1
 800892a:	2001      	movs	r0, #1
 800892c:	e7a5      	b.n	800887a <_vfiprintf_r+0x11a>
 800892e:	2300      	movs	r3, #0
 8008930:	3401      	adds	r4, #1
 8008932:	9305      	str	r3, [sp, #20]
 8008934:	4619      	mov	r1, r3
 8008936:	f04f 0c0a 	mov.w	ip, #10
 800893a:	4620      	mov	r0, r4
 800893c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008940:	3a30      	subs	r2, #48	; 0x30
 8008942:	2a09      	cmp	r2, #9
 8008944:	d903      	bls.n	800894e <_vfiprintf_r+0x1ee>
 8008946:	2b00      	cmp	r3, #0
 8008948:	d0c5      	beq.n	80088d6 <_vfiprintf_r+0x176>
 800894a:	9105      	str	r1, [sp, #20]
 800894c:	e7c3      	b.n	80088d6 <_vfiprintf_r+0x176>
 800894e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008952:	4604      	mov	r4, r0
 8008954:	2301      	movs	r3, #1
 8008956:	e7f0      	b.n	800893a <_vfiprintf_r+0x1da>
 8008958:	ab03      	add	r3, sp, #12
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	462a      	mov	r2, r5
 800895e:	4b16      	ldr	r3, [pc, #88]	; (80089b8 <_vfiprintf_r+0x258>)
 8008960:	a904      	add	r1, sp, #16
 8008962:	4630      	mov	r0, r6
 8008964:	f7fd fc8c 	bl	8006280 <_printf_float>
 8008968:	4607      	mov	r7, r0
 800896a:	1c78      	adds	r0, r7, #1
 800896c:	d1d6      	bne.n	800891c <_vfiprintf_r+0x1bc>
 800896e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008970:	07d9      	lsls	r1, r3, #31
 8008972:	d405      	bmi.n	8008980 <_vfiprintf_r+0x220>
 8008974:	89ab      	ldrh	r3, [r5, #12]
 8008976:	059a      	lsls	r2, r3, #22
 8008978:	d402      	bmi.n	8008980 <_vfiprintf_r+0x220>
 800897a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800897c:	f7ff f9d0 	bl	8007d20 <__retarget_lock_release_recursive>
 8008980:	89ab      	ldrh	r3, [r5, #12]
 8008982:	065b      	lsls	r3, r3, #25
 8008984:	f53f af12 	bmi.w	80087ac <_vfiprintf_r+0x4c>
 8008988:	9809      	ldr	r0, [sp, #36]	; 0x24
 800898a:	e711      	b.n	80087b0 <_vfiprintf_r+0x50>
 800898c:	ab03      	add	r3, sp, #12
 800898e:	9300      	str	r3, [sp, #0]
 8008990:	462a      	mov	r2, r5
 8008992:	4b09      	ldr	r3, [pc, #36]	; (80089b8 <_vfiprintf_r+0x258>)
 8008994:	a904      	add	r1, sp, #16
 8008996:	4630      	mov	r0, r6
 8008998:	f7fd ff16 	bl	80067c8 <_printf_i>
 800899c:	e7e4      	b.n	8008968 <_vfiprintf_r+0x208>
 800899e:	bf00      	nop
 80089a0:	08009f68 	.word	0x08009f68
 80089a4:	08009f88 	.word	0x08009f88
 80089a8:	08009f48 	.word	0x08009f48
 80089ac:	0800a104 	.word	0x0800a104
 80089b0:	0800a10e 	.word	0x0800a10e
 80089b4:	08006281 	.word	0x08006281
 80089b8:	0800873b 	.word	0x0800873b
 80089bc:	0800a10a 	.word	0x0800a10a

080089c0 <_sbrk_r>:
 80089c0:	b538      	push	{r3, r4, r5, lr}
 80089c2:	4d06      	ldr	r5, [pc, #24]	; (80089dc <_sbrk_r+0x1c>)
 80089c4:	2300      	movs	r3, #0
 80089c6:	4604      	mov	r4, r0
 80089c8:	4608      	mov	r0, r1
 80089ca:	602b      	str	r3, [r5, #0]
 80089cc:	f7f9 f81c 	bl	8001a08 <_sbrk>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	d102      	bne.n	80089da <_sbrk_r+0x1a>
 80089d4:	682b      	ldr	r3, [r5, #0]
 80089d6:	b103      	cbz	r3, 80089da <_sbrk_r+0x1a>
 80089d8:	6023      	str	r3, [r4, #0]
 80089da:	bd38      	pop	{r3, r4, r5, pc}
 80089dc:	2000052c 	.word	0x2000052c

080089e0 <__sread>:
 80089e0:	b510      	push	{r4, lr}
 80089e2:	460c      	mov	r4, r1
 80089e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089e8:	f000 f8e2 	bl	8008bb0 <_read_r>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	bfab      	itete	ge
 80089f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089f2:	89a3      	ldrhlt	r3, [r4, #12]
 80089f4:	181b      	addge	r3, r3, r0
 80089f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089fa:	bfac      	ite	ge
 80089fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80089fe:	81a3      	strhlt	r3, [r4, #12]
 8008a00:	bd10      	pop	{r4, pc}

08008a02 <__swrite>:
 8008a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a06:	461f      	mov	r7, r3
 8008a08:	898b      	ldrh	r3, [r1, #12]
 8008a0a:	05db      	lsls	r3, r3, #23
 8008a0c:	4605      	mov	r5, r0
 8008a0e:	460c      	mov	r4, r1
 8008a10:	4616      	mov	r6, r2
 8008a12:	d505      	bpl.n	8008a20 <__swrite+0x1e>
 8008a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a18:	2302      	movs	r3, #2
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f000 f898 	bl	8008b50 <_lseek_r>
 8008a20:	89a3      	ldrh	r3, [r4, #12]
 8008a22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a2a:	81a3      	strh	r3, [r4, #12]
 8008a2c:	4632      	mov	r2, r6
 8008a2e:	463b      	mov	r3, r7
 8008a30:	4628      	mov	r0, r5
 8008a32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a36:	f000 b817 	b.w	8008a68 <_write_r>

08008a3a <__sseek>:
 8008a3a:	b510      	push	{r4, lr}
 8008a3c:	460c      	mov	r4, r1
 8008a3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a42:	f000 f885 	bl	8008b50 <_lseek_r>
 8008a46:	1c43      	adds	r3, r0, #1
 8008a48:	89a3      	ldrh	r3, [r4, #12]
 8008a4a:	bf15      	itete	ne
 8008a4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a56:	81a3      	strheq	r3, [r4, #12]
 8008a58:	bf18      	it	ne
 8008a5a:	81a3      	strhne	r3, [r4, #12]
 8008a5c:	bd10      	pop	{r4, pc}

08008a5e <__sclose>:
 8008a5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a62:	f000 b831 	b.w	8008ac8 <_close_r>
	...

08008a68 <_write_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	4d07      	ldr	r5, [pc, #28]	; (8008a88 <_write_r+0x20>)
 8008a6c:	4604      	mov	r4, r0
 8008a6e:	4608      	mov	r0, r1
 8008a70:	4611      	mov	r1, r2
 8008a72:	2200      	movs	r2, #0
 8008a74:	602a      	str	r2, [r5, #0]
 8008a76:	461a      	mov	r2, r3
 8008a78:	f7f8 ff75 	bl	8001966 <_write>
 8008a7c:	1c43      	adds	r3, r0, #1
 8008a7e:	d102      	bne.n	8008a86 <_write_r+0x1e>
 8008a80:	682b      	ldr	r3, [r5, #0]
 8008a82:	b103      	cbz	r3, 8008a86 <_write_r+0x1e>
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	bd38      	pop	{r3, r4, r5, pc}
 8008a88:	2000052c 	.word	0x2000052c

08008a8c <__assert_func>:
 8008a8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a8e:	4614      	mov	r4, r2
 8008a90:	461a      	mov	r2, r3
 8008a92:	4b09      	ldr	r3, [pc, #36]	; (8008ab8 <__assert_func+0x2c>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4605      	mov	r5, r0
 8008a98:	68d8      	ldr	r0, [r3, #12]
 8008a9a:	b14c      	cbz	r4, 8008ab0 <__assert_func+0x24>
 8008a9c:	4b07      	ldr	r3, [pc, #28]	; (8008abc <__assert_func+0x30>)
 8008a9e:	9100      	str	r1, [sp, #0]
 8008aa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008aa4:	4906      	ldr	r1, [pc, #24]	; (8008ac0 <__assert_func+0x34>)
 8008aa6:	462b      	mov	r3, r5
 8008aa8:	f000 f81e 	bl	8008ae8 <fiprintf>
 8008aac:	f000 f89f 	bl	8008bee <abort>
 8008ab0:	4b04      	ldr	r3, [pc, #16]	; (8008ac4 <__assert_func+0x38>)
 8008ab2:	461c      	mov	r4, r3
 8008ab4:	e7f3      	b.n	8008a9e <__assert_func+0x12>
 8008ab6:	bf00      	nop
 8008ab8:	20000010 	.word	0x20000010
 8008abc:	0800a115 	.word	0x0800a115
 8008ac0:	0800a122 	.word	0x0800a122
 8008ac4:	0800a150 	.word	0x0800a150

08008ac8 <_close_r>:
 8008ac8:	b538      	push	{r3, r4, r5, lr}
 8008aca:	4d06      	ldr	r5, [pc, #24]	; (8008ae4 <_close_r+0x1c>)
 8008acc:	2300      	movs	r3, #0
 8008ace:	4604      	mov	r4, r0
 8008ad0:	4608      	mov	r0, r1
 8008ad2:	602b      	str	r3, [r5, #0]
 8008ad4:	f7f8 ff63 	bl	800199e <_close>
 8008ad8:	1c43      	adds	r3, r0, #1
 8008ada:	d102      	bne.n	8008ae2 <_close_r+0x1a>
 8008adc:	682b      	ldr	r3, [r5, #0]
 8008ade:	b103      	cbz	r3, 8008ae2 <_close_r+0x1a>
 8008ae0:	6023      	str	r3, [r4, #0]
 8008ae2:	bd38      	pop	{r3, r4, r5, pc}
 8008ae4:	2000052c 	.word	0x2000052c

08008ae8 <fiprintf>:
 8008ae8:	b40e      	push	{r1, r2, r3}
 8008aea:	b503      	push	{r0, r1, lr}
 8008aec:	4601      	mov	r1, r0
 8008aee:	ab03      	add	r3, sp, #12
 8008af0:	4805      	ldr	r0, [pc, #20]	; (8008b08 <fiprintf+0x20>)
 8008af2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008af6:	6800      	ldr	r0, [r0, #0]
 8008af8:	9301      	str	r3, [sp, #4]
 8008afa:	f7ff fe31 	bl	8008760 <_vfiprintf_r>
 8008afe:	b002      	add	sp, #8
 8008b00:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b04:	b003      	add	sp, #12
 8008b06:	4770      	bx	lr
 8008b08:	20000010 	.word	0x20000010

08008b0c <_fstat_r>:
 8008b0c:	b538      	push	{r3, r4, r5, lr}
 8008b0e:	4d07      	ldr	r5, [pc, #28]	; (8008b2c <_fstat_r+0x20>)
 8008b10:	2300      	movs	r3, #0
 8008b12:	4604      	mov	r4, r0
 8008b14:	4608      	mov	r0, r1
 8008b16:	4611      	mov	r1, r2
 8008b18:	602b      	str	r3, [r5, #0]
 8008b1a:	f7f8 ff4c 	bl	80019b6 <_fstat>
 8008b1e:	1c43      	adds	r3, r0, #1
 8008b20:	d102      	bne.n	8008b28 <_fstat_r+0x1c>
 8008b22:	682b      	ldr	r3, [r5, #0]
 8008b24:	b103      	cbz	r3, 8008b28 <_fstat_r+0x1c>
 8008b26:	6023      	str	r3, [r4, #0]
 8008b28:	bd38      	pop	{r3, r4, r5, pc}
 8008b2a:	bf00      	nop
 8008b2c:	2000052c 	.word	0x2000052c

08008b30 <_isatty_r>:
 8008b30:	b538      	push	{r3, r4, r5, lr}
 8008b32:	4d06      	ldr	r5, [pc, #24]	; (8008b4c <_isatty_r+0x1c>)
 8008b34:	2300      	movs	r3, #0
 8008b36:	4604      	mov	r4, r0
 8008b38:	4608      	mov	r0, r1
 8008b3a:	602b      	str	r3, [r5, #0]
 8008b3c:	f7f8 ff4b 	bl	80019d6 <_isatty>
 8008b40:	1c43      	adds	r3, r0, #1
 8008b42:	d102      	bne.n	8008b4a <_isatty_r+0x1a>
 8008b44:	682b      	ldr	r3, [r5, #0]
 8008b46:	b103      	cbz	r3, 8008b4a <_isatty_r+0x1a>
 8008b48:	6023      	str	r3, [r4, #0]
 8008b4a:	bd38      	pop	{r3, r4, r5, pc}
 8008b4c:	2000052c 	.word	0x2000052c

08008b50 <_lseek_r>:
 8008b50:	b538      	push	{r3, r4, r5, lr}
 8008b52:	4d07      	ldr	r5, [pc, #28]	; (8008b70 <_lseek_r+0x20>)
 8008b54:	4604      	mov	r4, r0
 8008b56:	4608      	mov	r0, r1
 8008b58:	4611      	mov	r1, r2
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	602a      	str	r2, [r5, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f7f8 ff44 	bl	80019ec <_lseek>
 8008b64:	1c43      	adds	r3, r0, #1
 8008b66:	d102      	bne.n	8008b6e <_lseek_r+0x1e>
 8008b68:	682b      	ldr	r3, [r5, #0]
 8008b6a:	b103      	cbz	r3, 8008b6e <_lseek_r+0x1e>
 8008b6c:	6023      	str	r3, [r4, #0]
 8008b6e:	bd38      	pop	{r3, r4, r5, pc}
 8008b70:	2000052c 	.word	0x2000052c

08008b74 <__ascii_mbtowc>:
 8008b74:	b082      	sub	sp, #8
 8008b76:	b901      	cbnz	r1, 8008b7a <__ascii_mbtowc+0x6>
 8008b78:	a901      	add	r1, sp, #4
 8008b7a:	b142      	cbz	r2, 8008b8e <__ascii_mbtowc+0x1a>
 8008b7c:	b14b      	cbz	r3, 8008b92 <__ascii_mbtowc+0x1e>
 8008b7e:	7813      	ldrb	r3, [r2, #0]
 8008b80:	600b      	str	r3, [r1, #0]
 8008b82:	7812      	ldrb	r2, [r2, #0]
 8008b84:	1e10      	subs	r0, r2, #0
 8008b86:	bf18      	it	ne
 8008b88:	2001      	movne	r0, #1
 8008b8a:	b002      	add	sp, #8
 8008b8c:	4770      	bx	lr
 8008b8e:	4610      	mov	r0, r2
 8008b90:	e7fb      	b.n	8008b8a <__ascii_mbtowc+0x16>
 8008b92:	f06f 0001 	mvn.w	r0, #1
 8008b96:	e7f8      	b.n	8008b8a <__ascii_mbtowc+0x16>

08008b98 <__malloc_lock>:
 8008b98:	4801      	ldr	r0, [pc, #4]	; (8008ba0 <__malloc_lock+0x8>)
 8008b9a:	f7ff b8c0 	b.w	8007d1e <__retarget_lock_acquire_recursive>
 8008b9e:	bf00      	nop
 8008ba0:	20000520 	.word	0x20000520

08008ba4 <__malloc_unlock>:
 8008ba4:	4801      	ldr	r0, [pc, #4]	; (8008bac <__malloc_unlock+0x8>)
 8008ba6:	f7ff b8bb 	b.w	8007d20 <__retarget_lock_release_recursive>
 8008baa:	bf00      	nop
 8008bac:	20000520 	.word	0x20000520

08008bb0 <_read_r>:
 8008bb0:	b538      	push	{r3, r4, r5, lr}
 8008bb2:	4d07      	ldr	r5, [pc, #28]	; (8008bd0 <_read_r+0x20>)
 8008bb4:	4604      	mov	r4, r0
 8008bb6:	4608      	mov	r0, r1
 8008bb8:	4611      	mov	r1, r2
 8008bba:	2200      	movs	r2, #0
 8008bbc:	602a      	str	r2, [r5, #0]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	f7f8 feb4 	bl	800192c <_read>
 8008bc4:	1c43      	adds	r3, r0, #1
 8008bc6:	d102      	bne.n	8008bce <_read_r+0x1e>
 8008bc8:	682b      	ldr	r3, [r5, #0]
 8008bca:	b103      	cbz	r3, 8008bce <_read_r+0x1e>
 8008bcc:	6023      	str	r3, [r4, #0]
 8008bce:	bd38      	pop	{r3, r4, r5, pc}
 8008bd0:	2000052c 	.word	0x2000052c

08008bd4 <__ascii_wctomb>:
 8008bd4:	b149      	cbz	r1, 8008bea <__ascii_wctomb+0x16>
 8008bd6:	2aff      	cmp	r2, #255	; 0xff
 8008bd8:	bf85      	ittet	hi
 8008bda:	238a      	movhi	r3, #138	; 0x8a
 8008bdc:	6003      	strhi	r3, [r0, #0]
 8008bde:	700a      	strbls	r2, [r1, #0]
 8008be0:	f04f 30ff 	movhi.w	r0, #4294967295
 8008be4:	bf98      	it	ls
 8008be6:	2001      	movls	r0, #1
 8008be8:	4770      	bx	lr
 8008bea:	4608      	mov	r0, r1
 8008bec:	4770      	bx	lr

08008bee <abort>:
 8008bee:	b508      	push	{r3, lr}
 8008bf0:	2006      	movs	r0, #6
 8008bf2:	f000 f82b 	bl	8008c4c <raise>
 8008bf6:	2001      	movs	r0, #1
 8008bf8:	f7f8 fe8e 	bl	8001918 <_exit>

08008bfc <_raise_r>:
 8008bfc:	291f      	cmp	r1, #31
 8008bfe:	b538      	push	{r3, r4, r5, lr}
 8008c00:	4604      	mov	r4, r0
 8008c02:	460d      	mov	r5, r1
 8008c04:	d904      	bls.n	8008c10 <_raise_r+0x14>
 8008c06:	2316      	movs	r3, #22
 8008c08:	6003      	str	r3, [r0, #0]
 8008c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c0e:	bd38      	pop	{r3, r4, r5, pc}
 8008c10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008c12:	b112      	cbz	r2, 8008c1a <_raise_r+0x1e>
 8008c14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c18:	b94b      	cbnz	r3, 8008c2e <_raise_r+0x32>
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	f000 f830 	bl	8008c80 <_getpid_r>
 8008c20:	462a      	mov	r2, r5
 8008c22:	4601      	mov	r1, r0
 8008c24:	4620      	mov	r0, r4
 8008c26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c2a:	f000 b817 	b.w	8008c5c <_kill_r>
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d00a      	beq.n	8008c48 <_raise_r+0x4c>
 8008c32:	1c59      	adds	r1, r3, #1
 8008c34:	d103      	bne.n	8008c3e <_raise_r+0x42>
 8008c36:	2316      	movs	r3, #22
 8008c38:	6003      	str	r3, [r0, #0]
 8008c3a:	2001      	movs	r0, #1
 8008c3c:	e7e7      	b.n	8008c0e <_raise_r+0x12>
 8008c3e:	2400      	movs	r4, #0
 8008c40:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c44:	4628      	mov	r0, r5
 8008c46:	4798      	blx	r3
 8008c48:	2000      	movs	r0, #0
 8008c4a:	e7e0      	b.n	8008c0e <_raise_r+0x12>

08008c4c <raise>:
 8008c4c:	4b02      	ldr	r3, [pc, #8]	; (8008c58 <raise+0xc>)
 8008c4e:	4601      	mov	r1, r0
 8008c50:	6818      	ldr	r0, [r3, #0]
 8008c52:	f7ff bfd3 	b.w	8008bfc <_raise_r>
 8008c56:	bf00      	nop
 8008c58:	20000010 	.word	0x20000010

08008c5c <_kill_r>:
 8008c5c:	b538      	push	{r3, r4, r5, lr}
 8008c5e:	4d07      	ldr	r5, [pc, #28]	; (8008c7c <_kill_r+0x20>)
 8008c60:	2300      	movs	r3, #0
 8008c62:	4604      	mov	r4, r0
 8008c64:	4608      	mov	r0, r1
 8008c66:	4611      	mov	r1, r2
 8008c68:	602b      	str	r3, [r5, #0]
 8008c6a:	f7f8 fe45 	bl	80018f8 <_kill>
 8008c6e:	1c43      	adds	r3, r0, #1
 8008c70:	d102      	bne.n	8008c78 <_kill_r+0x1c>
 8008c72:	682b      	ldr	r3, [r5, #0]
 8008c74:	b103      	cbz	r3, 8008c78 <_kill_r+0x1c>
 8008c76:	6023      	str	r3, [r4, #0]
 8008c78:	bd38      	pop	{r3, r4, r5, pc}
 8008c7a:	bf00      	nop
 8008c7c:	2000052c 	.word	0x2000052c

08008c80 <_getpid_r>:
 8008c80:	f7f8 be32 	b.w	80018e8 <_getpid>

08008c84 <atanf>:
 8008c84:	b538      	push	{r3, r4, r5, lr}
 8008c86:	ee10 5a10 	vmov	r5, s0
 8008c8a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8008c8e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8008c92:	eef0 7a40 	vmov.f32	s15, s0
 8008c96:	db10      	blt.n	8008cba <atanf+0x36>
 8008c98:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008c9c:	dd04      	ble.n	8008ca8 <atanf+0x24>
 8008c9e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008ca2:	eeb0 0a67 	vmov.f32	s0, s15
 8008ca6:	bd38      	pop	{r3, r4, r5, pc}
 8008ca8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8008de0 <atanf+0x15c>
 8008cac:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8008de4 <atanf+0x160>
 8008cb0:	2d00      	cmp	r5, #0
 8008cb2:	bfd8      	it	le
 8008cb4:	eef0 7a40 	vmovle.f32	s15, s0
 8008cb8:	e7f3      	b.n	8008ca2 <atanf+0x1e>
 8008cba:	4b4b      	ldr	r3, [pc, #300]	; (8008de8 <atanf+0x164>)
 8008cbc:	429c      	cmp	r4, r3
 8008cbe:	dc10      	bgt.n	8008ce2 <atanf+0x5e>
 8008cc0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8008cc4:	da0a      	bge.n	8008cdc <atanf+0x58>
 8008cc6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8008dec <atanf+0x168>
 8008cca:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008cce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cd2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cda:	dce2      	bgt.n	8008ca2 <atanf+0x1e>
 8008cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8008ce0:	e013      	b.n	8008d0a <atanf+0x86>
 8008ce2:	f000 f8e7 	bl	8008eb4 <fabsf>
 8008ce6:	4b42      	ldr	r3, [pc, #264]	; (8008df0 <atanf+0x16c>)
 8008ce8:	429c      	cmp	r4, r3
 8008cea:	dc4f      	bgt.n	8008d8c <atanf+0x108>
 8008cec:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8008cf0:	429c      	cmp	r4, r3
 8008cf2:	dc41      	bgt.n	8008d78 <atanf+0xf4>
 8008cf4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8008cf8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008cfc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008d00:	2300      	movs	r3, #0
 8008d02:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008d06:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008d0a:	1c5a      	adds	r2, r3, #1
 8008d0c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008d10:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008df4 <atanf+0x170>
 8008d14:	eddf 5a38 	vldr	s11, [pc, #224]	; 8008df8 <atanf+0x174>
 8008d18:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8008dfc <atanf+0x178>
 8008d1c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008d20:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008d24:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008e00 <atanf+0x17c>
 8008d28:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008d2c:	eddf 5a35 	vldr	s11, [pc, #212]	; 8008e04 <atanf+0x180>
 8008d30:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008d34:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008e08 <atanf+0x184>
 8008d38:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008d3c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008e0c <atanf+0x188>
 8008d40:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008d44:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8008e10 <atanf+0x18c>
 8008d48:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008d4c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8008e14 <atanf+0x190>
 8008d50:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008d54:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8008e18 <atanf+0x194>
 8008d58:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008d5c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8008e1c <atanf+0x198>
 8008d60:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008d64:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008d68:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008d6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008d70:	d121      	bne.n	8008db6 <atanf+0x132>
 8008d72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d76:	e794      	b.n	8008ca2 <atanf+0x1e>
 8008d78:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008d7c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008d80:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008d84:	2301      	movs	r3, #1
 8008d86:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008d8a:	e7be      	b.n	8008d0a <atanf+0x86>
 8008d8c:	4b24      	ldr	r3, [pc, #144]	; (8008e20 <atanf+0x19c>)
 8008d8e:	429c      	cmp	r4, r3
 8008d90:	dc0b      	bgt.n	8008daa <atanf+0x126>
 8008d92:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8008d96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d9a:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008d9e:	2302      	movs	r3, #2
 8008da0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008da4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008da8:	e7af      	b.n	8008d0a <atanf+0x86>
 8008daa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008dae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008db2:	2303      	movs	r3, #3
 8008db4:	e7a9      	b.n	8008d0a <atanf+0x86>
 8008db6:	4a1b      	ldr	r2, [pc, #108]	; (8008e24 <atanf+0x1a0>)
 8008db8:	491b      	ldr	r1, [pc, #108]	; (8008e28 <atanf+0x1a4>)
 8008dba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008dbe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008dc2:	ed93 0a00 	vldr	s0, [r3]
 8008dc6:	ee37 7a40 	vsub.f32	s14, s14, s0
 8008dca:	ed92 0a00 	vldr	s0, [r2]
 8008dce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008dd2:	2d00      	cmp	r5, #0
 8008dd4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008dd8:	bfb8      	it	lt
 8008dda:	eef1 7a67 	vneglt.f32	s15, s15
 8008dde:	e760      	b.n	8008ca2 <atanf+0x1e>
 8008de0:	3fc90fdb 	.word	0x3fc90fdb
 8008de4:	bfc90fdb 	.word	0xbfc90fdb
 8008de8:	3edfffff 	.word	0x3edfffff
 8008dec:	7149f2ca 	.word	0x7149f2ca
 8008df0:	3f97ffff 	.word	0x3f97ffff
 8008df4:	3c8569d7 	.word	0x3c8569d7
 8008df8:	3d4bda59 	.word	0x3d4bda59
 8008dfc:	bd6ef16b 	.word	0xbd6ef16b
 8008e00:	3d886b35 	.word	0x3d886b35
 8008e04:	3dba2e6e 	.word	0x3dba2e6e
 8008e08:	3e124925 	.word	0x3e124925
 8008e0c:	3eaaaaab 	.word	0x3eaaaaab
 8008e10:	bd15a221 	.word	0xbd15a221
 8008e14:	bd9d8795 	.word	0xbd9d8795
 8008e18:	bde38e38 	.word	0xbde38e38
 8008e1c:	be4ccccd 	.word	0xbe4ccccd
 8008e20:	401bffff 	.word	0x401bffff
 8008e24:	0800a25c 	.word	0x0800a25c
 8008e28:	0800a26c 	.word	0x0800a26c

08008e2c <cosf>:
 8008e2c:	ee10 3a10 	vmov	r3, s0
 8008e30:	b507      	push	{r0, r1, r2, lr}
 8008e32:	4a1e      	ldr	r2, [pc, #120]	; (8008eac <cosf+0x80>)
 8008e34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	dc06      	bgt.n	8008e4a <cosf+0x1e>
 8008e3c:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8008eb0 <cosf+0x84>
 8008e40:	b003      	add	sp, #12
 8008e42:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e46:	f000 bb01 	b.w	800944c <__kernel_cosf>
 8008e4a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008e4e:	db04      	blt.n	8008e5a <cosf+0x2e>
 8008e50:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008e54:	b003      	add	sp, #12
 8008e56:	f85d fb04 	ldr.w	pc, [sp], #4
 8008e5a:	4668      	mov	r0, sp
 8008e5c:	f000 f9b6 	bl	80091cc <__ieee754_rem_pio2f>
 8008e60:	f000 0003 	and.w	r0, r0, #3
 8008e64:	2801      	cmp	r0, #1
 8008e66:	d009      	beq.n	8008e7c <cosf+0x50>
 8008e68:	2802      	cmp	r0, #2
 8008e6a:	d010      	beq.n	8008e8e <cosf+0x62>
 8008e6c:	b9b0      	cbnz	r0, 8008e9c <cosf+0x70>
 8008e6e:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e72:	ed9d 0a00 	vldr	s0, [sp]
 8008e76:	f000 fae9 	bl	800944c <__kernel_cosf>
 8008e7a:	e7eb      	b.n	8008e54 <cosf+0x28>
 8008e7c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e80:	ed9d 0a00 	vldr	s0, [sp]
 8008e84:	f000 fdb8 	bl	80099f8 <__kernel_sinf>
 8008e88:	eeb1 0a40 	vneg.f32	s0, s0
 8008e8c:	e7e2      	b.n	8008e54 <cosf+0x28>
 8008e8e:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e92:	ed9d 0a00 	vldr	s0, [sp]
 8008e96:	f000 fad9 	bl	800944c <__kernel_cosf>
 8008e9a:	e7f5      	b.n	8008e88 <cosf+0x5c>
 8008e9c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008ea0:	ed9d 0a00 	vldr	s0, [sp]
 8008ea4:	2001      	movs	r0, #1
 8008ea6:	f000 fda7 	bl	80099f8 <__kernel_sinf>
 8008eaa:	e7d3      	b.n	8008e54 <cosf+0x28>
 8008eac:	3f490fd8 	.word	0x3f490fd8
 8008eb0:	00000000 	.word	0x00000000

08008eb4 <fabsf>:
 8008eb4:	ee10 3a10 	vmov	r3, s0
 8008eb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ebc:	ee00 3a10 	vmov	s0, r3
 8008ec0:	4770      	bx	lr
	...

08008ec4 <sinf>:
 8008ec4:	ee10 3a10 	vmov	r3, s0
 8008ec8:	b507      	push	{r0, r1, r2, lr}
 8008eca:	4a1f      	ldr	r2, [pc, #124]	; (8008f48 <sinf+0x84>)
 8008ecc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	dc07      	bgt.n	8008ee4 <sinf+0x20>
 8008ed4:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8008f4c <sinf+0x88>
 8008ed8:	2000      	movs	r0, #0
 8008eda:	b003      	add	sp, #12
 8008edc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ee0:	f000 bd8a 	b.w	80099f8 <__kernel_sinf>
 8008ee4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008ee8:	db04      	blt.n	8008ef4 <sinf+0x30>
 8008eea:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008eee:	b003      	add	sp, #12
 8008ef0:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ef4:	4668      	mov	r0, sp
 8008ef6:	f000 f969 	bl	80091cc <__ieee754_rem_pio2f>
 8008efa:	f000 0003 	and.w	r0, r0, #3
 8008efe:	2801      	cmp	r0, #1
 8008f00:	d00a      	beq.n	8008f18 <sinf+0x54>
 8008f02:	2802      	cmp	r0, #2
 8008f04:	d00f      	beq.n	8008f26 <sinf+0x62>
 8008f06:	b9c0      	cbnz	r0, 8008f3a <sinf+0x76>
 8008f08:	eddd 0a01 	vldr	s1, [sp, #4]
 8008f0c:	ed9d 0a00 	vldr	s0, [sp]
 8008f10:	2001      	movs	r0, #1
 8008f12:	f000 fd71 	bl	80099f8 <__kernel_sinf>
 8008f16:	e7ea      	b.n	8008eee <sinf+0x2a>
 8008f18:	eddd 0a01 	vldr	s1, [sp, #4]
 8008f1c:	ed9d 0a00 	vldr	s0, [sp]
 8008f20:	f000 fa94 	bl	800944c <__kernel_cosf>
 8008f24:	e7e3      	b.n	8008eee <sinf+0x2a>
 8008f26:	eddd 0a01 	vldr	s1, [sp, #4]
 8008f2a:	ed9d 0a00 	vldr	s0, [sp]
 8008f2e:	2001      	movs	r0, #1
 8008f30:	f000 fd62 	bl	80099f8 <__kernel_sinf>
 8008f34:	eeb1 0a40 	vneg.f32	s0, s0
 8008f38:	e7d9      	b.n	8008eee <sinf+0x2a>
 8008f3a:	eddd 0a01 	vldr	s1, [sp, #4]
 8008f3e:	ed9d 0a00 	vldr	s0, [sp]
 8008f42:	f000 fa83 	bl	800944c <__kernel_cosf>
 8008f46:	e7f5      	b.n	8008f34 <sinf+0x70>
 8008f48:	3f490fd8 	.word	0x3f490fd8
 8008f4c:	00000000 	.word	0x00000000

08008f50 <tanf>:
 8008f50:	ee10 3a10 	vmov	r3, s0
 8008f54:	b507      	push	{r0, r1, r2, lr}
 8008f56:	4a12      	ldr	r2, [pc, #72]	; (8008fa0 <tanf+0x50>)
 8008f58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	dc07      	bgt.n	8008f70 <tanf+0x20>
 8008f60:	eddf 0a10 	vldr	s1, [pc, #64]	; 8008fa4 <tanf+0x54>
 8008f64:	2001      	movs	r0, #1
 8008f66:	b003      	add	sp, #12
 8008f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f6c:	f000 bd8c 	b.w	8009a88 <__kernel_tanf>
 8008f70:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008f74:	db04      	blt.n	8008f80 <tanf+0x30>
 8008f76:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008f7a:	b003      	add	sp, #12
 8008f7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008f80:	4668      	mov	r0, sp
 8008f82:	f000 f923 	bl	80091cc <__ieee754_rem_pio2f>
 8008f86:	0040      	lsls	r0, r0, #1
 8008f88:	f000 0002 	and.w	r0, r0, #2
 8008f8c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008f90:	ed9d 0a00 	vldr	s0, [sp]
 8008f94:	f1c0 0001 	rsb	r0, r0, #1
 8008f98:	f000 fd76 	bl	8009a88 <__kernel_tanf>
 8008f9c:	e7ed      	b.n	8008f7a <tanf+0x2a>
 8008f9e:	bf00      	nop
 8008fa0:	3f490fda 	.word	0x3f490fda
 8008fa4:	00000000 	.word	0x00000000

08008fa8 <asinf>:
 8008fa8:	b508      	push	{r3, lr}
 8008faa:	ed2d 8b02 	vpush	{d8}
 8008fae:	eeb0 8a40 	vmov.f32	s16, s0
 8008fb2:	f000 f825 	bl	8009000 <__ieee754_asinf>
 8008fb6:	eeb4 8a48 	vcmp.f32	s16, s16
 8008fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fbe:	eef0 8a40 	vmov.f32	s17, s0
 8008fc2:	d615      	bvs.n	8008ff0 <asinf+0x48>
 8008fc4:	eeb0 0a48 	vmov.f32	s0, s16
 8008fc8:	f7ff ff74 	bl	8008eb4 <fabsf>
 8008fcc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008fd0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fd8:	dd0a      	ble.n	8008ff0 <asinf+0x48>
 8008fda:	f7fd f87f 	bl	80060dc <__errno>
 8008fde:	ecbd 8b02 	vpop	{d8}
 8008fe2:	2321      	movs	r3, #33	; 0x21
 8008fe4:	6003      	str	r3, [r0, #0]
 8008fe6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008fea:	4804      	ldr	r0, [pc, #16]	; (8008ffc <asinf+0x54>)
 8008fec:	f000 be6e 	b.w	8009ccc <nanf>
 8008ff0:	eeb0 0a68 	vmov.f32	s0, s17
 8008ff4:	ecbd 8b02 	vpop	{d8}
 8008ff8:	bd08      	pop	{r3, pc}
 8008ffa:	bf00      	nop
 8008ffc:	0800a150 	.word	0x0800a150

08009000 <__ieee754_asinf>:
 8009000:	b538      	push	{r3, r4, r5, lr}
 8009002:	ee10 5a10 	vmov	r5, s0
 8009006:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800900a:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800900e:	ed2d 8b04 	vpush	{d8-d9}
 8009012:	d10c      	bne.n	800902e <__ieee754_asinf+0x2e>
 8009014:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800918c <__ieee754_asinf+0x18c>
 8009018:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8009190 <__ieee754_asinf+0x190>
 800901c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009020:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009024:	eeb0 0a67 	vmov.f32	s0, s15
 8009028:	ecbd 8b04 	vpop	{d8-d9}
 800902c:	bd38      	pop	{r3, r4, r5, pc}
 800902e:	dd04      	ble.n	800903a <__ieee754_asinf+0x3a>
 8009030:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009034:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009038:	e7f6      	b.n	8009028 <__ieee754_asinf+0x28>
 800903a:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800903e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8009042:	da0b      	bge.n	800905c <__ieee754_asinf+0x5c>
 8009044:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8009048:	da52      	bge.n	80090f0 <__ieee754_asinf+0xf0>
 800904a:	eddf 7a52 	vldr	s15, [pc, #328]	; 8009194 <__ieee754_asinf+0x194>
 800904e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009052:	eef4 7ae8 	vcmpe.f32	s15, s17
 8009056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800905a:	dce5      	bgt.n	8009028 <__ieee754_asinf+0x28>
 800905c:	f7ff ff2a 	bl	8008eb4 <fabsf>
 8009060:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8009064:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8009068:	ee20 8a08 	vmul.f32	s16, s0, s16
 800906c:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8009198 <__ieee754_asinf+0x198>
 8009070:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800919c <__ieee754_asinf+0x19c>
 8009074:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 80091a0 <__ieee754_asinf+0x1a0>
 8009078:	eea8 7a27 	vfma.f32	s14, s16, s15
 800907c:	eddf 7a49 	vldr	s15, [pc, #292]	; 80091a4 <__ieee754_asinf+0x1a4>
 8009080:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009084:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80091a8 <__ieee754_asinf+0x1a8>
 8009088:	eea7 7a88 	vfma.f32	s14, s15, s16
 800908c:	eddf 7a47 	vldr	s15, [pc, #284]	; 80091ac <__ieee754_asinf+0x1ac>
 8009090:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009094:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80091b0 <__ieee754_asinf+0x1b0>
 8009098:	eea7 9a88 	vfma.f32	s18, s15, s16
 800909c:	eddf 7a45 	vldr	s15, [pc, #276]	; 80091b4 <__ieee754_asinf+0x1b4>
 80090a0:	eee8 7a07 	vfma.f32	s15, s16, s14
 80090a4:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80091b8 <__ieee754_asinf+0x1b8>
 80090a8:	eea7 7a88 	vfma.f32	s14, s15, s16
 80090ac:	eddf 7a43 	vldr	s15, [pc, #268]	; 80091bc <__ieee754_asinf+0x1bc>
 80090b0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80090b4:	eeb0 0a48 	vmov.f32	s0, s16
 80090b8:	eee7 8a88 	vfma.f32	s17, s15, s16
 80090bc:	f000 f9c2 	bl	8009444 <__ieee754_sqrtf>
 80090c0:	4b3f      	ldr	r3, [pc, #252]	; (80091c0 <__ieee754_asinf+0x1c0>)
 80090c2:	ee29 9a08 	vmul.f32	s18, s18, s16
 80090c6:	429c      	cmp	r4, r3
 80090c8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80090cc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80090d0:	dd3d      	ble.n	800914e <__ieee754_asinf+0x14e>
 80090d2:	eea0 0a06 	vfma.f32	s0, s0, s12
 80090d6:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80091c4 <__ieee754_asinf+0x1c4>
 80090da:	eee0 7a26 	vfma.f32	s15, s0, s13
 80090de:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8009190 <__ieee754_asinf+0x190>
 80090e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80090e6:	2d00      	cmp	r5, #0
 80090e8:	bfd8      	it	le
 80090ea:	eeb1 0a40 	vnegle.f32	s0, s0
 80090ee:	e79b      	b.n	8009028 <__ieee754_asinf+0x28>
 80090f0:	ee60 7a00 	vmul.f32	s15, s0, s0
 80090f4:	eddf 6a28 	vldr	s13, [pc, #160]	; 8009198 <__ieee754_asinf+0x198>
 80090f8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800919c <__ieee754_asinf+0x19c>
 80090fc:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80091b0 <__ieee754_asinf+0x1b0>
 8009100:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8009104:	eddf 6a27 	vldr	s13, [pc, #156]	; 80091a4 <__ieee754_asinf+0x1a4>
 8009108:	eee7 6a27 	vfma.f32	s13, s14, s15
 800910c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80091a8 <__ieee754_asinf+0x1a8>
 8009110:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009114:	eddf 6a25 	vldr	s13, [pc, #148]	; 80091ac <__ieee754_asinf+0x1ac>
 8009118:	eee7 6a27 	vfma.f32	s13, s14, s15
 800911c:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80091a0 <__ieee754_asinf+0x1a0>
 8009120:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009124:	eddf 6a23 	vldr	s13, [pc, #140]	; 80091b4 <__ieee754_asinf+0x1b4>
 8009128:	eee7 6a86 	vfma.f32	s13, s15, s12
 800912c:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80091b8 <__ieee754_asinf+0x1b8>
 8009130:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8009134:	eddf 6a21 	vldr	s13, [pc, #132]	; 80091bc <__ieee754_asinf+0x1bc>
 8009138:	eee6 6a27 	vfma.f32	s13, s12, s15
 800913c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009140:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8009144:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8009148:	eea0 0a27 	vfma.f32	s0, s0, s15
 800914c:	e76c      	b.n	8009028 <__ieee754_asinf+0x28>
 800914e:	ee10 3a10 	vmov	r3, s0
 8009152:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009156:	f023 030f 	bic.w	r3, r3, #15
 800915a:	ee07 3a10 	vmov	s14, r3
 800915e:	eea7 8a47 	vfms.f32	s16, s14, s14
 8009162:	ee70 7a07 	vadd.f32	s15, s0, s14
 8009166:	ee30 0a00 	vadd.f32	s0, s0, s0
 800916a:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800916e:	eddf 7a07 	vldr	s15, [pc, #28]	; 800918c <__ieee754_asinf+0x18c>
 8009172:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8009176:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800917a:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80091c8 <__ieee754_asinf+0x1c8>
 800917e:	eeb0 6a40 	vmov.f32	s12, s0
 8009182:	eea7 6a66 	vfms.f32	s12, s14, s13
 8009186:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800918a:	e7aa      	b.n	80090e2 <__ieee754_asinf+0xe2>
 800918c:	b33bbd2e 	.word	0xb33bbd2e
 8009190:	3fc90fdb 	.word	0x3fc90fdb
 8009194:	7149f2ca 	.word	0x7149f2ca
 8009198:	3811ef08 	.word	0x3811ef08
 800919c:	3a4f7f04 	.word	0x3a4f7f04
 80091a0:	3e2aaaab 	.word	0x3e2aaaab
 80091a4:	bd241146 	.word	0xbd241146
 80091a8:	3e4e0aa8 	.word	0x3e4e0aa8
 80091ac:	bea6b090 	.word	0xbea6b090
 80091b0:	3d9dc62e 	.word	0x3d9dc62e
 80091b4:	bf303361 	.word	0xbf303361
 80091b8:	4001572d 	.word	0x4001572d
 80091bc:	c019d139 	.word	0xc019d139
 80091c0:	3f799999 	.word	0x3f799999
 80091c4:	333bbd2e 	.word	0x333bbd2e
 80091c8:	3f490fdb 	.word	0x3f490fdb

080091cc <__ieee754_rem_pio2f>:
 80091cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091ce:	ee10 6a10 	vmov	r6, s0
 80091d2:	4b8e      	ldr	r3, [pc, #568]	; (800940c <__ieee754_rem_pio2f+0x240>)
 80091d4:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80091d8:	429d      	cmp	r5, r3
 80091da:	b087      	sub	sp, #28
 80091dc:	eef0 7a40 	vmov.f32	s15, s0
 80091e0:	4604      	mov	r4, r0
 80091e2:	dc05      	bgt.n	80091f0 <__ieee754_rem_pio2f+0x24>
 80091e4:	2300      	movs	r3, #0
 80091e6:	ed80 0a00 	vstr	s0, [r0]
 80091ea:	6043      	str	r3, [r0, #4]
 80091ec:	2000      	movs	r0, #0
 80091ee:	e01a      	b.n	8009226 <__ieee754_rem_pio2f+0x5a>
 80091f0:	4b87      	ldr	r3, [pc, #540]	; (8009410 <__ieee754_rem_pio2f+0x244>)
 80091f2:	429d      	cmp	r5, r3
 80091f4:	dc46      	bgt.n	8009284 <__ieee754_rem_pio2f+0xb8>
 80091f6:	2e00      	cmp	r6, #0
 80091f8:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8009414 <__ieee754_rem_pio2f+0x248>
 80091fc:	4b86      	ldr	r3, [pc, #536]	; (8009418 <__ieee754_rem_pio2f+0x24c>)
 80091fe:	f025 050f 	bic.w	r5, r5, #15
 8009202:	dd1f      	ble.n	8009244 <__ieee754_rem_pio2f+0x78>
 8009204:	429d      	cmp	r5, r3
 8009206:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800920a:	d00e      	beq.n	800922a <__ieee754_rem_pio2f+0x5e>
 800920c:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800941c <__ieee754_rem_pio2f+0x250>
 8009210:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8009214:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009218:	ed80 0a00 	vstr	s0, [r0]
 800921c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009220:	2001      	movs	r0, #1
 8009222:	edc4 7a01 	vstr	s15, [r4, #4]
 8009226:	b007      	add	sp, #28
 8009228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800922a:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8009420 <__ieee754_rem_pio2f+0x254>
 800922e:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8009424 <__ieee754_rem_pio2f+0x258>
 8009232:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009236:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800923a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800923e:	edc0 6a00 	vstr	s13, [r0]
 8009242:	e7eb      	b.n	800921c <__ieee754_rem_pio2f+0x50>
 8009244:	429d      	cmp	r5, r3
 8009246:	ee77 7a80 	vadd.f32	s15, s15, s0
 800924a:	d00e      	beq.n	800926a <__ieee754_rem_pio2f+0x9e>
 800924c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800941c <__ieee754_rem_pio2f+0x250>
 8009250:	ee37 0a87 	vadd.f32	s0, s15, s14
 8009254:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009258:	ed80 0a00 	vstr	s0, [r0]
 800925c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009260:	f04f 30ff 	mov.w	r0, #4294967295
 8009264:	edc4 7a01 	vstr	s15, [r4, #4]
 8009268:	e7dd      	b.n	8009226 <__ieee754_rem_pio2f+0x5a>
 800926a:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8009420 <__ieee754_rem_pio2f+0x254>
 800926e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8009424 <__ieee754_rem_pio2f+0x258>
 8009272:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009276:	ee77 6a87 	vadd.f32	s13, s15, s14
 800927a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800927e:	edc0 6a00 	vstr	s13, [r0]
 8009282:	e7eb      	b.n	800925c <__ieee754_rem_pio2f+0x90>
 8009284:	4b68      	ldr	r3, [pc, #416]	; (8009428 <__ieee754_rem_pio2f+0x25c>)
 8009286:	429d      	cmp	r5, r3
 8009288:	dc72      	bgt.n	8009370 <__ieee754_rem_pio2f+0x1a4>
 800928a:	f7ff fe13 	bl	8008eb4 <fabsf>
 800928e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800942c <__ieee754_rem_pio2f+0x260>
 8009292:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009296:	eee0 7a07 	vfma.f32	s15, s0, s14
 800929a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800929e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092a2:	ee17 0a90 	vmov	r0, s15
 80092a6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8009414 <__ieee754_rem_pio2f+0x248>
 80092aa:	eea7 0a67 	vfms.f32	s0, s14, s15
 80092ae:	281f      	cmp	r0, #31
 80092b0:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800941c <__ieee754_rem_pio2f+0x250>
 80092b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092b8:	eeb1 6a47 	vneg.f32	s12, s14
 80092bc:	ee70 6a67 	vsub.f32	s13, s0, s15
 80092c0:	ee16 2a90 	vmov	r2, s13
 80092c4:	dc1c      	bgt.n	8009300 <__ieee754_rem_pio2f+0x134>
 80092c6:	495a      	ldr	r1, [pc, #360]	; (8009430 <__ieee754_rem_pio2f+0x264>)
 80092c8:	1e47      	subs	r7, r0, #1
 80092ca:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80092ce:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80092d2:	428b      	cmp	r3, r1
 80092d4:	d014      	beq.n	8009300 <__ieee754_rem_pio2f+0x134>
 80092d6:	6022      	str	r2, [r4, #0]
 80092d8:	ed94 7a00 	vldr	s14, [r4]
 80092dc:	ee30 0a47 	vsub.f32	s0, s0, s14
 80092e0:	2e00      	cmp	r6, #0
 80092e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80092e6:	ed84 0a01 	vstr	s0, [r4, #4]
 80092ea:	da9c      	bge.n	8009226 <__ieee754_rem_pio2f+0x5a>
 80092ec:	eeb1 7a47 	vneg.f32	s14, s14
 80092f0:	eeb1 0a40 	vneg.f32	s0, s0
 80092f4:	ed84 7a00 	vstr	s14, [r4]
 80092f8:	ed84 0a01 	vstr	s0, [r4, #4]
 80092fc:	4240      	negs	r0, r0
 80092fe:	e792      	b.n	8009226 <__ieee754_rem_pio2f+0x5a>
 8009300:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009304:	15eb      	asrs	r3, r5, #23
 8009306:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800930a:	2d08      	cmp	r5, #8
 800930c:	dde3      	ble.n	80092d6 <__ieee754_rem_pio2f+0x10a>
 800930e:	eddf 7a44 	vldr	s15, [pc, #272]	; 8009420 <__ieee754_rem_pio2f+0x254>
 8009312:	eddf 5a44 	vldr	s11, [pc, #272]	; 8009424 <__ieee754_rem_pio2f+0x258>
 8009316:	eef0 6a40 	vmov.f32	s13, s0
 800931a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800931e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8009322:	eea6 0a27 	vfma.f32	s0, s12, s15
 8009326:	eef0 7a40 	vmov.f32	s15, s0
 800932a:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800932e:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8009332:	ee15 2a90 	vmov	r2, s11
 8009336:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800933a:	1a5b      	subs	r3, r3, r1
 800933c:	2b19      	cmp	r3, #25
 800933e:	dc04      	bgt.n	800934a <__ieee754_rem_pio2f+0x17e>
 8009340:	edc4 5a00 	vstr	s11, [r4]
 8009344:	eeb0 0a66 	vmov.f32	s0, s13
 8009348:	e7c6      	b.n	80092d8 <__ieee754_rem_pio2f+0x10c>
 800934a:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8009434 <__ieee754_rem_pio2f+0x268>
 800934e:	eeb0 0a66 	vmov.f32	s0, s13
 8009352:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009356:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800935a:	eddf 6a37 	vldr	s13, [pc, #220]	; 8009438 <__ieee754_rem_pio2f+0x26c>
 800935e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009362:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009366:	ee30 7a67 	vsub.f32	s14, s0, s15
 800936a:	ed84 7a00 	vstr	s14, [r4]
 800936e:	e7b3      	b.n	80092d8 <__ieee754_rem_pio2f+0x10c>
 8009370:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009374:	db06      	blt.n	8009384 <__ieee754_rem_pio2f+0x1b8>
 8009376:	ee70 7a40 	vsub.f32	s15, s0, s0
 800937a:	edc0 7a01 	vstr	s15, [r0, #4]
 800937e:	edc0 7a00 	vstr	s15, [r0]
 8009382:	e733      	b.n	80091ec <__ieee754_rem_pio2f+0x20>
 8009384:	15ea      	asrs	r2, r5, #23
 8009386:	3a86      	subs	r2, #134	; 0x86
 8009388:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800938c:	ee07 3a90 	vmov	s15, r3
 8009390:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009394:	eddf 6a29 	vldr	s13, [pc, #164]	; 800943c <__ieee754_rem_pio2f+0x270>
 8009398:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800939c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093a0:	ed8d 7a03 	vstr	s14, [sp, #12]
 80093a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80093a8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80093ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80093b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093b4:	ed8d 7a04 	vstr	s14, [sp, #16]
 80093b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80093bc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80093c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c4:	edcd 7a05 	vstr	s15, [sp, #20]
 80093c8:	d11e      	bne.n	8009408 <__ieee754_rem_pio2f+0x23c>
 80093ca:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80093ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093d2:	bf14      	ite	ne
 80093d4:	2302      	movne	r3, #2
 80093d6:	2301      	moveq	r3, #1
 80093d8:	4919      	ldr	r1, [pc, #100]	; (8009440 <__ieee754_rem_pio2f+0x274>)
 80093da:	9101      	str	r1, [sp, #4]
 80093dc:	2102      	movs	r1, #2
 80093de:	9100      	str	r1, [sp, #0]
 80093e0:	a803      	add	r0, sp, #12
 80093e2:	4621      	mov	r1, r4
 80093e4:	f000 f892 	bl	800950c <__kernel_rem_pio2f>
 80093e8:	2e00      	cmp	r6, #0
 80093ea:	f6bf af1c 	bge.w	8009226 <__ieee754_rem_pio2f+0x5a>
 80093ee:	edd4 7a00 	vldr	s15, [r4]
 80093f2:	eef1 7a67 	vneg.f32	s15, s15
 80093f6:	edc4 7a00 	vstr	s15, [r4]
 80093fa:	edd4 7a01 	vldr	s15, [r4, #4]
 80093fe:	eef1 7a67 	vneg.f32	s15, s15
 8009402:	edc4 7a01 	vstr	s15, [r4, #4]
 8009406:	e779      	b.n	80092fc <__ieee754_rem_pio2f+0x130>
 8009408:	2303      	movs	r3, #3
 800940a:	e7e5      	b.n	80093d8 <__ieee754_rem_pio2f+0x20c>
 800940c:	3f490fd8 	.word	0x3f490fd8
 8009410:	4016cbe3 	.word	0x4016cbe3
 8009414:	3fc90f80 	.word	0x3fc90f80
 8009418:	3fc90fd0 	.word	0x3fc90fd0
 800941c:	37354443 	.word	0x37354443
 8009420:	37354400 	.word	0x37354400
 8009424:	2e85a308 	.word	0x2e85a308
 8009428:	43490f80 	.word	0x43490f80
 800942c:	3f22f984 	.word	0x3f22f984
 8009430:	0800a27c 	.word	0x0800a27c
 8009434:	2e85a300 	.word	0x2e85a300
 8009438:	248d3132 	.word	0x248d3132
 800943c:	43800000 	.word	0x43800000
 8009440:	0800a2fc 	.word	0x0800a2fc

08009444 <__ieee754_sqrtf>:
 8009444:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009448:	4770      	bx	lr
	...

0800944c <__kernel_cosf>:
 800944c:	ee10 3a10 	vmov	r3, s0
 8009450:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009454:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8009458:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800945c:	da05      	bge.n	800946a <__kernel_cosf+0x1e>
 800945e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009462:	ee17 2a90 	vmov	r2, s15
 8009466:	2a00      	cmp	r2, #0
 8009468:	d03d      	beq.n	80094e6 <__kernel_cosf+0x9a>
 800946a:	ee60 5a00 	vmul.f32	s11, s0, s0
 800946e:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80094ec <__kernel_cosf+0xa0>
 8009472:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80094f0 <__kernel_cosf+0xa4>
 8009476:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80094f4 <__kernel_cosf+0xa8>
 800947a:	4a1f      	ldr	r2, [pc, #124]	; (80094f8 <__kernel_cosf+0xac>)
 800947c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009480:	4293      	cmp	r3, r2
 8009482:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80094fc <__kernel_cosf+0xb0>
 8009486:	eee7 7a25 	vfma.f32	s15, s14, s11
 800948a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8009500 <__kernel_cosf+0xb4>
 800948e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8009492:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8009504 <__kernel_cosf+0xb8>
 8009496:	eee7 7a25 	vfma.f32	s15, s14, s11
 800949a:	eeb0 7a66 	vmov.f32	s14, s13
 800949e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80094a2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80094a6:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80094aa:	ee67 6a25 	vmul.f32	s13, s14, s11
 80094ae:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80094b2:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80094b6:	dc04      	bgt.n	80094c2 <__kernel_cosf+0x76>
 80094b8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80094bc:	ee36 0a47 	vsub.f32	s0, s12, s14
 80094c0:	4770      	bx	lr
 80094c2:	4a11      	ldr	r2, [pc, #68]	; (8009508 <__kernel_cosf+0xbc>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	bfda      	itte	le
 80094c8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80094cc:	ee06 3a90 	vmovle	s13, r3
 80094d0:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80094d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80094d8:	ee36 0a66 	vsub.f32	s0, s12, s13
 80094dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80094e0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80094e4:	4770      	bx	lr
 80094e6:	eeb0 0a46 	vmov.f32	s0, s12
 80094ea:	4770      	bx	lr
 80094ec:	ad47d74e 	.word	0xad47d74e
 80094f0:	310f74f6 	.word	0x310f74f6
 80094f4:	3d2aaaab 	.word	0x3d2aaaab
 80094f8:	3e999999 	.word	0x3e999999
 80094fc:	b493f27c 	.word	0xb493f27c
 8009500:	37d00d01 	.word	0x37d00d01
 8009504:	bab60b61 	.word	0xbab60b61
 8009508:	3f480000 	.word	0x3f480000

0800950c <__kernel_rem_pio2f>:
 800950c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009510:	ed2d 8b04 	vpush	{d8-d9}
 8009514:	b0d9      	sub	sp, #356	; 0x164
 8009516:	4688      	mov	r8, r1
 8009518:	9002      	str	r0, [sp, #8]
 800951a:	49bb      	ldr	r1, [pc, #748]	; (8009808 <__kernel_rem_pio2f+0x2fc>)
 800951c:	9866      	ldr	r0, [sp, #408]	; 0x198
 800951e:	9301      	str	r3, [sp, #4]
 8009520:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8009524:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8009528:	1e59      	subs	r1, r3, #1
 800952a:	1d13      	adds	r3, r2, #4
 800952c:	db27      	blt.n	800957e <__kernel_rem_pio2f+0x72>
 800952e:	f1b2 0b03 	subs.w	fp, r2, #3
 8009532:	bf48      	it	mi
 8009534:	f102 0b04 	addmi.w	fp, r2, #4
 8009538:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800953c:	1c45      	adds	r5, r0, #1
 800953e:	00ec      	lsls	r4, r5, #3
 8009540:	1a47      	subs	r7, r0, r1
 8009542:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8009818 <__kernel_rem_pio2f+0x30c>
 8009546:	9403      	str	r4, [sp, #12]
 8009548:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800954c:	eb0a 0c01 	add.w	ip, sl, r1
 8009550:	ae1c      	add	r6, sp, #112	; 0x70
 8009552:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8009556:	2400      	movs	r4, #0
 8009558:	4564      	cmp	r4, ip
 800955a:	dd12      	ble.n	8009582 <__kernel_rem_pio2f+0x76>
 800955c:	9b01      	ldr	r3, [sp, #4]
 800955e:	ac1c      	add	r4, sp, #112	; 0x70
 8009560:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8009564:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8009568:	f04f 0c00 	mov.w	ip, #0
 800956c:	45d4      	cmp	ip, sl
 800956e:	dc27      	bgt.n	80095c0 <__kernel_rem_pio2f+0xb4>
 8009570:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009574:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8009818 <__kernel_rem_pio2f+0x30c>
 8009578:	4627      	mov	r7, r4
 800957a:	2600      	movs	r6, #0
 800957c:	e016      	b.n	80095ac <__kernel_rem_pio2f+0xa0>
 800957e:	2000      	movs	r0, #0
 8009580:	e7dc      	b.n	800953c <__kernel_rem_pio2f+0x30>
 8009582:	42e7      	cmn	r7, r4
 8009584:	bf5d      	ittte	pl
 8009586:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800958a:	ee07 3a90 	vmovpl	s15, r3
 800958e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009592:	eef0 7a47 	vmovmi.f32	s15, s14
 8009596:	ece6 7a01 	vstmia	r6!, {s15}
 800959a:	3401      	adds	r4, #1
 800959c:	e7dc      	b.n	8009558 <__kernel_rem_pio2f+0x4c>
 800959e:	ecf9 6a01 	vldmia	r9!, {s13}
 80095a2:	ed97 7a00 	vldr	s14, [r7]
 80095a6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80095aa:	3601      	adds	r6, #1
 80095ac:	428e      	cmp	r6, r1
 80095ae:	f1a7 0704 	sub.w	r7, r7, #4
 80095b2:	ddf4      	ble.n	800959e <__kernel_rem_pio2f+0x92>
 80095b4:	eceb 7a01 	vstmia	fp!, {s15}
 80095b8:	f10c 0c01 	add.w	ip, ip, #1
 80095bc:	3404      	adds	r4, #4
 80095be:	e7d5      	b.n	800956c <__kernel_rem_pio2f+0x60>
 80095c0:	ab08      	add	r3, sp, #32
 80095c2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80095c6:	eddf 8a93 	vldr	s17, [pc, #588]	; 8009814 <__kernel_rem_pio2f+0x308>
 80095ca:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8009810 <__kernel_rem_pio2f+0x304>
 80095ce:	9304      	str	r3, [sp, #16]
 80095d0:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80095d4:	4656      	mov	r6, sl
 80095d6:	00b3      	lsls	r3, r6, #2
 80095d8:	9305      	str	r3, [sp, #20]
 80095da:	ab58      	add	r3, sp, #352	; 0x160
 80095dc:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80095e0:	ac08      	add	r4, sp, #32
 80095e2:	ab44      	add	r3, sp, #272	; 0x110
 80095e4:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80095e8:	46a4      	mov	ip, r4
 80095ea:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80095ee:	4637      	mov	r7, r6
 80095f0:	2f00      	cmp	r7, #0
 80095f2:	f1a0 0004 	sub.w	r0, r0, #4
 80095f6:	dc4f      	bgt.n	8009698 <__kernel_rem_pio2f+0x18c>
 80095f8:	4628      	mov	r0, r5
 80095fa:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80095fe:	f000 fb6b 	bl	8009cd8 <scalbnf>
 8009602:	eeb0 8a40 	vmov.f32	s16, s0
 8009606:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800960a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800960e:	f000 fb1b 	bl	8009c48 <floorf>
 8009612:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8009616:	eea0 8a67 	vfms.f32	s16, s0, s15
 800961a:	2d00      	cmp	r5, #0
 800961c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8009620:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8009624:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8009628:	ee17 9a90 	vmov	r9, s15
 800962c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009630:	dd44      	ble.n	80096bc <__kernel_rem_pio2f+0x1b0>
 8009632:	f106 3cff 	add.w	ip, r6, #4294967295
 8009636:	ab08      	add	r3, sp, #32
 8009638:	f1c5 0e08 	rsb	lr, r5, #8
 800963c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8009640:	fa47 f00e 	asr.w	r0, r7, lr
 8009644:	4481      	add	r9, r0
 8009646:	fa00 f00e 	lsl.w	r0, r0, lr
 800964a:	1a3f      	subs	r7, r7, r0
 800964c:	f1c5 0007 	rsb	r0, r5, #7
 8009650:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8009654:	4107      	asrs	r7, r0
 8009656:	2f00      	cmp	r7, #0
 8009658:	dd3f      	ble.n	80096da <__kernel_rem_pio2f+0x1ce>
 800965a:	f04f 0e00 	mov.w	lr, #0
 800965e:	f109 0901 	add.w	r9, r9, #1
 8009662:	4673      	mov	r3, lr
 8009664:	4576      	cmp	r6, lr
 8009666:	dc6b      	bgt.n	8009740 <__kernel_rem_pio2f+0x234>
 8009668:	2d00      	cmp	r5, #0
 800966a:	dd04      	ble.n	8009676 <__kernel_rem_pio2f+0x16a>
 800966c:	2d01      	cmp	r5, #1
 800966e:	d078      	beq.n	8009762 <__kernel_rem_pio2f+0x256>
 8009670:	2d02      	cmp	r5, #2
 8009672:	f000 8081 	beq.w	8009778 <__kernel_rem_pio2f+0x26c>
 8009676:	2f02      	cmp	r7, #2
 8009678:	d12f      	bne.n	80096da <__kernel_rem_pio2f+0x1ce>
 800967a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800967e:	ee30 8a48 	vsub.f32	s16, s0, s16
 8009682:	b353      	cbz	r3, 80096da <__kernel_rem_pio2f+0x1ce>
 8009684:	4628      	mov	r0, r5
 8009686:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800968a:	f000 fb25 	bl	8009cd8 <scalbnf>
 800968e:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8009692:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009696:	e020      	b.n	80096da <__kernel_rem_pio2f+0x1ce>
 8009698:	ee60 7a28 	vmul.f32	s15, s0, s17
 800969c:	3f01      	subs	r7, #1
 800969e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80096a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80096a6:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80096aa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80096ae:	ecac 0a01 	vstmia	ip!, {s0}
 80096b2:	ed90 0a00 	vldr	s0, [r0]
 80096b6:	ee37 0a80 	vadd.f32	s0, s15, s0
 80096ba:	e799      	b.n	80095f0 <__kernel_rem_pio2f+0xe4>
 80096bc:	d105      	bne.n	80096ca <__kernel_rem_pio2f+0x1be>
 80096be:	1e70      	subs	r0, r6, #1
 80096c0:	ab08      	add	r3, sp, #32
 80096c2:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80096c6:	11ff      	asrs	r7, r7, #7
 80096c8:	e7c5      	b.n	8009656 <__kernel_rem_pio2f+0x14a>
 80096ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80096ce:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80096d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d6:	da31      	bge.n	800973c <__kernel_rem_pio2f+0x230>
 80096d8:	2700      	movs	r7, #0
 80096da:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80096de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096e2:	f040 809b 	bne.w	800981c <__kernel_rem_pio2f+0x310>
 80096e6:	1e74      	subs	r4, r6, #1
 80096e8:	46a4      	mov	ip, r4
 80096ea:	2000      	movs	r0, #0
 80096ec:	45d4      	cmp	ip, sl
 80096ee:	da4a      	bge.n	8009786 <__kernel_rem_pio2f+0x27a>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d07a      	beq.n	80097ea <__kernel_rem_pio2f+0x2de>
 80096f4:	ab08      	add	r3, sp, #32
 80096f6:	3d08      	subs	r5, #8
 80096f8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f000 8081 	beq.w	8009804 <__kernel_rem_pio2f+0x2f8>
 8009702:	4628      	mov	r0, r5
 8009704:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009708:	00a5      	lsls	r5, r4, #2
 800970a:	f000 fae5 	bl	8009cd8 <scalbnf>
 800970e:	aa44      	add	r2, sp, #272	; 0x110
 8009710:	1d2b      	adds	r3, r5, #4
 8009712:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8009814 <__kernel_rem_pio2f+0x308>
 8009716:	18d1      	adds	r1, r2, r3
 8009718:	4622      	mov	r2, r4
 800971a:	2a00      	cmp	r2, #0
 800971c:	f280 80ae 	bge.w	800987c <__kernel_rem_pio2f+0x370>
 8009720:	4622      	mov	r2, r4
 8009722:	2a00      	cmp	r2, #0
 8009724:	f2c0 80cc 	blt.w	80098c0 <__kernel_rem_pio2f+0x3b4>
 8009728:	a944      	add	r1, sp, #272	; 0x110
 800972a:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800972e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800980c <__kernel_rem_pio2f+0x300>
 8009732:	eddf 7a39 	vldr	s15, [pc, #228]	; 8009818 <__kernel_rem_pio2f+0x30c>
 8009736:	2000      	movs	r0, #0
 8009738:	1aa1      	subs	r1, r4, r2
 800973a:	e0b6      	b.n	80098aa <__kernel_rem_pio2f+0x39e>
 800973c:	2702      	movs	r7, #2
 800973e:	e78c      	b.n	800965a <__kernel_rem_pio2f+0x14e>
 8009740:	6820      	ldr	r0, [r4, #0]
 8009742:	b94b      	cbnz	r3, 8009758 <__kernel_rem_pio2f+0x24c>
 8009744:	b118      	cbz	r0, 800974e <__kernel_rem_pio2f+0x242>
 8009746:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800974a:	6020      	str	r0, [r4, #0]
 800974c:	2001      	movs	r0, #1
 800974e:	f10e 0e01 	add.w	lr, lr, #1
 8009752:	3404      	adds	r4, #4
 8009754:	4603      	mov	r3, r0
 8009756:	e785      	b.n	8009664 <__kernel_rem_pio2f+0x158>
 8009758:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800975c:	6020      	str	r0, [r4, #0]
 800975e:	4618      	mov	r0, r3
 8009760:	e7f5      	b.n	800974e <__kernel_rem_pio2f+0x242>
 8009762:	1e74      	subs	r4, r6, #1
 8009764:	a808      	add	r0, sp, #32
 8009766:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800976a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800976e:	f10d 0c20 	add.w	ip, sp, #32
 8009772:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8009776:	e77e      	b.n	8009676 <__kernel_rem_pio2f+0x16a>
 8009778:	1e74      	subs	r4, r6, #1
 800977a:	a808      	add	r0, sp, #32
 800977c:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8009780:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8009784:	e7f3      	b.n	800976e <__kernel_rem_pio2f+0x262>
 8009786:	ab08      	add	r3, sp, #32
 8009788:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800978c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009790:	4318      	orrs	r0, r3
 8009792:	e7ab      	b.n	80096ec <__kernel_rem_pio2f+0x1e0>
 8009794:	f10c 0c01 	add.w	ip, ip, #1
 8009798:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800979c:	2c00      	cmp	r4, #0
 800979e:	d0f9      	beq.n	8009794 <__kernel_rem_pio2f+0x288>
 80097a0:	9b05      	ldr	r3, [sp, #20]
 80097a2:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80097a6:	eb0d 0003 	add.w	r0, sp, r3
 80097aa:	9b01      	ldr	r3, [sp, #4]
 80097ac:	18f4      	adds	r4, r6, r3
 80097ae:	ab1c      	add	r3, sp, #112	; 0x70
 80097b0:	1c77      	adds	r7, r6, #1
 80097b2:	384c      	subs	r0, #76	; 0x4c
 80097b4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80097b8:	4466      	add	r6, ip
 80097ba:	42be      	cmp	r6, r7
 80097bc:	f6ff af0b 	blt.w	80095d6 <__kernel_rem_pio2f+0xca>
 80097c0:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80097c4:	f8dd e008 	ldr.w	lr, [sp, #8]
 80097c8:	ee07 3a90 	vmov	s15, r3
 80097cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097d0:	f04f 0c00 	mov.w	ip, #0
 80097d4:	ece4 7a01 	vstmia	r4!, {s15}
 80097d8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8009818 <__kernel_rem_pio2f+0x30c>
 80097dc:	46a1      	mov	r9, r4
 80097de:	458c      	cmp	ip, r1
 80097e0:	dd07      	ble.n	80097f2 <__kernel_rem_pio2f+0x2e6>
 80097e2:	ece0 7a01 	vstmia	r0!, {s15}
 80097e6:	3701      	adds	r7, #1
 80097e8:	e7e7      	b.n	80097ba <__kernel_rem_pio2f+0x2ae>
 80097ea:	9804      	ldr	r0, [sp, #16]
 80097ec:	f04f 0c01 	mov.w	ip, #1
 80097f0:	e7d2      	b.n	8009798 <__kernel_rem_pio2f+0x28c>
 80097f2:	ecfe 6a01 	vldmia	lr!, {s13}
 80097f6:	ed39 7a01 	vldmdb	r9!, {s14}
 80097fa:	f10c 0c01 	add.w	ip, ip, #1
 80097fe:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009802:	e7ec      	b.n	80097de <__kernel_rem_pio2f+0x2d2>
 8009804:	3c01      	subs	r4, #1
 8009806:	e775      	b.n	80096f4 <__kernel_rem_pio2f+0x1e8>
 8009808:	0800a640 	.word	0x0800a640
 800980c:	0800a614 	.word	0x0800a614
 8009810:	43800000 	.word	0x43800000
 8009814:	3b800000 	.word	0x3b800000
 8009818:	00000000 	.word	0x00000000
 800981c:	9b03      	ldr	r3, [sp, #12]
 800981e:	eeb0 0a48 	vmov.f32	s0, s16
 8009822:	1a98      	subs	r0, r3, r2
 8009824:	f000 fa58 	bl	8009cd8 <scalbnf>
 8009828:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8009810 <__kernel_rem_pio2f+0x304>
 800982c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009834:	db19      	blt.n	800986a <__kernel_rem_pio2f+0x35e>
 8009836:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8009814 <__kernel_rem_pio2f+0x308>
 800983a:	ee60 7a27 	vmul.f32	s15, s0, s15
 800983e:	aa08      	add	r2, sp, #32
 8009840:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009844:	1c74      	adds	r4, r6, #1
 8009846:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800984a:	3508      	adds	r5, #8
 800984c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8009850:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009854:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009858:	ee10 3a10 	vmov	r3, s0
 800985c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8009860:	ee17 3a90 	vmov	r3, s15
 8009864:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8009868:	e74b      	b.n	8009702 <__kernel_rem_pio2f+0x1f6>
 800986a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800986e:	aa08      	add	r2, sp, #32
 8009870:	ee10 3a10 	vmov	r3, s0
 8009874:	4634      	mov	r4, r6
 8009876:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800987a:	e742      	b.n	8009702 <__kernel_rem_pio2f+0x1f6>
 800987c:	a808      	add	r0, sp, #32
 800987e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8009882:	9001      	str	r0, [sp, #4]
 8009884:	ee07 0a90 	vmov	s15, r0
 8009888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800988c:	3a01      	subs	r2, #1
 800988e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009892:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009896:	ed61 7a01 	vstmdb	r1!, {s15}
 800989a:	e73e      	b.n	800971a <__kernel_rem_pio2f+0x20e>
 800989c:	ecfc 6a01 	vldmia	ip!, {s13}
 80098a0:	ecb6 7a01 	vldmia	r6!, {s14}
 80098a4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80098a8:	3001      	adds	r0, #1
 80098aa:	4550      	cmp	r0, sl
 80098ac:	dc01      	bgt.n	80098b2 <__kernel_rem_pio2f+0x3a6>
 80098ae:	4288      	cmp	r0, r1
 80098b0:	ddf4      	ble.n	800989c <__kernel_rem_pio2f+0x390>
 80098b2:	a858      	add	r0, sp, #352	; 0x160
 80098b4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80098b8:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80098bc:	3a01      	subs	r2, #1
 80098be:	e730      	b.n	8009722 <__kernel_rem_pio2f+0x216>
 80098c0:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80098c2:	2a02      	cmp	r2, #2
 80098c4:	dc09      	bgt.n	80098da <__kernel_rem_pio2f+0x3ce>
 80098c6:	2a00      	cmp	r2, #0
 80098c8:	dc2a      	bgt.n	8009920 <__kernel_rem_pio2f+0x414>
 80098ca:	d043      	beq.n	8009954 <__kernel_rem_pio2f+0x448>
 80098cc:	f009 0007 	and.w	r0, r9, #7
 80098d0:	b059      	add	sp, #356	; 0x164
 80098d2:	ecbd 8b04 	vpop	{d8-d9}
 80098d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098da:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80098dc:	2b03      	cmp	r3, #3
 80098de:	d1f5      	bne.n	80098cc <__kernel_rem_pio2f+0x3c0>
 80098e0:	ab30      	add	r3, sp, #192	; 0xc0
 80098e2:	442b      	add	r3, r5
 80098e4:	461a      	mov	r2, r3
 80098e6:	4619      	mov	r1, r3
 80098e8:	4620      	mov	r0, r4
 80098ea:	2800      	cmp	r0, #0
 80098ec:	f1a1 0104 	sub.w	r1, r1, #4
 80098f0:	dc51      	bgt.n	8009996 <__kernel_rem_pio2f+0x48a>
 80098f2:	4621      	mov	r1, r4
 80098f4:	2901      	cmp	r1, #1
 80098f6:	f1a2 0204 	sub.w	r2, r2, #4
 80098fa:	dc5c      	bgt.n	80099b6 <__kernel_rem_pio2f+0x4aa>
 80098fc:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8009818 <__kernel_rem_pio2f+0x30c>
 8009900:	3304      	adds	r3, #4
 8009902:	2c01      	cmp	r4, #1
 8009904:	dc67      	bgt.n	80099d6 <__kernel_rem_pio2f+0x4ca>
 8009906:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800990a:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800990e:	2f00      	cmp	r7, #0
 8009910:	d167      	bne.n	80099e2 <__kernel_rem_pio2f+0x4d6>
 8009912:	edc8 6a00 	vstr	s13, [r8]
 8009916:	ed88 7a01 	vstr	s14, [r8, #4]
 800991a:	edc8 7a02 	vstr	s15, [r8, #8]
 800991e:	e7d5      	b.n	80098cc <__kernel_rem_pio2f+0x3c0>
 8009920:	aa30      	add	r2, sp, #192	; 0xc0
 8009922:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8009818 <__kernel_rem_pio2f+0x30c>
 8009926:	4413      	add	r3, r2
 8009928:	4622      	mov	r2, r4
 800992a:	2a00      	cmp	r2, #0
 800992c:	da24      	bge.n	8009978 <__kernel_rem_pio2f+0x46c>
 800992e:	b34f      	cbz	r7, 8009984 <__kernel_rem_pio2f+0x478>
 8009930:	eef1 7a47 	vneg.f32	s15, s14
 8009934:	edc8 7a00 	vstr	s15, [r8]
 8009938:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800993c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009940:	aa31      	add	r2, sp, #196	; 0xc4
 8009942:	2301      	movs	r3, #1
 8009944:	429c      	cmp	r4, r3
 8009946:	da20      	bge.n	800998a <__kernel_rem_pio2f+0x47e>
 8009948:	b10f      	cbz	r7, 800994e <__kernel_rem_pio2f+0x442>
 800994a:	eef1 7a67 	vneg.f32	s15, s15
 800994e:	edc8 7a01 	vstr	s15, [r8, #4]
 8009952:	e7bb      	b.n	80098cc <__kernel_rem_pio2f+0x3c0>
 8009954:	aa30      	add	r2, sp, #192	; 0xc0
 8009956:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8009818 <__kernel_rem_pio2f+0x30c>
 800995a:	4413      	add	r3, r2
 800995c:	2c00      	cmp	r4, #0
 800995e:	da05      	bge.n	800996c <__kernel_rem_pio2f+0x460>
 8009960:	b10f      	cbz	r7, 8009966 <__kernel_rem_pio2f+0x45a>
 8009962:	eef1 7a67 	vneg.f32	s15, s15
 8009966:	edc8 7a00 	vstr	s15, [r8]
 800996a:	e7af      	b.n	80098cc <__kernel_rem_pio2f+0x3c0>
 800996c:	ed33 7a01 	vldmdb	r3!, {s14}
 8009970:	3c01      	subs	r4, #1
 8009972:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009976:	e7f1      	b.n	800995c <__kernel_rem_pio2f+0x450>
 8009978:	ed73 7a01 	vldmdb	r3!, {s15}
 800997c:	3a01      	subs	r2, #1
 800997e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009982:	e7d2      	b.n	800992a <__kernel_rem_pio2f+0x41e>
 8009984:	eef0 7a47 	vmov.f32	s15, s14
 8009988:	e7d4      	b.n	8009934 <__kernel_rem_pio2f+0x428>
 800998a:	ecb2 7a01 	vldmia	r2!, {s14}
 800998e:	3301      	adds	r3, #1
 8009990:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009994:	e7d6      	b.n	8009944 <__kernel_rem_pio2f+0x438>
 8009996:	edd1 7a00 	vldr	s15, [r1]
 800999a:	edd1 6a01 	vldr	s13, [r1, #4]
 800999e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80099a2:	3801      	subs	r0, #1
 80099a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80099a8:	ed81 7a00 	vstr	s14, [r1]
 80099ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099b0:	edc1 7a01 	vstr	s15, [r1, #4]
 80099b4:	e799      	b.n	80098ea <__kernel_rem_pio2f+0x3de>
 80099b6:	edd2 7a00 	vldr	s15, [r2]
 80099ba:	edd2 6a01 	vldr	s13, [r2, #4]
 80099be:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80099c2:	3901      	subs	r1, #1
 80099c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80099c8:	ed82 7a00 	vstr	s14, [r2]
 80099cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099d0:	edc2 7a01 	vstr	s15, [r2, #4]
 80099d4:	e78e      	b.n	80098f4 <__kernel_rem_pio2f+0x3e8>
 80099d6:	ed33 7a01 	vldmdb	r3!, {s14}
 80099da:	3c01      	subs	r4, #1
 80099dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80099e0:	e78f      	b.n	8009902 <__kernel_rem_pio2f+0x3f6>
 80099e2:	eef1 6a66 	vneg.f32	s13, s13
 80099e6:	eeb1 7a47 	vneg.f32	s14, s14
 80099ea:	edc8 6a00 	vstr	s13, [r8]
 80099ee:	ed88 7a01 	vstr	s14, [r8, #4]
 80099f2:	eef1 7a67 	vneg.f32	s15, s15
 80099f6:	e790      	b.n	800991a <__kernel_rem_pio2f+0x40e>

080099f8 <__kernel_sinf>:
 80099f8:	ee10 3a10 	vmov	r3, s0
 80099fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009a00:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8009a04:	da04      	bge.n	8009a10 <__kernel_sinf+0x18>
 8009a06:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009a0a:	ee17 3a90 	vmov	r3, s15
 8009a0e:	b35b      	cbz	r3, 8009a68 <__kernel_sinf+0x70>
 8009a10:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009a14:	eddf 7a15 	vldr	s15, [pc, #84]	; 8009a6c <__kernel_sinf+0x74>
 8009a18:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8009a70 <__kernel_sinf+0x78>
 8009a1c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009a20:	eddf 7a14 	vldr	s15, [pc, #80]	; 8009a74 <__kernel_sinf+0x7c>
 8009a24:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009a28:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8009a78 <__kernel_sinf+0x80>
 8009a2c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009a30:	eddf 7a12 	vldr	s15, [pc, #72]	; 8009a7c <__kernel_sinf+0x84>
 8009a34:	ee60 6a07 	vmul.f32	s13, s0, s14
 8009a38:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009a3c:	b930      	cbnz	r0, 8009a4c <__kernel_sinf+0x54>
 8009a3e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8009a80 <__kernel_sinf+0x88>
 8009a42:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009a46:	eea6 0a26 	vfma.f32	s0, s12, s13
 8009a4a:	4770      	bx	lr
 8009a4c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009a50:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8009a54:	eee0 7a86 	vfma.f32	s15, s1, s12
 8009a58:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8009a5c:	eddf 7a09 	vldr	s15, [pc, #36]	; 8009a84 <__kernel_sinf+0x8c>
 8009a60:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8009a64:	ee30 0a60 	vsub.f32	s0, s0, s1
 8009a68:	4770      	bx	lr
 8009a6a:	bf00      	nop
 8009a6c:	2f2ec9d3 	.word	0x2f2ec9d3
 8009a70:	b2d72f34 	.word	0xb2d72f34
 8009a74:	3638ef1b 	.word	0x3638ef1b
 8009a78:	b9500d01 	.word	0xb9500d01
 8009a7c:	3c088889 	.word	0x3c088889
 8009a80:	be2aaaab 	.word	0xbe2aaaab
 8009a84:	3e2aaaab 	.word	0x3e2aaaab

08009a88 <__kernel_tanf>:
 8009a88:	b508      	push	{r3, lr}
 8009a8a:	ee10 3a10 	vmov	r3, s0
 8009a8e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009a92:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 8009a96:	eef0 7a40 	vmov.f32	s15, s0
 8009a9a:	da17      	bge.n	8009acc <__kernel_tanf+0x44>
 8009a9c:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8009aa0:	ee17 1a10 	vmov	r1, s14
 8009aa4:	bb41      	cbnz	r1, 8009af8 <__kernel_tanf+0x70>
 8009aa6:	1c43      	adds	r3, r0, #1
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	d108      	bne.n	8009abe <__kernel_tanf+0x36>
 8009aac:	f7ff fa02 	bl	8008eb4 <fabsf>
 8009ab0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009ab4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009ab8:	eeb0 0a67 	vmov.f32	s0, s15
 8009abc:	bd08      	pop	{r3, pc}
 8009abe:	2801      	cmp	r0, #1
 8009ac0:	d0fa      	beq.n	8009ab8 <__kernel_tanf+0x30>
 8009ac2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8009ac6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009aca:	e7f5      	b.n	8009ab8 <__kernel_tanf+0x30>
 8009acc:	494c      	ldr	r1, [pc, #304]	; (8009c00 <__kernel_tanf+0x178>)
 8009ace:	428a      	cmp	r2, r1
 8009ad0:	db12      	blt.n	8009af8 <__kernel_tanf+0x70>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	bfb8      	it	lt
 8009ad6:	eef1 7a40 	vneglt.f32	s15, s0
 8009ada:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8009c04 <__kernel_tanf+0x17c>
 8009ade:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009ae2:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8009c08 <__kernel_tanf+0x180>
 8009ae6:	bfb8      	it	lt
 8009ae8:	eef1 0a60 	vneglt.f32	s1, s1
 8009aec:	ee70 0a60 	vsub.f32	s1, s0, s1
 8009af0:	ee70 7aa7 	vadd.f32	s15, s1, s15
 8009af4:	eddf 0a45 	vldr	s1, [pc, #276]	; 8009c0c <__kernel_tanf+0x184>
 8009af8:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009c10 <__kernel_tanf+0x188>
 8009afc:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8009c14 <__kernel_tanf+0x18c>
 8009b00:	ed9f 5a45 	vldr	s10, [pc, #276]	; 8009c18 <__kernel_tanf+0x190>
 8009b04:	493e      	ldr	r1, [pc, #248]	; (8009c00 <__kernel_tanf+0x178>)
 8009b06:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8009b0a:	428a      	cmp	r2, r1
 8009b0c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8009b10:	eea7 6a25 	vfma.f32	s12, s14, s11
 8009b14:	eddf 5a41 	vldr	s11, [pc, #260]	; 8009c1c <__kernel_tanf+0x194>
 8009b18:	eee6 5a07 	vfma.f32	s11, s12, s14
 8009b1c:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8009c20 <__kernel_tanf+0x198>
 8009b20:	eea5 6a87 	vfma.f32	s12, s11, s14
 8009b24:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8009c24 <__kernel_tanf+0x19c>
 8009b28:	eee6 5a07 	vfma.f32	s11, s12, s14
 8009b2c:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8009c28 <__kernel_tanf+0x1a0>
 8009b30:	eea5 6a87 	vfma.f32	s12, s11, s14
 8009b34:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8009c2c <__kernel_tanf+0x1a4>
 8009b38:	eee7 5a05 	vfma.f32	s11, s14, s10
 8009b3c:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8009c30 <__kernel_tanf+0x1a8>
 8009b40:	eea5 5a87 	vfma.f32	s10, s11, s14
 8009b44:	eddf 5a3b 	vldr	s11, [pc, #236]	; 8009c34 <__kernel_tanf+0x1ac>
 8009b48:	eee5 5a07 	vfma.f32	s11, s10, s14
 8009b4c:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8009c38 <__kernel_tanf+0x1b0>
 8009b50:	eea5 5a87 	vfma.f32	s10, s11, s14
 8009b54:	eddf 5a39 	vldr	s11, [pc, #228]	; 8009c3c <__kernel_tanf+0x1b4>
 8009b58:	eee5 5a07 	vfma.f32	s11, s10, s14
 8009b5c:	eeb0 7a46 	vmov.f32	s14, s12
 8009b60:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009b64:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8009b68:	eeb0 6a60 	vmov.f32	s12, s1
 8009b6c:	eea7 6a05 	vfma.f32	s12, s14, s10
 8009b70:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8009c40 <__kernel_tanf+0x1b8>
 8009b74:	eee6 0a26 	vfma.f32	s1, s12, s13
 8009b78:	eee5 0a07 	vfma.f32	s1, s10, s14
 8009b7c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8009b80:	db1d      	blt.n	8009bbe <__kernel_tanf+0x136>
 8009b82:	ee06 0a90 	vmov	s13, r0
 8009b86:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 8009b8a:	ee27 6a07 	vmul.f32	s12, s14, s14
 8009b8e:	ee37 7a00 	vadd.f32	s14, s14, s0
 8009b92:	179b      	asrs	r3, r3, #30
 8009b94:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8009b98:	f003 0302 	and.w	r3, r3, #2
 8009b9c:	f1c3 0301 	rsb	r3, r3, #1
 8009ba0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009ba4:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8009ba8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009bac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8009bb0:	ee07 3a90 	vmov	s15, r3
 8009bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bb8:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009bbc:	e77c      	b.n	8009ab8 <__kernel_tanf+0x30>
 8009bbe:	2801      	cmp	r0, #1
 8009bc0:	d01b      	beq.n	8009bfa <__kernel_tanf+0x172>
 8009bc2:	4b20      	ldr	r3, [pc, #128]	; (8009c44 <__kernel_tanf+0x1bc>)
 8009bc4:	ee17 2a10 	vmov	r2, s14
 8009bc8:	401a      	ands	r2, r3
 8009bca:	ee06 2a10 	vmov	s12, r2
 8009bce:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009bd2:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009bd6:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8009bda:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009bde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009be2:	ee16 2a90 	vmov	r2, s13
 8009be6:	4013      	ands	r3, r2
 8009be8:	ee07 3a90 	vmov	s15, r3
 8009bec:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009bf0:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8009bf4:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009bf8:	e75e      	b.n	8009ab8 <__kernel_tanf+0x30>
 8009bfa:	eef0 7a47 	vmov.f32	s15, s14
 8009bfe:	e75b      	b.n	8009ab8 <__kernel_tanf+0x30>
 8009c00:	3f2ca140 	.word	0x3f2ca140
 8009c04:	3f490fda 	.word	0x3f490fda
 8009c08:	33222168 	.word	0x33222168
 8009c0c:	00000000 	.word	0x00000000
 8009c10:	b79bae5f 	.word	0xb79bae5f
 8009c14:	38a3f445 	.word	0x38a3f445
 8009c18:	37d95384 	.word	0x37d95384
 8009c1c:	3a1a26c8 	.word	0x3a1a26c8
 8009c20:	3b6b6916 	.word	0x3b6b6916
 8009c24:	3cb327a4 	.word	0x3cb327a4
 8009c28:	3e088889 	.word	0x3e088889
 8009c2c:	3895c07a 	.word	0x3895c07a
 8009c30:	398137b9 	.word	0x398137b9
 8009c34:	3abede48 	.word	0x3abede48
 8009c38:	3c11371f 	.word	0x3c11371f
 8009c3c:	3d5d0dd1 	.word	0x3d5d0dd1
 8009c40:	3eaaaaab 	.word	0x3eaaaaab
 8009c44:	fffff000 	.word	0xfffff000

08009c48 <floorf>:
 8009c48:	ee10 3a10 	vmov	r3, s0
 8009c4c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009c50:	3a7f      	subs	r2, #127	; 0x7f
 8009c52:	2a16      	cmp	r2, #22
 8009c54:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009c58:	dc2a      	bgt.n	8009cb0 <floorf+0x68>
 8009c5a:	2a00      	cmp	r2, #0
 8009c5c:	da11      	bge.n	8009c82 <floorf+0x3a>
 8009c5e:	eddf 7a18 	vldr	s15, [pc, #96]	; 8009cc0 <floorf+0x78>
 8009c62:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009c66:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c6e:	dd05      	ble.n	8009c7c <floorf+0x34>
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	da23      	bge.n	8009cbc <floorf+0x74>
 8009c74:	4a13      	ldr	r2, [pc, #76]	; (8009cc4 <floorf+0x7c>)
 8009c76:	2900      	cmp	r1, #0
 8009c78:	bf18      	it	ne
 8009c7a:	4613      	movne	r3, r2
 8009c7c:	ee00 3a10 	vmov	s0, r3
 8009c80:	4770      	bx	lr
 8009c82:	4911      	ldr	r1, [pc, #68]	; (8009cc8 <floorf+0x80>)
 8009c84:	4111      	asrs	r1, r2
 8009c86:	420b      	tst	r3, r1
 8009c88:	d0fa      	beq.n	8009c80 <floorf+0x38>
 8009c8a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8009cc0 <floorf+0x78>
 8009c8e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009c92:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c9a:	ddef      	ble.n	8009c7c <floorf+0x34>
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	bfbe      	ittt	lt
 8009ca0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8009ca4:	fa40 f202 	asrlt.w	r2, r0, r2
 8009ca8:	189b      	addlt	r3, r3, r2
 8009caa:	ea23 0301 	bic.w	r3, r3, r1
 8009cae:	e7e5      	b.n	8009c7c <floorf+0x34>
 8009cb0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009cb4:	d3e4      	bcc.n	8009c80 <floorf+0x38>
 8009cb6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009cba:	4770      	bx	lr
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	e7dd      	b.n	8009c7c <floorf+0x34>
 8009cc0:	7149f2ca 	.word	0x7149f2ca
 8009cc4:	bf800000 	.word	0xbf800000
 8009cc8:	007fffff 	.word	0x007fffff

08009ccc <nanf>:
 8009ccc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009cd4 <nanf+0x8>
 8009cd0:	4770      	bx	lr
 8009cd2:	bf00      	nop
 8009cd4:	7fc00000 	.word	0x7fc00000

08009cd8 <scalbnf>:
 8009cd8:	ee10 3a10 	vmov	r3, s0
 8009cdc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8009ce0:	d025      	beq.n	8009d2e <scalbnf+0x56>
 8009ce2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009ce6:	d302      	bcc.n	8009cee <scalbnf+0x16>
 8009ce8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009cec:	4770      	bx	lr
 8009cee:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8009cf2:	d122      	bne.n	8009d3a <scalbnf+0x62>
 8009cf4:	4b2a      	ldr	r3, [pc, #168]	; (8009da0 <scalbnf+0xc8>)
 8009cf6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8009da4 <scalbnf+0xcc>
 8009cfa:	4298      	cmp	r0, r3
 8009cfc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009d00:	db16      	blt.n	8009d30 <scalbnf+0x58>
 8009d02:	ee10 3a10 	vmov	r3, s0
 8009d06:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009d0a:	3a19      	subs	r2, #25
 8009d0c:	4402      	add	r2, r0
 8009d0e:	2afe      	cmp	r2, #254	; 0xfe
 8009d10:	dd15      	ble.n	8009d3e <scalbnf+0x66>
 8009d12:	ee10 3a10 	vmov	r3, s0
 8009d16:	eddf 7a24 	vldr	s15, [pc, #144]	; 8009da8 <scalbnf+0xd0>
 8009d1a:	eddf 6a24 	vldr	s13, [pc, #144]	; 8009dac <scalbnf+0xd4>
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	eeb0 7a67 	vmov.f32	s14, s15
 8009d24:	bfb8      	it	lt
 8009d26:	eef0 7a66 	vmovlt.f32	s15, s13
 8009d2a:	ee27 0a27 	vmul.f32	s0, s14, s15
 8009d2e:	4770      	bx	lr
 8009d30:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009db0 <scalbnf+0xd8>
 8009d34:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009d38:	4770      	bx	lr
 8009d3a:	0dd2      	lsrs	r2, r2, #23
 8009d3c:	e7e6      	b.n	8009d0c <scalbnf+0x34>
 8009d3e:	2a00      	cmp	r2, #0
 8009d40:	dd06      	ble.n	8009d50 <scalbnf+0x78>
 8009d42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009d46:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009d4a:	ee00 3a10 	vmov	s0, r3
 8009d4e:	4770      	bx	lr
 8009d50:	f112 0f16 	cmn.w	r2, #22
 8009d54:	da1a      	bge.n	8009d8c <scalbnf+0xb4>
 8009d56:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009d5a:	4298      	cmp	r0, r3
 8009d5c:	ee10 3a10 	vmov	r3, s0
 8009d60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009d64:	dd0a      	ble.n	8009d7c <scalbnf+0xa4>
 8009d66:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8009da8 <scalbnf+0xd0>
 8009d6a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8009dac <scalbnf+0xd4>
 8009d6e:	eef0 7a40 	vmov.f32	s15, s0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	bf18      	it	ne
 8009d76:	eeb0 0a47 	vmovne.f32	s0, s14
 8009d7a:	e7db      	b.n	8009d34 <scalbnf+0x5c>
 8009d7c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8009db0 <scalbnf+0xd8>
 8009d80:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8009db4 <scalbnf+0xdc>
 8009d84:	eef0 7a40 	vmov.f32	s15, s0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	e7f3      	b.n	8009d74 <scalbnf+0x9c>
 8009d8c:	3219      	adds	r2, #25
 8009d8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009d92:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009d96:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009db8 <scalbnf+0xe0>
 8009d9a:	ee07 3a10 	vmov	s14, r3
 8009d9e:	e7c4      	b.n	8009d2a <scalbnf+0x52>
 8009da0:	ffff3cb0 	.word	0xffff3cb0
 8009da4:	4c000000 	.word	0x4c000000
 8009da8:	7149f2ca 	.word	0x7149f2ca
 8009dac:	f149f2ca 	.word	0xf149f2ca
 8009db0:	0da24260 	.word	0x0da24260
 8009db4:	8da24260 	.word	0x8da24260
 8009db8:	33000000 	.word	0x33000000

08009dbc <_init>:
 8009dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dbe:	bf00      	nop
 8009dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dc2:	bc08      	pop	{r3}
 8009dc4:	469e      	mov	lr, r3
 8009dc6:	4770      	bx	lr

08009dc8 <_fini>:
 8009dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dca:	bf00      	nop
 8009dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dce:	bc08      	pop	{r3}
 8009dd0:	469e      	mov	lr, r3
 8009dd2:	4770      	bx	lr
