# do russian_core.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:28 on Oct 29,2024
# vlog -work work russian_core.vo 
# -- Compiling module russian_core
# 
# Top level modules:
# 	russian_core
# End time: 17:12:28 on Oct 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:28 on Oct 29,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module russian_core_vlg_vec_tst
# 
# Top level modules:
# 	russian_core_vlg_vec_tst
# End time: 17:12:29 on Oct 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.MemController_vlg_vec_tst 
# Start time: 17:12:29 on Oct 29,2024
# Loading work.MemController_vlg_vec_tst
# Loading work.MemController
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /MemController_vlg_vec_tst
# End time: 17:12:29 on Oct 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
