original_chisel: |
  package example
  import chisel3._
  class Foo extends Module {
    val io = IO(new Bundle {
      val in  = Input(UInt(8.W))
      val out = Output(UInt(8.W))
    })
    io.out := io.in
  }

modified_verilog: |
  module Foo(
    input  [7:0] in,
    output [7:0] out
  );
    // Now it inverts
    assign out = ~in;
  endmodule

llm:
  model: "fireworks_ai/accounts/fireworks/models/llama-v3p2-3b-instruct"

name: UpdatedChisel
