Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Pranay/Programs/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aea59d2efe9840d2bc0435aabcd01ca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_74138_dataflow_tb_behav xil_defaultlib.decoder_74138_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab3_2verilog
Compiling module xil_defaultlib.decoder_74138_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_74138_dataflow_tb_behav
