D:/Gzt/project/ConvNN_FPGA_Accelerator/iptest/tb_floating_ip.v {0 {vlog -work work -vopt D:/Gzt/project/ConvNN_FPGA_Accelerator/iptest/tb_floating_ip.v
Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
** Error: (vlog-42) Unsupported ModelSim library format for "D:/Gzt/project/ConvNN_FPGA_Accelerator/iptest/work". (Format: 4)

** Error: Verilog Compiler exiting

} {3.0 4.0 5.0 6.0} {}} D:/Gzt/project/ConvNN_FPGA_Accelerator/sim_ip/floating_adder_sim.sv {0 {vlog -work work -vopt -sv D:/Gzt/project/ConvNN_FPGA_Accelerator/sim_ip/floating_adder_sim.sv
Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
** Error: (vlog-42) Unsupported ModelSim library format for "D:/Gzt/project/ConvNN_FPGA_Accelerator/iptest/work". (Format: 4)

** Error: Verilog Compiler exiting

} {3.0 4.0 5.0 6.0} {}}
