

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4'
================================================================
* Date:           Sun Feb 25 00:20:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  5.180 us|  5.180 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_2_VITIS_LOOP_56_4  |      257|      257|         3|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      91|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      47|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      47|     145|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next_fu_119_p2     |         +|   0|  0|  16|           9|           1|
    |indvars_iv_next13_fu_162_p2       |         +|   0|  0|  13|           5|           1|
    |vla_u9_23fixp1_d0                 |         +|   0|  0|  30|          23|          23|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond1542_fu_139_p2            |      icmp|   0|  0|  10|           5|           6|
    |exitcond_flatten_fu_113_p2        |      icmp|   0|  0|  11|           9|          10|
    |indvars_iv12_mid2_fu_145_p3       |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|          55|          46|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |indvar_flatten_fu_64                  |   9|          2|    9|         18|
    |indvars_iv12_fu_60                    |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   26|         52|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_17_reg_208                  |  23|   0|   23|          0|
    |exitcond_flatten_reg_198          |   1|   0|    1|          0|
    |indvar_flatten_fu_64              |   9|   0|    9|          0|
    |indvars_iv12_fu_60                |   5|   0|    5|          0|
    |vla_u9_23fixp1_addr_reg_202       |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  47|   0|   47|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RFIFONUM      |   in|    9|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|                                           gmem|       pointer|
|p_cast_cast              |   in|   62|     ap_none|                                    p_cast_cast|        scalar|
|vla_u9_23fixp1_address0  |  out|    4|   ap_memory|                                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_ce0       |  out|    1|   ap_memory|                                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_we0       |  out|    1|   ap_memory|                                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_d0        |  out|   23|   ap_memory|                                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_address1  |  out|    4|   ap_memory|                                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_ce1       |  out|    1|   ap_memory|                                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_q1        |   in|   23|   ap_memory|                                 vla_u9_23fixp1|         array|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

