INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Karthi' on host 'karthi' (Windows NT_amd64 version 6.2) on Sat Mar 07 21:08:16 -0800 2020
INFO: [HLS 200-10] In directory 'D:/WI20/CSE237C/FinalProject/relu'
Sourcing Tcl script 'D:/WI20/CSE237C/FinalProject/relu/relu_cnn/solution2_opt1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'D:/WI20/CSE237C/FinalProject/relu/relu_cnn'.
INFO: [HLS 200-10] Adding design file 'types.h' to the project
INFO: [HLS 200-10] Adding design file 'relu_Alg.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'relu_in.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'relu_out.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'relu_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/WI20/CSE237C/FinalProject/relu/relu_cnn/solution2_opt1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'relu_Alg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.184 ; gain = 94.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.184 ; gain = 94.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.184 ; gain = 94.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.184 ; gain = 94.645
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ROW' (relu_Alg.cpp:11) in function 'relu' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'COL' (relu_Alg.cpp:13) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'COL' (relu_Alg.cpp:13) in function 'relu' completely with a factor of 28.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.184 ; gain = 94.645
INFO: [XFORM 203-541] Flattening a loop nest 'OFM' (relu_Alg.cpp:10:46) in function 'relu'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.184 ; gain = 94.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'relu' ...
WARNING: [SYN 201-107] Renaming port name 'relu/in' to 'relu/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'relu/out' to 'relu/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OFM_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_2', relu_Alg.cpp:15) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.452 seconds; current allocated memory: 113.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 115.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'relu/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'relu/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'relu' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'relu_fcmp_32ns_32ns_1_2_1' to 'relu_fcmp_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'relu_fcmp_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 118.224 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 187.180 ; gain = 95.641
INFO: [VHDL 208-304] Generating VHDL RTL for relu.
INFO: [VLOG 209-307] Generating Verilog RTL for relu.
INFO: [HLS 200-112] Total elapsed time: 17.178 seconds; peak allocated memory: 118.224 MB.
