{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665141957724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665141957730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 19:25:57 2022 " "Processing started: Fri Oct 07 19:25:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665141957730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141957730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141957730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665141958122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665141958122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_sin_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_sin_rom " "Found entity 1: dds_sin_rom" {  } { { "dds_sin_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sin_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_square_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_square_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_square_rom " "Found entity 1: dds_square_rom" {  } { { "dds_square_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_square_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_sawtooth_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_sawtooth_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_sawtooth_rom " "Found entity 1: dds_sawtooth_rom" {  } { { "dds_sawtooth_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sawtooth_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_wave_module.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_wave_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_wave_module " "Found entity 1: choose_wave_module" {  } { { "choose_wave_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/choose_wave_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jitter_elimination_module.v 1 1 " "Found 1 design units, including 1 entities, in source file jitter_elimination_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Jitter_Elimination_module " "Found entity 1: Jitter_Elimination_module" {  } { { "Jitter_Elimination_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/Jitter_Elimination_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_adjust_module.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_adjust_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_adjust_module " "Found entity 1: frequency_adjust_module" {  } { { "frequency_adjust_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/frequency_adjust_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_module " "Found entity 1: dac_module" {  } { { "dac_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dac_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS " "Elaborating entity \"DDS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665141969391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_adjust_module frequency_adjust_module:U1 " "Elaborating entity \"frequency_adjust_module\" for hierarchy \"frequency_adjust_module:U1\"" {  } { { "DDS.v" "U1" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/DDS.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 frequency_adjust_module.v(37) " "Verilog HDL assignment warning at frequency_adjust_module.v(37): truncated value with size 32 to match size of target (12)" {  } { { "frequency_adjust_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/frequency_adjust_module.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665141969398 "|DDS|frequency_adjust_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 frequency_adjust_module.v(42) " "Verilog HDL assignment warning at frequency_adjust_module.v(42): truncated value with size 32 to match size of target (12)" {  } { { "frequency_adjust_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/frequency_adjust_module.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665141969398 "|DDS|frequency_adjust_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jitter_Elimination_module frequency_adjust_module:U1\|Jitter_Elimination_module:U1 " "Elaborating entity \"Jitter_Elimination_module\" for hierarchy \"frequency_adjust_module:U1\|Jitter_Elimination_module:U1\"" {  } { { "frequency_adjust_module.v" "U1" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/frequency_adjust_module.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_wave_module choose_wave_module:U2 " "Elaborating entity \"choose_wave_module\" for hierarchy \"choose_wave_module:U2\"" {  } { { "DDS.v" "U2" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/DDS.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_sin_rom choose_wave_module:U2\|dds_sin_rom:Sin_Rom " "Elaborating entity \"dds_sin_rom\" for hierarchy \"choose_wave_module:U2\|dds_sin_rom:Sin_Rom\"" {  } { { "choose_wave_module.v" "Sin_Rom" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/choose_wave_module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component\"" {  } { { "dds_sin_rom.v" "altsyncram_component" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sin_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component\"" {  } { { "dds_sin_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sin_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinrom1.mif " "Parameter \"init_file\" = \"sinrom1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969485 ""}  } { { "dds_sin_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sin_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665141969485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad91 " "Found entity 1: altsyncram_ad91" {  } { { "db/altsyncram_ad91.tdf" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/db/altsyncram_ad91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad91 choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component\|altsyncram_ad91:auto_generated " "Elaborating entity \"altsyncram_ad91\" for hierarchy \"choose_wave_module:U2\|dds_sin_rom:Sin_Rom\|altsyncram:altsyncram_component\|altsyncram_ad91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_square_rom choose_wave_module:U2\|dds_square_rom:Square_Rom " "Elaborating entity \"dds_square_rom\" for hierarchy \"choose_wave_module:U2\|dds_square_rom:Square_Rom\"" {  } { { "choose_wave_module.v" "Square_Rom" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/choose_wave_module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component\"" {  } { { "dds_square_rom.v" "altsyncram_component" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_square_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component\"" {  } { { "dds_square_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_square_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file squarerom1.mif " "Parameter \"init_file\" = \"squarerom1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969579 ""}  } { { "dds_square_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_square_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665141969579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn91 " "Found entity 1: altsyncram_hn91" {  } { { "db/altsyncram_hn91.tdf" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/db/altsyncram_hn91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn91 choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component\|altsyncram_hn91:auto_generated " "Elaborating entity \"altsyncram_hn91\" for hierarchy \"choose_wave_module:U2\|dds_square_rom:Square_Rom\|altsyncram:altsyncram_component\|altsyncram_hn91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_sawtooth_rom choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom " "Elaborating entity \"dds_sawtooth_rom\" for hierarchy \"choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\"" {  } { { "choose_wave_module.v" "Sawtooth_Rom" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/choose_wave_module.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component\"" {  } { { "dds_sawtooth_rom.v" "altsyncram_component" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sawtooth_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component\"" {  } { { "dds_sawtooth_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sawtooth_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sawtoothrom1.mif " "Parameter \"init_file\" = \"sawtoothrom1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665141969653 ""}  } { { "dds_sawtooth_rom.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/dds_sawtooth_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665141969653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu91 " "Found entity 1: altsyncram_pu91" {  } { { "db/altsyncram_pu91.tdf" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/db/altsyncram_pu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665141969701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141969701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu91 choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component\|altsyncram_pu91:auto_generated " "Elaborating entity \"altsyncram_pu91\" for hierarchy \"choose_wave_module:U2\|dds_sawtooth_rom:Sawtooth_Rom\|altsyncram:altsyncram_component\|altsyncram_pu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_module dac_module:U3 " "Elaborating entity \"dac_module\" for hierarchy \"dac_module:U3\"" {  } { { "DDS.v" "U3" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/DDS.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141969713 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665141970179 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "frequency_adjust_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/frequency_adjust_module.v" 33 -1 0 } } { "Jitter_Elimination_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/Jitter_Elimination_module.v" 11 -1 0 } } { "Jitter_Elimination_module.v" "" { Text "C:/Users/DELL/Desktop/Embedded/FPGA/code/16 DDS/Jitter_Elimination_module.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665141970193 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665141970193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665141970308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665141970969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665141970969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665141971048 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665141971048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665141971048 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665141971048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665141971048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665141971063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 19:26:11 2022 " "Processing ended: Fri Oct 07 19:26:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665141971063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665141971063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665141971063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665141971063 ""}
