

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:49:14 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 35 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 36 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add20414_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add20414_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add37117_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add37117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add33719_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add33719_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add30121_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add30121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add27423_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add27423_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add23925_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add23925_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add8115_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add8115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg1_r_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg1_r_1_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg1_r_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_3_010_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg1_r_3_010_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_0_1_013_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg1_r_0_1_013_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_1_1_014_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_1_1_014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_2_1_015_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_2_1_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_3_1_016_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_3_1_016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_0_2_017_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_0_2_017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_1_2_018_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_1_2_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_2_2_019_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_2_2_019_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_3_2_020_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_3_2_020_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 56 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 57 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 58 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_2 = alloca i64 1" [d3.cpp:13]   --->   Operation 59 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_3 = alloca i64 1" [d3.cpp:13]   --->   Operation 60 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 62 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 63 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 64 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 66 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 67 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 68 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 71 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2, i64 %arr_3"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_3_2_020_loc, i32 %arg1_r_2_2_019_loc, i32 %arg1_r_1_2_018_loc, i32 %arg1_r_0_2_017_loc, i32 %arg1_r_3_1_016_loc, i32 %arg1_r_2_1_015_loc, i32 %arg1_r_1_1_014_loc, i32 %arg1_r_0_1_013_loc, i32 %arg1_r_3_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 74 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2, i64 %arr_3"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 76 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_3_2_020_loc, i32 %arg1_r_2_2_019_loc, i32 %arg1_r_1_2_018_loc, i32 %arg1_r_0_2_017_loc, i32 %arg1_r_3_1_016_loc, i32 %arg1_r_2_1_015_loc, i32 %arg1_r_1_1_014_loc, i32 %arg1_r_0_1_013_loc, i32 %arg1_r_3_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 76 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_3_010_loc_load = load i32 %arg1_r_3_010_loc"   --->   Operation 77 'load' 'arg1_r_3_010_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %arg1_r_3_010_loc_load"   --->   Operation 78 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 79 '%mul16 = mul i32 %arg1_r_3_010_loc_load, i32 38'
ST_12 : Operation 79 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_3_010_loc_load, i32 38"   --->   Operation 79 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_3_2_020_loc_load = load i32 %arg1_r_3_2_020_loc"   --->   Operation 80 'load' 'arg1_r_3_2_020_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_2_2_019_loc_load = load i32 %arg1_r_2_2_019_loc"   --->   Operation 81 'load' 'arg1_r_2_2_019_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_1_2_018_loc_load = load i32 %arg1_r_1_2_018_loc"   --->   Operation 82 'load' 'arg1_r_1_2_018_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_0_2_017_loc_load = load i32 %arg1_r_0_2_017_loc"   --->   Operation 83 'load' 'arg1_r_0_2_017_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_3_1_016_loc_load = load i32 %arg1_r_3_1_016_loc"   --->   Operation 84 'load' 'arg1_r_3_1_016_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_2_1_015_loc_load = load i32 %arg1_r_2_1_015_loc"   --->   Operation 85 'load' 'arg1_r_2_1_015_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_1_014_loc_load = load i32 %arg1_r_1_1_014_loc"   --->   Operation 86 'load' 'arg1_r_1_1_014_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_0_1_013_loc_load = load i32 %arg1_r_0_1_013_loc"   --->   Operation 87 'load' 'arg1_r_0_1_013_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc_load = load i32 %arg1_r_2_07_loc"   --->   Operation 88 'load' 'arg1_r_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %arg1_r_2_07_loc_load"   --->   Operation 89 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc_load = load i32 %arg1_r_1_04_loc"   --->   Operation 90 'load' 'arg1_r_1_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc_load = load i32 %arg1_r_0_01_loc"   --->   Operation 91 'load' 'arg1_r_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %arg1_r_2_2_019_loc_load"   --->   Operation 92 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %arg1_r_1_2_018_loc_load"   --->   Operation 93 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %arg1_r_3_2_020_loc_load"   --->   Operation 94 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %arg1_r_2_1_015_loc_load"   --->   Operation 95 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %arg1_r_1_1_014_loc_load"   --->   Operation 96 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %arg1_r_3_1_016_loc_load"   --->   Operation 97 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_013_loc_load, i32 %arg1_r_1_1_014_loc_load, i32 %arg1_r_2_1_015_loc_load, i32 %arg1_r_0_2_017_loc_load, i32 %arg1_r_1_2_018_loc_load, i32 %arg1_r_2_2_019_loc_load, i32 %mul16, i64 %arr_1, i64 %arr_2, i64 %arr_3, i32 %arg1_r_3_010_loc_load, i32 %arg1_r_3_1_016_loc_load, i32 %arg1_r_3_2_020_loc_load, i64 %arr, i32 %mul16"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_013_loc_load, i32 %arg1_r_1_1_014_loc_load, i32 %arg1_r_2_1_015_loc_load, i32 %arg1_r_0_2_017_loc_load, i32 %arg1_r_1_2_018_loc_load, i32 %arg1_r_2_2_019_loc_load, i32 %mul16, i64 %arr_1, i64 %arr_2, i64 %arr_3, i32 %arg1_r_3_010_loc_load, i32 %arg1_r_3_1_016_loc_load, i32 %arg1_r_3_2_020_loc_load, i64 %arr, i32 %mul16"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 100 '%mul45 = mul i32 %arg1_r_2_2_019_loc_load, i32 19'
ST_14 : Operation 100 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_2_2_019_loc_load, i32 19"   --->   Operation 100 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_013_loc_load, i32 %arg1_r_1_1_014_loc_load, i32 %arg1_r_2_1_015_loc_load, i32 %arg1_r_0_2_017_loc_load, i32 %arg1_r_1_2_018_loc_load, i32 %arg1_r_2_2_019_loc_load, i32 %mul45"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_013_loc_load, i32 %arg1_r_1_1_014_loc_load, i32 %arg1_r_2_1_015_loc_load, i32 %arg1_r_0_2_017_loc_load, i32 %arg1_r_1_2_018_loc_load, i32 %arg1_r_2_2_019_loc_load, i32 %mul45"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 103 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 104 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 0"   --->   Operation 105 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 106 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 107 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : [1/1] (0.57ns)   --->   Input mux for Operation 108 '%mul219 = mul i32 %arg1_r_2_1_015_loc_load, i32 38'
ST_18 : Operation 108 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_2_1_015_loc_load, i32 38"   --->   Operation 108 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 109 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.57ns)   --->   Input mux for Operation 110 '%mul244 = mul i32 %arg1_r_2_07_loc_load, i32 19'
ST_18 : Operation 110 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_2_07_loc_load, i32 19"   --->   Operation 110 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 1"   --->   Operation 111 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%arr_3_addr_2 = getelementptr i64 %arr_3, i64 0, i64 1"   --->   Operation 112 'getelementptr' 'arr_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 113 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.57ns)   --->   Input mux for Operation 114 '%mul316 = mul i32 %arg1_r_1_2_018_loc_load, i32 38'
ST_18 : Operation 114 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_1_2_018_loc_load, i32 38"   --->   Operation 114 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 115 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 116 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 117 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 117 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 118 [2/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_3" [d3.cpp:106]   --->   Operation 118 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 119 [2/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr_2" [d3.cpp:100]   --->   Operation 119 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 120 [2/2] (0.67ns)   --->   "%arr_3_load_2 = load i2 %arr_3_addr_2" [d3.cpp:94]   --->   Operation 120 'load' 'arr_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 121 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:89]   --->   Operation 121 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 122 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 122 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 19 <SV = 18> <Delay = 6.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 123 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 124 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 125 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 126 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 127 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i31 %empty_37, i31 %empty_36, i32 %arg1_r_1_04_loc_load, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_014_loc_load, i32 %arg1_r_0_1_013_loc_load, i32 %arg1_r_1_2_018_loc_load, i32 %arg1_r_0_2_017_loc_load, i64 %add8115_loc" [d3.cpp:50]   --->   Operation 127 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_2_2_019_loc_load"   --->   Operation 128 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 129 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_19 : Operation 129 [1/1] (2.61ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 129 'mul' 'mul157' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_2_2_019_loc_load, i32 1" [d3.cpp:60]   --->   Operation 130 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 131 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %arg1_r_0_01_loc_load" [d3.cpp:60]   --->   Operation 132 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 133 '%mul_ln60 = mul i64 %zext_ln60_1, i64 %zext_ln60'
ST_19 : Operation 133 [1/1] (2.61ns)   --->   "%mul_ln60 = mul i64 %zext_ln60_1, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 133 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %arg1_r_2_1_015_loc_load, i32 1" [d3.cpp:61]   --->   Operation 134 'shl' 'shl_ln61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %shl_ln61" [d3.cpp:61]   --->   Operation 135 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 136 '%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln60_1'
ST_19 : Operation 136 [1/1] (2.61ns)   --->   "%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln60_1" [d3.cpp:61]   --->   Operation 136 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_2_1_015_loc_load, i32 2" [d3.cpp:60]   --->   Operation 137 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 138 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln62 = shl i32 %arg1_r_2_07_loc_load, i32 1" [d3.cpp:62]   --->   Operation 139 'shl' 'shl_ln62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln62" [d3.cpp:62]   --->   Operation 140 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 141 '%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln60_1'
ST_19 : Operation 141 [1/1] (2.61ns)   --->   "%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln60_1" [d3.cpp:62]   --->   Operation 141 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_1_2_018_loc_load, i32 1" [d3.cpp:64]   --->   Operation 142 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 143 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 144 '%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln60_1'
ST_19 : Operation 144 [1/1] (2.61ns)   --->   "%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln60_1" [d3.cpp:64]   --->   Operation 144 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %arg1_r_0_1_013_loc_load" [d3.cpp:60]   --->   Operation 145 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 146 '%mul_ln60_1 = mul i64 %zext_ln60_3, i64 %zext_ln60_2'
ST_19 : Operation 146 [1/1] (2.61ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60_3, i64 %zext_ln60_2" [d3.cpp:60]   --->   Operation 146 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 147 '%mul_ln61_1 = mul i64 %zext_ln60_3, i64 %zext_ln62'
ST_19 : Operation 147 [1/1] (2.61ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln60_3, i64 %zext_ln62" [d3.cpp:61]   --->   Operation 147 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln64" [d3.cpp:62]   --->   Operation 148 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i32 %arg1_r_0_1_013_loc_load" [d3.cpp:62]   --->   Operation 149 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.75ns)   --->   Input mux for Operation 150 '%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2'
ST_19 : Operation 150 [1/1] (2.66ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2" [d3.cpp:62]   --->   Operation 150 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 151 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_1_1_014_loc_load, i32 1" [d3.cpp:64]   --->   Operation 152 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 153 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 154 '%mul_ln64_1 = mul i64 %zext_ln64_1, i64 %zext_ln60_3'
ST_19 : Operation 154 [1/1] (2.61ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln64_1, i64 %zext_ln60_3" [d3.cpp:64]   --->   Operation 154 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i32 %arg1_r_0_2_017_loc_load" [d3.cpp:60]   --->   Operation 155 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 156 '%mul_ln60_2 = mul i64 %zext_ln60_4, i64 %zext_ln62'
ST_19 : Operation 156 [1/1] (2.61ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln60_4, i64 %zext_ln62" [d3.cpp:60]   --->   Operation 156 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 157 '%mul_ln61_2 = mul i64 %zext_ln60_4, i64 %zext_ln64'
ST_19 : Operation 157 [1/1] (2.61ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln60_4, i64 %zext_ln64" [d3.cpp:61]   --->   Operation 157 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 158 '%mul_ln62_2 = mul i64 %zext_ln60_4, i64 %zext_ln64_1'
ST_19 : Operation 158 [1/1] (2.61ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln60_4, i64 %zext_ln64_1" [d3.cpp:62]   --->   Operation 158 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln64_2 = shl i32 %arg1_r_1_04_loc_load, i32 1" [d3.cpp:64]   --->   Operation 159 'shl' 'shl_ln64_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i32 %shl_ln64_2" [d3.cpp:64]   --->   Operation 160 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 161 '%mul_ln64_2 = mul i64 %zext_ln64_2, i64 %zext_ln60_4'
ST_19 : Operation 161 [1/1] (2.61ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln64_2, i64 %zext_ln60_4" [d3.cpp:64]   --->   Operation 161 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i32 %arg1_r_1_04_loc_load" [d3.cpp:60]   --->   Operation 162 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln60_2 = shl i32 %arg1_r_1_2_018_loc_load, i32 2" [d3.cpp:60]   --->   Operation 163 'shl' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i32 %shl_ln60_2" [d3.cpp:60]   --->   Operation 164 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 165 '%mul_ln60_3 = mul i64 %zext_ln60_5, i64 %zext_ln60_6'
ST_19 : Operation 165 [1/1] (2.61ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln60_5, i64 %zext_ln60_6" [d3.cpp:60]   --->   Operation 165 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 166 '%mul_ln61_3 = mul i64 %zext_ln60_5, i64 %zext_ln64_1'
ST_19 : Operation 166 [1/1] (2.61ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln60_5, i64 %zext_ln64_1" [d3.cpp:61]   --->   Operation 166 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 167 '%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln60_5'
ST_19 : Operation 167 [1/1] (2.61ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln60_5" [d3.cpp:62]   --->   Operation 167 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%conv199 = zext i32 %arg1_r_1_1_014_loc_load"   --->   Operation 168 'zext' 'conv199' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 169 '%mul202 = mul i64 %conv199, i64 %conv199'
ST_19 : Operation 169 [1/1] (2.61ns)   --->   "%mul202 = mul i64 %conv199, i64 %conv199"   --->   Operation 169 'mul' 'mul202' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_3_010_loc_load"   --->   Operation 170 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 171 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_19 : Operation 171 [1/1] (2.61ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 171 'mul' 'mul211' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_2_07_loc_load"   --->   Operation 172 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 173 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 174 '%mul221 = mul i64 %conv216, i64 %conv220'
ST_19 : Operation 174 [1/1] (2.61ns)   --->   "%mul221 = mul i64 %conv216, i64 %conv220"   --->   Operation 174 'mul' 'mul221' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 175 '%mul229 = mul i64 %zext_ln64_2, i64 %zext_ln60_1'
ST_19 : Operation 175 [1/1] (2.61ns)   --->   "%mul229 = mul i64 %zext_ln64_2, i64 %zext_ln60_1" [d3.cpp:64]   --->   Operation 175 'mul' 'mul229' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%empty_44 = shl i32 %arg1_r_0_2_017_loc_load, i32 1"   --->   Operation 176 'shl' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_44"   --->   Operation 177 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 178 '%mul237 = mul i64 %conv236, i64 %zext_ln60_3'
ST_19 : Operation 178 [1/1] (2.61ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln60_3" [d3.cpp:60]   --->   Operation 178 'mul' 'mul237' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 179 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 180 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_19 : Operation 180 [1/1] (2.61ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216"   --->   Operation 180 'mul' 'mul246' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 181 '%mul254 = mul i64 %conv236, i64 %zext_ln60_1'
ST_19 : Operation 181 [1/1] (2.61ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 181 'mul' 'mul254' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%empty_45 = shl i32 %arg1_r_0_1_013_loc_load, i32 1"   --->   Operation 182 'shl' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_45"   --->   Operation 183 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 184 '%mul262 = mul i64 %conv261, i64 %zext_ln60_3'
ST_19 : Operation 184 [1/1] (2.61ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln60_3" [d3.cpp:60]   --->   Operation 184 'mul' 'mul262' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_1_2_018_loc_load"   --->   Operation 185 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 186 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%arg1_r_1_2_018_cast64 = zext i32 %arg1_r_1_2_018_loc_load"   --->   Operation 187 'zext' 'arg1_r_1_2_018_cast64' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.75ns)   --->   Input mux for Operation 188 '%mul2721927 = mul i63 %mul219_cast, i63 %arg1_r_1_2_018_cast64'
ST_19 : Operation 188 [1/1] (2.66ns)   --->   "%mul2721927 = mul i63 %mul219_cast, i63 %arg1_r_1_2_018_cast64"   --->   Operation 188 'mul' 'mul2721927' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721927, i1 0"   --->   Operation 189 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 190 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.75ns)   --->   Input mux for Operation 191 '%mul2821825 = mul i63 %mul244_cast, i63 %arg1_r_1_2_018_cast64'
ST_19 : Operation 191 [1/1] (2.66ns)   --->   "%mul2821825 = mul i63 %mul244_cast, i63 %arg1_r_1_2_018_cast64"   --->   Operation 191 'mul' 'mul2821825' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2821825, i1 0"   --->   Operation 192 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 193 '%mul290 = mul i64 %conv261, i64 %zext_ln60_1'
ST_19 : Operation 193 [1/1] (2.61ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 193 'mul' 'mul290' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 194 '%mul299 = mul i64 %conv199, i64 %conv220'
ST_19 : Operation 194 [1/1] (2.61ns)   --->   "%mul299 = mul i64 %conv199, i64 %conv220"   --->   Operation 194 'mul' 'mul299' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%arg1_r_1_1_014_cast65 = zext i32 %arg1_r_1_1_014_loc_load"   --->   Operation 195 'zext' 'arg1_r_1_1_014_cast65' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.75ns)   --->   Input mux for Operation 196 '%mul3091723 = mul i63 %mul244_cast, i63 %arg1_r_1_1_014_cast65'
ST_19 : Operation 196 [1/1] (2.66ns)   --->   "%mul3091723 = mul i63 %mul244_cast, i63 %arg1_r_1_1_014_cast65"   --->   Operation 196 'mul' 'mul3091723' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3091723, i1 0"   --->   Operation 197 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 198 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 199 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_19 : Operation 199 [1/1] (2.61ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266"   --->   Operation 199 'mul' 'mul318' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 200 '%mul325 = mul i64 %zext_ln60_1, i64 %zext_ln60_1'
ST_19 : Operation 200 [1/1] (2.61ns)   --->   "%mul325 = mul i64 %zext_ln60_1, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 200 'mul' 'mul325' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%arg1_r_1_04_cast66 = zext i32 %arg1_r_1_04_loc_load"   --->   Operation 201 'zext' 'arg1_r_1_04_cast66' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.75ns)   --->   Input mux for Operation 202 '%mul3351621 = mul i63 %mul219_cast, i63 %arg1_r_1_04_cast66'
ST_19 : Operation 202 [1/1] (2.66ns)   --->   "%mul3351621 = mul i63 %mul219_cast, i63 %arg1_r_1_04_cast66"   --->   Operation 202 'mul' 'mul3351621' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351621, i1 0"   --->   Operation 203 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 204 '%mul344 = mul i64 %zext_ln64_1, i64 %zext_ln60_1'
ST_19 : Operation 204 [1/1] (2.61ns)   --->   "%mul344 = mul i64 %zext_ln64_1, i64 %zext_ln60_1" [d3.cpp:64]   --->   Operation 204 'mul' 'mul344' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%empty_46 = shl i32 %arg1_r_1_04_loc_load, i32 2"   --->   Operation 205 'shl' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_46"   --->   Operation 206 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 207 '%mul353 = mul i64 %conv352, i64 %zext_ln60_3'
ST_19 : Operation 207 [1/1] (2.61ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln60_3" [d3.cpp:60]   --->   Operation 207 'mul' 'mul353' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 208 '%mul360 = mul i64 %zext_ln60_4, i64 %zext_ln60_4'
ST_19 : Operation 208 [1/1] (2.61ns)   --->   "%mul360 = mul i64 %zext_ln60_4, i64 %zext_ln60_4" [d3.cpp:60]   --->   Operation 208 'mul' 'mul360' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_2_1_015_loc_load"   --->   Operation 209 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.80ns)   --->   Input mux for Operation 210 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_19 : Operation 210 [1/1] (2.61ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364"   --->   Operation 210 'mul' 'mul369' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %arr_load, i64 %mul_ln60_1" [d3.cpp:60]   --->   Operation 211 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i64 %mul_ln60_2, i64 %mul_ln60_3" [d3.cpp:60]   --->   Operation 212 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 213 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i64 %add_ln60_1, i64 %mul_ln60" [d3.cpp:60]   --->   Operation 213 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 214 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_3 = add i64 %add_ln60_2, i64 %add_ln60" [d3.cpp:60]   --->   Operation 214 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 215 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 215 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61, i64 %mul_ln61_2" [d3.cpp:61]   --->   Operation 216 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_1, i64 %mul_ln61_3" [d3.cpp:61]   --->   Operation 217 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 218 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 219 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 220 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 220 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %shl_ln62_1, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 221 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %mul_ln62, i64 %mul_ln62_3" [d3.cpp:62]   --->   Operation 222 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 223 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_4 = add i64 %add_ln62_1, i64 %mul157" [d3.cpp:62]   --->   Operation 223 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 224 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_4" [d3.cpp:62]   --->   Operation 225 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %add_ln62" [d3.cpp:62]   --->   Operation 226 'add' 'add_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i64 %arr_2_load" [d3.cpp:62]   --->   Operation 227 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %arr_2_load, i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 228 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64, i64 %mul_ln64_2" [d3.cpp:64]   --->   Operation 229 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 230 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 230 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 231 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_3" [d3.cpp:106]   --->   Operation 232 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 233 [1/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr_2" [d3.cpp:100]   --->   Operation 233 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 234 [1/2] (0.67ns)   --->   "%arr_3_load_2 = load i2 %arr_3_addr_2" [d3.cpp:94]   --->   Operation 234 'load' 'arr_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 235 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:89]   --->   Operation 235 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 236 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 236 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 237 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i2 %arr_2_addr" [d3.cpp:63]   --->   Operation 237 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 238 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_2, i64 %arr_2_load_1, i64 %arr_3_load_2, i64 %arr_load_3, i64 %arr_load_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul2, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul290, i64 %mul3, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul5, i64 %mul4, i64 %mul344, i64 %mul369, i64 %mul353, i64 %mul360, i64 %add23925_loc, i64 %add27423_loc, i64 %add30121_loc, i64 %add33719_loc, i64 %add37117_loc, i64 %add20414_loc" [d3.cpp:83]   --->   Operation 238 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.17>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 0"   --->   Operation 239 'getelementptr' 'arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i31 %empty_37, i31 %empty_36, i32 %arg1_r_1_04_loc_load, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_014_loc_load, i32 %arg1_r_0_1_013_loc_load, i32 %arg1_r_1_2_018_loc_load, i32 %arg1_r_0_2_017_loc_load, i64 %add8115_loc" [d3.cpp:50]   --->   Operation 240 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 241 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 241 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_20 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 242 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_1" [d3.cpp:61]   --->   Operation 243 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_1, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 244 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 245 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:64]   --->   Operation 245 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_20 : Operation 246 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 246 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_20 : Operation 247 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_2, i64 %arr_2_load_1, i64 %arr_3_load_2, i64 %arr_load_3, i64 %arr_load_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul2, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul290, i64 %mul3, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul5, i64 %mul4, i64 %mul344, i64 %mul369, i64 %mul353, i64 %mul360, i64 %add23925_loc, i64 %add27423_loc, i64 %add30121_loc, i64 %add33719_loc, i64 %add37117_loc, i64 %add20414_loc" [d3.cpp:83]   --->   Operation 247 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.09>
ST_21 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 248 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 249 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:64]   --->   Operation 249 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_3_load" [d3.cpp:64]   --->   Operation 250 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_3_load, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 251 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i2 %arr_3_addr" [d3.cpp:64]   --->   Operation 252 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%add23925_loc_load = load i64 %add23925_loc"   --->   Operation 253 'load' 'add23925_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%add27423_loc_load = load i64 %add27423_loc"   --->   Operation 254 'load' 'add27423_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%add30121_loc_load = load i64 %add30121_loc"   --->   Operation 255 'load' 'add30121_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%add33719_loc_load = load i64 %add33719_loc"   --->   Operation 256 'load' 'add33719_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%add37117_loc_load = load i64 %add37117_loc"   --->   Operation 257 'load' 'add37117_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add37117_loc_load, i2 %arr_addr_3" [d3.cpp:106]   --->   Operation 258 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 259 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33719_loc_load, i2 %arr_addr_2" [d3.cpp:100]   --->   Operation 259 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 260 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30121_loc_load, i2 %arr_3_addr_2" [d3.cpp:94]   --->   Operation 260 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 261 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27423_loc_load, i2 %arr_2_addr_1" [d3.cpp:89]   --->   Operation 261 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 262 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23925_loc_load, i2 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 262 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33719_loc_load" [d3.cpp:113]   --->   Operation 263 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33719_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 264 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln2" [d3.cpp:113]   --->   Operation 265 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30121_loc_load" [d3.cpp:113]   --->   Operation 266 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33719_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 267 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30121_loc_load" [d3.cpp:113]   --->   Operation 268 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 269 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 270 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27423_loc_load" [d3.cpp:113]   --->   Operation 271 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 272 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27423_loc_load" [d3.cpp:113]   --->   Operation 273 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 274 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 275 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23925_loc_load" [d3.cpp:113]   --->   Operation 276 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 277 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23925_loc_load" [d3.cpp:113]   --->   Operation 278 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 279 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 280 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add37117_loc_load" [d3.cpp:113]   --->   Operation 281 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 282 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add37117_loc_load" [d3.cpp:113]   --->   Operation 283 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 284 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 285 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 286 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 287 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 288 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 289 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 290 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 291 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 292 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 293 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 294 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 295 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 296 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 297 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_s" [d3.cpp:118]   --->   Operation 298 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 299 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 299 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 300 [1/1] (0.95ns)   --->   "%add_ln119_1 = add i26 %trunc_ln62_2, i26 %trunc_ln113_8" [d3.cpp:119]   --->   Operation 300 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_1, i26 %add_ln62_5" [d3.cpp:119]   --->   Operation 301 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%add8115_loc_load = load i64 %add8115_loc"   --->   Operation 302 'load' 'add8115_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 303 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8115_loc_load, i2 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 304 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%add20414_loc_load = load i64 %add20414_loc"   --->   Operation 305 'load' 'add20414_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.67ns)   --->   "%store_ln77 = store i64 %add20414_loc_load, i2 %arr_addr" [d3.cpp:77]   --->   Operation 306 'store' 'store_ln77' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 307 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 308 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 309 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 310 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = trunc i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 311 'trunc' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 312 'partselect' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 313 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 314 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 315 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = trunc i64 %add8115_loc_load" [d3.cpp:113]   --->   Operation 316 'trunc' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 317 'partselect' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8115_loc_load" [d3.cpp:113]   --->   Operation 318 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 319 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_10" [d3.cpp:120]   --->   Operation 320 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 321 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 321 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 322 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_12, i26 %trunc_ln113_11" [d3.cpp:121]   --->   Operation 322 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 323 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_14, i25 %trunc_ln113_13" [d3.cpp:122]   --->   Operation 323 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.13>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_15" [d3.cpp:113]   --->   Operation 324 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 325 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 326 'trunc' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_16, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 327 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 328 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 329 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 330 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 331 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 332 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 333 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 334 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 335 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 336 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 337 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 338 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 339 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 340 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 341 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 342 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.63>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 343 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 344 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 345 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 346 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 347 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 347 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 348 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 349 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 350 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 351 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 352 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 353 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 354 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 355 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 356 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 0.67>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 357 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 358 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 359 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 360 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 361 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 362 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 363 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 364 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 365 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 365 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 366 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 367 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 368 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln1" [d3.cpp:126]   --->   Operation 369 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 370 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 371 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 372 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 372 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 373 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 373 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 374 [5/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 374 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 375 [4/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 375 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 376 [3/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 376 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 377 [2/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 377 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [d3.cpp:3]   --->   Operation 378 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 380 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 382 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 383 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 384 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 386 [1/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 386 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 387 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [45]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [47]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_3_010_loc_load') on local variable 'arg1_r_3_010_loc' [56]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [68]  (2.846 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [71]  (2.846 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_addr') [38]  (0.000 ns)
	'load' operation ('arr_load', d3.cpp:60) on array 'arr', d3.cpp:13 [169]  (0.677 ns)

 <State 18>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [123]  (2.846 ns)

 <State 19>: 6.001ns
The critical path consists of the following:
	'shl' operation ('shl_ln64', d3.cpp:64) [92]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.754 ns)
'mul' operation ('mul_ln62_1', d3.cpp:62) [100]  (2.666 ns)
	'add' operation ('add_ln62', d3.cpp:62) [184]  (1.085 ns)
	'add' operation ('add_ln62_2', d3.cpp:62) [189]  (0.000 ns)
	'add' operation ('add_ln62_3', d3.cpp:62) [192]  (0.819 ns)
	'store' operation ('store_ln63', d3.cpp:63) of variable 'add_ln62_3', d3.cpp:62 on array 'arr', d3.cpp:13 [207]  (0.677 ns)

 <State 20>: 2.173ns
The critical path consists of the following:
	'load' operation ('arr_1_load_1', d3.cpp:61) on array 'arr', d3.cpp:13 [174]  (0.677 ns)
	'add' operation ('add_ln61_3', d3.cpp:61) [182]  (0.819 ns)
	'store' operation ('store_ln61', d3.cpp:61) of variable 'add_ln61_3', d3.cpp:61 on array 'arr', d3.cpp:13 [206]  (0.677 ns)

 <State 21>: 7.094ns
The critical path consists of the following:
	'load' operation ('add30121_loc_load') on local variable 'add30121_loc' [211]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [226]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [231]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [236]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [241]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [245]  (1.085 ns)
	'add' operation ('add_ln119_1', d3.cpp:119) [304]  (0.955 ns)
	'add' operation ('add_ln119', d3.cpp:119) [305]  (0.715 ns)

 <State 22>: 3.255ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [253]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [258]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [263]  (1.085 ns)

 <State 23>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [266]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [273]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [278]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [281]  (0.677 ns)

 <State 24>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [288]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [290]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [298]  (0.677 ns)

 <State 26>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [308]  (0.677 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [324]  (0.000 ns)
	bus request operation ('empty_47', d3.cpp:126) on port 'mem' (d3.cpp:126) [325]  (7.300 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [327]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [327]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [327]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [327]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [327]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
