// Seed: 1371527739
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    input wire id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input wand id_13,
    output supply0 id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri id_17
);
  wire id_19;
  module_0(
      id_19
  );
  assign id_1 = id_16 == id_4;
endmodule
