{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716830567445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716830567445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 00:22:45 2024 " "Processing started: Tue May 28 00:22:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716830567445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830567445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle -c Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle -c Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830567445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716830568126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716830568126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_add4.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_add4 " "Found entity 1: PC_add4" {  } { { "PC_add4.v" "" { Text "D:/TKS/RISCV-SingleCycle/PC_add4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/TKS/RISCV-SingleCycle/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/TKS/RISCV-SingleCycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "D:/TKS/RISCV-SingleCycle/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "D:/TKS/RISCV-SingleCycle/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "D:/TKS/RISCV-SingleCycle/ImmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/TKS/RISCV-SingleCycle/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(22) " "Verilog HDL information at ALU.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716830585213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cotrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cotrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "D:/TKS/RISCV-SingleCycle/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.v" "" { Text "D:/TKS/RISCV-SingleCycle/Mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "D:/TKS/RISCV-SingleCycle/Mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585219 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Single_Cycle.v(48) " "Verilog HDL Module Instantiation warning at Single_Cycle.v(48): ignored dangling comma in List of Port Connections" {  } { { "Single_Cycle.v" "" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716830585220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Single_Cycle.v(55) " "Verilog HDL Module Instantiation warning at Single_Cycle.v(55): ignored dangling comma in List of Port Connections" {  } { { "Single_Cycle.v" "" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716830585220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle " "Found entity 1: Single_Cycle" {  } { { "Single_Cycle.v" "" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716830585220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOptopl Single_Cycle.v(58) " "Verilog HDL Implicit Net warning at Single_Cycle.v(58): created implicit net for \"ALUOptopl\"" {  } { { "Single_Cycle.v" "" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle " "Elaborating entity \"Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716830585287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_add4 PC_add4:pc_add4 " "Elaborating entity \"PC_add4\" for hierarchy \"PC_add4:pc_add4\"" {  } { { "Single_Cycle.v" "pc_add4" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:program_counter " "Elaborating entity \"PC\" for hierarchy \"PC:program_counter\"" {  } { { "Single_Cycle.v" "program_counter" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:instruction_memory " "Elaborating entity \"IF\" for hierarchy \"IF:instruction_memory\"" {  } { { "Single_Cycle.v" "instruction_memory" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regfile\"" {  } { { "Single_Cycle.v" "regfile" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Single_Cycle.v" "ALU" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585355 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(23) " "Verilog HDL Case Statement warning at ALU.v(23): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_result ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): inferring latch(es) for variable \"ALU_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.v(22) " "Inferred latch for \"zero\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[0\] ALU.v(22) " "Inferred latch for \"ALU_result\[0\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[1\] ALU.v(22) " "Inferred latch for \"ALU_result\[1\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[2\] ALU.v(22) " "Inferred latch for \"ALU_result\[2\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[3\] ALU.v(22) " "Inferred latch for \"ALU_result\[3\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585360 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[4\] ALU.v(22) " "Inferred latch for \"ALU_result\[4\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[5\] ALU.v(22) " "Inferred latch for \"ALU_result\[5\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[6\] ALU.v(22) " "Inferred latch for \"ALU_result\[6\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[7\] ALU.v(22) " "Inferred latch for \"ALU_result\[7\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[8\] ALU.v(22) " "Inferred latch for \"ALU_result\[8\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[9\] ALU.v(22) " "Inferred latch for \"ALU_result\[9\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[10\] ALU.v(22) " "Inferred latch for \"ALU_result\[10\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[11\] ALU.v(22) " "Inferred latch for \"ALU_result\[11\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[12\] ALU.v(22) " "Inferred latch for \"ALU_result\[12\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585361 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[13\] ALU.v(22) " "Inferred latch for \"ALU_result\[13\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[14\] ALU.v(22) " "Inferred latch for \"ALU_result\[14\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[15\] ALU.v(22) " "Inferred latch for \"ALU_result\[15\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[16\] ALU.v(22) " "Inferred latch for \"ALU_result\[16\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[17\] ALU.v(22) " "Inferred latch for \"ALU_result\[17\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[18\] ALU.v(22) " "Inferred latch for \"ALU_result\[18\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[19\] ALU.v(22) " "Inferred latch for \"ALU_result\[19\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[20\] ALU.v(22) " "Inferred latch for \"ALU_result\[20\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[21\] ALU.v(22) " "Inferred latch for \"ALU_result\[21\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[22\] ALU.v(22) " "Inferred latch for \"ALU_result\[22\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[23\] ALU.v(22) " "Inferred latch for \"ALU_result\[23\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[24\] ALU.v(22) " "Inferred latch for \"ALU_result\[24\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[25\] ALU.v(22) " "Inferred latch for \"ALU_result\[25\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[26\] ALU.v(22) " "Inferred latch for \"ALU_result\[26\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[27\] ALU.v(22) " "Inferred latch for \"ALU_result\[27\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[28\] ALU.v(22) " "Inferred latch for \"ALU_result\[28\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[29\] ALU.v(22) " "Inferred latch for \"ALU_result\[29\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[30\] ALU.v(22) " "Inferred latch for \"ALU_result\[30\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585362 "|Single_Cycle|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[31\] ALU.v(22) " "Inferred latch for \"ALU_result\[31\]\" at ALU.v(22)" {  } { { "ALU.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585363 "|Single_Cycle|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 Mux1:mux1 " "Elaborating entity \"Mux1\" for hierarchy \"Mux1:mux1\"" {  } { { "Single_Cycle.v" "mux1" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALUcontrol " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALUcontrol\"" {  } { { "Single_Cycle.v" "ALUcontrol" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585366 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOp ALU_Cotrol.v(26) " "Verilog HDL Always Construct warning at ALU_Cotrol.v(26): variable \"ALUOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716830585367 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_Cotrol.v(27) " "Verilog HDL Case Statement warning at ALU_Cotrol.v(27): incomplete case statement has no default case item" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716830585367 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOp ALU_Cotrol.v(64) " "Verilog HDL Always Construct warning at ALU_Cotrol.v(64): variable \"ALUOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716830585367 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_Cotrol.v(65) " "Verilog HDL Case Statement warning at ALU_Cotrol.v(65): incomplete case statement has no default case item" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716830585367 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOp ALU_Cotrol.v(99) " "Verilog HDL Always Construct warning at ALU_Cotrol.v(99): variable \"ALUOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716830585367 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_Cotrol.v(106) " "Verilog HDL Case Statement warning at ALU_Cotrol.v(106): incomplete case statement has no default case item" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716830585367 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALU_Cotrol.v(24) " "Verilog HDL Always Construct warning at ALU_Cotrol.v(24): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716830585367 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALU_Cotrol.v(64) " "Inferred latch for \"ALUControl\[0\]\" at ALU_Cotrol.v(64)" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585368 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALU_Cotrol.v(64) " "Inferred latch for \"ALUControl\[1\]\" at ALU_Cotrol.v(64)" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585368 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALU_Cotrol.v(64) " "Inferred latch for \"ALUControl\[2\]\" at ALU_Cotrol.v(64)" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585368 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] ALU_Cotrol.v(64) " "Inferred latch for \"ALUControl\[3\]\" at ALU_Cotrol.v(64)" {  } { { "ALU_Cotrol.v" "" { Text "D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585368 "|Single_Cycle|ALU_Control:ALUcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:datameory " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:datameory\"" {  } { { "Single_Cycle.v" "datameory" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585368 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Data_Memory.v(19) " "Verilog HDL Always Construct warning at Data_Memory.v(19): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Memory.v" "" { Text "D:/TKS/RISCV-SingleCycle/Data_Memory.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716830585379 "|Single_Cycle|Data_Memory:datameory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:mux2 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:mux2\"" {  } { { "Single_Cycle.v" "mux2" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:controlunit " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:controlunit\"" {  } { { "Single_Cycle.v" "controlunit" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585382 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Control_Unit.v(11) " "Verilog HDL Always Construct warning at Control_Unit.v(11): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_Unit.v" "" { Text "D:/TKS/RISCV-SingleCycle/Control_Unit.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716830585382 "|Single_Cycle|Control_Unit:controlunit"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ALU_Result ALU " "Port \"ALU_Result\" does not exist in macrofunction \"ALU\"" {  } { { "Single_Cycle.v" "ALU" { Text "D:/TKS/RISCV-SingleCycle/Single_Cycle.v" 48 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716830585640 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716830585653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TKS/RISCV-SingleCycle/output_files/Single_Cycle.map.smsg " "Generated suppressed messages file D:/TKS/RISCV-SingleCycle/output_files/Single_Cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716830585803 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 28 00:23:05 2024 " "Processing ended: Tue May 28 00:23:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716830585803 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716830585803 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716830585803 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830585803 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716830586473 ""}
