--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml my_ram.twx my_ram.ncd -o my_ram.twr my_ram.pcf -ucf
my_ram.ucf

Design file:              my_ram.ncd
Physical constraint file: my_ram.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clka
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addra<0>    |    0.884(R)|    1.050(R)|clka_BUFGP        |   0.000|
addra<1>    |    1.581(R)|    0.686(R)|clka_BUFGP        |   0.000|
addra<2>    |    1.861(R)|    0.176(R)|clka_BUFGP        |   0.000|
addra<3>    |    1.332(R)|    0.637(R)|clka_BUFGP        |   0.000|
dina<0>     |    1.565(R)|    0.512(R)|clka_BUFGP        |   0.000|
dina<1>     |    0.373(R)|    1.440(R)|clka_BUFGP        |   0.000|
dina<2>     |    0.481(R)|    1.135(R)|clka_BUFGP        |   0.000|
dina<3>     |    0.862(R)|    0.869(R)|clka_BUFGP        |   0.000|
wea<0>      |    4.014(R)|   -0.709(R)|clka_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clka to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
douta2<0>   |   10.184(R)|clka_BUFGP        |   0.000|
douta2<1>   |   11.237(R)|clka_BUFGP        |   0.000|
douta2<2>   |   10.657(R)|clka_BUFGP        |   0.000|
douta2<3>   |   10.488(R)|clka_BUFGP        |   0.000|
douta<0>    |   10.471(R)|clka_BUFGP        |   0.000|
douta<1>    |   10.236(R)|clka_BUFGP        |   0.000|
douta<2>    |   10.400(R)|clka_BUFGP        |   0.000|
douta<3>    |   10.072(R)|clka_BUFGP        |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu May 22 16:14:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



