{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@387:397@HdlIdDef", "// In case of an interface with high clock rate (SCLK > 50MHz), one of the\n// next SCLK edge must be used to flop the SDI line, to compensate the overall\n// delay of the read path\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@388:398", "// next SCLK edge must be used to flop the SDI line, to compensate the overall\n// delay of the read path\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n  trigger_rx_d3 <= trigger_rx_d2;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@386:396", "\n// In case of an interface with high clock rate (SCLK > 50MHz), one of the\n// next SCLK edge must be used to flop the SDI line, to compensate the overall\n// delay of the read path\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n"]], "Diff Content": {"Delete": [[392, "reg trigger_rx_d2 = 1'b0;\n"]], "Add": []}}