{"vcs1":{"timestamp_begin":1759415464.070768469, "rt":0.95, "ut":0.29, "st":0.12}}
{"vcselab":{"timestamp_begin":1759415465.074196775, "rt":0.53, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1759415465.652961480, "rt":0.18, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759415463.765922779}
{"VCS_COMP_START_TIME": 1759415463.765922779}
{"VCS_COMP_END_TIME": 1759415466.553615841}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 367284}}
{"vcselab": {"peak_mem": 229956}}
