Detected Eval board
Processing page 1
Processing table 1
Text before table: functionality. of power. USB-C Port 2 is sink only. Both supports USB PD protocol and alternate mode controlled by STM32G0. USB-C port 1 is dual role power (DRP) and can provide up-to 45W The USB Type-C and Power Delivery daughterboard features two independent USB-C ports daughterboard or wrapping board for your specific application. The daughterboard and extension connectors provide an easy way to connect a the STM32 MCU . LINK/V2-1 is integrated on the board as embedded in-circuit debugger and programmer for slot, RF E2PROM and temperature sensor… etc.) and to develop applications. An ST- card, CEC on two HDMI connectors, smartcard IrDA, IR LED, IR receiver, LDR, microSD™ USB PD, motor control connector, RS232, RS485, Audio DAC, microphone ADC, TFT LCD, Delivery daughterboard, which help to evaluate all peripherals (USB Type-C connector with the mother board, the legacy peripheral daughterboard and the USB Type-C and Power The full range of hardware features on the STM32G081B-EVAL Evaluation board includes CEC, SWD debugging support. 12-bit DACs, two GP comparators, two LP timers, internal 32KB SRAM and 128KB Flash, specification r3.0, two I2Cs, two SPIs, five USARTs, one LP UART, one 12-bit ADC, two Delivery controller interfaces (UCPD) compliant with USB Type-C r1.2 and USB PD Cortex®-M0+ core-based STM32G081RBT6 microcontroller with USB Type-C™ and Power The STM32G081B-EVAL Evaluation board is a high-end development platform for Arm® Introduction Evaluation board with STM32G081RB MCU User manual UM2403
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Figure 1. STM32G081B-EVAL board with\nlegacy peripheral daughterboard', 'Figure 2. STM32G081B-EVAL board with\nUCPD daughterboard']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['draobrethguad larehpirep ycagel\nhtiw draob LAVE-B180G23MTS .1 erugiF', 'draobrethguad DPCU\nhtiw draob LAVE-B180G23MTS .2 erugiF']
Connector mapping: {}
Processing page 2
Processing page 3
Processing page 4
Processing page 5
Processing page 6
Processing page 7
Processing page 8
Processing table 1
Text before table: Keil®, GCC-based IDEs. IAR™, Support of a wide choice of Integrated Development Environments (IDEs) including • package Comprehensive free software libraries and examples available with the STM32Cube • mass storage, virtual COM port and debug port On-board ST-LINK/V2-1 debugger/programmer with USB enumeration capability: • – Daughterboard – ST-LINK/V2-1 USB connector – 5 V power jack Flexible power-supply options: • – Extension connectors for daughterboard or wire-wrap board and Power Delivery daughterboard – Daughterboard connectors for legacy peripheral daughterboard or USB Type-C Board extension connectors: • – Motor-control connector I2C connector – Extension – microSD™ card – Stereo audio jack including analog microphone input – RS-232 and RS485 communications – 5 V power jack Board connectors: • 4-direction control and selection joystick • Reset, Tamper and User buttons • 4 color user LEDs and one LED as MCU low-power alarm • Potentiometer • card 8-Gbyte or more SPI interface microSD™ • RTC with backup battery • I2C compatible serial interface • MCU voltage choice fixed 3.3 V or adjustable from 1.65 V to 3.6 V • of Flash memory and 32 Kbytes of RAM in LQFP64 package STM32G081RBT6 Arm®(a) Cortex®-M0+ core-based microcontroller with 128 Kbytes • Mother board 1 Features Features UM2403
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 9
Processing page 10
Processing table 1
Text before table: Table 1. Ordering information is available in the datasheet and reference manual of the targeted STM32. To order the STM32G081B-EVAL Evaluation board, refer to Table 1. Additional information 2 Ordering information Ordering information UM2403
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order code', 'Board reference', 'Target STM32']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc redrO', 'ecnerefer draoB', '23MTS tegraT']
Connector mapping: {}
Processing row: ['STM32G081B-EVAL', 'MB1350', 'STM32G081RB']
Processing table 2
Text before table: Table 2. Codification explanation The meaning of the codification is explained in Table 2. 2.2 Codification the board next to the evaluation tool ordering part number, that is stuck or silkscreen printed on • refer to the section Package information in the STM32 datasheet at www.st.com). on the targeted STM32 that is soldered on the board (for illustration of STM32 marking, • ‘E’ or ‘ES’ marking examples of location: production. any customer usage of these engineering sample tools as reference designs or in will not be at STMicroelectronics’ charge. In no event will STMicroelectronics be liable for be used as reference design or in production. Any consequences arising from such usage Evaluation tools marked as “ES” or “E” are not yet qualified and are therefore not ready to 2.1 Product marking STM32G081B-EVAL MB1350 STM32G081RB Order code Board reference Target STM32 Table 1. Ordering information is available in the datasheet and reference manual of the targeted STM32. To order the STM32G081B-EVAL Evaluation board, refer to Table 1. Additional information 2 Ordering information Ordering information UM2403
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['STM32XXYYT-EVAL', 'Description', 'Example: STM32G081B-EVAL']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LAVE-TYYXX23MTS', 'noitpircseD', 'LAVE-B180G23MTS :elpmaxE']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['XX', 'MCU series in STM32 Arm\nCortex MCUs', 'STM32G0 Series']
Processing row: ['YY', 'MCU product line in the series', 'STM32G081']
Processing row: ['T', 'STM32 Flash memory size:\nB for 128 Kbytes', '128 Kbytes']
Processing page 11
Processing page 12
Processing table 1
Text before table: Table 3. ON/OFF convention document. Table 3 provides the conventions used for the ON and OFF settings in the present 4 Conventions Conventions UM2403
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['Jumper JPx ON', 'Jumper fitted']
Processing row: ['Jumper JPx OFF', 'Jumper not fitted']
Processing row: ['Jumper JPx [1-2]', 'Jumper should be fitted between Pin 1 and Pin 2']
Detected connector: Pin at position 1
Processing row: ['Solder bridge SBx ON', 'SBx connections closed by 0 Ω resistor']
Processing row: ['Solder bridge SBx OFF', 'SBx connections left open']
Processing row: ['Resistor Rx ON', 'Resistor soldered']
Processing row: ['Resistor Rx OFF', 'Resistor not soldered']
Processing page 13
Processing table 1
Text before table: (cid:47)(cid:72)(cid:74)(cid:68)(cid:70)(cid:92)(cid:3)(cid:83)(cid:72)(cid:85)(cid:76)(cid:83)(cid:75)(cid:72)(cid:85)(cid:68)(cid:79)(cid:3)(cid:71)(cid:68)(cid:88)(cid:74)(cid:75)(cid:87)(cid:72)(cid:85)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:48)(cid:82)(cid:87)(cid:75)(cid:72)(cid:85)(cid:3)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) Figure 3. Hardware block diagram Figure 4 help users to locate these features on the Evaluation board. card, CEC on two HDMI connectors, Smartcard slot, Temperature sensor… etc.) and Audio DAC, microphone ADC, TFT LCD, CAN, IrDA, IR LED, IR receiver, LDR, MicroSD between STM32G081RBT6 and peripherals (motor control connector, RS232, RS485, Figure 3 illustrates the connection pin LQFP package). The hardware block diagram The STM32G081B-EVAL Evaluation board is designed around the STM32G081RBT6 (64- 6 Hardware layout and configuration UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '', '']
Header row 2: [None, '', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '', '']
Reversed Header row 2: [None, '', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '', '']
Connector mapping: {}
Processing row: [None, '', '']
Processing row: ['(cid:38)(cid:48)(cid:51)(cid:20)(cid:66)(cid:44)(cid:49)(cid:83)', '', '']
Processing row: ['(cid:38)(cid:48)(cid:51)(cid:20)(cid:66)(cid:44)(cid:49)(cid:83)', '', '']
Processing row: ['(cid:38)(cid:48)(cid:51)(cid:20)(cid:66)(cid:44)(cid:49)(cid:83)', '', '']
Processing table 2
Text before table: (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:47)(cid:39)(cid:53) (cid:80)(cid:82)(cid:87)(cid:82)(cid:85)(cid:3)(cid:70)(cid:82)(cid:81)(cid:87)(cid:85)(cid:82)(cid:79)(cid:3) (cid:38)(cid:48)(cid:51)(cid:20)(cid:66)(cid:44)(cid:49)(cid:83) (cid:42)(cid:51)(cid:44)(cid:50) (cid:54)(cid:80)(cid:68)(cid:85)(cid:87)(cid:70)(cid:68)(cid:85)(cid:71) (cid:47)(cid:40)(cid:39)(cid:86) (cid:56)(cid:54)(cid:36)(cid:53)(cid:55)(cid:21) (cid:69)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81) (cid:44)(cid:53)(cid:66)(cid:50)(cid:56)(cid:55) (cid:44)(cid:53)(cid:3)(cid:47)(cid:40)(cid:39) (cid:78)(cid:72)(cid:92)(cid:3)(cid:9)(cid:3)(cid:87)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:3) (cid:55)(cid:44)(cid:48)(cid:22)(cid:66)(cid:38)(cid:43)(cid:20) (cid:44)(cid:53)(cid:3)(cid:53)(cid:72)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:77)(cid:82)(cid:92)(cid:86)(cid:87)(cid:76)(cid:70)(cid:78) (cid:47)(cid:72)(cid:74)(cid:68)(cid:70)(cid:92)(cid:3)(cid:83)(cid:72)(cid:85)(cid:76)(cid:83)(cid:75)(cid:72)(cid:85)(cid:68)(cid:79)(cid:3)(cid:71)(cid:68)(cid:88)(cid:74)(cid:75)(cid:87)(cid:72)(cid:85)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:48)(cid:82)(cid:87)(cid:75)(cid:72)(cid:85)(cid:3)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) Figure 3. Hardware block diagram Figure 4 help users to locate these features on the Evaluation board. card, CEC on two HDMI connectors, Smartcard slot, Temperature sensor… etc.) and Audio DAC, microphone ADC, TFT LCD, CAN, IrDA, IR LED, IR receiver, LDR, MicroSD between STM32G081RBT6 and peripherals (motor control connector, RS232, RS485, Figure 3 illustrates the connection pin LQFP package). The hardware block diagram The STM32G081B-EVAL Evaluation board is designed around the STM32G081RBT6 (64- 6 Hardware layout and configuration UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:44)(cid:21)(cid:38)(cid:21)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')12:dic()83:dic()12:dic()44:dic(']
Connector mapping: {}
Processing row: ['(cid:38)(cid:40)(cid:38)']
Processing table 3
Text before table: (cid:56)(cid:54)(cid:36)(cid:53)(cid:55)(cid:20) (cid:39)(cid:37)(cid:28)(cid:3) (cid:89)(cid:82)(cid:79)(cid:87)(cid:68)(cid:74)(cid:72)(cid:3) (cid:87)(cid:85)(cid:68)(cid:81)(cid:86)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:53)(cid:54)(cid:21)(cid:22)(cid:21)(cid:3) (cid:86)(cid:72)(cid:81)(cid:86)(cid:82)(cid:85) (cid:43)(cid:39)(cid:48)(cid:44)(cid:3)(cid:86)(cid:82)(cid:88)(cid:85)(cid:70)(cid:72) (cid:87)(cid:72)(cid:80)(cid:83)(cid:72)(cid:85)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3) (cid:38)(cid:40)(cid:38) (cid:83)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) (cid:36)(cid:39)(cid:38) (cid:44)(cid:21)(cid:38)(cid:21) (cid:43)(cid:39)(cid:48)(cid:44)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:47)(cid:39)(cid:53) (cid:80)(cid:82)(cid:87)(cid:82)(cid:85)(cid:3)(cid:70)(cid:82)(cid:81)(cid:87)(cid:85)(cid:82)(cid:79)(cid:3) (cid:38)(cid:48)(cid:51)(cid:20)(cid:66)(cid:44)(cid:49)(cid:83) (cid:42)(cid:51)(cid:44)(cid:50) (cid:54)(cid:80)(cid:68)(cid:85)(cid:87)(cid:70)(cid:68)(cid:85)(cid:71) (cid:47)(cid:40)(cid:39)(cid:86) (cid:56)(cid:54)(cid:36)(cid:53)(cid:55)(cid:21) (cid:69)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81) (cid:44)(cid:53)(cid:66)(cid:50)(cid:56)(cid:55) (cid:44)(cid:53)(cid:3)(cid:47)(cid:40)(cid:39) (cid:78)(cid:72)(cid:92)(cid:3)(cid:9)(cid:3)(cid:87)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:3) (cid:55)(cid:44)(cid:48)(cid:22)(cid:66)(cid:38)(cid:43)(cid:20) (cid:44)(cid:53)(cid:3)(cid:53)(cid:72)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:77)(cid:82)(cid:92)(cid:86)(cid:87)(cid:76)(cid:70)(cid:78) (cid:47)(cid:72)(cid:74)(cid:68)(cid:70)(cid:92)(cid:3)(cid:83)(cid:72)(cid:85)(cid:76)(cid:83)(cid:75)(cid:72)(cid:85)(cid:68)(cid:79)(cid:3)(cid:71)(cid:68)(cid:88)(cid:74)(cid:75)(cid:87)(cid:72)(cid:85)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:48)(cid:82)(cid:87)(cid:75)(cid:72)(cid:85)(cid:3)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) Figure 3. Hardware block diagram Figure 4 help users to locate these features on the Evaluation board. card, CEC on two HDMI connectors, Smartcard slot, Temperature sensor… etc.) and Audio DAC, microphone ADC, TFT LCD, CAN, IrDA, IR LED, IR receiver, LDR, MicroSD between STM32G081RBT6 and peripherals (motor control connector, RS232, RS485, Figure 3 illustrates the connection pin LQFP package). The hardware block diagram The STM32G081B-EVAL Evaluation board is designed around the STM32G081RBT6 (64- 6 Hardware layout and configuration UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, None, '', '(cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Header row 2: ['(cid:44)(cid:21)(cid:38)(cid:20)', '', None, None, '', '(cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, '', '(cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, None, '', ')58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic(\n)3:dic()18:dic()28:dic()67:dic()68:dic()18:dic()27:dic()78:dic()19:dic()27:dic()3:dic()83:dic()12:dic()44:dic(']
Reversed Header row 2: [')02:dic()83:dic()12:dic()44:dic(', '', None, None, '', ')58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic(\n)3:dic()18:dic()28:dic()67:dic()68:dic()18:dic()27:dic()78:dic()19:dic()27:dic()3:dic()83:dic()12:dic()44:dic(']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, '', ')58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic(\n)3:dic()18:dic()28:dic()67:dic()68:dic()18:dic()27:dic()78:dic()19:dic()27:dic()3:dic()83:dic()12:dic()44:dic(']
Connector mapping: {}
Processing row: ['(cid:44)(cid:21)(cid:38)(cid:20)', '', '', '(cid:55)(cid:92)(cid:83)(cid:72)(cid:16)(cid:38)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)', '', '(cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Processing row: ['(cid:44)(cid:21)(cid:38)(cid:20)', '', '', '', '', '(cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Processing row: ['(cid:42)(cid:51)(cid:44)(cid:50)', '', '', '', '', '(cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Processing row: ['(cid:56)(cid:54)(cid:37)(cid:16)(cid:38)(cid:16)(cid:21)', '', '', '', '', '(cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Processing table 4
Text before table: (cid:71)(cid:82)(cid:87)(cid:16)(cid:80)(cid:68)(cid:87)(cid:85)(cid:76)(cid:91)(cid:3) (cid:87)(cid:85)(cid:89) (cid:68)(cid:82) (cid:81)(cid:79) (cid:86)(cid:87)(cid:68) (cid:79)(cid:68)(cid:74) (cid:87)(cid:72) (cid:82)(cid:3) (cid:85) (cid:56)(cid:54)(cid:37)(cid:3)(cid:71)(cid:68)(cid:88)(cid:74)(cid:75)(cid:87)(cid:72)(cid:85)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:54)(cid:51)(cid:44)(cid:20) (cid:70)(cid:68)(cid:85)(cid:71) (cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:54)(cid:39)(cid:3) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:44)(cid:21)(cid:38)(cid:20) (cid:54)(cid:55)(cid:48)(cid:22)(cid:21)(cid:42)(cid:19)(cid:27)(cid:20)(cid:53)(cid:37)(cid:55)(cid:25) (cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3) (cid:87)(cid:85)(cid:68)(cid:81)(cid:86)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:53)(cid:54)(cid:23)(cid:27)(cid:24)(cid:3) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:87)(cid:85)(cid:68)(cid:81)(cid:86)(cid:79)(cid:68)(cid:87)(cid:82)(cid:85) (cid:56)(cid:54)(cid:36)(cid:53)(cid:55)(cid:20) (cid:39)(cid:37)(cid:28)(cid:3) (cid:89)(cid:82)(cid:79)(cid:87)(cid:68)(cid:74)(cid:72)(cid:3) (cid:87)(cid:85)(cid:68)(cid:81)(cid:86)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:53)(cid:54)(cid:21)(cid:22)(cid:21)(cid:3) (cid:86)(cid:72)(cid:81)(cid:86)(cid:82)(cid:85) (cid:43)(cid:39)(cid:48)(cid:44)(cid:3)(cid:86)(cid:82)(cid:88)(cid:85)(cid:70)(cid:72) (cid:87)(cid:72)(cid:80)(cid:83)(cid:72)(cid:85)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3) (cid:38)(cid:40)(cid:38) (cid:83)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) (cid:36)(cid:39)(cid:38) (cid:44)(cid:21)(cid:38)(cid:21) (cid:43)(cid:39)(cid:48)(cid:44)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:47)(cid:39)(cid:53) (cid:80)(cid:82)(cid:87)(cid:82)(cid:85)(cid:3)(cid:70)(cid:82)(cid:81)(cid:87)(cid:85)(cid:82)(cid:79)(cid:3) (cid:38)(cid:48)(cid:51)(cid:20)(cid:66)(cid:44)(cid:49)(cid:83) (cid:42)(cid:51)(cid:44)(cid:50) (cid:54)(cid:80)(cid:68)(cid:85)(cid:87)(cid:70)(cid:68)(cid:85)(cid:71) (cid:47)(cid:40)(cid:39)(cid:86) (cid:56)(cid:54)(cid:36)(cid:53)(cid:55)(cid:21) (cid:69)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81) (cid:44)(cid:53)(cid:66)(cid:50)(cid:56)(cid:55) (cid:44)(cid:53)(cid:3)(cid:47)(cid:40)(cid:39) (cid:78)(cid:72)(cid:92)(cid:3)(cid:9)(cid:3)(cid:87)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:3) (cid:55)(cid:44)(cid:48)(cid:22)(cid:66)(cid:38)(cid:43)(cid:20) (cid:44)(cid:53)(cid:3)(cid:53)(cid:72)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:77)(cid:82)(cid:92)(cid:86)(cid:87)(cid:76)(cid:70)(cid:78) (cid:47)(cid:72)(cid:74)(cid:68)(cid:70)(cid:92)(cid:3)(cid:83)(cid:72)(cid:85)(cid:76)(cid:83)(cid:75)(cid:72)(cid:85)(cid:68)(cid:79)(cid:3)(cid:71)(cid:68)(cid:88)(cid:74)(cid:75)(cid:87)(cid:72)(cid:85)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:48)(cid:82)(cid:87)(cid:75)(cid:72)(cid:85)(cid:3)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) Figure 3. Hardware block diagram Figure 4 help users to locate these features on the Evaluation board. card, CEC on two HDMI connectors, Smartcard slot, Temperature sensor… etc.) and Audio DAC, microphone ADC, TFT LCD, CAN, IrDA, IR LED, IR receiver, LDR, MicroSD between STM32G081RBT6 and peripherals (motor control connector, RS232, RS485, Figure 3 illustrates the connection pin LQFP package). The hardware block diagram The STM32G081B-EVAL Evaluation board is designed around the STM32G081RBT6 (64- 6 Hardware layout and configuration UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:11)(cid:39)(cid:51)(cid:12)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78)', None]
Header row 2: ['(cid:11)(cid:39)(cid:51)(cid:12)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78)', '(cid:56)(cid:54)(cid:37)(cid:22)(cid:17)(cid:19)(cid:3)(cid:55)(cid:92)(cid:83)(cid:72)(cid:16)(cid:37)(cid:3)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['(cid:11)(cid:39)(cid:51)(cid:12)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78)', '(cid:11)(cid:39)(cid:51)(cid:12)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78)']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')87:dic()18:dic()67:dic()68:dic()3:dic()21:dic()15:dic()93:dic()11:dic(', ')87:dic()18:dic()67:dic()68:dic()3:dic()21:dic()15:dic()93:dic()11:dic(']
Reversed Header row 2: [')87:dic()18:dic()67:dic()68:dic()3:dic()21:dic()15:dic()93:dic()11:dic(', ')58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic(\n)3:dic()73:dic()61:dic()27:dic()38:dic()29:dic()55:dic()3:dic()91:dic()71:dic()22:dic()73:dic()45:dic()65:dic(']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [')87:dic()18:dic()67:dic()68:dic()3:dic()21:dic()15:dic()93:dic()11:dic(', ')87:dic()18:dic()67:dic()68:dic()3:dic()21:dic()15:dic()93:dic()11:dic(']
Connector mapping: {}
Processing table 5
Text before table: (cid:39)(cid:76)(cid:86)(cid:83)(cid:79)(cid:68)(cid:92)(cid:51)(cid:82)(cid:85)(cid:87)(cid:3) (cid:51)(cid:39) (cid:42)(cid:51)(cid:44)(cid:50) (cid:56)(cid:54)(cid:37)(cid:3) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:54)(cid:55)(cid:16)(cid:47)(cid:44)(cid:49)(cid:46)(cid:57)(cid:21)(cid:16)(cid:20) (cid:54)(cid:58)(cid:39) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:56)(cid:54)(cid:37)(cid:3)(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:16)(cid:37)(cid:3) (cid:72)(cid:80)(cid:69)(cid:72)(cid:71)(cid:71)(cid:72)(cid:71)(cid:3) (cid:56)(cid:54)(cid:37)(cid:22)(cid:17)(cid:19)(cid:3)(cid:55)(cid:92)(cid:83)(cid:72)(cid:16)(cid:37)(cid:3) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:48)(cid:56)(cid:59) (cid:56)(cid:54)(cid:37)(cid:16)(cid:38)(cid:16)(cid:20) (cid:11)(cid:39)(cid:51)(cid:12)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78) (cid:55)(cid:92)(cid:83)(cid:72)(cid:16)(cid:38)(cid:3) (cid:47)(cid:38)(cid:39) (cid:39)(cid:76)(cid:86)(cid:83)(cid:79)(cid:68)(cid:92)(cid:51)(cid:82)(cid:85)(cid:87)(cid:3)(cid:3) (cid:71)(cid:82)(cid:87)(cid:16)(cid:80)(cid:68)(cid:87)(cid:85)(cid:76)(cid:91)(cid:3) (cid:87)(cid:85)(cid:89) (cid:68)(cid:82) (cid:81)(cid:79) (cid:86)(cid:87)(cid:68) (cid:79)(cid:68)(cid:74) (cid:87)(cid:72) (cid:82)(cid:3) (cid:85) (cid:56)(cid:54)(cid:37)(cid:3)(cid:71)(cid:68)(cid:88)(cid:74)(cid:75)(cid:87)(cid:72)(cid:85)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:54)(cid:51)(cid:44)(cid:20) (cid:70)(cid:68)(cid:85)(cid:71) (cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:54)(cid:39)(cid:3) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:44)(cid:21)(cid:38)(cid:20) (cid:54)(cid:55)(cid:48)(cid:22)(cid:21)(cid:42)(cid:19)(cid:27)(cid:20)(cid:53)(cid:37)(cid:55)(cid:25) (cid:44)(cid:21)(cid:38)(cid:3)(cid:72)(cid:91)(cid:87)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3) (cid:87)(cid:85)(cid:68)(cid:81)(cid:86)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:53)(cid:54)(cid:23)(cid:27)(cid:24)(cid:3) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:87)(cid:85)(cid:68)(cid:81)(cid:86)(cid:79)(cid:68)(cid:87)(cid:82)(cid:85) (cid:56)(cid:54)(cid:36)(cid:53)(cid:55)(cid:20) (cid:39)(cid:37)(cid:28)(cid:3) (cid:89)(cid:82)(cid:79)(cid:87)(cid:68)(cid:74)(cid:72)(cid:3) (cid:87)(cid:85)(cid:68)(cid:81)(cid:86)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:53)(cid:54)(cid:21)(cid:22)(cid:21)(cid:3) (cid:86)(cid:72)(cid:81)(cid:86)(cid:82)(cid:85) (cid:43)(cid:39)(cid:48)(cid:44)(cid:3)(cid:86)(cid:82)(cid:88)(cid:85)(cid:70)(cid:72) (cid:87)(cid:72)(cid:80)(cid:83)(cid:72)(cid:85)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3) (cid:38)(cid:40)(cid:38) (cid:83)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) (cid:36)(cid:39)(cid:38) (cid:44)(cid:21)(cid:38)(cid:21) (cid:43)(cid:39)(cid:48)(cid:44)(cid:3)(cid:86)(cid:76)(cid:81)(cid:78) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:47)(cid:39)(cid:53) (cid:80)(cid:82)(cid:87)(cid:82)(cid:85)(cid:3)(cid:70)(cid:82)(cid:81)(cid:87)(cid:85)(cid:82)(cid:79)(cid:3) (cid:38)(cid:48)(cid:51)(cid:20)(cid:66)(cid:44)(cid:49)(cid:83) (cid:42)(cid:51)(cid:44)(cid:50) (cid:54)(cid:80)(cid:68)(cid:85)(cid:87)(cid:70)(cid:68)(cid:85)(cid:71) (cid:47)(cid:40)(cid:39)(cid:86) (cid:56)(cid:54)(cid:36)(cid:53)(cid:55)(cid:21) (cid:69)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81) (cid:44)(cid:53)(cid:66)(cid:50)(cid:56)(cid:55) (cid:44)(cid:53)(cid:3)(cid:47)(cid:40)(cid:39) (cid:78)(cid:72)(cid:92)(cid:3)(cid:9)(cid:3)(cid:87)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:3) (cid:55)(cid:44)(cid:48)(cid:22)(cid:66)(cid:38)(cid:43)(cid:20) (cid:44)(cid:53)(cid:3)(cid:53)(cid:72)(cid:70)(cid:72)(cid:76)(cid:89)(cid:72)(cid:85) (cid:77)(cid:82)(cid:92)(cid:86)(cid:87)(cid:76)(cid:70)(cid:78) (cid:47)(cid:72)(cid:74)(cid:68)(cid:70)(cid:92)(cid:3)(cid:83)(cid:72)(cid:85)(cid:76)(cid:83)(cid:75)(cid:72)(cid:85)(cid:68)(cid:79)(cid:3)(cid:71)(cid:68)(cid:88)(cid:74)(cid:75)(cid:87)(cid:72)(cid:85)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:48)(cid:82)(cid:87)(cid:75)(cid:72)(cid:85)(cid:3)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) Figure 3. Hardware block diagram Figure 4 help users to locate these features on the Evaluation board. card, CEC on two HDMI connectors, Smartcard slot, Temperature sensor… etc.) and Audio DAC, microphone ADC, TFT LCD, CAN, IrDA, IR LED, IR receiver, LDR, MicroSD between STM32G081RBT6 and peripherals (motor control connector, RS232, RS485, Figure 3 illustrates the connection pin LQFP package). The hardware block diagram The STM32G081B-EVAL Evaluation board is designed around the STM32G081RBT6 (64- 6 Hardware layout and configuration UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:22)(cid:17)(cid:24)(cid:80)(cid:80)(cid:3)(cid:68)(cid:88)(cid:71)(cid:76)(cid:82)(cid:3)(cid:77)(cid:68)(cid:70)(cid:78)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')87:dic()07:dic()86:dic()77:dic()3:dic()28:dic()67:dic()17:dic()88:dic()86:dic()3:dic()08:dic()08:dic()42:dic()71:dic()22:dic(', '']
Connector mapping: {}
Processing page 14
Processing page 15
Processing page 16
Processing page 17
Processing page 18
Processing table 1
Text before table: (cid:51)(cid:54)(cid:56) (cid:24)(cid:57) (cid:45)(cid:51)(cid:20)(cid:26) (cid:51)(cid:82)(cid:90)(cid:72)(cid:85)(cid:3)(cid:77)(cid:68)(cid:70)(cid:78)(cid:3)(cid:82)(cid:81)(cid:3)(cid:80)(cid:82)(cid:87)(cid:75)(cid:72)(cid:85)(cid:3)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) (cid:48)(cid:82)(cid:87)(cid:75)(cid:72)(cid:85)(cid:3)(cid:69)(cid:82)(cid:68)(cid:85)(cid:71) Figure 8. 5 V power structure Hardware layout and configuration UM2403
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['(cid:86)(cid:90)(cid:76)(cid:87)(cid:70)(cid:75)']
Processing page 19
Processing table 1
Text before table: Table 4. Power source related Jumpers described in table 2. The power source is selected by setting the related jumpers JP17, JP15 and JP16 as anyway from CN6. no USB enumeration needed. User can set JP17 to U5V to allow the board to be powered In case the STM32G081B-EVAL board is powered by an USB charger through CN6, there is Consequently the board is not powered (LED LD7 remains OFF). request is rejected and enumeration does not succeed if PC can't provide such current. 2. 300 mA is requested at enumeration (since JP5 must be OFF), so there is risk that current can be limited by PC. As a consequence the board is not powered correctly. 1. If more than 300 mA current is needed by the board, the PC may be damaged or and the following risks may be encountered: If this order is not respected, the board may be powered by VBUS first then E5V or D5V, 5. Connect the PC to USB connector CN6 4. Check red LED LD7 is turned ON 3. Connect the external power source to PSU or D5V (daughterboard mounted) 2. Check that JP5 is removed 1. Connect jumper JP17 for PSU or D5V side UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP17', 'JP17 is used to select one of the four possible power supply resources.\nOnly for power supply from USB (CN6) of ST-LINK/V2-1 to STM32G081B-EVAL, JP17 is set as\nshown on the right:\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['JP17', 'JP17 is used to select one of the four possible power supply resources.\nOnly for power supply from USB (CN6) of ST-LINK/V2-1 to STM32G081B-EVAL, JP17 is set as\nshown on the right:\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', '(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)']
Processing row: ['JP17', 'Only for power supply from the daughterboard connectors(CN5 or CN9) to STM32G081B-\nEVAL, JP17 is set as shown on the right: (default Setting)\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', '(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)']
Processing row: ['JP17', 'Only for power supply from the daughterboard connectors(CN5 or CN9) to STM32G081B-\nEVAL, JP17 is set as shown on the right: (default Setting)\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', '(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)']
Processing row: ['JP17', 'Only for power supply jack(CN16) to the STM32G081B-EVAL, JP17 is set as shown on the\nright:\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', '(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)']
Processing row: ['JP17', 'Only for power supply jack(CN16) to the STM32G081B-EVAL, JP17 is set as shown on the\nright:\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', '(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)']
Processing row: ['JP17', 'Only for power supply from USB (CN6) to STM32G081B-EVAL without current limited, JP17 is\nset as shown on the right:\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', '(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)']
Processing row: ['JP17', 'Only for power supply from USB (CN6) to STM32G081B-EVAL without current limited, JP17 is\nset as shown on the right:\n(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)', '(cid:56)(cid:24)(cid:57) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:54)(cid:55)(cid:79)(cid:78)']
Processing page 20
Processing table 1
Text before table: Table 4. Power source related Jumpers (continued) Hardware layout and configuration UM2403
Processing horizontal table...
Processing row: ['JP15', 'The Vbat pin of STM32G081RBT6 is connected to VDD when JP15 is set as shown on the right\n(default setting):\n(cid:20) (cid:21) (cid:22)', None]
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP15', 'The Vbat pin of STM32G081RBT6 is connected to VDD when JP15 is set as shown on the right\n(default setting):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP15', 'The Vbat pin of STM32G081RBT6 is connected to 3V battery when JP15 is set as shown on the\nright:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP15', 'The Vbat pin of STM32G081RBT6 is connected to 3V battery when JP15 is set as shown on the\nright:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP16', 'The VDD pin of STM32G081RBT6 is connected to 3.3V when JP16 is set as shown on the right\n(default setting), when the UCPD daughterboard is used, this setting is mandatory:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: JP16 at position 0
Detected connector: JP16 at position 1
Processing row: ['JP16', 'The VDD pin of STM32G081RBT6 is connected to 3.3V when JP16 is set as shown on the right\n(default setting), when the UCPD daughterboard is used, this setting is mandatory:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: JP16 at position 0
Detected connector: JP16 at position 1
Processing row: ['JP16', 'The VDD pin of STM32G081RBT6 is connected to VDD_ADJ when JP16 is set as shown on the\nright:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: JP16 at position 0
Detected connector: JP16 at position 1
Processing row: ['JP16', 'The VDD pin of STM32G081RBT6 is connected to VDD_ADJ when JP16 is set as shown on the\nright:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: JP16 at position 0
Detected connector: JP16 at position 1
Processing table 2
Text before table: Table 5. Low voltage limitation is lower than the limitation. of some peripheral components. Components might work incorrectly when the power level Table 5 shows the low voltage limitations that might apply depending on the characteristics correctly. The LED LD7 is lit when the STM32G081B-EVAL Evaluation board is powered by the 5V pin2. Note: The UCPD daughterboard works with VDD=3.3V, so it is mandatory to close JP16 pin1 and work with degraded performances. Note: LD8 is lit when VDD < 2.7 V and in this case IOs and some Analog IPs of STM32G081RBT6 STM32G081RBT6 would be damaged due to lacking of power supply on its power pins. when it is open. But JP11 is not allowed to be opened without current meter; otherwise Note: The VDD_MCU Idd measurement can be done by current meter which mounted on JP11 (cid:20) (cid:22) (cid:21) right: The VDD pin of STM32G081RBT6 is connected to VDD_ADJ when JP16 is set as shown on the JP16 (cid:20) (cid:22) (cid:21) (default setting), when the UCPD daughterboard is used, this setting is mandatory: The VDD pin of STM32G081RBT6 is connected to 3.3V when JP16 is set as shown on the right (cid:20) (cid:22) (cid:21) right: The Vbat pin of STM32G081RBT6 is connected to 3V battery when JP15 is set as shown on the JP15 (cid:20) (cid:22) (cid:21) (default setting): The Vbat pin of STM32G081RBT6 is connected to VDD when JP15 is set as shown on the right Jumper Description Table 4. Power source related Jumpers (continued) Hardware layout and configuration UM2403
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Board', 'peripheral', 'component', 'IO name', 'Low voltage\nlimitation']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['draoB', 'larehpirep', 'tnenopmoc', 'eman OI', 'noitatimil\negatlov woL']
Connector mapping: {}
Processing row: ['Mother board', 'Audio amplifier', 'U17', 'Audio input', '2.2V']
Processing row: ['Mother board', 'Microphone amplifier', 'U12', 'Audio output', '2.7V']
Processing row: ['Legacy daughterboard', 'Smartcard', 'CN2', 'USART1', '2.7V']
Processing page 21
Processing table 1
Text before table: Table 6. 32 KHz crystal X2 related solder bridges removing R45 and R46 when internal RC clock is used X3, 8MHz Crystal for the STM32G081RBT6 microcontroller, it can be disconnected by • X2, 32KHz Crystal for embedded RTC • STM32G081RBT6 and RTC embedded. Two clock sources are available on STM32G081B-EVAL Evaluation board for 6.3 Clock references UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB18', 'PC14 is connected to 32KHz crystal when SB18 is open (default setting).']
Processing row: ['SB18', 'PC14 is connected to extension connector CN9 when SB18 is closed. In such case R43 must be\nremoved to avoid disturbance due to the 32Khz quartz.']
Processing row: ['SB19', 'PC15 is connected to 32KHz crystal when SB19 is open (default setting).']
Processing row: ['SB19', 'PC15 is connected to extension connector CN9 when SB19 is closed. In such case R44 must be\nremoved to avoid disturbance due to the 32Khz quartz.']
Processing table 2
Text before table: Table 7. 8 MHz crystal X3 related solder bridges removed to avoid disturbance due to the 32Khz quartz. PC15 is connected to extension connector CN9 when SB19 is closed. In such case R44 must be SB19 PC15 is connected to 32KHz crystal when SB19 is open (default setting). removed to avoid disturbance due to the 32Khz quartz. PC14 is connected to extension connector CN9 when SB18 is closed. In such case R43 must be SB18 PC14 is connected to 32KHz crystal when SB18 is open (default setting). Jumper Description Table 6. 32 KHz crystal X2 related solder bridges removing R45 and R46 when internal RC clock is used X3, 8MHz Crystal for the STM32G081RBT6 microcontroller, it can be disconnected by • X2, 32KHz Crystal for embedded RTC • STM32G081RBT6 and RTC embedded. Two clock sources are available on STM32G081B-EVAL Evaluation board for 6.3 Clock references UM2403 Hardware layout and configuration
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB20', 'PF0 is connected to 8MHz crystal when SB20 is open (default setting).']
Processing row: ['SB20', 'PF0 is connected to extension connector CN10 when SB20 is closed. In such case R45 must be\nremoved to avoid disturbance due to the 8Mhz quartz.']
Processing row: ['SB21', 'PF1 is connected to 8MHz crystal when SB21 is open (default setting).']
Processing row: ['SB21', 'PF1 is connected to extension connector CN10 when SB21 is closed. In such case R46 must be\nremoved to avoid disturbance due to the 8Mhz quartz.']
Processing page 22
Processing table 1
Text before table: Table 8. Boot related jumper Table 8 and Table 9). among pin 17, pin 19 and pin 21 and one option bit (see The boot option is configured by closing JP9 pin2-3 and setting one jumper cap on CN10 Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash • The STM32G081B-EVAL Evaluation board is able to boot from: 6.5 Boot Option Hardware layout and configuration UM2403
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper\nconfiguration', 'Bit25 in USER\nOPTION BYTES', 'Boot from']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['noitarugifnoc\nrepmuJ', 'SETYB NOITPO\nRESU ni 52tiB', 'morf tooB']
Connector mapping: {}
Processing row: ['CN10 pin 19 and\npin 17 closed by\njumper', 'X', 'STM32G081B-EVAL boot from User Flash (default setting)']
Processing row: ['CN10 pin 19 and\npin 21 closed by\njumper', '0', 'STM32G081B-EVAL boot from Embedded SRAM']
Processing row: ['CN10 pin 19 and\npin 21 closed by\njumper', '1', 'STM32G081B-EVAL boot from System Memory']
Processing table 2
Text before table: Table 9. Boot0 related jumpers jumper pin 21 closed by 1 STM32G081B-EVAL boot from System Memory CN10 pin 19 and jumper pin 21 closed by 0 STM32G081B-EVAL boot from Embedded SRAM CN10 pin 19 and jumper pin 17 closed by X STM32G081B-EVAL boot from User Flash (default setting) CN10 pin 19 and configuration OPTION BYTES Boot from Jumper Bit25 in USER Table 8. Boot related jumper Table 8 and Table 9). among pin 17, pin 19 and pin 21 and one option bit (see The boot option is configured by closing JP9 pin2-3 and setting one jumper cap on CN10 Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash • The STM32G081B-EVAL Evaluation board is able to boot from: 6.5 Boot Option Hardware layout and configuration UM2403
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP9', 'PA14-BOOT0 is used as SWCLK when JP9 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD', 'noitpircseD']
Reversed Header row 2: ['9PJ', ')22:dic( )12:dic( )02:dic(\n.)gnittes tluafed( thgir eht no nwohs sa tes si 9PJ nehw KLCWS sa desu si 0TOOB-41AP', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['repmuJ', 'noitpircseD', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP9', 'PA14-BOOT0 is used as SWCLK when JP9 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP9', 'The Bootloader_BOOT0 is managed by pin 6 of connector CN11 (RS232 DSR signal) and it is\nconnected to PA14-BOOT0 when JP9 is set as shown on the right. This configuration is used for\nboot loader application only.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP9', 'The Bootloader_BOOT0 is managed by pin 6 of connector CN11 (RS232 DSR signal) and it is\nconnected to PA14-BOOT0 when JP9 is set as shown on the right. This configuration is used for\nboot loader application only.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing page 23
Processing table 1
Text before table: Table 10. Audio related jumpers UM2403 Hardware layout and configuration
Processing horizontal table...
Processing row: ['JP18', 'Speaker amplifier U17 is enabled when JP18 is closed (default setting)', None]
Detected connector: JP18 at position 0
Detected connector: JP18 at position 1
Processing row: ['JP18', 'Speaker amplifier U17 is disabled when JP18 is open', None]
Detected connector: JP18 at position 0
Detected connector: JP18 at position 1
Processing row: ['JP19', 'PA4 is connected to VIN1 of Audio amplifier when JP19 is closed (default setting)', None]
Detected connector: JP19 at position 0
Detected connector: JP19 at position 1
Processing row: ['JP19', 'PA4 is disconnected to VIN1 of Audio amplifier when JP19 is open', None]
Detected connector: JP19 at position 0
Detected connector: JP19 at position 1
Processing row: ['JP6', 'Mono playback is enabled when JP6 is set as shown on the right (default setting):\n(cid:20) (cid:21) (cid:22)', None]
Processing row: ['JP6', 'Mono playback is enabled when JP6 is set as shown on the right (default setting):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP6', 'Stereo playback is enabled when JP6 is set as shown on the right:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP6', 'Stereo playback is enabled when JP6 is set as shown on the right:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing table 2
Text before table: Table 11. RS232 and RS485 related jumpers Table 11. by setting of jumpers in be connected as these two signals for bootloader which is NOT supported on PC4 and PC5 By default, PC4 and PC5 are connected as TX and RX signals. PA9 and PA10 are also can signal) are added on RS232 connector CN11 for ISP support. Bootloader_RESET (shared with CTS signal) and Bootloader_BOOT0 (shared with DSR of STM32G081RBT6 on STM32G081B-EVAL Evaluation board. The signal supported by D-type 9-pins RS232/RS485 connector CN11, which is connected to USART1 Communication through RS232 (with Hardware flow control CTS and RTS) and RS485 is 6.6.2 RS232 and RS485 V. correctly when VDD > 2.7 Audio amplifier operates correctly when VDD > 2.2 V and microphone amplifier operates (cid:20) (cid:22) (cid:21) Stereo playback is enabled when JP6 is set as shown on the right: JP6 (cid:20) (cid:22) (cid:21) Mono playback is enabled when JP6 is set as shown on the right (default setting): PA4 is disconnected to VIN1 of Audio amplifier when JP19 is open JP19 PA4 is connected to VIN1 of Audio amplifier when JP19 is closed (default setting) Speaker amplifier U17 is disabled when JP18 is open JP18 Speaker amplifier U17 is enabled when JP18 is closed (default setting) Jumper Description Table 10. Audio related jumpers UM2403 Hardware layout and configuration
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP14', 'RS232_RX is connected to RS232 transceiver and RS232 communication is enabled when\nJP14 is set as shown on the right (default setting):\n(cid:20) (cid:21) (cid:22)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN11 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}}
Processing row: ['JP14', 'RS232_RX is connected to RS232 transceiver and RS232 communication is enabled when\nJP14 is set as shown on the right (default setting):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP14', 'RS485_RX is connected to RS485 transceiver and RS485 communication is enabled when\nJP14 is set as shown on the right:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP14', 'RS485_RX is connected to RS485 transceiver and RS485 communication is enabled when\nJP14 is set as shown on the right:\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP10', 'PC4 is connected as TX signal without bootloader being supported when JP10 is set as shown\non the right (Default setting):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP10', 'PC4 is connected as TX signal without bootloader being supported when JP10 is set as shown\non the right (Default setting):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP10', 'PA9 is connected as TX signal with bootloader being supported when JP10 is set as shown on\nthe right (CN1 motor control connector is needed to be open in this case):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP10', 'PA9 is connected as TX signal with bootloader being supported when JP10 is set as shown on\nthe right (CN1 motor control connector is needed to be open in this case):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing page 24
Processing table 1
Text before table: Table 11. RS232 and RS485 related jumpers (continued) Hardware layout and configuration UM2403
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP8', 'PC5 is connected as RX signal without bootloader being supported when JP8 is set as shown\non the right (default setting):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP8', 'PA10 is connected as RX signal with bootloader being supported when JP8 is set as shown on\nthe right (in this case, CN1 motor control connector must be open):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: CN1 at position 1
Processing row: ['JP8', 'PA10 is connected as RX signal with bootloader being supported when JP8 is set as shown on\nthe right (in this case, CN1 motor control connector must be open):\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Detected connector: CN1 at position 1
Processing table 2
Text before table: Table 12. RS485 related solder bridges USART1). connected to pin4 and pin9 of D-type 9-pins connector CN11 (share same connector with The RS485 communication is supported by RS485 transceiver ST3485EBDR which (cid:20) (cid:22) (cid:21) the right (in this case, CN1 motor control connector must be open): PA10 is connected as RX signal with bootloader being supported when JP8 is set as shown on JP8 (cid:20) (cid:22) (cid:21) on the right (default setting): PC5 is connected as RX signal without bootloader being supported when JP8 is set as shown Table 11. RS232 and RS485 related jumpers (continued) Hardware layout and configuration UM2403
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB29,SB31', 'The external failsafe biasing are enabled when solder bridges SB29 and SB31 was closed\nDefault Setting: Not fitted']
Processing row: ['SB32', 'The bus termination is enabled when solder bridge SB32 is closed.\nDefault Setting: Not fitted']
Processing row: ['SB30', 'The AC termination is disabled when solder bridge SB30 is closed for high baud rate\ncommunication.\nDefault Setting: Not fitted']
Processing page 25
Processing table 1
Text before table: Table 13. LCD modules button (B2) are also available as input devices. (B3) with selection key which connected to PA0 and supports wakeup feature. Tamper purpose color LED's (LD 1,2,3,4) are available as display device. The 4-direction joystick The 2.4" color TFT LCD connected to SPI1 port of STM32G081RBT6 and 4 general 6.6.7 Display and Input devices Open pin2-3 of JP8 and JP10. • Open JP4 and JP6. • Close JP1, JP2 and JP3. • application: Daughterboard on CN4 and CN5 must be removed and some jumpers set for motor control PWM control signal going to the motor driving circuit. current, bus voltage, power heatsink coming from the motor driving board and 6 channels of Available signals on this connector includes emergency stop, motor speed, 3 phase motor required control and feedback signals to and from motor power-driving board. three-phase brushless motor control via a 34-pins connector CN1, which provides all The STM32G081B-EVAL Evaluation board supports both asynchronous and synchronous 6.6.6 Motor Control of VDD. by jumpers. Thus I2C pull up voltage and reset pull up voltage on CN2 would be the voltage no daughterboard on these connector, pin17 must be closed to pin18 on both CN4 and CN5 UM2403 Hardware layout and configuration
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['2.4” TFT LCD connector CN14', None, None, None, None, None]
Header row 2: ['Pin', 'Description', 'Pin connection', 'Pin', 'Description', 'Pin connection']
Detected pin name header: Description at position 1 in header_row_2
Detected pin name header: Description at position 4 in header_row_2
Pin name positions: [1, 4]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['2.4” TFT LCD connector CN14', '2.4” TFT LCD connector CN14', '2.4” TFT LCD connector CN14', '2.4” TFT LCD connector CN14', '2.4” TFT LCD connector CN14', '2.4” TFT LCD connector CN14']
Detected connector: CN4 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 2 in header_row_1
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN4'}, 2: {'pos': 4, 'name': 'CN4'}}
Processing row: ['1', 'CS', 'PB8', '9', 'VDD', '3.3V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['2', 'SCL', 'PB3', '10', 'VCI', '3.3V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['3', 'SDI', 'PA7', '11', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['4', 'RS', '-', '12', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['5', 'WR', '-', '13', 'BL_VDD', '5V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['6', 'RD', '-', '14', 'BL_Control', '5V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['7', 'SDO', 'PB4', '15', 'BL_GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['8', 'RESET', 'RESET#', '16', 'BL_GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing page 26
Processing table 1
Text before table: Table 14. Temperature sensor related solder bridge setting of SB7. I2C address of temperature sensor is 0b100100(A0), A0 can be 0 or 1 depends on the HDMI_Source connector CN3 (on legacy board). and shares same I2C1 bus with EXT I2C connector (on mother board) and DDC on A temperature sensor STLM75M2F is connected to the I2C1 bus of the STM32G081RBT6, 6.7.2 Temperature sensor gap and DAC1 OUT and to connect LDR output to ADC IN1 for AD conversion. It's possible to compare LDR output with ¼ band gap, 1/2 band gap, 3/4 band gap, band Figure 9. GP comparator 1 Figure 9 on STM32G081B-EVAL Evaluation board. PA1 (COM1_IN+/ADC IN1) as shown The VDD is divided by resistor bridge of LDR VT9ON1 and 8.2 K resistor and connected to 6.7.1 LDR (Light dependent resistor) 6.7 Peripherals on legacy peripheral daughterboard Hardware layout and configuration UM2403
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder Bridge', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirB redloS', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB7', 'I2C address A0 is 0 when SB7 is open.\n(Default setting)']
Processing row: ['SB7', 'I2C address A0 is 1 when SB7 is closed.']
Processing page 27
Processing table 1
Text before table: Table 15. Connection between ST8024L and STM32G081RBT6 Table 15. protection and control functions based on the connections with STM32G081RBT6 listed in Evaluation board for asynchronous 1.8V, 3V and 5V smartcards. It performs all supply STMicroelectronics smartcard interface chip ST8024L is used on STM32G081B-EVAL 6.7.3 Smartcard UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Signals of\nST8024L', 'Description', 'Connect to\nSTM32G081RBT6']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['L4208TS\nfo slangiS', 'noitpircseD', '6TBR180G23MTS\not tcennoC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['5V/3V', 'Smartcard power supply selection pin', 'PB15']
Processing row: ['I/OUC', 'MCU data I/O line', 'PA2']
Processing row: ['XTAL1', 'Crystal or external clock input', 'PD4']
Processing row: ['OFF', 'Detect card presence, Interrupt to MCU', 'PB12']
Processing row: ['RSTIN', 'Card reset input from MCU', 'PA15']
Processing row: ['CMDVCC', 'Start activation sequence input (Active Low)', 'PB0']
Processing row: ['1.8V', '1.8 V VCC operation selection. Logic high selects 1.8 V\noperation and overrides any setting on the 5V/3V pin.', 'PA3']
Processing page 28
Processing page 29
Processing table 1
Text before table: Table 16. VBUS related jumpers UM2403 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP3', 'VBUS is connected to VCONN when JP3 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', None]
Processing row: ['JP3', 'VBUS is connected to VCONN when JP3 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP3', 'VBUS is connected to D5V through mother board when JP3 is set as shown on the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP3', 'VBUS is connected to D5V through mother board when JP3 is set as shown on the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing table 2
Text before table: Table 17. Local power related jumpers Table 17. power sources for Port1 to D5V. A jumper JP5 is used to select D5V resources in power supply or VBUS on Port1, because external 19V and VBUS on Port1 are the two circuit is implemented on the UCPD daughterboard to automatically select external 19V by three resources, 19V from external power jack, VBUS on Port 1 and VBUS on Port 2. A Figure 5. D5V on the UCPD daughterboard can be generated daughterboard as shown in The STM32G081B-EVAL Evaluation board can be powered by D5V from the UCPD power delivery function and to provide up to 15V/3A on Type-C port1 (CN7). The UCPD daughterboard has its own external power jack (CN3, 19V/4A input) to support 6.8.2 Power Delivery and local power management during such use case, close JP6 may help to solve this problem. JP6 is open by default. receptacle when external 19V power adapter is plugged off. If board lose power and reset Note: Some week USB charger can not provide power to board immediately from port1 Type-C (cid:20) (cid:22) (cid:21) VBUS is connected to D5V through mother board when JP3 is set as shown on the right. JP3 (cid:20) (cid:22) (cid:21) VBUS is connected to VCONN when JP3 is set as shown on the right (default setting). Jumper Description Table 16. VBUS related jumpers UM2403 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP5', 'D5V from the UCPD daughterboard is generated from external 19V or VBUS on Port1 when JP5\nis set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD', 'noitpircseD']
Reversed Header row 2: ['5PJ', ')22:dic( )12:dic( )02:dic(\n.)gnittes tluafed( thgir eht no nwohs sa tes si\n5PJ nehw 1troP no SUBV ro V91 lanretxe morf detareneg si draobrethguad DPCU eht morf V5D', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['repmuJ', 'noitpircseD', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP5', 'D5V from the UCPD daughterboard is generated from external 19V or VBUS on Port1 when JP5\nis set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP5', 'D5V from the UCPD daughterboard is generated from VBUS on Port2 when JP5 is set as shown\non the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP5', 'D5V from the UCPD daughterboard is generated from VBUS on Port2 when JP5 is set as shown\non the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing page 30
Processing table 1
Text before table: Table 18. VBUS Power Delivery profiles Hardware layout and configuration UM2403
Processing vertical table...
Header row 1: ['CN7 role', 'Solder bridges\nsetting', 'Power level', 'Source\ncontrol\nsignal', 'Voltage control signal']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['elor 7NC', 'gnittes\nsegdirb redloS', 'level rewoP', 'langis\nlortnoc\necruoS', 'langis lortnoc egatloV']
Connector mapping: {}
Processing row: ['Provider', 'SB2, SB3, SB23,\nSB26 ON\nSB13, SB14, SB15\nOFF', 'PWM Mode:\nPWM voltage-3A', 'PD3 High', 'PC1-PWM signal']
Processing row: ['Provider', 'SB13, SB14, SB15\nON\nSB2, SB3, SB23,\nSB26 OFF', 'GPIO Mode:\n5V / 9V / 15V- 3A', 'PD3 High', '5V: PC1(VSOURCE-\n9V) and\nPA1(VSOURCE-15V)\ntristate']
Processing row: ['Provider', 'SB13, SB14, SB15\nON\nSB2, SB3, SB23,\nSB26 OFF', 'GPIO Mode:\n5V / 9V / 15V- 3A', 'PD3 High', '9V: PC1(VSOURCE-\n9V) low']
Processing row: ['Provider', 'SB13, SB14, SB15\nON\nSB2, SB3, SB23,\nSB26 OFF', 'GPIO Mode:\n5V / 9V / 15V- 3A', 'PD3 High', '15V: PA1 (VSOURCE-\n15V) low']
Processing row: ['Consumer', '-', 'Decided by Provider\nwhich is connected\nthrough Type-C cable', 'PD3 low', '-']
Processing table 2
Text before table: Table 19. Voltage-sensing and current-sensing ADC VBUS. Table 19 for detail. They are able to monitor the right power level applied on the port to matched with the voltage sensing carried by the STM32G081RBT6 ADC peripherals. Refer Each Type-C port is equipped by a voltage-sensing and a current-sensing stage which are 6.8.4 VBUS voltage-sensing and current-sense stage controlled by PB14. presents a discharge mechanism implemented by the MOSFET T9 and an RC filter and MOSFET T8 and an RC filter and controlled by PB13, and the VBUS path on PORT2 Moreover, the VBUS path on PORT1 presents a discharge mechanism implemented by the through Type-C cable Consumer - which is connected PD3 low - Decided by Provider 15V) low 15V: PA1 (VSOURCE- SB26 OFF 9V) low SB2, SB3, SB23, 5V / 9V / 15V- 3A 9V: PC1(VSOURCE- PD3 High GPIO Mode: tristate ON PA1(VSOURCE-15V) SB13, SB14, SB15 9V) and Provider 5V: PC1(VSOURCE- OFF SB13, SB14, SB15 PWM voltage-3A PD3 High PC1-PWM signal PWM Mode: SB26 ON SB2, SB3, SB23, signal setting Power level control Voltage control signal CN7 role Solder bridges Source Table 18. VBUS Power Delivery profiles Hardware layout and configuration UM2403
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['PORT', 'VSENSE ADC', None, 'ISENSE ADC', None]
Header row 2: ['PORT 1', 'PB1', 'ADC_IN9', 'PB10', 'ADC_IN11']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['PORT', 'VSENSE ADC', 'VSENSE ADC', 'ISENSE ADC', 'ISENSE ADC']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['TROP', 'CDA ESNESV', 'CDA ESNESV', 'CDA ESNESI', 'CDA ESNESI']
Reversed Header row 2: ['1 TROP', '1BP', '9NI_CDA', '01BP', '11NI_CDA']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['TROP', 'CDA ESNESV', 'CDA ESNESV', 'CDA ESNESI', 'CDA ESNESI']
Connector mapping: {}
Processing row: ['PORT 2', 'PA3', 'ADC_IN3', 'PB12', 'ADC_IN16']
Processing page 31
Processing table 1
Text before table: Table 20. Dead battery related jumpers Table 20 for detail. JP2 (CC1) or JP1 (CC2). Refer to function in STM32G081RBT6 can be enable or disable through enable signals by set embedded in STM32G081RBT6. When OVP part U17 is bypassed, dead battery UM2403 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP1', 'Embed dead battery function is enable when JP1 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', None]
Processing row: ['JP1', 'Embed dead battery function is enable when JP1 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP1', 'Embed dead battery function is disable when JP1 is set as shown on the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP1', 'Embed dead battery function is disable when JP1 is set as shown on the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP2', 'Embed dead battery function is enable when JP2 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP2', 'Embed dead battery function is enable when JP2 is set as shown on the right (default setting).\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP2', 'Embed dead battery function is disable when JP2 is set as shown on the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing row: ['JP2', 'Embed dead battery function is disable when JP2 is set as shown on the right.\n(cid:20) (cid:21) (cid:22)', '(cid:20) (cid:21) (cid:22)']
Processing page 32
Processing table 1
Text before table: Table 21. Motor control connector CN1 (cid:48)(cid:54)(cid:89)(cid:23)(cid:25)(cid:19)(cid:24)(cid:20)(cid:57)(cid:20) (cid:22)(cid:23) (cid:22)(cid:21) (cid:22)(cid:19) (cid:21)(cid:27) (cid:21)(cid:25) (cid:21)(cid:23) (cid:21)(cid:21) (cid:21)(cid:19) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21) (cid:22)(cid:22) (cid:22)(cid:20) (cid:21)(cid:28) (cid:21)(cid:26) (cid:21)(cid:24) (cid:21)(cid:22) (cid:21)(cid:20) (cid:20)(cid:28) (cid:20)(cid:26) (cid:20)(cid:24) (cid:20)(cid:22) (cid:20)(cid:20) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20) Figure 10. Motor Control connector CN1 (top view) 7.1.1 Motor control connector CN1 7.1 Connectors on mother board 7 Connectors Connectors UM2403
Found connector CN1 in table name
Processing vertical table...
Header row 1: ['Description', 'Pin of\nSTM32G081RBT6', 'Pin\nnumber of\nCN1', 'Pin\nnumber of\nCN1', 'Pin of\nSTM32G081RBT6', 'Description']
Detected pin name header: Pin of
STM32G081RBT6 at position 1 in header_row_1
Detected pin name header: Pin of
STM32G081RBT6 at position 4 in header_row_1
Pin name positions: [1, 4]
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN1 at position 2 in header_row_1
Detected connector: CN1 at position 3 in header_row_1
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 1, 'name': 'CN1'}, 3: {'pos': 4, 'name': 'CN1'}}
Processing row: ['Emergency STOP', 'PB12', '1', '2', '-', 'GND']
Assigned pin name from 'Name' column: PB12 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PWM-UH', 'PA8', '3', '4', '-', 'GND']
Assigned pin name from 'Name' column: PA8 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PWM-UL', 'PD2', '5', '6', '-', 'GND']
Assigned pin name from 'Name' column: PD2 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PWM-VH', 'PA9', '7', '8', '-', 'GND']
Assigned pin name from 'Name' column: PA9 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PWM-VL', 'PD3', '9', '10', '-', 'GND']
Assigned pin name from 'Name' column: PD3 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PWM-WH', 'PA10', '11', '12', '-', 'GND']
Assigned pin name from 'Name' column: PA10 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PWM-WL', 'PD4', '13', '14', 'PA1', 'BUS VOLTAGE']
Assigned pin name from 'Name' column: PD4 to connector CN1
Assigned pin name from 'Name' column: PA1 to connector CN1
Processing row: ['PHASE A\nCURRENT', 'PA2', '15', '16', '', 'GND']
Assigned pin name from 'Name' column: PA2 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PHASE B\nCURRENT', 'PA6', '17', '18', '', 'GND']
Assigned pin name from 'Name' column: PA6 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PHASE C\nCURRENT', 'PB10', '19', '20', '-', 'GND']
Assigned pin name from 'Name' column: PB10 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['NTC BYPASS\nRELAY', 'PB9', '21', '22', '-', 'GND']
Assigned pin name from 'Name' column: PB9 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['DISSIPATIVE\nBRAKE PWM', 'PB15', '23', '24', '-', 'GND']
Assigned pin name from 'Name' column: PB15 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['+5V power', '-', '25', '26', 'PA3', 'Heatsink\ntemperature']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Assigned pin name from 'Name' column: PA3 to connector CN1
Processing row: ['PFC SYNC2', 'PD0', '27', '28', '', '3.3V power']
Assigned pin name from 'Name' column: PD0 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PFC SYNC1', 'PC1', '27', '28', '', '3.3V power']
Assigned pin name from 'Name' column: PC1 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PFC PWM', 'PB1', '29', '30', '-', 'GND']
Assigned pin name from 'Name' column: PB1 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing page 33
Processing table 1
Text before table: Table 21. Motor control connector CN1 (continued) UM2403 Connectors
Found connector CN1 in table name
Processing vertical table...
Header row 1: ['Description', 'Pin of\nSTM32G081RBT6', 'Pin\nnumber of\nCN1', 'Pin\nnumber of\nCN1', 'Pin of\nSTM32G081RBT6', 'Description']
Detected pin name header: Pin of
STM32G081RBT6 at position 1 in header_row_1
Detected pin name header: Pin of
STM32G081RBT6 at position 4 in header_row_1
Pin name positions: [1, 4]
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN1 at position 2 in header_row_1
Detected connector: CN1 at position 3 in header_row_1
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 1, 'name': 'CN1'}, 3: {'pos': 4, 'name': 'CN1'}}
Processing row: ['Encoder A', 'PC6', '31', '32', '-', 'GND']
Assigned pin name from 'Name' column: PC6 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['Encoder B', 'PB5', '33', '34', 'PB0', 'Encoder Index']
Assigned pin name from 'Name' column: PB5 to connector CN1
Assigned pin name from 'Name' column: PB0 to connector CN1
Processing table 2
Text before table: Figure 11. I2C EXT connector CN2 (front view) 7.1.2 External I2C connector CN2 Encoder B PB5 33 34 PB0 Encoder Index Encoder A PC6 31 32 - GND CN1 CN1 STM32G081RBT6 STM32G081RBT6 Description number of number of Description Pin of Pin of Pin Pin Table 21. Motor control connector CN1 (continued) UM2403 Connectors
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20) (cid:26)\n(cid:21) (cid:27)\n(cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')12:dic()75:dic()42:dic()02:dic()62:dic()91:dic()22:dic()45:dic()84:dic(\n)72:dic( )12:dic(\n)62:dic( )02:dic(', '']
Connector mapping: {}
Processing table 3
Text before table: Table 22. RF E2PROM connector CN2 (cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21) (cid:21) (cid:27) (cid:20) (cid:26) Figure 11. I2C EXT connector CN2 (front view) 7.1.2 External I2C connector CN2 Encoder B PB5 33 34 PB0 Encoder Index Encoder A PC6 31 32 - GND CN1 CN1 STM32G081RBT6 STM32G081RBT6 Description number of number of Description Pin of Pin of Pin Pin Table 21. Motor control connector CN1 (continued) UM2403 Connectors
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN2 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN2 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN2'}, 2: {'pos': 3, 'name': 'CN2'}}
Processing row: ['1', 'I2C1_SDA (PB7)', '5', 'PWR (Define by daughterboard\non CN5, or VDD when short CN5\npin17 and pin18)']
Assigned pin name from 'Name' column: PB7 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['2', 'NC', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['3', 'I2C1_SCL (PB6)', '7', 'GND']
Assigned pin name from 'Name' column: PB6 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['4', 'EX_RESET(PC0)', '8', 'NC']
Assigned pin name from 'Name' column: PC0 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing page 34
Processing table 1
Text before table: Table 23. Daughterboard connector CN4 Connectors UM2403
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['Pin', 'Signal', 'Mother board\nFunction', 'Legacy\ndaughterboard\nFunction (CN5)', 'UCPD\ndaughterboard\nFunction (CN9)', 'How to disconnect with\nfunction block on mother\nboard']
Detected pin name header: Signal at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN4 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 3 in header_row_1
Detected connector: CN4 at position 4 in header_row_1
Connector mapping: {0: {'pos': 1, 'name': 'CN4'}, 3: {'pos': 1, 'name': 'CN4'}, 4: {'pos': 1, 'name': 'CN4'}}
Processing row: ['1', 'PA1', 'MC_BusVoltage', 'LDR_OUT', 'V_CTL2', 'Keep JP1 open']
Assigned pin name from 'Name' column: PA1 to connector CN4
Processing row: ['2', 'PA15', '-', 'Smartcard RST', 'USB3_DET', '-']
Assigned pin name from 'Name' column: PA15 to connector CN4
Processing row: ['3', 'PB6', 'I2C1_SCL', 'I2C1_SCL', 'I2C1_SCL', '-']
Assigned pin name from 'Name' column: PB6 to connector CN4
Processing row: ['4', 'PB7', 'I2C1_SDA', 'I2C1_SDA', 'I2C1_SDA', '-']
Assigned pin name from 'Name' column: PB7 to connector CN4
Processing row: ['5', 'GND', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['6', 'RESET#', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['7', 'PC6', 'MC_ENA', 'IR_IN', 'Display port\nHPD_SOURCE', '-']
Assigned pin name from 'Name' column: PC6 to connector CN4
Processing row: ['8', 'PB13', '-', 'I2C2_SCL', 'DISCHARGE 1', '-']
Assigned pin name from 'Name' column: PB13 to connector CN4
Processing row: ['9', 'PB14', '-', 'I2C2_SDA', 'DISCHARGE 2', '-']
Assigned pin name from 'Name' column: PB14 to connector CN4
Processing row: ['10', 'PB1', 'MC_PFCpwm', '-', 'VSENSE 1', '-']
Assigned pin name from 'Name' column: PB1 to connector CN4
Processing row: ['11', 'PB10', 'MC_CurrentC', 'HDMI_CEC', 'ISENSE 1', '-']
Assigned pin name from 'Name' column: PB10 to connector CN4
Processing row: ['12', 'PA3', 'MC_heatsinkTemp', 'Smartcard 1V8', 'VSENSE 2', 'Keep JP2 open']
Assigned pin name from 'Name' column: PA3 to connector CN4
Processing row: ['13', 'PB12', 'MC_EmergencyST\nOP', 'Smartcard OFF', 'ISENSE 2', 'Keep JP3 open']
Assigned pin name from 'Name' column: PB12 to connector CN4
Processing row: ['14', '+3V3', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['15', 'PB11', 'Daughterboard\ndetection', 'Daughterboard\ndetection', 'Daughterboard\ndetection & USB\nPD output VSENSE', '-']
Assigned pin name from 'Name' column: PB11 to connector CN4
Processing row: ['16', 'VDD_ANA', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['17', 'I2C_PU', 'I2C pull up power\nof CN2', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['18', 'VDD', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing table 2
Text before table: Table 24. Daughterboard connector CN5 18 VDD - - - - of CN2 - - - 17 I2C_PU I2C pull up power 16 VDD_ANA - - - - PD output VSENSE detection detection 15 PB11 detection & USB - Daughterboard Daughterboard Daughterboard 14 +3V3 - - - - OP 13 PB12 Smartcard OFF ISENSE 2 Keep JP3 open MC_EmergencyST 12 PA3 MC_heatsinkTemp Smartcard 1V8 VSENSE 2 Keep JP2 open 11 PB10 MC_CurrentC HDMI_CEC ISENSE 1 - 10 PB1 MC_PFCpwm - VSENSE 1 - 9 PB14 - I2C2_SDA DISCHARGE 2 - 8 PB13 - I2C2_SCL DISCHARGE 1 - HPD_SOURCE - 7 PC6 MC_ENA IR_IN Display port 6 RESET# - - - - 5 GND - - - - 4 PB7 I2C1_SDA I2C1_SDA I2C1_SDA - 3 PB6 I2C1_SCL I2C1_SCL I2C1_SCL - 2 PA15 - Smartcard RST USB3_DET - 1 PA1 MC_BusVoltage LDR_OUT V_CTL2 Keep JP1 open Function (CN5) Function (CN9) board Function daughterboard daughterboard function block on mother Pin Signal Mother board Legacy UCPD How to disconnect with Table 23. Daughterboard connector CN4 Connectors UM2403
Processing vertical table...
Header row 1: ['Pin', 'Signal', 'Mother board\nFunction', 'Legacy\ndaughterboard\nFunction (CN4)', 'UCPD\ndaughterboard\nFunction (CN8)', 'How to disconnect with\nfunction block on mother\nboard']
Detected pin name header: Signal at position 1 in header_row_1
Pin name positions: [1]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 3 in header_row_1
Detected connector: GENERAL1 at position 4 in header_row_1
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 3: {'pos': 1, 'name': 'GENERAL1'}, 4: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['1', 'PA8', 'MC_UH', '-', 'PORT1_CC1', '-']
Assigned pin name from 'Name' column: PA8 to connector GENERAL1
Processing row: ['2', 'PB15', 'MC_Dissipative\nbrake', 'Smartcard 3/5 V', 'PORT1_CC2', '-']
Assigned pin name from 'Name' column: PB15 to connector GENERAL1
Processing row: ['3', 'PA9', 'MC_VH/USART1_\nTX_BOOT', '-', 'PORT1_DB1', 'Keep JP10 pin2-3 open']
Assigned pin name from 'Name' column: PA9 to connector GENERAL1
Processing row: ['4', 'PA10', 'MC_WH/USART1_\nRX_BOOT', '-', 'PORT1_DB2', 'Keep JP8 pin2-3 open']
Assigned pin name from 'Name' column: PA10 to connector GENERAL1
Processing row: ['5', 'GND', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['6', 'PD4', 'MC_WL', 'Smartcard CK', 'VCONN_EN1', '-']
Assigned pin name from 'Name' column: PD4 to connector GENERAL1
Processing page 35
Processing table 1
Text before table: Table 24. Daughterboard connector CN5 (continued) UM2403 Connectors
Found connector CN5 in table name
Processing vertical table...
Header row 1: ['Pin', 'Signal', 'Mother board\nFunction', 'Legacy\ndaughterboard\nFunction (CN4)', 'UCPD\ndaughterboard\nFunction (CN8)', 'How to disconnect with\nfunction block on mother\nboard']
Detected pin name header: Signal at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN5 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN5 at position 3 in header_row_1
Detected connector: CN5 at position 4 in header_row_1
Connector mapping: {0: {'pos': 1, 'name': 'CN5'}, 3: {'pos': 1, 'name': 'CN5'}, 4: {'pos': 1, 'name': 'CN5'}}
Processing row: ['7', 'PB9', 'MC_NTC', 'IR_OUT', 'VCONN_EN2', '-']
Assigned pin name from 'Name' column: PB9 to connector CN5
Processing row: ['8', 'PA2', 'MC_Current A', 'Smartcard TX', 'FRS_TX1', '-']
Assigned pin name from 'Name' column: PA2 to connector CN5
Processing row: ['9', 'PB0', 'MC_ENINDEX', 'Smartcard\nCMDVCC', 'FRS_TX2', '-']
Assigned pin name from 'Name' column: PB0 to connector CN5
Processing row: ['10', '+5V', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['11', 'PB5', 'MC_ENB', 'Temp Sensor INT', 'Display port\nHPD_IN', '-']
Assigned pin name from 'Name' column: PB5 to connector CN5
Processing row: ['12', 'PC1', 'MC_PFCsync1', '-', 'V_CTL1', '-']
Assigned pin name from 'Name' column: PC1 to connector CN5
Processing row: ['13', 'PD0', 'MC_PFCsync2', '-', 'PORT2_CC1', '-']
Assigned pin name from 'Name' column: PD0 to connector CN5
Processing row: ['14', 'PD2', 'MC_UL', 'HDMI_ HPD_SINK', 'PORT2_CC2', '-']
Assigned pin name from 'Name' column: PD2 to connector CN5
Processing row: ['15', 'PD3', 'MC_VL', 'HDMI_\nHPD_SOURCE', 'SOURCE_EN', '-']
Assigned pin name from 'Name' column: PD3 to connector CN5
Processing row: ['16', 'D5V', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['17', 'EXT I2C\nPWR', 'Power of CN2', '5V', 'VDD', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['18', 'VDD', '-', '-', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing table 2
Text before table: Table 25. USB Micro-B connector CN6 Figure 12. USB Micro-B connector CN6 (front view) debugging of board. The USB Micro-B connector CN6 is used to connect embedded ST-LINK/V2-1 to PC for 7.1.4 ST-LINK/V2-1 USB Micro-B connector CN6 18 VDD - - - - PWR 17 Power of CN2 5V VDD - EXT I2C 16 D5V - - - - HPD_SOURCE SOURCE_EN - 15 PD3 MC_VL HDMI_ 14 PD2 MC_UL HDMI_ HPD_SINK PORT2_CC2 - 13 PD0 MC_PFCsync2 - PORT2_CC1 - 12 PC1 MC_PFCsync1 - V_CTL1 - HPD_IN - 11 PB5 MC_ENB Temp Sensor INT Display port 10 +5V - - - - CMDVCC FRS_TX2 - 9 PB0 MC_ENINDEX Smartcard 8 PA2 MC_Current A Smartcard TX FRS_TX1 - 7 PB9 MC_NTC IR_OUT VCONN_EN2 - Function (CN4) Function (CN8) board Function daughterboard daughterboard function block on mother Pin Signal Mother board Legacy UCPD How to disconnect with Table 24. Daughterboard connector CN5 (continued) UM2403 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (power)', '4', 'ID']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'DM', '5', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'DP', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 36
Processing table 1
Text before table: Table 26. microSD connector CN9 Figure 13. microSD connector CN8 (front view) 7.1.6 microSD connector CN8 manufacturing. It is not populated by default and not for end user. The connector CN7 is used only for embedded ST-LINK/V2-1 programming during board 7.1.5 ST-LINK/V2-1 programming connector CN7 Connectors UM2403
Found connector CN9 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN9 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN9 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN9'}, 2: {'pos': 3, 'name': 'CN9'}}
Processing row: ['1', 'NC', '5', 'MicroSDcard_CLK (PB3)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Assigned pin name from 'Name' column: PB3 to connector CN9
Processing row: ['2', 'MicroSDcard_CS (PD1)', '6', 'Vss/GND']
Assigned pin name from 'Name' column: PD1 to connector CN9
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Processing row: ['3', 'MicroSDcard_DIN(PA7)', '7', 'MicroSDcard_DOUT(PB4)']
Assigned pin name from 'Name' column: PA7 to connector CN9
Assigned pin name from 'Name' column: PB4 to connector CN9
Processing row: ['4', '+3V3', '8', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Processing row: ['-', '-', '10', 'MicroSDcard_detect (PC9)']
Assigned pin name from 'Name' column: PC9 to connector CN9
Processing page 37
Processing table 1
Text before table: Table 27. Extension connector CN9 UM2403 Connectors
Found connector CN9 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32G081B-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN9 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN9'}}
Processing row: ['1', 'PD8', 'LED3', 'Close SB11, Open SB14, SB34']
Assigned pin name from 'Name' column: PD8 to connector CN9
Processing row: ['3', 'PC7', 'GPIO_JOY_RIGHT', 'Open SB40']
Assigned pin name from 'Name' column: PC7 to connector CN9
Processing row: ['5', 'PA12', 'USART_1_RTS', 'Open SB16']
Assigned pin name from 'Name' column: PA12 to connector CN9
Processing row: ['7', 'PC9', 'GPIO_SD_DETECT', 'Open SB8']
Assigned pin name from 'Name' column: PC9 to connector CN9
Processing row: ['9', 'PD5', 'LED1', 'Open SB36']
Assigned pin name from 'Name' column: PD5 to connector CN9
Processing row: ['11', 'PD6', 'LED2', 'Open SB35']
Assigned pin name from 'Name' column: PD6 to connector CN9
Processing row: ['13', 'PC4', 'USART_1_TX', 'Open JP10 pin1-2']
Assigned pin name from 'Name' column: PC4 to connector CN9
Processing row: ['15', 'PC10', 'VCP_USART_3_TX', 'Open SB5']
Assigned pin name from 'Name' column: PC10 to connector CN9
Processing row: ['17', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Processing row: ['19', 'PC14', 'OSC32_IN', 'Remove R43, Close SB18']
Assigned pin name from 'Name' column: PC14 to connector CN9
Processing row: ['21', 'PC13', 'Button (Tamp, Wakeup2)', 'Open SB42']
Assigned pin name from 'Name' column: PC13 to connector CN9
Processing row: ['2', 'PD9', 'LED4', 'Close SB10, Open SB13, SB33']
Assigned pin name from 'Name' column: PD9 to connector CN9
Processing row: ['4', 'PA11', 'USART_1_CTS', 'Open SB28']
Assigned pin name from 'Name' column: PA11 to connector CN9
Processing row: ['6', 'PC8', 'GPIO_JOY_LEFT', 'Open SB39']
Assigned pin name from 'Name' column: PC8 to connector CN9
Processing row: ['8', 'PD1', 'GPIO_SD_CS', 'Open SB9']
Assigned pin name from 'Name' column: PD1 to connector CN9
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Processing row: ['12', 'PC5', 'USART_1_RX', 'Open JP8 pin1-2']
Assigned pin name from 'Name' column: PC5 to connector CN9
Processing row: ['14', 'PB4', 'LCD/SD1_MISO', 'Open SB12']
Assigned pin name from 'Name' column: PB4 to connector CN9
Processing row: ['16', 'PC11', 'VCP_USART_3_RX', 'Open JP7']
Assigned pin name from 'Name' column: PC11 to connector CN9
Processing row: ['18', 'PC15', 'OSC32_OUT', 'Remove R44, Close SB19']
Assigned pin name from 'Name' column: PC15 to connector CN9
Processing row: ['20', 'D5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Processing row: ['22', '+3V3', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Processing table 2
Text before table: Table 28. Extension connector CN10 22 +3V3 - - 20 D5V - - 18 PC15 OSC32_OUT Remove R44, Close SB19 16 PC11 VCP_USART_3_RX Open JP7 14 PB4 LCD/SD1_MISO Open SB12 12 PC5 USART_1_RX Open JP8 pin1-2 10 GND - - 8 PD1 GPIO_SD_CS Open SB9 6 PC8 GPIO_JOY_LEFT Open SB39 4 PA11 USART_1_CTS Open SB28 2 PD9 LED4 Close SB10, Open SB13, SB33 21 PC13 Button (Tamp, Wakeup2) Open SB42 19 PC14 OSC32_IN Remove R43, Close SB18 17 GND - - 15 PC10 VCP_USART_3_TX Open SB5 13 PC4 USART_1_TX Open JP10 pin1-2 11 PD6 LED2 Open SB35 9 PD5 LED1 Open SB36 7 PC9 GPIO_SD_DETECT Open SB8 5 PA12 USART_1_RTS Open SB16 3 PC7 GPIO_JOY_RIGHT Open SB40 1 PD8 LED3 Close SB11, Open SB14, SB34 STM32G081B-EVAL board Pin Description Alternative Function How to disconnect with function block on Table 27. Extension connector CN9 UM2403 Connectors
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32G081B-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}}
Processing row: ['1', 'PA7', 'LCD/SD1_MOSI', 'Open SB24']
Assigned pin name from 'Name' column: PA7 to connector CN10
Processing row: ['3', 'PA5', 'AUDIO_OUT_DAC1_OUT2', 'Open JP6 pin2-3']
Assigned pin name from 'Name' column: PA5 to connector CN10
Processing row: ['5', 'PA13', 'SWDIO', 'Open SB4, Remove R48']
Assigned pin name from 'Name' column: PA13 to connector CN10
Processing row: ['7', 'PB8', 'GPIO_LCD_CS', 'Open SB27']
Assigned pin name from 'Name' column: PB8 to connector CN10
Processing row: ['9', 'PA0', 'JOY_SEL_TAMP_WKUP1', 'Open SB38']
Assigned pin name from 'Name' column: PA0 to connector CN10
Processing row: ['11', 'PC2', 'GPIO_JOY_UP', 'Open SB41']
Assigned pin name from 'Name' column: PC2 to connector CN10
Processing row: ['13', 'PF1', 'OSC_OUT', 'Remove R46, Close SB21']
Assigned pin name from 'Name' column: PF1 to connector CN10
Processing row: ['15', 'PF0', 'OSC_IN', 'Remove R45, Close SB20']
Assigned pin name from 'Name' column: PF0 to connector CN10
Processing page 38
Processing table 1
Text before table: Table 28. Extension connector CN10 (continued) Connectors UM2403
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32G081B-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}}
Processing row: ['17', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['19', 'PA14-BOOT', 'SWCLK || BOOT0', 'Open JP9 pin1-2']
Assigned pin name from 'Name' column: PA14 to connector CN10
Processing row: ['21', 'VDD', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['2', 'PB2', 'POTENTIOMETER_ADC_IN10', 'Open SB43']
Assigned pin name from 'Name' column: PB2 to connector CN10
Processing row: ['4', 'PA6', 'AUDIO_IN_ADC_IN6/\nMC_CurrentB', 'Open JP4, Keep CN1 disconnected']
Assigned pin name from 'Name' column: PA6 to connector CN10
Processing row: ['6', 'PA4', 'AUDIO_OUT_DAC1_OUT1', 'Open JP6 pin1-2, JP19']
Assigned pin name from 'Name' column: PA4 to connector CN10
Processing row: ['8', 'PB3', 'LCD/SD1_SCK', 'Open SB25']
Assigned pin name from 'Name' column: PB3 to connector CN10
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['12', 'PC0', 'GPIO_EXT_RST', 'Remove R12, Keep CN2 disconnected']
Assigned pin name from 'Name' column: PC0 to connector CN10
Processing row: ['14', 'PC3', 'GPIO_JOY_DOWN', 'Open SB37']
Assigned pin name from 'Name' column: PC3 to connector CN10
Processing row: ['16', 'PC12', 'GPIO_LCD/SD_MOSI_DIR', 'Open SB26']
Assigned pin name from 'Name' column: PC12 to connector CN10
Processing row: ['18', 'PF2-NRST', 'RESET', 'Open SB23']
Assigned pin name from 'Name' column: PF2 to connector CN10
Processing row: ['20', 'PF3-VBAT', 'VBAT', 'Open JP15']
Assigned pin name from 'Name' column: PF3 to connector CN10
Processing row: ['22', 'PF4-VREF+', 'VREF+', 'Open SB17, SB22']
Assigned pin name from 'Name' column: PF4 to connector CN10
Processing table 2
Text before table: Table 29. RS232 & RS485 connector CN11 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:16)(cid:54)(cid:17) Figure 14. RS232 and RS485 connector CN11 (front view) 7.1.8 RS232 and RS485 connector CN11 22 PF4-VREF+ VREF+ Open SB17, SB22 20 PF3-VBAT VBAT Open JP15 18 PF2-NRST RESET Open SB23 16 PC12 GPIO_LCD/SD_MOSI_DIR Open SB26 14 PC3 GPIO_JOY_DOWN Open SB37 12 PC0 GPIO_EXT_RST Remove R12, Keep CN2 disconnected 10 GND - - 8 PB3 LCD/SD1_SCK Open SB25 6 PA4 AUDIO_OUT_DAC1_OUT1 Open JP6 pin1-2, JP19 MC_CurrentB Open JP4, Keep CN1 disconnected 4 PA6 AUDIO_IN_ADC_IN6/ 2 PB2 POTENTIOMETER_ADC_IN10 Open SB43 21 VDD - - 19 PA14-BOOT SWCLK || BOOT0 Open JP9 pin1-2 17 GND - - STM32G081B-EVAL board Pin Description Alternative Function How to disconnect with function block on Table 28. Extension connector CN10 (continued) Connectors UM2403
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN11 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}, 2: {'pos': 3, 'name': 'CN11'}}
Processing row: ['1', 'NC', '6', 'Bootloader_BOOT0']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['2', 'RS232_RX\n(PC5 or PA10)', '7', 'RS232_RTS(PA12)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Assigned pin name from 'Name' column: PA12 to connector CN11
Processing row: ['3', 'RS232_TX\n(PC4 or PA9)', '8', 'RS232_CTS(PA11) / Bootloader_RESET']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Assigned pin name from 'Name' column: PA11 to connector CN11
Processing page 39
Processing table 1
Text before table: Table 29. RS232 & RS485 connector CN11 (continued) UM2403 Connectors
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN11 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}, 2: {'pos': 3, 'name': 'CN11'}}
Processing row: ['4', 'RS485_A', '9', 'RS485_B']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['5', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing table 2
Text before table: Figure 15. Standard SWD debugging connector CN12 (top view) 7.1.9 Standard SWD connector CN12 5 GND - - 4 RS485_A 9 RS485_B number Description Pin number Description Pin Table 29. RS232 & RS485 connector CN11 (continued) UM2403 Connectors
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20)(cid:28)(cid:3)(cid:3) (cid:20)(cid:26)(cid:3)(cid:3) (cid:20)(cid:24) (cid:20)(cid:22)(cid:3)(cid:3) (cid:20)(cid:20) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20)\n(cid:21)(cid:19)(cid:3)(cid:3) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23)(cid:3)(cid:3) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21)\n(cid:68)(cid:94)(cid:1007)(cid:1004)(cid:1011)(cid:1006)(cid:1006)(cid:115)(cid:1006)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')6001:dic()511:dic()6001:dic()6001:dic()1101:dic()4001:dic()7001:dic()49:dic()86:dic(\n)12:dic( )32:dic( )52:dic( )72:dic( )91:dic()02:dic( )12:dic()02:dic( )3:dic()3:dic()32:dic()02:dic( )52:dic()02:dic( )72:dic()02:dic( )3:dic()3:dic()91:dic()12:dic(\n)02:dic( )22:dic( )42:dic( )62:dic( )82:dic( )02:dic()02:dic( )3:dic()3:dic()22:dic()02:dic( )42:dic()02:dic( )3:dic()3:dic()62:dic()02:dic( )3:dic()3:dic()82:dic()02:dic(', '']
Connector mapping: {}
Processing table 3
Text before table: Table 30. Standard SWD debugging connector CN12 (cid:68)(cid:94)(cid:1007)(cid:1004)(cid:1011)(cid:1006)(cid:1006)(cid:115)(cid:1006) (cid:21)(cid:19)(cid:3)(cid:3) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23)(cid:3)(cid:3) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20)(cid:28)(cid:3)(cid:3) (cid:20)(cid:26)(cid:3)(cid:3) (cid:20)(cid:24) (cid:20)(cid:22)(cid:3)(cid:3) (cid:20)(cid:20) (cid:20) Figure 15. Standard SWD debugging connector CN12 (top view) 7.1.9 Standard SWD connector CN12 5 GND - - 4 RS485_A 9 RS485_B number Description Pin number Description Pin Table 29. RS232 & RS485 connector CN11 (continued) UM2403 Connectors
Found connector CN12 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN12 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN12 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN12'}, 2: {'pos': 3, 'name': 'CN12'}}
Processing row: ['1', 'VDD', '2', 'VDD']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['3', 'NC', '4', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['5', 'NC', '6', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['7', 'SWDAT(PA13)', '8', 'GND']
Assigned pin name from 'Name' column: PA13 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['9', 'SWCLK(PA14)', '10', 'GND']
Assigned pin name from 'Name' column: PA14 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['11', '10K pull-down', '12', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['13', 'NC', '14', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['15', 'RESET#', '16', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['17', '10K pull-down', '18', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['19', '10K pull-down', '20', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing page 40
Processing table 1
Text before table: Table 31. High density SWD debugging connector CN13 (cid:48)(cid:54)(cid:89)(cid:24)(cid:20)(cid:22)(cid:24)(cid:28)(cid:57)(cid:20) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20) Figure 16. High density SWD debugging connector CN13 (top view) 7.1.10 High density SWD connector CN13 Connectors UM2403
Found connector CN13 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN13 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN13 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN13'}, 2: {'pos': 3, 'name': 'CN13'}}
Processing row: ['1', 'VDD', '2', 'SWDAT(PA13)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Assigned pin name from 'Name' column: PA13 to connector CN13
Processing row: ['3', 'GND', '4', 'SWCLK(PA14)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Assigned pin name from 'Name' column: PA14 to connector CN13
Processing row: ['5', 'GND', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['7', 'KEY', '8', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['9', 'GND', '10', 'RESET#']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing table 2
Text before table: Figure 17. Power-supply connector CN16 (front view) be positive. Figure 17. The central pin of CN16 must via the external power supply jack (CN16) shown in STM32G081B-EVAL Evaluation mother board can be powered from a DC 5V power supply 7.1.13 5 V Power connector CN16 STM32G081B-EVAL board. A 3.5mm Stereo audio jack CN15 connected to audio DAC and ADC is available on 7.1.12 Audio jack CN15 A TFT color LCD board is mounted on CN14. Please refer to Section 1.6.7 for detail. 7.1.11 TFT LCD connector CN14 9 GND 10 RESET# 7 KEY 8 NC 5 GND 6 NC 3 GND 4 SWCLK(PA14) 1 VDD 2 SWDAT(PA13) number Description Pin number Description Pin Table 31. High density SWD debugging connector CN13 (cid:48)(cid:54)(cid:89)(cid:24)(cid:20)(cid:22)(cid:24)(cid:28)(cid:57)(cid:20) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20) Figure 16. High density SWD debugging connector CN13 (top view) 7.1.10 High density SWD connector CN13 Connectors UM2403
Found connector CN16 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:39)(cid:38)(cid:3)(cid:14)(cid:24)(cid:57)(cid:3)\n(cid:42)(cid:49)(cid:39)(cid:3)\n(cid:3)\n(cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:17)(cid:54)(cid:17)']
Processing page 41
Processing table 1
Text before table: Figure 18. Analog input-output connector CN17 (top view) 7.1.14 Analog input connector CN17 UM2403 Connectors
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 2
Text before table: Table 32. Analog input-output connector CN17 (cid:48)(cid:54)(cid:89)(cid:24)(cid:20)(cid:22)(cid:25)(cid:19)(cid:57)(cid:20) (cid:21) (cid:20) Figure 18. Analog input-output connector CN17 (top view) 7.1.14 Analog input connector CN17 UM2403 Connectors
Found connector CN17 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN17 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN17 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN17'}, 2: {'pos': 3, 'name': 'CN17'}}
Processing row: ['1', 'Analog input-output PB2', '2', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN17
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN17
Processing table 3
Text before table: Table 33. HDMI sink connector CN1 Figure 19. HDMI sink connector CN1 (front view) 7.2.1 HDMI sink connector CN1 7.2 Connectors on legacy peripheral daughterboard 1 Analog input-output PB2 2 GND number Description Pin number Description Pin Table 32. Analog input-output connector CN17 (cid:48)(cid:54)(cid:89)(cid:24)(cid:20)(cid:22)(cid:25)(cid:19)(cid:57)(cid:20) (cid:21) (cid:20) Figure 18. Analog input-output connector CN17 (top view) 7.1.14 Analog input connector CN17 UM2403 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1,3,4,6,7,9,10,12', 'TMDS differential signal pair\nconnected to CN3', '16', 'I2C2_SDA (PB14)']
Assigned pin name from 'Name' column: PB14 to connector GENERAL1
Processing row: ['13', 'CEC (PB10)', '2,5,8,11,17', 'GND']
Assigned pin name from 'Name' column: PB10 to connector GENERAL1
Processing row: ['14', 'NC', '18', 'HDMI_5V_Sink']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['15', 'I2C2_SCL (PB13)', '19', 'HPD (PD2 through transistor)']
Assigned pin name from 'Name' column: PB13 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 42
Processing table 1
Text before table: Table 34. Smartcard connector CN2 (cid:48)(cid:54)(cid:89)(cid:24)(cid:20)(cid:22)(cid:25)(cid:21)(cid:57)(cid:20) (cid:24) (cid:25) (cid:26) (cid:27) (cid:20)(cid:26) (cid:20)(cid:27) (cid:20) (cid:21) (cid:22) (cid:23) Figure 20. Smartcard connector CN2 (top view) 7.2.2 Smartcard connector CN2 Connectors UM2403
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VCC', '5', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'RST', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'CLK', '7', 'I/O']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['4', 'NC', '8', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['17', 'Card presence detection pin', '18', 'Card presence detection pin']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 43
Processing table 1
Text before table: Table 35. HDMI source connector CN3 Figure 21. HDMI source connector CN3 (front view) 7.2.3 HDMI source connector CN3 UM2403 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1,3,4,6,7,9,10,12', 'TMDS differential signal pair\nconnected to CN1', '16', 'I2C1_SDA (PB7)']
Assigned pin name from 'Name' column: PB7 to connector GENERAL1
Processing row: ['13', 'CEC (PB10)', '2,5,8,11,17', 'GND']
Assigned pin name from 'Name' column: PB10 to connector GENERAL1
Processing row: ['14', 'NC', '18', 'HDMI_5V_Source from power\nswitch U3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['15', 'I2C1_SCL (PB6)', '19', 'HPD (PD3)']
Assigned pin name from 'Name' column: PB6 to connector GENERAL1
Assigned pin name from 'Name' column: PD3 to connector GENERAL1
Processing table 2
Text before table: Table 36. USB Type A connector CN1 Figure 22. USB Type A connector CN1 (front view) 7.3.1 USB Type A connector CN1 7.3 Connectors on UCPD daughterboard Section 7.1.3 for detail signal definition of these connectors. Please refer to mother board, and CN5 on legacy daughterboard is connected to CN4 on mother board. daughterboard on the mother board. CN4 on legacy daughterboard is connected to CN5 on Two female connectors CN4 and CN5 are used to implement the legacy peripheral 7.2.4 Daughterboard female connector CN4 and CN5 15 I2C1_SCL (PB6) 19 HPD (PD3) switch U3 14 NC 18 HDMI_5V_Source from power 13 CEC (PB10) 2,5,8,11,17 GND connected to CN1 16 I2C1_SDA (PB7) 1,3,4,6,7,9,10,12 TMDS differential signal pair Pin number Description Pin number Description Table 35. HDMI source connector CN3 Figure 21. HDMI source connector CN3 (front view) 7.2.3 HDMI source connector CN3 UM2403 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (power)', '3', 'D+']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'D-', '4', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 44
Processing table 1
Text before table: Table 37. DisplayPort source connector CN2 Figure 23. DisplayPort source connector CN2 (front view) 7.3.2 DisplayPort source connector CN2 Connectors UM2403
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'LANE0_P', '13', 'CONFIG1']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'LANE0_N', '14', 'CONFIG2']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['4', 'LANE1_P', '15', 'AUX_CH_P']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['6', 'LANE1_N', '17', 'AUX_CH_N']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['7', 'LANE2_P', '18', 'HPD (PC6)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Assigned pin name from 'Name' column: PC6 to connector GENERAL1
Processing row: ['9', 'LANE2_N', '19', 'RETURN']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['10', 'LANE3_P', '20', 'DP_PWR']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['12', 'LANE3_N', '2,5,8,11,16', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 45
Processing table 1
Text before table: Table 38. USB3.1 Gen1 Type B connector CN4 Figure 25. USB3.1 Gen1 Type B connector CN4 (front view) 7.3.4 USB3.1 Gen1 Type B connector CN4 UM2403 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (power)', '5', 'SSTX-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'D-', '6', 'SSTX+']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'D+', '7', 'GND_DRAIN']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['4', 'GND', '8', 'SSRX-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['-', '-', '9', 'SSRX+']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing table 2
Text before table: Table 39. USB Type-C connector PORT2 CN5 Figure 26. USB Type-C connector PORT2 CN5 (front view) 7.3.5 USB Type-C connector PORT2 CN5 - - 9 SSRX+ 4 GND 8 SSRX- 3 D+ 7 GND_DRAIN 2 D- 6 SSTX+ 1 VBUS (power) 5 SSTX- Pin number Description Pin number Description Table 38. USB3.1 Gen1 Type B connector CN4 Figure 25. USB3.1 Gen1 Type B connector CN4 (front view) 7.3.4 USB3.1 Gen1 Type B connector CN4 UM2403 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['A1', 'GND', 'B1', 'GND']
Processing row: ['A2', 'TX1+', 'B2', 'TX2+']
Processing row: ['A3', 'TX1-', 'B3', 'TX2-']
Processing row: ['A4', 'VBUS', 'B4', 'VBUS']
Processing row: ['A5', 'CC1 (PD0)', 'B5', 'CC2 (PD2)']
Processing row: ['A6', 'D+', 'B6', 'D+']
Processing row: ['A7', 'D-', 'B7', 'D-']
Processing page 46
Processing table 1
Text before table: Table 39. USB Type-C connector PORT2 CN5 (continued) Connectors UM2403
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['A8', 'SBU1', 'B8', 'SBU2']
Processing row: ['A9', 'VBUS', 'B9', 'VBUS']
Processing row: ['A10', 'RX2-', 'B10', 'RX1-']
Processing row: ['A11', 'RX2+', 'B11', 'RX1+']
Processing row: ['A12', 'GND', 'B12', 'GND']
Processing table 2
Text before table: Table 40. DisplayPort sink connector CN6 Figure 27. DisplayPort sink connector CN6 (front view) 7.3.6 Display port sink connector CN6 A12 GND B12 GND A11 RX2+ B11 RX1+ A10 RX2- B10 RX1- A9 VBUS B9 VBUS A8 SBU1 B8 SBU2 Pin number Description Pin number Description Table 39. USB Type-C connector PORT2 CN5 (continued) Connectors UM2403
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'LANE3_N', '13', 'CONFIG1']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'LANE3_P', '14', 'CONFIG2']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['4', 'LANE2_N', '15', 'AUX_CH_P']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['6', 'LANE2_P', '17', 'AUX_CH_N']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['7', 'LANE1_N', '18', 'HPD (PB5)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Assigned pin name from 'Name' column: PB5 to connector GENERAL1
Processing row: ['9', 'LANE1_P', '19', 'RETURN']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['10', 'LANE0_N', '20', 'DP_PWR']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['12', 'LANE0_P', '2,5,8,11,16', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 47
Processing table 1
Text before table: Table 41. USB Type-C connector PORT1 CN7 Figure 28. USB Type-C connector PORT1 CN7 (front view) 7.3.7 USB Type-C connector PORT1 CN7 UM2403 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['A1', 'GND', 'B1', 'GND']
Processing row: ['A2', 'TX1+', 'B2', 'TX2+']
Processing row: ['A3', 'TX1-', 'B3', 'TX2-']
Processing row: ['A4', 'VBUS', 'B4', 'VBUS']
Processing row: ['A5', 'CC1 (PA8)', 'B5', 'CC2 (PB15)']
Processing row: ['A6', 'D+', 'B6', 'D+']
Processing row: ['A7', 'D-', 'B7', 'D-']
Processing row: ['A8', 'SBU1', 'B8', 'SBU2']
Processing row: ['A9', 'VBUS', 'B9', 'VBUS']
Processing row: ['A10', 'RX2-', 'B10', 'RX1-']
Processing row: ['A11', 'RX2+', 'B11', 'RX1+']
Processing row: ['A12', 'GND', 'B12', 'GND']
Processing page 48
Processing page 49
Processing table 1
Text before table: Figure 29. STM32G081B-EVAL mother board top
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'U_MCU U_Motor Control U_Extension connectors\nMCU.SchDoc Motor Control.SchDoc Extension connectors.SchDoc\nPA[0..15] MC_PFCsync1 MC_PFCsync1 PA[0..15]\nPB[0..15] MC_PFCsync2 MC_PFCsync2 PB[0..15]\nPC[0..15] MC_UL MC_UL PC[0..15]\nPD[0..6] MC_UH MC_UH PD[0..6]\nPD[8..9] MC_VL MC_VL PD[8..9]\nPF[0..4] MC_VH MC_VH PF[0..4]\nMC_WL MC_WL RESET#\nMC_WH MC_WH\nMC_NTC MC_NTC MC_DissipativeBrake MC_DissipativeBrake MC_PFCpwm MC_PFCpwm U_Audio Audio.SchDoc\nAudio_OUT_L MC_EmergencySTOP MC_EmergencySTOP Audio_OUT_L\nAudio_OUT_R MC_CurrentA MC_CurrentA Audio_OUT_R\nAudio_IN MC_CurrentB MC_CurrentB Audio_IN\nMC_CurrentC MC_CurrentC\nU LC_L DC _MD_ icM roic Sr DoS .SD chDoc SPI1_SCK 24Mhz clock SPI1_SCK MC_HeatsinkM TC emM _M E pC C n e_ r_ I anE E td un n e rA B x e M M MM CCCC ____ HEEE nnn eIBA an tsd ie nx kTemperature\nSPI1_MOSI SPI1_MOSI MC_BusVoltage MC_BusVoltage\nSPI1_MOSI_DIR SPI1_MOSI_DIR\nMS iP crI Lo1 CS_M DD __IS CCO SS ___ 333 VVV 333 LMSP CiI c D1 r_ o _M S CD SIS __O OCS D_OD U RS_R 23S 22 _3 R2 S_ 4R 8S 54 .8 S5 chDoc\nSDcard_detect SDcard_detect USART1_RX USART1_RX_3V3\nRESET# RESET# USART1_RX_BOOT USART1_RX_BOOT_3V3\nUSART1_TX USART1_TX\nU SW_S DW .SD chDoc SWCLK 1Mhz clock SWCLK U BSA ooR tlT UU o1 aSS_ dAAT eRR rX _TT_ B11B O__O CR OO TT TT SS 0 BUUU oSSS oAAA tlRRR oTTT ad111 e___ rCRT _X BTT SS O_ _B O3O TVO 03 _T 3V3\nSWDAT SWDAT Bootloader_RESET Bootloader_RESET_3V3\nRESET#\nU_Peripherals\nU ST_ _S LT I_ NL KIN _VK 2_ -V 12 .S-1 CHDOC Po Tt ae mnt pV io eR m r_E e kF t ee+ yr Periph P Te o ar mta el n ps. t eS i roc _mh kD ee yto ec r\nRESET# JOY_SEL JOY_SEL\nTCK/SWCLK JOY_UP JOY_UP 4BS\nTMS/SWDIO JOY_DOWN JOY_DOWN\nT_SWDIO_IN JOY_LEFT JOY_LEFT\nSTLK_RX VCP_TX JOY_RIGHT JOY_RIGHT\nSTLK_TX VCP_RX LED1 LED1\nLED2 LED2\nLED3 LED3\nLED4 LED4\nU Po_ wP eo rw .Se cr hDoc +3V3 U1C 101 04 nF C 101 02 nF VDD EX_RI EI 22 SCC E11 T__ S _S ODC DAL EI I2 2 XC C _1 1 R_ _S S EC D SEL A T 5BS\n1 2 3 4 V A A Gc 1 2 Nc DAV Dc BBc IRB 21 67 58 R 101 03 K VDD\nSN74LVC2T45DCUT\nTitle:MB1350_TOP\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:2 of 12', None, None, None, None, '']
Processing page 50
Processing table 1
Text before table: Figure 30. STM32G081B-EVAL MCU
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'U7\nBootloader_S BW OC OL TK 0 U US S DA A 4R RT T1 1A M M M_ _u TC RCCd X_ _ X_io C WV_ __ u B H BI HrN O Ore O Ont T TB 31M 2C_HeatsiM M A A U Unk u u S SC C T Sd d A A_ _ e Pi io o R RB C m IJ M S_ _ 1O T Tu u Wp O O _ Cs r 1 1eY r MV U U D_ _r _e_ a C Rno UT T O AtS tl u T T_ H_AtE S Tra L R S Se IL ge P P P P P P P PP P PP P PP PA A A A A A A AA A AA AA AA 1 11 11 10 1 4 5 6 7 92 83 1 20 53 4 2 2 3 3 41 1 4 4 4 4 41 222 3 4 6 7 77 8 2 3 4 5 69 210 P P P P PP P P P P P PP PPP A A A A AA A A A A A AA AAA 1 11 11 16 7 8 90 1 2 543 4 50 31 2 -[ [ PP BAA O19 O0] ] T0 PCP 1C 5 1 -4 O - S O CS 3C 2_3P P PP O2P P P PP P P P P P C C CC _ UC C C CC C C C C C I1 1 11 N T0 1 4 52 3 6 7 8 9 1 2 30 51 1 2 21 1 3 3 4 4 1 2 36 43 4 5 65 6 8 9 8 9 4 P P PP PP P P PP P P PP P PC C CC CC C C CC CCC C CC 1 1 1 1 1 15 6 7 8 91 2 30 4 0 1 2 3 4 5 M SSE U MUJ PJ DCX O O TSS IC J c_ 1A a_ Y A OY a_P _ mR VVrRJ _ R E Y M_F dOE pCD CRT nC T __ eOS Y A PP1O I dL1s rGE Sy ___ e ___ EWn t kT IRR TT HU eF _c e_ N X XXX cT T DP1 yO t ID R C 4.3 74 pF P P P P PPA B C D FD [[ [[ [ [ 00 00 0 8 .. .. . . .. .. . . 41 11 6 9 ]5 55 ] ]] ]]P P P P PPA B C D FD [[ [[ [ [ 00 00 0 8 .. .. . . .. .. . . 41 11 6 9 ]5 55 ] ]] ]] R43 0\nBAT60JFILM JP9 X2\nDBSP _Po Dt I MMe 1 En _ C CTt Si _ _o C E Dm K m ie st L MM e se irC pr gC CI IM S aD e2 2_ _ tP nM iC C _C P C vcIP MC1F 1 1 y e_ uCB _ _ B_C SS CE r_3 rM S S _ T rn p _ eE aC D OI w n ONI nR kn S tL A DBm eT PCd 3 Oe C8x P P PPPP P PP PP P P P P0 B B BBBB B BB B B B B BB 1 11 1 1 18 95 6 71 2 40 4 50 1 2 3 2 3 3 3 33 35 5 5 6 6 6 622 9 0 1 2 53 47 8 9 0 1 2 387 P P P P PP PP P P P P P PPP B B B B BB BB B B B B B BBB 1 1 1 11 12 3 4 5 6 7 8 910 0 1 2 53 4 PFP 1P F P -D P0 D O F9 -8 2[ S V[ O CV D S _ NS C ODS RP P P PP PP _ U__D D D DD DD SI22 N T T3 4 5 61 20 ]] 45 5 5 55 55 1 14 103 4 5 61 20 0 21 1 P P P S SP P P P PP PB BD D D D D D D FF F 20 11 10 1 2 3 4 5 6 1 0 M M L LM M Mi E Ec CC C Cr D D_o_ _ _ 1 2WSP U V P PDF L L L D D_C 8 9Csy Sn _c O LL2 VD EED DDD 43_M R 0C 45U C 3N .3 9X 6 p3 F2 C 41 .3 75 5 pS FA-32.768KHZ-EXS00A-MU00525 2 R44 0 SB14 SB13\n- X3\nVDD JP11 VDD_MCU 8 9 V VSD SD __ 11 PP FF 43 - - V V RB EA FT + 76 P PF F3 4 T VP R4 EF+ R46 C37 1 NX3225GD-8.000M-EXS00A-CG04874 R84 0\n0\nSTM32G0 C38 3.9pF\nSB17 SB23\nL1VREF+ VREF+ 10nF\nB1\nVDDBEAD(FCM1608KF-601T03)SB22 RESET# 2 1\nBT1 3 4\nCR1220 holder TD-0341 [RESET/Black]\n3\n2 C88\nVDD 1\nJP15 100nF\nJP12 D5\nBootloader_RESET RESET#\nBAT60JFILM\nVDD_MCU VREF+\nC 103 02 C 103 03 C 4.3 71 C 1u3 F9\nnF nF uF\nTitle:MCU\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:3 of 12', None, None, None, None, '']
Processing table 2
Text before table: VDD_MCU VREF+ BAT60JFILM Bootloader_RESET RESET# JP12 D5 JP15 100nF VDD 1 C88 2 3 TD-0341 [RESET/Black] CR1220 holder BT1 3 4 VDDBEAD(FCM1608KF-601T03)SB22 RESET# 2 1 B1 L1VREF+ 2 VREF+ Rev 10nF SB17 SB23 STM32G0 3.9pF C38 0 UM2403 VSD SD __ 11 PP FF 43 - V RB EA FT + PF F3 4 VP R4 EF+ 9 76 R46 V R84 0 T C37 8 - V JP11 1 P VDD VDD_MCU NX3225GD-8.000M-EXS00A-CG04874 X3 MMe CTt _o Dm ie st se irC pr aD tP iC vcIP e_ B_C rn aC kn eT PP BB 11 53 P0 F9 2[ - NS RP SI22 T3 PP FF 20 PPPP BBBB 11 50 33 53 14 21 PP BB 12 4 2 P B 1 4 35 47 3N .3 9X p3 F2 PFP 1P -D O S CV _ ODS U__D T 0C PB F 11 P0 BB 18 3 103 1 C _ E m e gC e2 nM y SS T ONI PCd P B 1 2 F -8 O S C _ N P B 1 2 3 2 1 0 R 45U P B 1 1 LL2 EED DDD 43_M DBSP _Po Dt En PDF D_C 9Csy P B 1 1 SP BD 10 0 C 6 3 1 MM CI _ C uCB r_3 rM eE n tL P B 1 0 S 1 P D 8 3 0 MC1F CE _ C8x PPP BBB 910 V[ D ]] VD 95 SB13 622 387 L _C _ OI DBm P B 8 P D P B SB14 6 2 45 IM 2_ C 1 S D A P B 7 PP BB 71 6 1 1 _ S P B 6 PP DD 61 LM Ec D_o_ 2WSP P D 6 P B 6 6 0 55 61 nR P B 5 P D 5 L E D 1 P D 5 5 9 5 5 S _ S Oe P B 4 P D 4 M CC L 5 8 5 4 P B 40 P D 4 41 .3 75 pS FA-32.768KHZ-EXS00A-MU00525 I 1 _ Si C K 3 Mi Cr _ V L 0 3 D 3 P B PP DD 20 M C _ U L P D 2 2 9 55 20 PP B 2 R44 P p w M Sn _c O C 5 P D 1 P JP9 BAT60JFILM X2 4.3 74 pF Bootloader_S BW OC OL TK 0 PP AA 11 50 PCP 1C 5 -4 O S CS 3C 2_3P O2P UC T0 0 DA 4R 31M 41 77 51 PP AA 11 53 PC CC 15 5 PP AA 1 4 -[ BAA O19 O0] T0 1 - O _ I1 N PP AA 10 4 2C_HeatsiM 41 69 43 P C 1 4 R43 S_ Wp D_ AtS Tra P A 11 31 PP CC 11 30 TSS a_ mR pCD eOS rGE ___ kT e_ yO C PP CC 1 3 P 4 5 36 schematics Unk SC A_ RB Tu 1eY _r Rno T_ Se P A 16 2 [ PP ] P C 1 2 SSE PJ IC 1A _ M_F Sy IRR _c DP1 ID R 4 4 2 PP CC 1 2 PP AA 11 20 US S A RT T1 1A _u RCCd X_io __ BI Ore Ont TB U S A R T 1 C T S P A C 1 VVrRJ PP1O XXX PPA FD [[ 00 .. .. 41 ]5 P C 1 1 P A 1 1 PPA FD [[ 00 .. .. 41 ]5 4 3 1 M_ _ WV_ HrN P A CRT ___ TT X P 1 0 4 2 4 P A M H P A 90 P C 9 DCX c_ a_P dOE __ dL1s e t eF cT t [ 8 . . 9 ]] PP CC 91 3 7 4 9 92 [ 8 . . 9 ]] U TC X_ B O O T M Cs _e_ UT H_AtE P A 8 P C 8 J OY Y EWn T P C 8 3 6 4 8 PA AA 83 M C u Sd Pi IJ 1O _ MV O S IL P A 7 P C 7 O I HU P D [ 0 . . 6 ] P C 7 P D [ 0 . . 6 ] 2 4 3 9 P A 7 P A P C 6 MUJ E nC A 6 2 3 3 8 P A 6 A u d io o _ O U T R PPP AAA 543 PP CC 52 U P C [[ 00 .. .. 11 55 ]] P C [[ 00 .. .. 11 55 ]]P 222 210 21 65 P A 5 A u O U L P C 4 A R T 2 5 P A 4 PP 4 T e m a u P C 3 O Y _ N P B P CCC 30 P B 1 6 M C _ C u r r tl 2 Y Electrical P 2 ge P A 1 P C 1 M P A 1 P 1 8 1 4 P U7 50/79 Figure 30. STM32G081B-EVAL MCU
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C32\n100nF', 'C33\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n23C', 'Fn001\n33C']
Connector mapping: {}
Processing page 51
Processing table 1
Text before table: Figure 31. STM32G081B-EVAL power
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'R91\nU18 U16 [N/A] +5V\nZEN056V130A24LS +5V TP7 ST1L05BPUR\nCN16 L2 E5V 1 2 1 1 SV CV 3 DC-10B 3 C79 2 SG C C CG G G1 2 3 4 5 6 C 227 00 uF 2 3 +3V3 1 EN R88 20.5K[1%] C72 C67 C71 DNG VO 4 ADJ 5 DNG 6 VI PG 3 +3V3_PG +3V3 Power Supply 3.3V Vout=1.22*(1+R1/R2) 1 D7 ESDA7P60-1U1M\n100nF BNX002-01 4.7uF [N/A] 10uF[ESR<0.2ohm] 2 7 C64\nR87 100nF\n2\n11.8K[1%]\n+5V\nJP17\n+5V TP6 VDD_ADJ VDD_ADJ DE 55 VV 8 6 4 2 7 5 3 1 +5V T 5VP10 R71 1L grD ee7 n 2 R [N7 V/9 A D] D_PG 1K U14 ST1L05BPUR 6 VI PG 3 VUSB_ST_LINK U5V_ST_LINK\nHeader 4X2 1 EN Power Supply VDD_ADJ [1.65V to 3.5V] DNG VO 4 DNG +3V3_PG R80 [N/A]\nR65 considering potentiometer error tolerance 22.1K[1%] Vout=1.22*(1+R1/R2) ADJ 5\nT VP D5 D C 4.5 77 uF C53 2 7 C62 [N/A]\nC56 +3V3 1 2 VDD T GP ro1 u1 nd R64 [N/A] C55 TP3 TP1 TP12 GroundGroundGround\n10uF[ESR<0.2ohm] VDD_ADJ 3 JP13 11.8K[1%] 100nF\n1 JP16 RV2\n23386P-503H[5%]\n3 VDD_ANA\nR114\nU21 [N/A] +5V\n+5V TP13 ST1L05BPUR\n+3V3_SD 6 VI PG 3 +3V3_SD_PG +3V3_SD +3V3 +3V3_SD\n1 EN DNG VO 4 DNG +3V3_PG R115 0 Power Supply 3.3V SB46\nR116 20.5K[1%] ADJ 5 Vout=1.22*(1+R1/R2) SB47\nC92 C94 C95 C93\n4.7uF 10uF[ESR<0.2ohm] 2 7 [N/A] C96\nR117 [N/A] 100nF\n11.8K[1%]\nTitle:Power\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:4 of 12', None, None, None, None, '']
Processing table 2
Text before table: ZEN056V130A24LS ST1L05BPUR +5V TP7 [N/A] U18 U16 +5V R91 UM2403 Figure 31. STM32G081B-EVAL power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['VI PG\nEN VO\nDNG DNG\nADJ', None]
Header row 2: ['VI PG\nEN VO\nDNG DNG\nADJ', '4\n5 R88 20.5K']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['VI PG\nEN VO\nDNG DNG\nADJ', 'VI PG\nEN VO\nDNG DNG\nADJ']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['JDA\nGND GND\nOV NE\nGP IV', 'JDA\nGND GND\nOV NE\nGP IV']
Reversed Header row 2: ['JDA\nGND GND\nOV NE\nGP IV', 'K5.02 88R 5\n4']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['JDA\nGND GND\nOV NE\nGP IV', 'JDA\nGND GND\nOV NE\nGP IV']
Connector mapping: {}
Processing table 3
Text before table: 1 1 3 +3V3 1 3 VI PG CN16 6 3 +3V3 L2 E5V +3V3_PG ZEN056V130A24LS ST1L05BPUR +5V TP7 [N/A] U18 U16 +5V R91 UM2403 Figure 31. STM32G081B-EVAL power
Found connector CN16 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['1\n2\n2', 'D7\nESDA7P60-1U1M']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['2\n2\n1', 'M1U1-06P7ADSE\n7D']
Connector mapping: {}
Processing table 4
Text before table: 1 1 3 +3V3 1 3 VI PG CN16 6 3 +3V3 L2 E5V +3V3_PG ZEN056V130A24LS ST1L05BPUR +5V TP7 [N/A] U18 U16 +5V R91 UM2403 Figure 31. STM32G081B-EVAL power
Found connector CN16 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['SG CG1\nCG2\nCG3', '4\n5\n6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3GC\n2GC\n1GC GS', '6\n5\n4']
Connector mapping: {}
Processing table 5
Text before table: T R JP17 +5V 11.8K[1%] 2 100nF R87 BNX002-01 100nF [N/A] 10uF[ESR<0.2ohm] C64 4.7uF 2 7 C79 C67 C71 C72 CG G1 3 6 2 C G 2 ADJ DNG DNG DC-10B ESDA7P60-1U1M Vout=1.22*(1+R1/R2) R88 20.5K[1%] 5 5 227 00 uF SG C 3 D7 Power Supply 3.3V 2 4 C EN VO 1 2 1 4 SV CV 1 1 3 +3V3 1 3 VI PG CN16 6 3 +3V3 L2 E5V +3V3_PG ZEN056V130A24LS ST1L05BPUR +5V TP7 [N/A] U18 U16 +5V R91 UM2403 Figure 31. STM32G081B-EVAL power
Found connector CN16 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing table 6
Text before table: T R JP17 +5V 11.8K[1%] 2 100nF R87 BNX002-01 100nF [N/A] 10uF[ESR<0.2ohm] C64 4.7uF 2 7 C79 C67 C71 C72 CG G1 3 6 2 C G 2 ADJ DNG DNG DC-10B ESDA7P60-1U1M Vout=1.22*(1+R1/R2) R88 20.5K[1%] 5 5 227 00 uF SG C 3 D7 Power Supply 3.3V 2 4 C EN VO 1 2 1 4 SV CV 1 1 3 +3V3 1 3 VI PG CN16 6 3 +3V3 L2 E5V +3V3_PG ZEN056V130A24LS ST1L05BPUR +5V TP7 [N/A] U18 U16 +5V R91 UM2403 Figure 31. STM32G081B-EVAL power
Found connector CN16 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing table 7
Text before table: 6 3 VDD_ADJ 1L 2 V/9 D] D_PG R71 DE 55 VV 4 3 ST1L05BPUR grD ee7 n +5V +5V TP6 6 5 U14 5VP10 [N7 A VUSB_ST_LINK 8 7 T R JP17 +5V 11.8K[1%] 2 100nF R87 BNX002-01 100nF [N/A] 10uF[ESR<0.2ohm] C64 4.7uF 2 7 C79 C67 C71 C72 CG G1 3 6 2 C G 2 ADJ DNG DNG DC-10B ESDA7P60-1U1M Vout=1.22*(1+R1/R2) R88 20.5K[1%] 5 5 227 00 uF SG C 3 D7 Power Supply 3.3V 2 4 C EN VO 1 2 1 4 SV CV 1 1 3 +3V3 1 3 VI PG CN16 6 3 +3V3 L2 E5V +3V3_PG ZEN056V130A24LS ST1L05BPUR +5V TP7 [N/A] U18 U16 +5V R91 UM2403 Figure 31. STM32G081B-EVAL power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '1']
Header row 2: ['', '1']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '1']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '1']
Reversed Header row 2: ['', '1']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '1']
Connector mapping: {}
Processing row: ['', '1']
Processing table 8
Text before table: +3V3_SD 6 3 +3V3_SD_PG +5V TP13 ST1L05BPUR [N/A] U21 +5V R114 VDD_ANA 3 23386P-503H[5%] JP16 RV2 1 JP13 VDD_ADJ 2 11.8K[1%] 100nF 3 10uF[ESR<0.2ohm] Rev GP ro1 u1 nd GroundGroundGround 2 R64 C55 [N/A] C56 +3V3 1 VDD T TP3 TP1 TP12 VP D5 D [N/A] 4.5 77 uF 2 7 C53 T C62 UM2403 C 22.1K[1%] Vout=1.22*(1+R1/R2) ADJ DNG DNG R65 5 considering potentiometer error tolerance Power Supply VDD_ADJ [1.65V to 3.5V] EN VO Header 4X2 +3V3_PG R80 [N/A] 1 4 1K VDD_ADJ U5V_ST_LINK 2 1 VI PG 6 3 VDD_ADJ 1L 2 V/9 D] D_PG R71 DE 55 VV 4 3 ST1L05BPUR grD ee7 n +5V +5V TP6 6 5 U14 5VP10 [N7 A VUSB_ST_LINK 8 7 T R JP17 +5V 11.8K[1%] 2 100nF R87 BNX002-01 100nF [N/A] 10uF[ESR<0.2ohm] C64 4.7uF 2 7 C79 C67 C71 C72 CG G1 3 6 2 C G 2 ADJ DNG DNG DC-10B ESDA7P60-1U1M Vout=1.22*(1+R1/R2) R88 20.5K[1%] 5 5 227 00 uF SG C 3 D7 Power Supply 3.3V 2 4 C EN VO 1 2 1 4 SV CV 1 1 3 +3V3 1 3 VI PG CN16 6 3 +3V3 L2 E5V +3V3_PG ZEN056V130A24LS ST1L05BPUR +5V TP7 [N/A] U18 U16 +5V R91 UM2403 Figure 31. STM32G081B-EVAL power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '1']
Header row 2: ['', '1']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '1']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '1']
Reversed Header row 2: ['', '1']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '1']
Connector mapping: {}
Processing row: ['', '1']
Processing page 52
Processing table 1
Text before table: Figure 32. STM32G081B-EVAL audio
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'VDD_ANA>2.2V\nC73\nVDD_ANA\n1.5nF C68 3 CN15\nJP18 R108 R90 6\n10K 4.7K Left\nDefaultsetting:close 220uF R86 Right 4\nU17 1K Microphone 2\nAudio_OUT_L PA4 A]C66 330nFR89 20K 6 473 S BVVh yIIu NN pt a21d so swn VV OO GVUU NCTT DC21 12 958 VDD_AN 1uA PJ3028B-3 1 3 4 6 JP19\nD6\nC [N6 /5 C 7 F5 C 107 04 ESDA6V1BC6\nnF\nJP6 TS488IQT\n1 C69 C77\n2 R93 C80 R95 1uF 2 5\nAudio_OUT_R PA5 3 0 330nF 20K C76 220uF R92\nC78 1K\n[N/A] 1.5nF\nR94\n4.7K\nVDD_ANA VDD_ANA>2.7V\nR74\n1K C61\nC50 VDD_ANA\nR73 TP9 10uF\n2.2K C51 TP8 MIC_OUT 100nF 5 U12\nR72 MIC+ 100 C54 100nF R62 0 R61 JP4 PA6 Audio_IN 510 3 1 4 TS461CLT\n47pF C46\n[N/A]\n2\nVDD_ANA RV1\n[N/A]\nC47 1\nR66 R68 R70 2\n100K 18K 680\nR67 180pF\n15K R69 100K 3 C59 C60 R59 82K 4.7uF 2.2uF C58 4.7uF\nTitle:Audio\nProject:STM32G081B-EVALMotherboard\nVariant:[NoVariations]\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet: 5 of 12', '']
Processing table 2
Text before table: Electrical 52/79 Figure 32. STM32G081B-EVAL audio
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['VDD_ANA>2.2V\nC73\nVDD_ANA\n1.5nF C68 3 CN15\nJP18 R108 R90 6\n10K 4.7K Left\nDefaultsetting:close 220uF R86 Right 4\nU17 1K Microphone 2\nAudio_OUT_L PA4 A]C66 330nFR89 20K 6 473 S BVVh yIIu NN pt a21d so swn VV OO GVUU NCTT DC21 12 958 VDD_AN 1uA PJ3028B-3 1 3 4 6 JP19\nD6\nC [N6 /5 C 7 F5 C 107 04 ESDA6V1BC6\nnF\nJP6 TS488IQT\n1 C69 C77\n2 R93 C80 R95 1uF 2 5\nAudio_OUT_R PA5 3 0 330nF 20K C76 220uF R92\nC78 1K\n[N/A] 1.5nF\nR94\n4.7K\nVDD_ANA VDD_ANA>2.7V\nR74\n1K C61\nC50 VDD_ANA\nR73 TP9 10uF\n2.2K C51 TP8 MIC_OUT 100nF 5 U12\nR72 MIC+ 100 C54 100nF R62 0 R61 JP4 PA6 Audio_IN 510 3 1 4 TS461CLT\n47pF C46\n[N/A]\n2\nVDD_ANA RV1\n[N/A]\nC47 1\nR66 R68 R70 2\n100K 18K 680\nR67 180pF\n15K R69 100K 3 C59 C60 R59 82K 4.7uF 2.2uF C58 4.7uF\nTitle:Audio\nProject:STM32G081B-EVALMotherboard\nVariant:[NoVariations]\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet: 5 of 12', None, None, None, None]
Processing table 3
Text before table: Defaultsetting:close 4 Right 220uF R86 4.7K 10K Left JP18 R108 6 R90 C68 3 1.5nF CN15 schematics VDD_ANA C73 VDD_ANA>2.2V Electrical 52/79 Figure 32. STM32G081B-EVAL audio
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: ['4\n5', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: ['5\n4', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing page 53
Processing table 1
Text before table: Figure 33. STM32G081B-EVAL LCD microSD
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'SB8\nSDcard_detect PC9\n71\nCN8 U6\nOpMSP eiI c1 nr_ o M S dDI rS _ aO C iS_ n3 _V 3 pV3 i3 n!PPB D4 1 SS PP II 11_ _S MC OK S_ I3 _V 3V3 3 12345678 WRDDCCDD L M DAAAA PK ATTTT /D C_ 2301 T_ DI ____ 3IN IIII N _NNNN GND RDAD D D DC TCA A A AM ALT T T T _DK1 0 3 2 VV_ _ _ __ _ CCE E E EE EX X X XXX CC 1 11 19 1 1 1 5 61 20 3 4 12345678 RCDVSVDR C S VV Is dO s L d SS K SS WW 21 910 DNG SB12 +3V3_SD\nR34 SB9 +3V3_SD\n10K EMIF06-MSD02N16 SB15\nPJS008-2000 (SMS064FF or SMS128FF)\nSPI MICRO SD +3V3_SD\nR78\n10K\nR63\n270 +3V3_SD\nC42\nC40 VDD U10 100nF R60 CN14 +3V3_SD\nSPIS 1P _I M1_ OM SVO I_DS DI D IR P R P5A C67 12 10K100nF 1 2 3 4 SNV A A G 71 2C N 4C D LA VC2V TC 4DC 5BB I DB R21 CUT678 5 SPI1_MOSI_3V3 Open L d C ED Sra E_ TCin #S _p 3Vin 3! PB8 VDD 10K R 4.7 75 K R76 270 1 2 3 4 5 6 87 2.4 C S S R W R RS" C D DS S ED RL L I SOC ED connector (MB895C) SB27 SB24 SB26 1 +3V3_SD T2 BSN20 G\nR T 2 3 S D\nSPI1_SCK PB3 C 104 03 nF VDD 1 2 3 4 U1 V A A G1 1 2C NC DA VC DC BB IB R21 678 5 C 104 01 nF SPI1_SCK_3V3 +5V R R19 06 0 [0 N/A] L B L B3 4E EA AD D C 108 u2 F C 108 01 nF 1 1 1 1 1 1 19 0 1 2 3 4 5 6 T SFV V G G B B B B PTL L L LCD N N _ _ _ _ LID D D ICV G G C oD N N D LnD D Dtr Col D SB25 +3V3_SD +3V3_SD +3V3_SD\nR57 SN74LVC2T45DCUTVDD\n100K\nVDD\nTitle:LCD_MicroSD\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:6 of 12', None, None, None, None, '']
Processing table 2
Text before table: SB12 CN8 U6 71 SDcard_detect PC9 SB8 UM2403 Figure 33. STM32G081B-EVAL LCD microSD
Found connector CN8 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '6\n5\n4\n3\n2', 'DAT0_IN DAT0_EX G\nCLK_IN CLK_EX\nCMD_IN CMD_EX\nDAT3_IN DAT3_EX\nDAT2_IN DAT2_EX', '11 6\n12 5\n1 13 4 +3V3_SD 34\n15 2', 'DO\nVss\nSCLK\nVdd\nDI', 'SW2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '2\n3\n4\n5\n6', 'XE_2TAD NI_2TAD\nXE_3TAD NI_3TAD\nXE_DMC NI_DMC\nXE_KLC NI_KLC\nG XE_0TAD NI_0TAD', '2 51\n43 DS_3V3+ 4 31 1\n5 21\n6 11', 'ID\nddV\nKLCS\nssV\nOD', '2WS']
Connector mapping: {}
Processing table 3
Text before table: Open d SB27 1 2.4 connector (MB895C) 10K 100nF C40 VDD +3V3_SD U10 CN14 R60 C42 +3V3_SD 270 R63 10K R78 SPI MICRO SD +3V3_SD PJS008-2000 (SMS064FF or SMS128FF) SB15 EMIF06-MSD02N16 10K OpMSP eiI nr_ dDI rS aO iS_ n3 pV3 i3 n!PPB SB9 R34 WRDDCCDD PK /D C_ DI RDAD TCA ALT _DK1 VV_ CCE CC +3V3_SD RCDVSVDR VV SS 12345678 11 61 12345678 c1 o S _ C _V 3 DAAAA ATTTT T_ 3IN _NNNN GND S D4 1 1 5 2301 ____ IIII DC AM T 2 __ EE XXX Is SS PP II 11_ _S MC OK S_ I3 _V 3V3 3 1 4 D A T 3 _ E X +3V3_SD dO d 1 3 M N _ EX C L K 19 20 L s DNG M D A T 0 _ E X SS WW 21 1 910 SB12 CN8 U6 71 SDcard_detect PC9 SB8 UM2403 Figure 33. STM32G081B-EVAL LCD microSD
Found connector CN14 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2\n3\n4\n5\n6', '2\n3']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6\n5\n4\n3\n2', '3\n2']
Connector mapping: {}
Processing table 4
Text before table: S D R ED Sra E_ TCin #S RS" ED SOC ED T 2 2 3 87 DS Rev R76 270 4.7 75 K SPIS 1P _I M1_ OM SVO I_DS DI IR R G P5A C67 12 6 R W RL 1 SNV 71 4C LA VC2V TC 4DC 5BB DB CUT678 BSN20 SB26 5 D R S 4 R 10K100nF T2 UM2403 G N D I R21 S D I VDD +3V3_SD 4 5 3 A 2C S C L SB24 3 2 A L C _p 3Vin 3! C P PB8 SPI1_MOSI_3V3 2 1 Open d SB27 1 2.4 connector (MB895C) 10K 100nF C40 VDD +3V3_SD U10 CN14 R60 C42 +3V3_SD 270 R63 10K R78 SPI MICRO SD +3V3_SD PJS008-2000 (SMS064FF or SMS128FF) SB15 EMIF06-MSD02N16 10K OpMSP eiI nr_ dDI rS aO iS_ n3 pV3 i3 n!PPB SB9 R34 WRDDCCDD PK /D C_ DI RDAD TCA ALT _DK1 VV_ CCE CC +3V3_SD RCDVSVDR VV SS 12345678 11 61 12345678 c1 o S _ C _V 3 DAAAA ATTTT T_ 3IN _NNNN GND S D4 1 1 5 2301 ____ IIII DC AM T 2 __ EE XXX Is SS PP II 11_ _S MC OK S_ I3 _V 3V3 3 1 4 D A T 3 _ E X +3V3_SD dO d 1 3 M N _ EX C L K 19 20 L s DNG M D A T 0 _ E X SS WW 21 1 910 SB12 CN8 U6 71 SDcard_detect PC9 SB8 UM2403 Figure 33. STM32G081B-EVAL LCD microSD
Found connector CN14 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['10\n11', '10']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['11\n01', '01']
Connector mapping: {}
Processing row: ['10\n11', '12']
Processing table 5
Text before table: +5V B _ R 1 3 L G N D 1 2 G N D 1 1 V 1 0 +3V3_SD S D R ED Sra E_ TCin #S RS" ED SOC ED T 2 2 3 87 DS Rev R76 270 4.7 75 K SPIS 1P _I M1_ OM SVO I_DS DI IR R G P5A C67 12 6 R W RL 1 SNV 71 4C LA VC2V TC 4DC 5BB DB CUT678 BSN20 SB26 5 D R S 4 R 10K100nF T2 UM2403 G N D I R21 S D I VDD +3V3_SD 4 5 3 A 2C S C L SB24 3 2 A L C _p 3Vin 3! C P PB8 SPI1_MOSI_3V3 2 1 Open d SB27 1 2.4 connector (MB895C) 10K 100nF C40 VDD +3V3_SD U10 CN14 R60 C42 +3V3_SD 270 R63 10K R78 SPI MICRO SD +3V3_SD PJS008-2000 (SMS064FF or SMS128FF) SB15 EMIF06-MSD02N16 10K OpMSP eiI nr_ dDI rS aO iS_ n3 pV3 i3 n!PPB SB9 R34 WRDDCCDD PK /D C_ DI RDAD TCA ALT _DK1 VV_ CCE CC +3V3_SD RCDVSVDR VV SS 12345678 11 61 12345678 c1 o S _ C _V 3 DAAAA ATTTT T_ 3IN _NNNN GND S D4 1 1 5 2301 ____ IIII DC AM T 2 __ EE XXX Is SS PP II 11_ _S MC OK S_ I3 _V 3V3 3 1 4 D A T 3 _ E X +3V3_SD dO d 1 3 M N _ EX C L K 19 20 L s DNG M D A T 0 _ E X SS WW 21 1 910 SB12 CN8 U6 71 SDcard_detect PC9 SB8 UM2403 Figure 33. STM32G081B-EVAL LCD microSD
Found connector CN14 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C82\n10uF', 'C81 15\n100nF 16']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fu01\n28C', '61 Fn001\n51 18C']
Connector mapping: {}
Processing page 54
Processing table 1
Text before table: Figure 34. STM32G081B-EVAL motor-control
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', '+3V3\nMotor control connector\nR1\nMC_EmergencySTO M MP CC __ CC uu rrP rr eeB nn1 tt BA2 DefauJP lt3 settin PPg AA: O 62pen [C [R CR NN96 85 // AA3. ]]3 C 1 0 0K n5 F R 02 MM MM M M M M M M MCCC C CC CCCCC ___ _ __ _____ WVU D PW EENVU F nnLL iTHH LH s C BAC s pip wa mtiveBrake PP P P P P P P PP PA B BA A BBD D D C1 1 18 9 59 +2 3 4 60 5 5V 2 3 31 1 1 11 2 2 2 23 1 33 5 7 9 1 3 5 97 1 5 7 91 CN E M M M M M M C CC N D + P P E EF F51 nnM UUU ITC CC C CC S V C C ccCRRRE - __ _ oo__ S U S PWU V P ddWV RRRR IB P eeY WH OEEEL LHG YL rrH A N WNNNE M BAP T CTTTN A EI VC RCBA S ESY BRS RET L AO A KP Y E HeatsB inU EkS nT 3V ce o.m 3O dV eL p eT P r IG G G G G G G G G G G G GA a o nt wN N N N N N N N N N N N N dG u er eD D D D D D D D D D D D DE xe r 2 4 6 8 1 1 1 1 2 2 2 3 32 3210 2 6 8 0 2 4 0 28 464 +3V3R 07 R 03 C 101 00 nF C 106 0R 1 n0 F8 J D0 PK e2 fauD lte J sfP a e1 u ttl it n Ps ge A : t O3tin pP g eA : n O1 p Me CnM _C H_ eB atu sis nV ko Tl eta mg pe erature\nr\nMC_connector\nMC_CurrentC PB10 R4 0 PB0 MC_EnIndex\nC7 C3\n[N/A] [N/A]\nSB1 C1\nMC_PFCsync2 PD0 [N/A]\nMC_PFCsync1 PC1 SB2 C11 C2\nC4 10nF [N/A]\n[N/A]\nTitle:Motor Control\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:7 of 12', None, None, None, None, '']
Processing page 55
Processing table 1
Text before table: Figure 35. STM32G081B-EVAL peripherals
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'B3\nVDD R 101 006 5 COMMON G GN ND D 7 8\n2 Selection\nJ J J J JOO OO OYY YY Y__ __ _LS RD UE E IO PGL FW HTN T PPPPPA CCCC0 2783 S S S S SB B B B B3 3 3 4 48 7 9 0 1 3 1 4 6 D L R UE IO PGFW HTN T\nFn001 Fn001 Fn001 Fn001 Fn001 Input pins with pull-down MT-008A 1 3 4 5 6\n48C 38C 58C 68C 78C D8\nESDA6V1-5SC6\n2\nJoystick', 'LD1\n+3V3 Green SB36\n1 2 R104 PD5 LED1\n510\nLD2\nOrange SB35\n1 2 R103 PD6 LED2\n680\nLD3\nRed SB34\n1 2 R102 PD8 LED3\n680\nLD4\nBlue SB33\n1 2 R101 PD9 LED4\n680\nLEDs\nVDD\nR109\n4.7K SB42\nTamper_key PC13\n2 3\nB2\nD9 Tamper C89\nESDALC6V1-1U2 100nF\n1 4\nR110\n100\nTamper Button', 'I2C_PU EXT_I2C_PWR\nR10R9\n10K10K R12\nCN2 10K\nII 22 CC 11 __ SS CD LA P PB B7 6 1 3 2 4 PC0 EX_RESET\nEXT_I2C_PWR 5 6\n7 8 Open drain pin!\nF206A-2*04MGF-A\nSSM-104-L-DH (Samtec)\nI2C extension connector\nTitle:Peripherals\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:8 of 12', 'VDD<2.7V\nIOs and some Analog IPs will work with degraded performances\n+3V3\n1\n+3V3 LD8\n+3V3 Orange\n2\nR99\nVDD 8 U19A R83\n1K[1%] 3 510\n1\n2\nR97 TS3702IPT\n4\n4.53K[1%]\nR98\n0\nU19B\n5 R107 0\n7\n6 VDD R105 0\nTS3702IPT\nLow Voltage LED', None, None, None, '']
Processing table 2
Text before table: J D SSM-104-L-DH (Samtec) 3 SB37 J F206A-2*04MGF-A SB38 Open drain pin! 7 8 EXT_I2C_PWR 5 6 II 22 CC 11 __ SS CD LA 3 4 EX_RESET PC0 PB B7 6 Selection 1 2 P 2 CN2 10K GN ND D 101 006 8 10K10K R12 VDD COMMON G 5 7 R10R9 R B3 2 Rev I2C_PU EXT_I2C_PWR UM2403 Tamper Button Low Voltage LED 100 TS3702IPT R110 VDD 1 4 R105 0 6 7 ESDALC6V1-1U2 100nF D9 C89 R107 0 5 Tamper Potentiometer B2 U19B 2 3 Tamper_key PC13 Close to MCU on PCB SB42 4.7K R109 0 R98 [N/A] C90 VDD 3 4.53K[1%] R1110 R11247 R1130 10V K3 Potentiometer LEDs PB2 2 R 100nF 4 TS3702IPT SB43 R97 C91 1 680 LED4 PD9 1Blue 2 2 R101 CN17 SB33 1 two pin header for external analog input 1K[1%] VDD_ANA LD4 3 510 680 VDD U19A R83 LED3 8 PD8 1 2 R99 R102 Red SB34 2 LD3 +3V3 Orange 680 +3V3 LD8 LED2 PD6 1 2 R103 1 Orange SB35 LD2 510 +3V3 LED1 UM2403 PD5 IOs and some Analog IPs will work with degraded performances 1 2 R104 VDD<2.7V Green +3V3 SB36 LD1 Figure 35. STM32G081B-EVAL peripherals
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Fn001', 'Fn001', None, None]
Header row 2: ['38C', '58C', '68C', '78C']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Fn001', 'Fn001', 'Fn001', 'Fn001']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['100nF', '100nF', '100nF', '100nF']
Reversed Header row 2: ['C83', 'C85', 'C86', 'C87']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['100nF', '100nF', '100nF', '100nF']
Connector mapping: {}
Processing table 3
Text before table: J D SSM-104-L-DH (Samtec) 3 SB37 J F206A-2*04MGF-A SB38 Open drain pin! 7 8 EXT_I2C_PWR 5 6 II 22 CC 11 __ SS CD LA 3 4 EX_RESET PC0 PB B7 6 Selection 1 2 P 2 CN2 10K GN ND D 101 006 8 10K10K R12 VDD COMMON G 5 7 R10R9 R B3 2 Rev I2C_PU EXT_I2C_PWR UM2403 Tamper Button Low Voltage LED 100 TS3702IPT R110 VDD 1 4 R105 0 6 7 ESDALC6V1-1U2 100nF D9 C89 R107 0 5 Tamper Potentiometer B2 U19B 2 3 Tamper_key PC13 Close to MCU on PCB SB42 4.7K R109 0 R98 [N/A] C90 VDD 3 4.53K[1%] R1110 R11247 R1130 10V K3 Potentiometer LEDs PB2 2 R 100nF 4 TS3702IPT SB43 R97 C91 1 680 LED4 PD9 1Blue 2 2 R101 CN17 SB33 1 two pin header for external analog input 1K[1%] VDD_ANA LD4 3 510 680 VDD U19A R83 LED3 8 PD8 1 2 R99 R102 Red SB34 2 LD3 +3V3 Orange 680 +3V3 LD8 LED2 PD6 1 2 R103 1 Orange SB35 LD2 510 +3V3 LED1 UM2403 PD5 IOs and some Analog IPs will work with degraded performances 1 2 R104 VDD<2.7V Green +3V3 SB36 LD1 Figure 35. STM32G081B-EVAL peripherals
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '3', None, None]
Header row 2: ['', '', '', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '3', '3', '3']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '3', '3', '3']
Reversed Header row 2: ['', '', '', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '3', '3', '3']
Connector mapping: {}
Processing page 56
Processing table 1
Text before table: Figure 36. STM32G081B-EVAL RS232 and RS485
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'CN11\n+3V3 DB9-male USART1\n100nF U15 +3V3 SB29\nC C4 49 5 100nF 22 48 1 2 U1 C CCC3 21 21 -- ++ GV NC V VDC + - 22 2 376 5 C 1 C04 408 4nF C 105 02 nF R R T CD XT TXS DS SDR 1 6 2 7 3 8 USAR RT S1 4_ 8R 5_T DS I_ R3V3 1 2 3 4 STR R D D 3EO IE 485EBGV DNc RDABc 6 58 7 R R7 87 52 22 2K K SB31\nUSART1_RTS_3V3 111 234 TTT 321 III NNN T T T1 2 3O O OU U UT T T 9 1 10 1 100nF 4 9 5 R 108 K1 C63 R82 SB32\nUB So Ao Rtlo Ta 1d _e Cr_ TR SE _3S VEB T 3oo _t 3l Vo Pa 3 Ad 1er 1_BOO ST B0 2_ 83V3 1111122 5678901 RRRRRRR 5432121 OOOOOOO UUUUUUU TTTTTTT BB R R R R R1 2 3 4 5I I I I IN N N N N 4 5 6 7 8 +3V3 connector for USART1 & RS485 1 S0 B0 3n 0F 120\n23 nEN nSHDN 22\nST3241EBPR\nUSART1_TX_3V3\nUSART1_RX_3V3 PC5 1 2 2 1\nUSART1_RX_BOOT_3V3 PA10 3 3\nJP8 JP14\nUSART1_TX_BOOT PA9 3 2 C29 VDD U8 +3V3 C 103 00 nF\nUU SS AA RR TT 11 __ RTX TS PP AC 14 2 SB16 1 JP10 100nF 1 2 3 4 V A A G1 2C NC DA VC DC BB IB R21 678 5 UU SS RAA SRR 4TT 8511 ___ DRTX T IRS_ _3 3V V3 3\nR40 R42 SN74LVC2T45DCUTVDD\n100K 100K\nVDD\nTitle:RS232_RS485\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:9 of 12', None, None, None, None, '']
Processing table 2
Text before table: C C 1 1 U1 R 100nF U15 +3V3 SB29 +3V3 DB9-male USART1 CN11 Electrical 56/79 Figure 36. STM32G081B-EVAL RS232 and RS485
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '28\n24', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN\nnEN nSHDN']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '42\n82', 'NDHSn NEn\nNI5R TUO5R\nNI4R TUO4R\nNI3R TUO3R\nNI2R TUO2R\nNI1R TUO1R\nBTUO2R\nBTUO1R\nTUO3T NI3T\nTUO2T NI2T\nTUO1T NI1T\n-V -2C\n+V +2C\nDNG -1C\nCCV +1C']
Connector mapping: {}
Processing table 3
Text before table: C C 1 1 U1 R 100nF U15 +3V3 SB29 +3V3 DB9-male USART1 CN11 Electrical 56/79 Figure 36. STM32G081B-EVAL RS232 and RS485
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['DSR 6\nRXD 2\nRTS 7', None]
Header row 2: ['DSR 6\nRXD 2\nRTS 7', 'RTS 7']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['DSR 6\nRXD 2\nRTS 7', 'DSR 6\nRXD 2\nRTS 7']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['7 STR\n2 DXR\n6 RSD', '7 STR\n2 DXR\n6 RSD']
Reversed Header row 2: ['7 STR\n2 DXR\n6 RSD', '7 STR']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['7 STR\n2 DXR\n6 RSD', '7 STR\n2 DXR\n6 RSD']
Connector mapping: {}
Processing row: ['', 'TXD 3']
Processing row: ['', 'TXD 3']
Processing table 4
Text before table: C C 1 1 U1 R 100nF U15 +3V3 SB29 +3V3 DB9-male USART1 CN11 Electrical 56/79 Figure 36. STM32G081B-EVAL RS232 and RS485
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2\n3\n4', '2\n3']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['4\n3\n2', '3\n2']
Connector mapping: {}
Processing table 5
Text before table: C C 1 1 U1 R 100nF U15 +3V3 SB29 +3V3 DB9-male USART1 CN11 Electrical 56/79 Figure 36. STM32G081B-EVAL RS232 and RS485
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['7\n6', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6\n7', '']
Connector mapping: {}
Processing table 6
Text before table: R 22 48 2 5 3 6 2 RT S1 4_ 8R 5_T DS I_ R3V3 R 105 02 nF USAR 6 2 7 C C 1 1 U1 R 100nF U15 +3V3 SB29 +3V3 DB9-male USART1 CN11 Electrical 56/79 Figure 36. STM32G081B-EVAL RS232 and RS485
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['27 C48']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['84C 72']
Connector mapping: {}
Processing row: ['3 100nF']
Processing table 7
Text before table: R C4 49 5 C 7 1 22 4 58 22 2K K R7 87 52 GV NC D R 22 48 2 5 3 6 2 RT S1 4_ 8R 5_T DS I_ R3V3 R 105 02 nF USAR 6 2 7 C C 1 1 U1 R 100nF U15 +3V3 SB29 +3V3 DB9-male USART1 CN11 Electrical 56/79 Figure 36. STM32G081B-EVAL RS232 and RS485
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '100nF 2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '2 Fn001']
Connector mapping: {}
Processing page 57
Processing table 1
Text before table: Figure 37. STM32G081B-EVAL extension connectors
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'Extension connectors\nCN9 CN10\nP PP PP P PP D DD CC C CA 147 91 5 68 02 1 3 5 7 9 1 20 22 4 6 8 PP P PPP PDD C BCA C18 451 19 11 VDD10KPPP PPP CAA BAA 281 057 3 1 3 5 7 9 1 20 22 4 6 8 PPP P PPP BCCB B CAA 41302 36 4\nP PC C1 14 3 RSB 4718 820 1 1 1 1 1 21 3 5 7 9 1 1 1 1 1 2 2 4 6 8 0 SB19 D +35 VV 3 PC15 BOOT0 PP PFF A01 14 SS RBB 3922 01 1 1 1 1 1 21 3 5 7 9 1 1 1 1 1 2 2 4 6 8 0 R S SB 41 4 4 52 820 P PPF FF2 43\nHeader 11X2 Header 11X2\nTitle:Extension connectors\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:10of 12', None, None, None, None, '']
Processing table 2
Text before table: PR OC R TN 2N __ CE CN 2 H PA D59 2 1 3 1 3 P O R T 2 _ C SS2 M A2 RI_S TCC _M OCo Ft Fer IVH SS ES NC SH EA _M 2G P D 0 1 2 1 2 VF _ CS RT L 12 M A R T _ 1L V 8h S E NE ST E_ _U 2Rt P C 12 PPR AB11 3 1 1 1 1 HR M E TS EMM M PRR NK D I I S E N S E 1 PP BB P B 16 0 1 +5V 1 V E S E _ 1 1 9 9 R SO _ X I 2R C_ 2IN _ A M AO R TT _ C M D IE S C H A R Go Eh _Er 2 P B 0 P B 1 4 8 8 I C _ F S D I R E _ 1 P 7 7 _ Ce V C O N N _ E N 2 I PF[0..4] 6 6 board) board) S PF[0..4] 820 5 PC D[ [0 8. .. .1 95 ]] 4 45 PO OR RT T1 1_ _C DC B1 21 I2 2D CR 1_ _RO ST DU ARST IV 2_ CC 1T _R SDL D2 AT PP AA 198 0 PC D[ [0 8. .. .1 95 ]] PP BA 711 3 3 I C 1 _ S C LT PP OO RR TT 11 __ DC BC I 2 C 1 _ S C L P A P B 6 P D [ 0 . . 6 ] 2 2 2 S M A _ SMART_3/5V U S B 3 _ E P B1 5 P D [ 0 . . 6 ] P A 5 1 1 L P P P CN4 CN Legacy daugher board signal USB-C daugher board signal USB-C daugher board signal Legacy daugher board signal PB[0..15] PB[0..15] PA[0..15]PA[0..15] Daugher board connectors UM2403 Figure 37. STM32G081B-EVAL extension connectors
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['PB11']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['11BP']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 3
Text before table: 10 55 10 5 HR DD_ MMAA IIU ___TT HHS__ PPETC DDX __SD SSOV OINRC UK_C RIN CT E DR BP _DS DN ES TO( DI BDE _S DE EST TD( SHV OP UT_ RNT CX E1 _C E1 N1 PP DD 34 +3V3R2R 6ESE 1T 0# K PPPP BBBC 111 123 1 4 1 4 PR OC R TN 2N __ CE CN 2 H PA D59 2 1 3 1 3 P O R T 2 _ C SS2 M A2 RI_S TCC _M OCo Ft Fer IVH SS ES NC SH EA _M 2G P D 0 1 2 1 2 VF _ CS RT L 12 M A R T _ 1L V 8h S E NE ST E_ _U 2Rt P C 12 PPR AB11 3 1 1 1 1 HR M E TS EMM M PRR NK D I I S E N S E 1 PP BB P B 16 0 1 +5V 1 V E S E _ 1 1 9 9 R SO _ X I 2R C_ 2IN _ A M AO R TT _ C M D IE S C H A R Go Eh _Er 2 P B 0 P B 1 4 8 8 I C _ F S D I R E _ 1 P 7 7 _ Ce V C O N N _ E N 2 I PF[0..4] 6 6 board) board) S PF[0..4] 820 5 PC D[ [0 8. .. .1 95 ]] 4 45 PO OR RT T1 1_ _C DC B1 21 I2 2D CR 1_ _RO ST DU ARST IV 2_ CC 1T _R SDL D2 AT PP AA 198 0 PC D[ [0 8. .. .1 95 ]] PP BA 711 3 3 I C 1 _ S C LT PP OO RR TT 11 __ DC BC I 2 C 1 _ S C L P A P B 6 P D [ 0 . . 6 ] 2 2 2 S M A _ SMART_3/5V U S B 3 _ E P B1 5 P D [ 0 . . 6 ] P A 5 1 1 L P P P CN4 CN Legacy daugher board signal USB-C daugher board signal USB-C daugher board signal Legacy daugher board signal PB[0..15] PB[0..15] PA[0..15]PA[0..15] Daugher board connectors UM2403 Figure 37. STM32G081B-EVAL extension connectors
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 4
Text before table: PP CA 147 02 PDD C18 11 PP PPP CAA SS 01 1 3 1 4 1 3 1 4 PP CC PPP PPP BCA 451 1 1 2 1 1 2 CAA 281 PP DD 68 9 1 9 1 P D 5 057 7 8 7 8 P C 91 PP 19 P B 36 PPP BAA 5 6 5 6 P C 3 4 3 4 3 4 1 1 CN9 CN10 2 Rev Extension connectors UM2403 Note: If no daugher board on CN4 & CN5, close pin17 &18 of CN4 & CN5 by jumpers when using I2C extension connector CN2 Header 18X1 Header 18X1 18 VDD VDD 18 17 I2C_PU EXT_I2C_PWR 17 16 VDD_ANA D5V 16 10 55 10 5 HR DD_ MMAA IIU ___TT HHS__ PPETC DDX __SD SSOV OINRC UK_C RIN CT E DR BP _DS DN ES TO( DI BDE _S DE EST TD( SHV OP UT_ RNT CX E1 _C E1 N1 PP DD 34 +3V3R2R 6ESE 1T 0# K PPPP BBBC 111 123 1 4 1 4 PR OC R TN 2N __ CE CN 2 H PA D59 2 1 3 1 3 P O R T 2 _ C SS2 M A2 RI_S TCC _M OCo Ft Fer IVH SS ES NC SH EA _M 2G P D 0 1 2 1 2 VF _ CS RT L 12 M A R T _ 1L V 8h S E NE ST E_ _U 2Rt P C 12 PPR AB11 3 1 1 1 1 HR M E TS EMM M PRR NK D I I S E N S E 1 PP BB P B 16 0 1 +5V 1 V E S E _ 1 1 9 9 R SO _ X I 2R C_ 2IN _ A M AO R TT _ C M D IE S C H A R Go Eh _Er 2 P B 0 P B 1 4 8 8 I C _ F S D I R E _ 1 P 7 7 _ Ce V C O N N _ E N 2 I PF[0..4] 6 6 board) board) S PF[0..4] 820 5 PC D[ [0 8. .. .1 95 ]] 4 45 PO OR RT T1 1_ _C DC B1 21 I2 2D CR 1_ _RO ST DU ARST IV 2_ CC 1T _R SDL D2 AT PP AA 198 0 PC D[ [0 8. .. .1 95 ]] PP BA 711 3 3 I C 1 _ S C LT PP OO RR TT 11 __ DC BC I 2 C 1 _ S C L P A P B 6 P D [ 0 . . 6 ] 2 2 2 S M A _ SMART_3/5V U S B 3 _ E P B1 5 P D [ 0 . . 6 ] P A 5 1 1 L P P P CN4 CN Legacy daugher board signal USB-C daugher board signal USB-C daugher board signal Legacy daugher board signal PB[0..15] PB[0..15] PA[0..15]PA[0..15] Daugher board connectors UM2403 Figure 37. STM32G081B-EVAL extension connectors
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['10K']
Processing row: ['']
Processing table 5
Text before table: PC15 P SB19 R 41 820 1 5 1 6 1 5 1 6 PP CA 147 02 PDD C18 11 PP PPP CAA SS 01 1 3 1 4 1 3 1 4 PP CC PPP PPP BCA 451 1 1 2 1 1 2 CAA 281 PP DD 68 9 1 9 1 P D 5 057 7 8 7 8 P C 91 PP 19 P B 36 PPP BAA 5 6 5 6 P C 3 4 3 4 3 4 1 1 CN9 CN10 2 Rev Extension connectors UM2403 Note: If no daugher board on CN4 & CN5, close pin17 &18 of CN4 & CN5 by jumpers when using I2C extension connector CN2 Header 18X1 Header 18X1 18 VDD VDD 18 17 I2C_PU EXT_I2C_PWR 17 16 VDD_ANA D5V 16 10 55 10 5 HR DD_ MMAA IIU ___TT HHS__ PPETC DDX __SD SSOV OINRC UK_C RIN CT E DR BP _DS DN ES TO( DI BDE _S DE EST TD( SHV OP UT_ RNT CX E1 _C E1 N1 PP DD 34 +3V3R2R 6ESE 1T 0# K PPPP BBBC 111 123 1 4 1 4 PR OC R TN 2N __ CE CN 2 H PA D59 2 1 3 1 3 P O R T 2 _ C SS2 M A2 RI_S TCC _M OCo Ft Fer IVH SS ES NC SH EA _M 2G P D 0 1 2 1 2 VF _ CS RT L 12 M A R T _ 1L V 8h S E NE ST E_ _U 2Rt P C 12 PPR AB11 3 1 1 1 1 HR M E TS EMM M PRR NK D I I S E N S E 1 PP BB P B 16 0 1 +5V 1 V E S E _ 1 1 9 9 R SO _ X I 2R C_ 2IN _ A M AO R TT _ C M D IE S C H A R Go Eh _Er 2 P B 0 P B 1 4 8 8 I C _ F S D I R E _ 1 P 7 7 _ Ce V C O N N _ E N 2 I PF[0..4] 6 6 board) board) S PF[0..4] 820 5 PC D[ [0 8. .. .1 95 ]] 4 45 PO OR RT T1 1_ _C DC B1 21 I2 2D CR 1_ _RO ST DU ARST IV 2_ CC 1T _R SDL D2 AT PP AA 198 0 PC D[ [0 8. .. .1 95 ]] PP BA 711 3 3 I C 1 _ S C LT PP OO RR TT 11 __ DC BC I 2 C 1 _ S C L P A P B 6 P D [ 0 . . 6 ] 2 2 2 S M A _ SMART_3/5V U S B 3 _ E P B1 5 P D [ 0 . . 6 ] P A 5 1 1 L P P P CN4 CN Legacy daugher board signal USB-C daugher board signal USB-C daugher board signal Legacy daugher board signal PB[0..15] PB[0..15] PA[0..15]PA[0..15] Daugher board connectors UM2403 Figure 37. STM32G081B-EVAL extension connectors
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 58
Processing table 1
Text before table: Figure 38. STM32G081B-EVAL ST-LINK V2-1
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'E5V D10\nPWR +3V3_ST_LINK D1 BAT60JFILM\nD5V D3 R28 R27 +5V\n2.7K 4.7K\n+3V3_ST_LINK BAT60JFILM BAT60JFILM U4 LDK120M33R\nC20 C13 C15 C21 100nF 100nF 100nF 100nF VUSB_ST_LINK KLCWS_KCTJ_MTS D2 BAT60JFILM JP5 +3V3_ST_LINK 1 5 3 Vin Vout\nnMUNER_BSU C26 C23 1uF_X5R_0603 1uF_X5R_0603 R23 GND EN BYPASS\nTXE_RWP 2 4\n100K\n+3V3_ST_LINK C27 C24 C22\n100nF 10nF_X7R_0603 100nF\nBoard Ident: PC13=0 U2 U4 can be replaced by LD3985M33R\n73 0 9 84 3 3 14 24 34 44 54 64 74 84 STM32F103CBT6\nSTM_RST T_JTCK OSC_IN OSC_OUT T_JTMS LED_STLINK MCO AIN_1 T_SWDIO_IN R25 R24 [N/A] 10K R17 100K T_SWO C16 R14 4.7K 100nF R15 4.7K +3V3_ST_LINK +3V3_ST_LINK 1 VBAT +3V3_ST_LINK 2 3 P PC C1 13 4 PA12 33 4 5 P OC S1 C5 IN JTMS/SWDIO 34 VSS_2 35 6 7 O NRSC STOUT 1TOOB/2BP VDD_2 36 8 9 V VS DS DA A 10 PA0 KLCWS/KCTJ 11 PA1 12 PA2 IT O DS D TR T JT /J 5/N 3 1J B A/4 P PBP PB12 25 5BP PB13 26 6BP PB14 27 7BP PB15 28 0TOOB PA8 29 8BP PA9 30 9BP PA10 31 3_SSV PA11 32 3_DDV PWR_ENn Power Switch to supply +5V STM_JTMS_SWDIO VUSB_ST_LINK U5V_ST_LINK SWIM_PU_CTRL STL_USB_DP C 4.2 78 uF R R3 33 1 1 1K 00K1 Red2 LD5 C 102 05 nF STL_USB_DM C18 C19 10pF X1 10pF SB7 1 2 NX3225GD-8.000M-EXS00A-CG04874 U5 SB6 VDD 2 5 4 STG I EN MNN PD S21F 4A 1O SU TUL RTT 3 1 R32 10K\nXT_KNILTS 7AP 0BP 1BP 01BP 11BP 3 4 5 6A A A AP P P P 11 __ DS DSV V from STLINK USB\nSTLK_TX +3V3_ST_LINK 71 81 91 02 12 22 3 4 5 61 1 1 1 3 42 2 LED_STLINK PC11 JP7\nKCTJ_T ODTJ_T IDTJ_T TSRN_T TX CN3 R35 R36 TSRJ_T\nRX [N/A] 100 100\nSTLK_RX STLINK_RX COM PC10 SB3\n2 3\nRed Yellow TP2\nR16 PB10\n100K 1 4 LD6\nHSMF-A201-A00J1\nR37\n0 USB ST-LINK\n+3V3_ST_LINK VUSB_ST_LINK\nDiff Pair 90ohm CN6\nV GB NDU DDPS 421 Paii\n+3V3_ST_LINK CN7 T_SWDIO_IN T_SWDIO_IN D IM 3 elcatpecer STL_USB_DM STL_USB_DP VUSB_ST_LINK PA13\nSWD 1 2 3 4 5 [N/A] STM_JTMS_SWDIO STM_JTCK_SWCLK T_JTMS TMS/SWDIO T_NRST RESET# T_JTCK TCK/SWCLK 5 R19 U3 Diff i r 90ohm +3V3_ST_LINK Shield 6 100K 1 2 3 I G I/ /O ON1 2D V II // b OO u 21 s 46 5 R 1.1 58 K R 102 RK1 22 100 USB_RENUMn USBLC6-2SC6 R20 C17 36K B-orciM_BSU S S Sh h h E Ei i i X Xe e el l l P Pd d d 1 17 8 9 0 1 3 1 2 VUSB_ST_LINK T1 9013 PA13 PA14\nTitle:ST_LINK_V2-1 100nF\nProject:STM32G081B-EVAL Mother board 1050170001\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:11of 12', None, None, None, None, '']
Processing table 2
Text before table: D3 R28 R27 PWR +3V3_ST_LINK BAT60JFILM D1 E5V D10 58/79 Figure 38. STM32G081B-EVAL ST-LINK V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C20\n100nF', 'C13\n100nF', 'C15\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n02C', 'Fn001\n31C', 'Fn001\n51C']
Connector mapping: {}
Processing table 3
Text before table: 100nF 100nF 100nF 100nF VUSB_ST_LINK JP5 Vin Vout D2 1 5 C20 C13 C15 C21 BAT60JFILM BAT60JFILM U4 LDK120M33R +3V3_ST_LINK 2.7K 4.7K +5V D5V Electrical D3 R28 R27 PWR +3V3_ST_LINK BAT60JFILM D1 E5V D10 58/79 Figure 38. STM32G081B-EVAL ST-LINK V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C26\nF_X5R_060', '3\nEN\nGND BYPASS\n3\n2 4\nC27 C24\n100nF 10nF_X7R', 'C23\n1uF_\n_0603']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['060_R5X_F\n62C', 'R7X_Fn01 Fn001\n42C 72C\n4 2\n3\nSSAPYB DNG\nNE\n3', '3060_\n_Fu1\n32C']
Connector mapping: {}
Processing table 4
Text before table: 3 T_NRST 6 1 R R 100K 3 4 TMS/SWDIO T_JTMS STM_JTCK_SWCLK PA13 U3 Diff Paii r 90ohm R19 GB NDU DDPS 1 2 elcatpecer STM_JTMS_SWDIO 5 +3V3_ST_LINK i IM 421 VUSB_ST_LINK CN7 T_SWDIO_IN T_SWDIO_IN STL_USB_DP PA13 3 +3V3_ST_LINK D STL_USB_DM V CN6 Diff Pair 90ohm VUSB_ST_LINK +3V3_ST_LINK USB ST-LINK 0 R37 HSMF-A201-A00J1 100K LD6 1 4 R16 PB10 TP2 Red Yellow 2 3 STLK_RX COM KCTJ_T ODTJ_T IDTJ_T TSRN_T TSRJ_T PC10 STLINK_RX SB3 2 RX [N/A] 100 100 Rev TX CN3 R35 R36 STLK_TX LED_STLINK PC11 +3V3_ST_LINK 61 1 1 1 71 81 91 02 12 22 42 2 JP7 3 4 5 3 XT_KNILTS UM2403 AP P P P 7AP 0BP 1BP 1TOOB/2BP 01BP 11BP DSV V 6A A A DS 3 4 5 __ 11 from STLINK USB Power Switch to supply +5V 10K PA2 PB12 T_SWDIO_IN 12 25 R15 4.7K R32 PA1 PB13 T_JTCK STG MNN PD S21F 4A 1O SU TUL RTT 11 26 100nF VDD PA0 PB14 AIN_1 T_JTMS SB6 C16 R14 4.7K 10 27 VS DS DA A PB15 EN PWR_ENn 9 28 4 V PA8 I MCO +3V3_ST_LINK 8 29 5 1 NRSC STOUT PA9 STM_RST LED_STLINK 7 30 2 3 O PA10 T_SWO OSC_OUT 6 31 U5 OC S1 C5 IN PA11 OSC_IN STL_USB_DM 5 32 100K P PA12 Red2 STL_USB_DP R17 SWIM_PU_CTRL R3 33 1 1K 00K1 4 33 102 05 nF 4.2 78 uF PC C1 13 4 JTMS/SWDIO STM_JTMS_SWDIO NX3225GD-8.000M-EXS00A-CG04874 LD5 3 34 C P VSS_2 C KLCWS/KCTJ 2 35 +3V3_ST_LINK 1 PBP R VBAT VDD_2 1 2 1 36 [N/A] 10K P A/4 B X1 SB7 10pF 10pF 1J R25 R24 3 0TOOB 3_DDV 5/N 3_SSV C18 C19 +3V3_ST_LINK VUSB_ST_LINK U5V_ST_LINK JT /J T TR 9BP 8BP 7BP 6BP 5BP D DS O IT 64 54 34 24 14 3 3 84 73 74 44 84 STM32F103CBT6 9 0 Board Ident: PC13=0 U4 can be replaced by LD3985M33R U2 TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS schematics 100nF 10nF_X7R_0603 100nF +3V3_ST_LINK C27 C24 C22 100K 2 4 1uF_X5R_0603 1uF_X5R_0603 R23 GND BYPASS C26 C23 EN BAT60JFILM 3 +3V3_ST_LINK 100nF 100nF 100nF 100nF VUSB_ST_LINK JP5 Vin Vout D2 1 5 C20 C13 C15 C21 BAT60JFILM BAT60JFILM U4 LDK120M33R +3V3_ST_LINK 2.7K 4.7K +5V D5V Electrical D3 R28 R27 PWR +3V3_ST_LINK BAT60JFILM D1 E5V D10 58/79 Figure 38. STM32G081B-EVAL ST-LINK V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['7\n8\n9']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['9\n8\n7']
Connector mapping: {}
Processing row: ['10\n11']
Processing page 59
Processing table 1
Text before table: Figure 39. STM32G081B-EVAL SWD
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'VDD\nR51 R49\n[N/A] [N/A]\nRS SWW ESCD ELA TKT P PA A1 13 4 R R R4 5 58 0 2 2 22 2\n# 4 2\n1 3 4 5\nU9\n2 ESDALC6V1W5\nCN13 CN12\nFTSH-105-01-L-DV SWD VDD\n10 123456789 1 2 3\nKEY 4\n5\n6 VDD\n7\n8\n9 R [N5 /3\n1 10 1 A] VDD\n12\nHigh Density SWD connector 13 R52\n14 10K\n15\n16\n17 R55 10K\n18\n19 R58 10K\n20\nStandard SWD connector\nTitle:SWD\nProject:STM32G081B-EVAL Mother board\nVariant:Variant name is not interpreted until output\nRevision: B-01 Reference:MB1350\nSize:A4 Date:31-AUG-17 Sheet:12of 12', None, None, None, None, '']
Processing table 2
Text before table: P R 2 [N/A] [N/A] R49 R51 VDD UM2403 Figure 39. STM32G081B-EVAL SWD
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '3 4', None]
Header row 2: ['', '', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '3 4', '3 4']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '4 3', '4 3']
Reversed Header row 2: ['', '', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '4 3', '4 3']
Connector mapping: {}
Processing table 3
Text before table: 1 VDD FTSH-105-01-L-DV SWD CN13 CN12 ESDALC6V1W5 2 U9 1 3 4 5 RS ESCD ELA TKT # R4 58 4 22 2 SWW PA A1 13 4 R 5 0 2 2 P R 2 [N/A] [N/A] R49 R51 VDD UM2403 Figure 39. STM32G081B-EVAL SWD
Found connector CN13 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing page 60
Processing table 1
Text before table: Figure 40. STM32G081B-EVAL legacy peripheral daughterboard
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'U_SmartCard_IR U_HDMI_CEC\nSmartCard_IR.SchDoc HDMI_CEC.SchDoc\nSmart SCS S SSmm a m mmS r aa d am aarr r r_ rtt ta ttCC C C CCr ata M a a IaC rr Rr rrdd da dD d _I__ r _ __ OVd 3C R O1_ _/ UCL V5 S FI IO NVK C TT F8 SS S S S S S Rmm m m m mm _aa a a a aa Or rr r r rr Nt tt t t tt UC CC C C CC Ta aa a a aar rr r r rrd dd d d dd_ __ _ _ __C OI 3 1 RCO / VL SM F5 8 TK FVDVCC H H H I I I I2 2 2 2DD D C CC CMM M 1 21 2_ __ _II I S SS S__ _ C CD DH CH L LA AEPP _ _CDD _ _5 55 5___ V VV V3SS VIo Nu 3r Kce_5V H IIHH I I 222 2DD D CC CCMM M 21 21 __ __II I SS SS__ _ CC DDH CH LL AAEPP __CDD __ 55 55___ VV VV3SS VIo Nu 3r Kce_5V\nR I IR _ I\nU_TemSensor_LDR\nTemSensor_LDR.SCHDOC\nTeI mI 22 C pC S11 e__ nSS sDC orAL ___ IN55 VV T I I T2 2 eC C m1 1 p_ _ SS S eC D nL A so_ _ r5 5 _V V INT\nLDR_OUT LDR_OUT\nLegacy daugher board signal\nCN5 CN4\n1 2 3 S I IL 2 2mD C CR a 1 1r __ _tC SO SCa DU r L AdT __ _5R 5VS VT P P P PAA B B11 6 75 L S I I2 2D M C CR A 1 1_ _ _RO S ST C DU _ LT ARST SMART_3/5V PB15 SmartCard_3/5V 1 2 3\n4 4\n5 6 7 8 9 I I IR 2 2C C_I 2 2N _ _S SC DL A_ _5 5V V P P PB BC 1 16 3 4 R I I I2 2RE C C_S 2 2INE _ _S ST C D(M L Aother board) S I S SR MM M_ AA AO RR RU TT TT __ _TC CXK MDVCC P P P PB A BD 9 2 04 S S SIRm mm_a aaOr r rt t tUC C CTa a ar r rd d d_ _ _C I COL MK DVCC 5 6 7 8 9\n1 1 1 1 1 10 1 2 3 4 5 S SH Dm mD Ba a _M rr DttI CC_ EaaC Trr ddE __C +O1_ V 3F3 V8 FV 3R3 21 P PP 20B BA K1 130 2 +3V3 SSH M MDM A AR RI_ T TC _ _E 1 OC V F8 F H HDD MM II __ HH PP DD __ SS OIN UK RC+ E5V P P PB D D5 2 3 T HHe D Dm M MpS I I_ _e H Hns P Po D Dr_ _ _I S SN I oNT urK ce_5V 1 1 1 1 1 10 1 2 3 4 5\n1 16 7 VDD_ANA RST_PU_POWER +5VSB8 1 16 7\n18 VDD VDD 18\nHeader 18X1_Female Header 18X1_Female\n+5V +3V3 VDD_ANA VDD\nC4 C8 C10 C14 C13\n100nF 100nF 100nF 100nF 100nF\nTitle:MB1351_TOP\nProject:STM32G081B-EVAL Legacy peripheral daughter board\nVariant:Variant name is not interpreted until output\nRevision: A-01 Reference:MB1351\nSize:A4 Date:17-MAY-17 Sheet:2 of 5', None, None, None, None, '']
Processing table 2
Text before table: PP BA 130 2 SSH MDM AR RI_ TC _E OC F8 F SH mD a rr CC_ ddE __C FV 1 2 1 2 M A T _ 1 V S V 1 1 1 1 P P T 1 1 9 9 SR M_ AO RU TT _TC CXK MDVCC PB BD 04 PB BC 16 4 I2 2RE C_S 2INE _S ST D(M Aother IR 2C C_I 2N _S SC DL A_ _5 5V V SIRm mm_a aaOr rt tUC CTa ar rd d_ _C COL MK DVCC 8 8 2 P 1 3 I C 2 _ C L S MM AA RR TT __ P A 2 I 2 2 _ S r t C a r d _ I 7 7 Rev P I I P 9 I 6 6 R board) S P S 5 5 4 4 PAA B11 75 I2 2D CR 1_ _RO ST DU ARST IL 2mD CR 1r _tC SCa DU AdT _5R 5VS VT UM2403 3 3 P B 6 I C 1 _ S C LT I 2 C 1 __ SO L __ 2 2 P S M A _ SMART_3/5V PB15 S a r SmartCard_3/5V 1 1 P L CN5 CN4 Legacy daugher board signal LDR_OUT LDR_OUT TeI mI pC S11 e__ nSS sDC orAL ___ IN55 T T2 eC m1 p_ SS eC nL so_ r5 _V INT 22 C VV I 2 C 1 _ S D A _ 5 V I TemSensor_LDR.SCHDOC U_TemSensor_LDR IaC Rr _I__ OVd UCL TT IR Rmm _aa Or UC Ta R _/ IO NVK IIHH 222 CCMM 21 __II SS__ DDH AAEPP __ 55___ VV3SS I _ I Nt I2 2DD CMM 2_ _II S__ DH AEPP _5 5___ V3SS CC 21 __ SS CC LL __CDD 55 VV I 2 CC 21 __ SS CD LA _CDD 55 VV schematics SSmm mmS aarr r_ ttCC CCr a rrdd dD __ O1_ FI F8 S mm aa rr tt CC aa rr dd __ OI F5 FVDVCC S m am r ta C a da _ R S I 2DD S m a rr tt CC aar rrd dd_ __C RCO SM TK I 2 _ rtt d V5 I S m a r t C a r d _ 1 VL 8 I C 1 S C L _ V SCS aa ata rr 3C SS r t C a r d _ 3 / Smart a r d C M C D M I _ CH VIo 3r S m a H D M I _ CH VIo 3r r H Nu Kce_5V S H Nu Kce_5V H SmartCard_IR.SchDoc HDMI_CEC.SchDoc U_SmartCard_IR U_HDMI_CEC Electrical 60/79 Figure 40. STM32G081B-EVAL legacy peripheral daughterboard
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['DB_DET']
Processing row: ['']
Processing page 61
Processing table 1
Text before table: Figure 41. STM32G081B-EVAL legacy peripheral daughterboard HDMI and CEC
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'U1\nSink +5V 2 5 4 STG I EN MNN PD S21F 4A 1O SU TUL RTT @5413 HD SM oI_ u5V r_ cSo eurce\nR 015\nC2\nHDMI_5V_Sink 4.7uF\n12 02 02 12\nTMDS_Data2+ 1 1 CN3 CN1\n2 2 HD119F-3A09200 HD119F-3A09200\nTMDS_Data2- 3 3\nTMDS_Data1+ 4 4\n5 5\nTMDS_Data1- 6 6\nTMDS_Data0+ 7 7\n8 8\nTMDS_Data0- 9 9\nTMDS_Clock+ 10 10\n11 11\nTMDS_Clock- 12 12\n13 13\n14 14\n15 15 SB3\n16 16 SB4\n17 17\n18 18 SB5\n19 19 SB6\nHDMI_5V_Sink\nR8 22 22\n1K 2\nPD3 HDMI_HPD_Source_5V 1 T1 9012\nR22\nR20 1M 3\n1K\nR7\n1K\nHDMI_HPD_SINK PD2 +5V 3 D T4\nFT pin & Open Drain mode needed 2N7002\nR9 R10 R4 R3 47K47K +5V 1.8K 1.8K 1 G S\n2\nII H22 DC C M2 2_ _ IS S _C D CL A E_ C_5 5 _V V 3V3 P P PB B B1 1 13 4 0 R18 +3V3 P PB B6 7 I I2 2C C1 1_ _S SC DL A_ _5 5V V\nOpen drain pin! 27K\nTitle:HDMI_CEC\nProject:STM32G081B-EVAL Legacy peripheral daughter board\nVariant:Variant name is not interpreted until output\nRevision: A-01 Reference:MB1351\nSize:A4 Date:17-MAY-17 Sheet:3 of 5', None, None, None, None, '']
Processing table 2
Text before table: CN1 1 TMDS_Data2+ 1 CN3 02 12 12 02 HDMI_5V_Sink 4.7uF SM oI_ u5V r_ cSo eurce STG MNN PD S21F 4A 1O SU TUL RTT @5413 015 C2 Sink R EN 4 +5V I HD 5 2 U1 UM2403 Figure 41. STM32G081B-EVAL legacy peripheral daughterboard HDMI and CEC
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2\n3', None, 'TMDS_Data2-', None, None, None, None, None, '2\n3', None]
Header row 2: ['3', None, 'TMDS_Data2-', None, None, None, None, None, '2\n3', '3']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['2\n3', '2\n3', 'TMDS_Data2-', 'TMDS_Data2-', 'TMDS_Data2-', 'TMDS_Data2-', 'TMDS_Data2-', 'TMDS_Data2-', '2\n3', '2\n3']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3\n2', '3\n2', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '3\n2', '3\n2']
Reversed Header row 2: ['3', None, '-2ataD_SDMT', None, None, None, None, None, '3\n2', '3']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['3\n2', '3\n2', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '-2ataD_SDMT', '3\n2', '3\n2']
Connector mapping: {}
Processing row: ['4', '', 'TMDS_Data1+', None, None, None, None, None, '', '4']
Processing row: ['5', '', 'TMDS_Data1-', None, None, None, None, None, '', '5']
Processing row: ['6', '', 'TMDS_Data1-', None, None, None, None, None, '', '6']
Processing row: ['7', '', 'TMDS_Data0+', None, None, None, None, None, '', '7']
Processing row: ['8', '', 'TMDS_Data0-', None, None, None, None, None, '', '8']
Processing row: ['9', '', 'TMDS_Data0-', None, None, None, None, None, '', '9']
Processing row: ['10', '', 'TMDS_Clock+', None, None, None, None, None, '', '10']
Processing row: ['11', '', 'TMDS_Clock-', None, None, None, None, None, '', '11']
Processing row: ['12', '', 'TMDS_Clock-', None, None, None, None, None, '', '12']
Processing row: ['13', '', '', None, None, None, None, None, '', '13']
Processing row: ['14\n15', '', '', None, None, None, None, None, '', '14\n15']
Processing row: ['16', '', '', '', None, None, None, '', '', '16']
Processing row: ['17', '', '', '', '', None, '', '', '', '17']
Processing row: ['18', '', '', '', '', None, '', '', '', '18']
Processing row: ['19', '', '', '', '', None, '', '', '', '19']
Processing row: ['19', '', '', '', '3\n+5V 1 G\n2', '', '', '', '', '19']
Processing page 62
Processing table 1
Text before table: Figure 42. STM32G081B-EVAL legacy peripheral daughterboard Smartcard and IR
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'Smart Card\nVDD\nVDD>2.7V\nVDD\nR27R26\n10K10K\nR17\n4.7K U2 TP2 PB15 SmartCard_3/5V\n+5V C 106 0nF C 473 uF C C9 5 1 10 00 0n nF F 1 1 1 1 10 1 2 3 41 2 3 4 5 6 7 8 9 C C 5 P C V C V P P I A A C/V G R R OL L 11 Gd u U U-+/ d p E EK K N NX X3 p S SD D V D D2 1PI IV V O1 2 RC AAA M DUU XX R DI JXX TT/ /SGO V 1 C12 RAA O V T V.NUU U C L8 SLL F Id cND V KCC CC TF d12 c 22 12 12 122 12 122 45 62 50 936 71 878 VDD A T APU U1X X2 1 C 101 01PPP nBA D F12 4 2 C 4S S S V 7m m m 1 uD 5a a a FDr r rt t tC C Ca a ar r rd d d_ _ _I C OO L FK F\nST8024LAC CD 12R R 102 K4 [N/A] P P PA B A1 0 35 S S Sm m ma a arr r tt t CC C aa a rr r dd d __ _ 1R C VS M 8T DVCC\n100nF\nR25\n10K[N/A]\n5 6 7 8 G N I N/OC CND V CR NC LS K CC T 41 32\nCN2 17\nC816\n18 R16 VDD\n100K', 'IR\n+3V3\n1 LD1\nIR_LED SFH409-2\n2\nR5 SB1\n100\nSB2\nVDD\nIR_OUT PB9 R12\n10K\nR6 R11\n22 10K\nR13\n1K 3 3\n1 T3 1 T2\n9013 9013\n2 2\nIR_Receiver D1\nTSOP34836 +3V3\n3 R14\n2 100\n1 C1\n4.7uF\nIR_IN PC6\nTitle:SmartCard_IR\nProject:STM32G081B-EVAL Legacy peripheral daughter board\nVariant:Variant name is not interpreted until output\nRevision: A-01 Reference:MB1351\nSize:A4 Date:17-MAY-17 Sheet:4 of 5', None, None, None, None, '']
Processing table 2
Text before table: SmartCard_3/5V PB15 4.7K 2 R17 IR_LED 10K10K SFH409-2 R27R26 LD1 schematics 1 VDD VDD>2.7V VDD +3V3 Smart Card Electrical IR 62/79 Figure 42. STM32G081B-EVAL legacy peripheral daughterboard Smartcard and IR
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['28', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['82', '']
Connector mapping: {}
Processing table 3
Text before table: 1 1 1 2 12 71 T3 T2 I OL O1 RC AAA DUU JXX /SGO 1 V 100nF 1 1 122 878 1K1R 47uF P R EK SD M DI V C CC 3 3 C11 R 301 1 122 936 C15 P R E S R T Id 100nF 9 47uF V u p V d12 VDD C6 C5 100nF 8 1D 01 K1 22 C3 C 11 R R6 7 V d p O F Sm ma ar rt tC Ca ar rd d_ _C OL FK F 1 K2 PP BD 14 2 6 C XX TT/ S IR_OUT PB9 5 22 45 +5V C9 100nF P G N D VD 4 5 V U SmartCard_IO PA2 AUX1 3 C L K D IV V 2 2 TP1 SB2 C 100 AUX2 U2 TP2 SB1 R5 SmartCard_3/5V PB15 4.7K 2 R17 IR_LED 10K10K SFH409-2 R27R26 LD1 schematics 1 VDD VDD>2.7V VDD +3V3 Smart Card Electrical IR 62/79 Figure 42. STM32G081B-EVAL legacy peripheral daughterboard Smartcard and IR
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '13\n14', None, '16\n15', None, None, None]
Header row 2: ['', '', None, '16\n15', '', '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '13\n14', '13\n14', '16\n15', '16\n15', '16\n15', '16\n15']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '41\n31', '41\n31', '51\n61', '51\n61', '51\n61', '51\n61']
Reversed Header row 2: ['', '', None, '51\n61', '', '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '41\n31', '41\n31', '51\n61', '51\n61', '51\n61', '51\n61']
Connector mapping: {}
Processing row: ['', '', '100nF', '16\n15', '', '', None]
Processing row: ['', '5 6 G NCND V RC SC T 1 2', '100nF', '16\n15', '', '', '']
Processing page 63
Processing table 1
Text before table: Figure 43. STM32G081B-EVAL legacy peripheral daughterboard temperature sensor and LDR
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'LDR_OUT PA1 R2 VDD_ANA\n8.2K\nR1\nVT9ON1\nPhoto resistor\nTitle:TemSensor_LDR\nProject:STM32G081B-EVAL Legacy peripheral daughter board\nVariant:Variant name is not interpreted until output\nRevision: A-01 Reference:MB1351\nSize:A4 Date:17-MAY-17 Sheet:5 of 5', None, None, None, None, '']
Processing page 64
Processing table 1
Text before table: Figure 44. STM32G081B-EVAL UCPD daughterboard top
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'VDD\nR107R106\n10K10K\nU_CC & VCONN U_PORT1_DP_USB3\nCC & VCONN.SchDoc PORT1_DP_USB3.SchDoc\nP P P P V V F FR RO O O O C C S SR R R R O O _ _T T T T N N T T1 1 1 1 N N X X_ _ _ _ _ _C C D D 1 2E EC C B B N N1 2 1 2 1 2 P P V V F FP P R RO O O O C C S SR R R R O O _ _T T T T N N T T1 1 1 1 N N X X_ _ _ _ _ _C C D D 1 2E EC C B B N N1 2 1 2 1 2 C CO ON N1 1_ _C CC C1 2 U_PO1 1 R_ _ TC C 2C C _1 2 U CS CII O2B O2 CH NC3 N__P _ 1 1SD S _D _D DCE DIN AT L + - H U I I C C2 2 OOSP C CBD NN_ _3 S SI 11N _ C D __D DDL AE -+T\nDP\nU_SOURCE POWER PORT2_DP.SchDoc\nV V D V_ _ SCC C EDT T NCL L S_1 2 EE _N DCDC USO _UU SR VV VD BC __ SC _E CC ED TT NP DCLLO S_21 EW E _NE DR C. DSc ChDoc HPP P DO O _R RI SI 2 R2 T T OCC E 2 2 U_ _ __ SS RC CS ED CC C CTA EL 1 2# R P P HO OE PS R R DE T T _T S2 2# _ _ OC C UC C R1 2 CE D10\nP\nS D D V I V IS SO I I S SE ES S E EU N NC C N NR S SH H S SC E EA A E EE _ _R R _ _1 2_ 1 2G GEN E E_ _1 2 USB_ S VD I V IDP S SO I I S SD E ES S E EU. N NC CS N NR S Sc H H S SCh E EA A E ED E _ _R R _ _1 2o _ 1 2G Gc EN E E_ _1 2 U PO_P WO EW RE .SR chDoc C CO ON N2 2_ _D D+ - C COO NN 22 __ DD -+ P P P PO O O OR R R RT T T T1 1 2 2_ _ _ _C C C CC C C C1 2 1 2 1 3 4 6 2 5\nESDA5V3SC6\nMother board connectors\nCN9 CN8 RFU\n+3V3 R120 15D KA D D B [D C C _ 1D %C D D E C C ]in T_ _p E Eu N Nt P = = 560 1B : :1 D U1 USa 1 B 7 GSu 8 2 2 Ng 4oh Due tpr ub to ma Vr e Cd a D Cd se ut re ec 1 2mtio en n: t1 :0.3 .42 3V V-3.3V C3P P P P PRP P P P P P 8B B BBA BCA B B AE 1 1 11 111 6 7 36S 3 4 05 2E 1T 00nF+ +3 3V V3 3U I I R H D D V I V IV 2 2 S SE I I_ SS SPC C E ES SC S E EB D_ N N_ C CET N N3 S S _ S SH HT_L SC D S SE ED A A# O2 E EL A _ _E R R _ _U 1 21 2T G GR E EC _ _E 1 2 1 2 3 4 5 6 7 8 9 1 1 1 1 1 1 1 10 1 2 3 4 5 6 1 1 1 1 1 1 1 10 1 2 3 4 5 6 71 2 3 4 5 6 7 8 9 SBH P P SP P P P V V F F V 5R R OO OO O O O 9_C C PS S C UR RR R R R DO O _ _ T T TT T T T RIN N T T N L 2 21 1 1 1 CN N X X _ __ _ _ _ 1 E_ _ C CC C D D 1 2 _E E C CC C B B EN N 1 21 2 1 2 N1 2 D V5 D+ V D5V P PP P P P P P P P P P PB AA A B A B BD C D D D1 18 9 9 2 0 54 1 0 2 35 0 +5V C 1C C C C 09O OO O 07 nN NN N F1 21 2_ __ _D DD D- -+ + +3V3 C 101 00 n0 FC HN e1 2 3 4 a1 d0 er 4 VX D1_ DF C 1e 01m 00 na 2l Fe C 101 00 n1 F\n7\nVSENSE_DCDC 4 S1 SEL 3 DCDC_EN VDD He1 a8 der 18X1_Female Head1 e8 r 18X1_Female VDD\nR82\nSTG5123 [N/A]\nTitle:MB1352_TOP\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:2 of 10', None, None, None, None, '']
Processing table 2
Text before table: P AA 18 0 P B 7 P O R T 1 _ D B 2 I 2 C S D A C O N 2_ _D D- + 3 3 2 P B 6 PP A 9 I 2 S P O R T 1 _ D B 1 C 2 2 P P O R T 1 _ C C 2 1 P 2 RFU CN9 CN8 Rev Mother board connectors ESDA5V3SC6 UM2403 IDP SO ES NC Sc EA _R 2o IS SO ES NC SH EA _R 2_ V SD EU. NR SCh ED _1 2G V SE EU NR SC EE _1 2G 6 PO OR RT T1 2_ _C CC C1 2 I S E N S E _ I N S E _ VD S E N S E _ 1 V S E N S E _ 1 P O R T 2 _ C C 1 4 5 PO_P WO EW RE .SR chDoc I S CS H A R Gc E_ _1 2 U D I S C H A R GEN E_ _1 2 I H E P O R T 1 _ C C 2 3 2 D I E S E _ EN CO ON N2 2_ _D D+ - COO NN 22 __ DD -+ S C C USB_ P 1 USO _UU SR BC _E P DCLLO HPP DO _R SI OCC U_ RC CC EL D10 HO PS DE _T S2 OC UC R1 CE VD SC ED NP S_21 EW _NE DR C. DSc ChDoc P O RI T 2 __ CS CTA 2# V_ SCC EDT NCL S_1 EE _N DCDC P OE R T 2# _ C C 2 E T 2 _ C 1 D P R T _ VV __ CC TT R2 E SS ED V _ C T L 2 R 2 V PORT2_DP.SchDoc U_SOURCE POWER U_PO1 R_ TC 2C _1 DP FP RO SR _T T1 X_ 2E FR RO SR _T T1 X_ 2E F R S _ T X 1 CII O2 N__P 1SD _D DIN - F S _ T X 1 C2 OOSP NN_ 11N __D DDL -+T V C O N N _C EC N1 2 CS O2B NC3 1 _D DCE + V C O N N _C EC N1 2 C V C O N N _ N 1 V C O N N _ N 1 P O R T 1 _ D B 2 CH AT I 2 CBD _3 SI D AE P O R T 1 _ D B 2 O R T 1 _ D B 1 _ S L I C S C P O R T 1 _ D B 1 P O R T 1 _ C C 2 CO ON N1 1_ _C CC C1 2 1 _ C C 2 U U _ P O R T 1 _ C C 2 schematics P C P H CC & VCONN.SchDoc PORT1_DP_USB3.SchDoc U_CC & VCONN U_PORT1_DP_USB3 10K10K R107R106 VDD Electrical 64/79 Figure 44. STM32G081B-EVAL UCPD daughterboard top
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['VCONN_EN1']
Processing table 3
Text before table: D C D C _p Eu Nt = 1B :1 U1 1 8 tpr ub to ma e a se ut re ec en n: t1 :0.3 .42 3V V-3.3V P B 0 P B 1 4 F R S _ T X 2 D I_ SC CET HT_L A# R GR EC _E 2 8 8 D C D C E N = : D P A 2 P 1 3 F _ T X 1 D I C A R G E _ 1 7 7 P P B 9 V C O N N _ E N 2 H D_ _ SC O2 HN e1 a1 d0 er 4 6 6 P V R S 5 5 4 C OO NN 21 __ DD -+ 4 4 3 P AA 18 0 P B 7 P O R T 1 _ D B 2 I 2 C S D A C O N 2_ _D D- + 3 3 2 P B 6 PP A 9 I 2 S P O R T 1 _ D B 1 C 2 2 P P O R T 1 _ C C 2 1 P 2 RFU CN9 CN8 Rev Mother board connectors ESDA5V3SC6 UM2403 IDP SO ES NC Sc EA _R 2o IS SO ES NC SH EA _R 2_ V SD EU. NR SCh ED _1 2G V SE EU NR SC EE _1 2G 6 PO OR RT T1 2_ _C CC C1 2 I S E N S E _ I N S E _ VD S E N S E _ 1 V S E N S E _ 1 P O R T 2 _ C C 1 4 5 PO_P WO EW RE .SR chDoc I S CS H A R Gc E_ _1 2 U D I S C H A R GEN E_ _1 2 I H E P O R T 1 _ C C 2 3 2 D I E S E _ EN CO ON N2 2_ _D D+ - COO NN 22 __ DD -+ S C C USB_ P 1 USO _UU SR BC _E P DCLLO HPP DO _R SI OCC U_ RC CC EL D10 HO PS DE _T S2 OC UC R1 CE VD SC ED NP S_21 EW _NE DR C. DSc ChDoc P O RI T 2 __ CS CTA 2# V_ SCC EDT NCL S_1 EE _N DCDC P OE R T 2# _ C C 2 E T 2 _ C 1 D P R T _ VV __ CC TT R2 E SS ED V _ C T L 2 R 2 V PORT2_DP.SchDoc U_SOURCE POWER U_PO1 R_ TC 2C _1 DP FP RO SR _T T1 X_ 2E FR RO SR _T T1 X_ 2E F R S _ T X 1 CII O2 N__P 1SD _D DIN - F S _ T X 1 C2 OOSP NN_ 11N __D DDL -+T V C O N N _C EC N1 2 CS O2B NC3 1 _D DCE + V C O N N _C EC N1 2 C V C O N N _ N 1 V C O N N _ N 1 P O R T 1 _ D B 2 CH AT I 2 CBD _3 SI D AE P O R T 1 _ D B 2 O R T 1 _ D B 1 _ S L I C S C P O R T 1 _ D B 1 P O R T 1 _ C C 2 CO ON N1 1_ _C CC C1 2 1 _ C C 2 U U _ P O R T 1 _ C C 2 schematics P C P H CC & VCONN.SchDoc PORT1_DP_USB3.SchDoc U_CC & VCONN U_PORT1_DP_USB3 10K10K R107R106 VDD Electrical 64/79 Figure 44. STM32G081B-EVAL UCPD daughterboard top
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['HPDIN']
Processing table 4
Text before table: R120 15D KA [D 1D %C ]in C3P 8B 1T 00nF+ 1C 09O 07 nN F1 101 00 n0 FC 1e 01m 00 na Fe 101 00 n1 F +3V3 2 D 1 5 1 5 PB D1 35 B _ E T_ 1 SP OO UR RIN CN E_ _E EN N1 C C C 2l C 1 4 1 4 P D 2 P OO RR TT 21 __ CC CC 21 1 3 1 3 P D 0 P BCA 111 2E P T 2 _ C C 1 IV SE ES N_ SH ED _E 21 USa 7 1 2 1 2 P AE 36S P C 1 V C T L 1 V SPC EB N3 SE EL _U 2T +5V +3V3 VX D1_ DF 1 1 1 1 P BD 54 PRP BBA 11 05 PS DO N B 2 4oh I S E N S _ 1 1 1 P V SS E N S E _ 9 9 D C D C _p Eu Nt = 1B :1 U1 1 8 tpr ub to ma e a se ut re ec en n: t1 :0.3 .42 3V V-3.3V P B 0 P B 1 4 F R S _ T X 2 D I_ SC CET HT_L A# R GR EC _E 2 8 8 D C D C E N = : D P A 2 P 1 3 F _ T X 1 D I C A R G E _ 1 7 7 P P B 9 V C O N N _ E N 2 H D_ _ SC O2 HN e1 a1 d0 er 4 6 6 P V R S 5 5 4 C OO NN 21 __ DD -+ 4 4 3 P AA 18 0 P B 7 P O R T 1 _ D B 2 I 2 C S D A C O N 2_ _D D- + 3 3 2 P B 6 PP A 9 I 2 S P O R T 1 _ D B 1 C 2 2 P P O R T 1 _ C C 2 1 P 2 RFU CN9 CN8 Rev Mother board connectors ESDA5V3SC6 UM2403 IDP SO ES NC Sc EA _R 2o IS SO ES NC SH EA _R 2_ V SD EU. NR SCh ED _1 2G V SE EU NR SC EE _1 2G 6 PO OR RT T1 2_ _C CC C1 2 I S E N S E _ I N S E _ VD S E N S E _ 1 V S E N S E _ 1 P O R T 2 _ C C 1 4 5 PO_P WO EW RE .SR chDoc I S CS H A R Gc E_ _1 2 U D I S C H A R GEN E_ _1 2 I H E P O R T 1 _ C C 2 3 2 D I E S E _ EN CO ON N2 2_ _D D+ - COO NN 22 __ DD -+ S C C USB_ P 1 USO _UU SR BC _E P DCLLO HPP DO _R SI OCC U_ RC CC EL D10 HO PS DE _T S2 OC UC R1 CE VD SC ED NP S_21 EW _NE DR C. DSc ChDoc P O RI T 2 __ CS CTA 2# V_ SCC EDT NCL S_1 EE _N DCDC P OE R T 2# _ C C 2 E T 2 _ C 1 D P R T _ VV __ CC TT R2 E SS ED V _ C T L 2 R 2 V PORT2_DP.SchDoc U_SOURCE POWER U_PO1 R_ TC 2C _1 DP FP RO SR _T T1 X_ 2E FR RO SR _T T1 X_ 2E F R S _ T X 1 CII O2 N__P 1SD _D DIN - F S _ T X 1 C2 OOSP NN_ 11N __D DDL -+T V C O N N _C EC N1 2 CS O2B NC3 1 _D DCE + V C O N N _C EC N1 2 C V C O N N _ N 1 V C O N N _ N 1 P O R T 1 _ D B 2 CH AT I 2 CBD _3 SI D AE P O R T 1 _ D B 2 O R T 1 _ D B 1 _ S L I C S C P O R T 1 _ D B 1 P O R T 1 _ C C 2 CO ON N1 1_ _C CC C1 2 1 _ C C 2 U U _ P O R T 1 _ C C 2 schematics P C P H CC & VCONN.SchDoc PORT1_DP_USB3.SchDoc U_CC & VCONN U_PORT1_DP_USB3 10K10K R107R106 VDD Electrical 64/79 Figure 44. STM32G081B-EVAL UCPD daughterboard top
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['SB59', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['95BS', '', '']
Connector mapping: {}
Processing page 65
Processing table 1
Text before table: Figure 45. STM32G081B-EVAL UCPD daughterboard CC and VCONN
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'VCONN power\nSB33\nTP5\nVCONN L4 0.5A\nPSU VCONN_OUT 0.5A U21 18uH(MSS1246-183MLB)\n8 VCC OUT 1\nC71 C65 7 GND SYNCH 2 D7 R75 C74 C45\n10uF/50V220nF/50V 6 FSW EN 3 STPS3L40S 4.99K 8.2nF/50V 47uF/25V DNG\nR 187 76 K 5 FB COMP 4 R 107 04\nL7985A R32\n9 330\nR117 C55 R123\n680\n1.2K C58 39nF/50V\n680pF/50V\nTitle:CC & VCONN\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:3 of 10', None, None, None, None, '']
Processing table 2
Text before table: D5V U10 U14 S UM2403 TYPE-C Source port CC management VCONN_OUT 0.5A SB9 Figure 45. STM32G081B-EVAL UCPD daughterboard CC and VCONN
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2\n5', 'GND FAULT\nIN OUT\nEN']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['5\n2', 'NE\nTUO NI\nTLUAF DNG']
Connector mapping: {}
Processing table 3
Text before table: S D3 2 FDV303N T2 VCONN_EN2 SB4 SB5 VCONN_EN2 BAT60JFILM open-drain BAT60JFILM D12 10K 10K[N/A] VCONN_EN1 VCONN_EN1 D11 R8 R34 open-drain STMPS2161STR STMPS2161STR 10K 10K[N/A] R9 R33 EN NND EN NND VDD 4 4 I OU UL TT I OU UL TT 5 13 5 13 G FA G FA VB D8 D 2 2 D5V U10 U14 S UM2403 TYPE-C Source port CC management VCONN_OUT 0.5A SB9 Figure 45. STM32G081B-EVAL UCPD daughterboard CC and VCONN
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['T3\nFDV303N\n2 S D3', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3D S 2\nN303VDF\n3T', '', '']
Connector mapping: {}
Processing table 4
Text before table: 2-3: Dead battery disable 10K 10K 1-2: Dead battery enable (Default) R113 R35 2 2 JP2 JP1/JP2 SB12 SB11 FRS_TX1 FRS_TX2 S S 1 1 G G 3 PORT1_DB1 FDV303N FDV303N 2 T12 T4 1 D D 1 G 3 3 PORT1_CC2 CON1_CC2 1 S D3 2 G FDV303N T3 PORT1_CC1 CON1_CC1 S D3 2 FDV303N T2 VCONN_EN2 SB4 SB5 VCONN_EN2 BAT60JFILM open-drain BAT60JFILM D12 10K 10K[N/A] VCONN_EN1 VCONN_EN1 D11 R8 R34 open-drain STMPS2161STR STMPS2161STR 10K 10K[N/A] R9 R33 EN NND EN NND VDD 4 4 I OU UL TT I OU UL TT 5 13 5 13 G FA G FA VB D8 D 2 2 D5V U10 U14 S UM2403 TYPE-C Source port CC management VCONN_OUT 0.5A SB9 Figure 45. STM32G081B-EVAL UCPD daughterboard CC and VCONN
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 66
Processing table 1
Text before table: Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'Differential pairs 90ohm\nDP sink & USB3.0 (Port1) C CO ON N1 1_ _D D- + S SB B6 60 1 U_TYPEC_SOURCE_CON\nCN4 V GB NDU D+S 21 R D1 ifferen1 ti0 aK pairR 2 9U 0oS hB m3 1_ 0D KET S SB B6 62 3 TYPE C C CC 1 111_ _ ___S D TRDO XXX- +U 111R +-+CE_CON.SchDoc\nD - 3 4 l s C C 1 _ R\nGND_D SS SS SS R SS RT A RT XX I XX N ++ -- 9865 7 S S S SS SS ST RT RX X X X- + - + C C C C2 1 2 20 9 2 1 1 1 1 10 0 0 00 0 0 0n n n nF F F F 4 57 8 U1 S SS S3 S SS ST RT RX X X X- + - + R TR TX XX X1 11 1+ +- - 33 3310 43 C C4 43 0 1 10 00 0n nF F Differen C C C Cti 11 11a __ __l TR TRpa XXXXi 111r 1s -+-+ 90ohm C1_TX1-\nC31 N9 63 M M M0 M M MB L L LL L LF _ _ __ _ _B L L LL L LA A A AA A A0S S N N NN N N7H H E E EB E E EG G GE E 0 1 20 1 2N N N N_ _ _L L _ _ _H D D DN N NL L P P PF 1 1 1 9 61 8 51 7 40 1 2 1 0Differentia L L L L L Ll 0 0 1 1 2 2p _ _ __ _ _a N N NP P Pir _ _ __ _ _s 1 1 1 1 1 1100o C C C C C Ch 2 2 2 3 3 4m 3 4 5 6 9 1 1 1 10 0 0 00 0 0 01 1 n n n n0 0 F F F F0 0I S S D D E E2 n nS S Q QP PC F FE E E E 0 1_ Q Q Q QE 0 1N 0 1/ /A_ A1 0 1 11 1 11 1 11 1 1 233 01 2 34 5 67 8 9 55823 9 DS D DS D DD D DI D D AEE2 S S QQ UUPP P P P P P P P PC E E EE 0 0 1 1 2 2 3 310 XX_ Q Q - - - -+ + + +Q QE -+0 1N 0 1/ /A A0 1 CAD H_ PC S DT NC IL NKF T 1L //L / RRHI 0P SSRSS T P/R T / V V V VS VVBB SX X DX X D C C C CC DDUU T2 2 I2 2 NA C C C CL+ + P2121 - - 34 41 6 2 22 323 222 3 290 10 83 296 167 7 2 S SB BC C 1 1 V8 92 3 DS6 7 DB20 SB1 1 40 0 80 0 Hn n PF F T C HD P A PII I 6N DD2 2C C I_ NS_ _S S NC D KL A R 2M38 SSR 2 SSM3 TTD 9 XXif -+feren C C C Cti 11 11a __ __l TR TRp 1 32a XXXXi 222r 2 Us -+-+ 490ohm 1 1_ _S SB B 891U U 01 2 1 1_ _C CC C1 2 L L0 0__ NP_ _1 1 1 32 U1 11 1 C C C C _ __ _ 111 11 C CS S 2__ __B B TR C CTRU U XXX 1 2X1 2 2222 -+-+ 8910\n2 2 4 A\nMM LL __ LL AA NN EE G 33 N __ D NP 3 2 1 L L3 3__ NP_ _1 1 C C4 44 6 1 10 00 0n nF F TUSB I5 24 C6- D aC ddI SS SS RR XX -+ 4 5 67 L L1 1__ NP_ _1 1 4 5 67\nress:0b1000100\nC CO ON NF FI IG G1 2 1 13 4 R R2 10 5 1 1M M R 1M26 [N/A] +3V3 H U1S 5P051-4M10 H U9SP051-4M10\n2 2 2 21 2 3 4 S S S SH H H HE E E EL L L LL L L LAA UU R DXX E P__ T _CC G PUHHH WN RP__ ND D N RP 111 211 875 096 Differ Se BnA A 6tiaUU lXX p__ aNP ir_ _ s1 1 1 H00 Po Dh Im N DPR _2 P17 WMR R R[N1 1 _1 2 S/A IN] K0 0 R R3 3 R6 7 9H 6P1 1 D0 0 I0 0 1NK K M +3V3 L L L2 2 3__ _NP P_ __1 11 1 32 78910 HAAU U PDX X I_ _ NN P__ 11 1 32 78910\n4 4\nDisplay Port Sink(811F2050+232V134) SB43 T DP P4\n_PWR_SINK L3_N_1 5 6 5 6\nVDD VDD VDD VDD VDD VDD VDD HSP051-4M10 HSP051-4M10\nR103 R93 R90 R100 R21 R97 R108 VDD\n1K [N/A] [N/A] [N/A] [N/A] [N/A] [N/A]\nI2C_EN_1 SSEQ0/A0 SSEQ1 DPEQ0/A1 DPEQ1 EQ0 EQ1 C95 C94 C90 C91 C93\n10uF 100nF 100nF 100nF 100nF\nR109 R95 R19 R98 R16 R99 R102\n[N/A] 1K 1K 1K 1K 1K 1K\nTitle:PORT1_DP_USB3\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:4 of 10', None, None, None, None, '']
Processing table 2
Text before table: Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6', '']
Connector mapping: {}
Processing row: ['7', '']
Processing row: ['8', '']
Processing row: ['9', '']
Processing row: ['10', '']
Processing table 3
Text before table: Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'SSTX+', None, 'C19', None]
Header row 2: [None, 'SSRX-', None, 'C22', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'SSTX+', 'SSTX+', 'C19', 'C19']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '+XTSS', '+XTSS', '91C', '91C']
Reversed Header row 2: [None, '-XRSS', None, '22C', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '+XTSS', '+XTSS', '91C', '91C']
Connector mapping: {}
Processing row: [None, 'SSRX+', None, 'C21', '100nF 5']
Processing row: [None, 'SSRX+', '', 'C21', '100nF 5']
Processing row: ['', 'SSRX+', '', 'C21', '100nF 5']
Processing table 4
Text before table: Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, 'C1_RX1+', None]
Header row 2: ['31', None, 'C1_RX1-', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, 'C1_RX1+', 'C1_RX1+']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, '+1XR_1C', '+1XR_1C']
Reversed Header row 2: ['13', None, '-1XR_1C', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '+1XR_1C', '+1XR_1C']
Connector mapping: {}
Processing row: ['33 C43', '100nF', 'C1_TX1+', '']
Processing row: ['34 C40', '100nF', 'C1_TX1-', '']
Processing row: ['34 C40', '100nF', '', '']
Processing table 5
Text before table: 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['26\n40\n39', '', '1_SBU2\nDifferential pairs 90ohm\nC1_RX2+\nC1_RX2-']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['93\n04\n62', '', '-2XR_1C\n+2XR_1C\nmho09 sriap laitnereffiD\n2UBS_1']
Connector mapping: {}
Processing table 6
Text before table: QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['12\n11\n10', None, 'L0_P_1\nL0_N_1', 'C23\nC24', None]
Header row 2: ['10', None, 'L0_P_1\nL0_N_1', 'C23\nC24', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['12\n11\n10', '12\n11\n10', 'L0_P_1\nL0_N_1', 'C23\nC24', 'C23\nC24']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['01\n11\n21', '01\n11\n21', '1_N_0L\n1_P_0L', '42C\n32C', '42C\n32C']
Reversed Header row 2: ['01', None, '1_N_0L\n1_P_0L', '42C\n32C', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['01\n11\n21', '01\n11\n21', '1_N_0L\n1_P_0L', '42C\n32C', '42C\n32C']
Connector mapping: {}
Processing row: ['9', '', 'L1_P_1', 'C25', None]
Processing row: ['8', '', 'L1_N_1', 'C36', None]
Processing row: ['7', '', 'L1_N_1', 'C36', None]
Processing row: ['6', '', 'L2_P_1', 'C39', '100nF']
Processing row: ['5', '', 'L2_N_1', 'C42', '100nF']
Processing row: ['4', '', 'L2_N_1', 'C42', '100nF']
Processing row: ['3', '', 'L3_P_1', 'C44', '100nF']
Processing row: ['2', '', 'L3_N_1', 'C46', '100nF']
Processing row: ['1', '', 'L3_N_1', 'C46', '100nF']
Processing row: ['13', 'R20 1M\nR15 1M\nAUX_P_1', '', 'C46', '100nF']
Processing row: ['14', 'R20 1M\nR15 1M\nAUX_P_1', '', 'C46', '100nF']
Processing row: ['15', 'R20 1M\nR15 1M\nAUX_P_1', '', 'C46', '100nF']
Processing row: ['16', 'R20 1M\nR15 1M\nAUX_P_1', '', 'C46', '100nF']
Processing table 7
Text before table: DD P 1 - H_ PC DT IL NKF //L RRHI SSRSS VVBB DDUU 11 34 323 296 C A NC KL M L _ L A N E 0 D P 1 + CAD S NC L 0 _ N 1 C 2 4 1 0 0I nS FE T P 6N 0Differentia 1 2 N D DS P 0 - 1 11 01 Hn PF 2M38 2 M E _ P D P 0 1L / P/R DX I2 NA L 0 _ 1 C 2 3 n F 1 2 9 R 9 T 0P D I 2C C _S S D A 1_ _C CC C1 2 11 __ CS CTRU 2X1 SB BC 1 92 290 2 C31 N9 63 QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing table 8
Text before table: SB1 40 80 8 11 67 M L _ L A N E 1 _ P D P 2 + L 1 _ P _ 1 C 2 5 1 n F HD PII DD2 I_ NS_ Us 490ohm U1 111 2__ 9 1 5 DD P 1 - H_ PC DT IL NKF //L RRHI SSRSS VVBB DDUU 11 34 323 296 C A NC KL M L _ L A N E 0 D P 1 + CAD S NC L 0 _ N 1 C 2 4 1 0 0I nS FE T P 6N 0Differentia 1 2 N D DS P 0 - 1 11 01 Hn PF 2M38 2 M E _ P D P 0 1L / P/R DX I2 NA L 0 _ 1 C 2 3 n F 1 2 9 R 9 T 0P D I 2C C _S S D A 1_ _C CC C1 2 11 __ CS CTRU 2X1 SB BC 1 92 290 2 C31 N9 63 QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['20']
Processing row: ['28']
Processing table 9
Text before table: SB1 40 80 8 11 67 M L _ L A N E 1 _ P D P 2 + L 1 _ P _ 1 C 2 5 1 n F HD PII DD2 I_ NS_ Us 490ohm U1 111 2__ 9 1 5 DD P 1 - H_ PC DT IL NKF //L RRHI SSRSS VVBB DDUU 11 34 323 296 C A NC KL M L _ L A N E 0 D P 1 + CAD S NC L 0 _ N 1 C 2 4 1 0 0I nS FE T P 6N 0Differentia 1 2 N D DS P 0 - 1 11 01 Hn PF 2M38 2 M E _ P D P 0 1L / P/R DX I2 NA L 0 _ 1 C 2 3 n F 1 2 9 R 9 T 0P D I 2C C _S S D A 1_ _C CC C1 2 11 __ CS CTRU 2X1 SB BC 1 92 290 2 C31 N9 63 QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: ['', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: ['', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing table 10
Text before table: U1S 5P051-4M10 U9SP051-4M10 CO ON NF FI IG G1 2 +3V3 R2 10 5 1M M 13 4 1M26 [N/A] C 2 H H R 1 R 1 Rev I5 24 C6- aC ddI ress:0b1000100 MM LL __ LL AA NN EE 33 __ NP L1 1__ NP_ _1 1 SS SS RR XX -+ 1 C4 44 6 10 00 0n nF F 5 67 5 67 L3 3__ NP_ _1 1 G N D 2 L L 3 C 1 4 4 TUSB D UM2403 M0 LL __ LL AA NN EB 20 _L NL AEE2 UUPP XX_ -+0 T2 P2121 Ll 2p __ NP _s 1100o Ch 4m 2 10 00 01 n0 F0 32a 891U 32 8910 40 233 55823 41 10 GE N_ DN A 51 2 4 MB LF _B LA A0S N7H EG 2N _H PF VS CC CL+ L 2 _a Pir __ 1 L0 0__ NP_ _1 1 C 3 9 1 0 0 n F SSR SSM3 TTD XXif -+feren 61 22 83 D PC 310 -+ V C C 1 9 2 M L _ L A N E 1 _ N D P 3 +Q V C C 7 1 8 6 L 1 _ N _ 1 C 3 6 1 0 0 n F 1 01 L 1 G N D DI P 2 - V C C V8 DS6 DB20 SB1 40 80 8 11 67 M L _ L A N E 1 _ P D P 2 + L 1 _ P _ 1 C 2 5 1 n F HD PII DD2 I_ NS_ Us 490ohm U1 111 2__ 9 1 5 DD P 1 - H_ PC DT IL NKF //L RRHI SSRSS VVBB DDUU 11 34 323 296 C A NC KL M L _ L A N E 0 D P 1 + CAD S NC L 0 _ N 1 C 2 4 1 0 0I nS FE T P 6N 0Differentia 1 2 N D DS P 0 - 1 11 01 Hn PF 2M38 2 M E _ P D P 0 1L / P/R DX I2 NA L 0 _ 1 C 2 3 n F 1 2 9 R 9 T 0P D I 2C C _S S D A 1_ _C CC C1 2 11 __ CS CTRU 2X1 SB BC 1 92 290 2 C31 N9 63 QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['AUX_P_1']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['1_P_XUA']
Connector mapping: {}
Processing row: ['AUX_N_1']
Processing table 11
Text before table: U1S 5P051-4M10 U9SP051-4M10 CO ON NF FI IG G1 2 +3V3 R2 10 5 1M M 13 4 1M26 [N/A] C 2 H H R 1 R 1 Rev I5 24 C6- aC ddI ress:0b1000100 MM LL __ LL AA NN EE 33 __ NP L1 1__ NP_ _1 1 SS SS RR XX -+ 1 C4 44 6 10 00 0n nF F 5 67 5 67 L3 3__ NP_ _1 1 G N D 2 L L 3 C 1 4 4 TUSB D UM2403 M0 LL __ LL AA NN EB 20 _L NL AEE2 UUPP XX_ -+0 T2 P2121 Ll 2p __ NP _s 1100o Ch 4m 2 10 00 01 n0 F0 32a 891U 32 8910 40 233 55823 41 10 GE N_ DN A 51 2 4 MB LF _B LA A0S N7H EG 2N _H PF VS CC CL+ L 2 _a Pir __ 1 L0 0__ NP_ _1 1 C 3 9 1 0 0 n F SSR SSM3 TTD XXif -+feren 61 22 83 D PC 310 -+ V C C 1 9 2 M L _ L A N E 1 _ N D P 3 +Q V C C 7 1 8 6 L 1 _ N _ 1 C 3 6 1 0 0 n F 1 01 L 1 G N D DI P 2 - V C C V8 DS6 DB20 SB1 40 80 8 11 67 M L _ L A N E 1 _ P D P 2 + L 1 _ P _ 1 C 2 5 1 n F HD PII DD2 I_ NS_ Us 490ohm U1 111 2__ 9 1 5 DD P 1 - H_ PC DT IL NKF //L RRHI SSRSS VVBB DDUU 11 34 323 296 C A NC KL M L _ L A N E 0 D P 1 + CAD S NC L 0 _ N 1 C 2 4 1 0 0I nS FE T P 6N 0Differentia 1 2 N D DS P 0 - 1 11 01 Hn PF 2M38 2 M E _ P D P 0 1L / P/R DX I2 NA L 0 _ 1 C 2 3 n F 1 2 9 R 9 T 0P D I 2C C _S S D A 1_ _C CC C1 2 11 __ CS CTRU 2X1 SB BC 1 92 290 2 C31 N9 63 QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: [None, '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: [None, '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing table 12
Text before table: U1S 5P051-4M10 U9SP051-4M10 CO ON NF FI IG G1 2 +3V3 R2 10 5 1M M 13 4 1M26 [N/A] C 2 H H R 1 R 1 Rev I5 24 C6- aC ddI ress:0b1000100 MM LL __ LL AA NN EE 33 __ NP L1 1__ NP_ _1 1 SS SS RR XX -+ 1 C4 44 6 10 00 0n nF F 5 67 5 67 L3 3__ NP_ _1 1 G N D 2 L L 3 C 1 4 4 TUSB D UM2403 M0 LL __ LL AA NN EB 20 _L NL AEE2 UUPP XX_ -+0 T2 P2121 Ll 2p __ NP _s 1100o Ch 4m 2 10 00 01 n0 F0 32a 891U 32 8910 40 233 55823 41 10 GE N_ DN A 51 2 4 MB LF _B LA A0S N7H EG 2N _H PF VS CC CL+ L 2 _a Pir __ 1 L0 0__ NP_ _1 1 C 3 9 1 0 0 n F SSR SSM3 TTD XXif -+feren 61 22 83 D PC 310 -+ V C C 1 9 2 M L _ L A N E 1 _ N D P 3 +Q V C C 7 1 8 6 L 1 _ N _ 1 C 3 6 1 0 0 n F 1 01 L 1 G N D DI P 2 - V C C V8 DS6 DB20 SB1 40 80 8 11 67 M L _ L A N E 1 _ P D P 2 + L 1 _ P _ 1 C 2 5 1 n F HD PII DD2 I_ NS_ Us 490ohm U1 111 2__ 9 1 5 DD P 1 - H_ PC DT IL NKF //L RRHI SSRSS VVBB DDUU 11 34 323 296 C A NC KL M L _ L A N E 0 D P 1 + CAD S NC L 0 _ N 1 C 2 4 1 0 0I nS FE T P 6N 0Differentia 1 2 N D DS P 0 - 1 11 01 Hn PF 2M38 2 M E _ P D P 0 1L / P/R DX I2 NA L 0 _ 1 C 2 3 n F 1 2 9 R 9 T 0P D I 2C C _S S D A 1_ _C CC C1 2 11 __ CS CTRU 2X1 SB BC 1 92 290 2 C31 N9 63 QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing table 13
Text before table: [N/A] 1K [N/A] [N/A] [N/A] [N/A] [N/A] VDD R103 R93 R90 R100 R21 R97 R108 HSP051-4M10 HSP051-4M10 VDD VDD VDD VDD VDD VDD VDD DP P4 _PWR_SINK L3_N_1 5 6 5 6 Sink(811F2050+232V134) T Display Port SB43 L2 3__ _NP P_ __1 11 4 78910 HAAU PDX I_ NN 4 78910 SH HE EL LL LAA DXX P__ _CC PUHHH WN RP DPR _2 P17 WMR R[N1 _1 S/A IN] K0 21 4 211 096 R6 9H 6P1 1NK M S H E L L R E T RP__ N 2 3 Se BnA 6tiaUU 32 32 S H E L L D D0 I0 2 2 111 875 H00 Po Dh Im N S Differ lXX p__ aNP ir_ s1 1 L 2 U X _ P__ 11 2 UU ND +3V3 A _ 1 R 1 2 0 R3 3 7 1 0 0 K G L 1 1 R U1S 5P051-4M10 U9SP051-4M10 CO ON NF FI IG G1 2 +3V3 R2 10 5 1M M 13 4 1M26 [N/A] C 2 H H R 1 R 1 Rev I5 24 C6- aC ddI ress:0b1000100 MM LL __ LL AA NN EE 33 __ NP L1 1__ NP_ _1 1 SS SS RR XX -+ 1 C4 44 6 10 00 0n nF F 5 67 5 67 L3 3__ NP_ _1 1 G N D 2 L L 3 C 1 4 4 TUSB D UM2403 M0 LL __ LL AA NN EB 20 _L NL AEE2 UUPP XX_ -+0 T2 P2121 Ll 2p __ NP _s 1100o Ch 4m 2 10 00 01 n0 F0 32a 891U 32 8910 40 233 55823 41 10 GE N_ DN A 51 2 4 MB LF _B LA A0S N7H EG 2N _H PF VS CC CL+ L 2 _a Pir __ 1 L0 0__ NP_ _1 1 C 3 9 1 0 0 n F SSR SSM3 TTD XXif -+feren 61 22 83 D PC 310 -+ V C C 1 9 2 M L _ L A N E 1 _ N D P 3 +Q V C C 7 1 8 6 L 1 _ N _ 1 C 3 6 1 0 0 n F 1 01 L 1 G N D DI P 2 - V C C V8 DS6 DB20 SB1 40 80 8 11 67 M L _ L A N E 1 _ P D P 2 + L 1 _ P _ 1 C 2 5 1 n F HD PII DD2 I_ NS_ Us 490ohm U1 111 2__ 9 1 5 DD P 1 - H_ PC DT IL NKF //L RRHI SSRSS VVBB DDUU 11 34 323 296 C A NC KL M L _ L A N E 0 D P 1 + CAD S NC L 0 _ N 1 C 2 4 1 0 0I nS FE T P 6N 0Differentia 1 2 N D DS P 0 - 1 11 01 Hn PF 2M38 2 M E _ P D P 0 1L / P/R DX I2 NA L 0 _ 1 C 2 3 n F 1 2 9 R 9 T 0P D I 2C C _S S D A 1_ _C CC C1 2 11 __ CS CTRU 2X1 SB BC 1 92 290 2 C31 N9 63 QQ / SX 1 _ C C 1 E2 QP 1_ S 1 222 167 E Q 0 T X 2 - C TR XXX 2222 -+-+ C 3 7 1 0 0 n F Cti 11 __ TR XXXXi 222r -+-+ DS EE QE 1/ T X 2 + C 11 __B D PC E QE 1/ C 11a __l TRp 3 7 0 /A A0 1 - C C D E Q 0 /A_ A1 1 34 S E Q 1N C C 2 S S E Q 1N S E Q S Q 0 0 S H E L L 1 _ S B U 2 1_ _S SB B U 2 1 1 1 1 SS SS RT XX ++ SS ST RX X- + TX X1 1+ - Cti 11 __ TR XXXXi 111r -+-+ C2 20 1 10 00 0n nF F C4 43 0 10 00 0n nF F 9865 57 3310 43 SS ST RX X- + SS SS RT XX -- S SS RT X - TR XX 11 +- C 11a __l TRpa C 2 2 1 0 0 n F C 1 4 S SS RT X - schematics GND_D R A I N S3 X + 7 8 33 C S R C 1 9 1 0 0 n F C 1s S X + Differen 90ohm S C 1 U1 C1_TX1- GB NDU D+S CC 111_ ___S TRDO XXX- 111R +-+CE_CON.SchDoc D1 ifferen1 ti0 aK l pairR s 9U 0oS hB m3 4 C 1 _ R 3 D - C 21 V C +U R 2 1_ 0D KET SB B6 62 3 C 1 _ D CN4 S TYPE Electrical U_TYPEC_SOURCE_CON CO ON N1 1_ _D D- + DP sink & USB3.0 (Port1) SB B6 60 1 C S Differential pairs 90ohm 66/79 Figure 46. STM32G081B-EVAL UCPD daughterboard port1 DP USB3
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C95\n10uF', 'C94\n100nF', 'C90\n100nF', 'C91\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fu01\n59C', 'Fn001\n49C', 'Fn001\n09C', 'Fn001\n19C']
Connector mapping: {}
Processing page 67
Processing table 1
Text before table: Figure 47. STM32G081B-EVAL UCPD daughterboard Type-C source con
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'C1_CC1 SB56 1_CC1\nC1_CC2 SB57 1_CC2\nC1_SBU1 SB58 1_SBU1\nC1_SBU2 SB53 1_SBU2\nTYPE-C DRP port (Port1) 1 3 4 6\nD5\nESDA25SC6[N/A]\n2 5\nVBUS1 3A\nSB27\nSB28\nCN7\nU17 C112\nC C CC1 11 1_ __ _T RT RXX X X11 2 2D -+ - +ifferentia C C CCl p 1 11 1a _ __ _i T RT Rr XXs X X 9 11 2 20 -+ - +ohm A A AA A A A A A A A A 1 1 11 2 3 4 5 6 7 8 9 0 1 2 215 6 G T T V C D D S V R R G SSP P HHBA A XX XC X-B B+N N1 U EE1D D 1 11 2U U 2D D-+ LL- +1S S1 2 LL1 2 VV SGG HR BB S TRGG T NN B C EX D XUUX XDNN DD U LC1 2+ SS1 2-DD L+ + 34 34 22 22- - BBB BB BBB BBB BBB 41 1 111 368 157 2492 1 034 Differen C C CCti 11 11a __ __l TR TRpa X XXXi 2 21r 1s - +-+ 90oh C C CCm 11 11 __ __ TR TR X XXX 2 211 - +-+ CC1 1_ _D DS S - +B B5 54 5 S SB B7 70 1C C C C1 1 1 1_ _ _ _C C S SB BC C U U1 2 1 2 11112 1 224 167 85 36790 8 CC CRR GC GDDDD G PA_ _ __PP 4321 NNC C SSDD DDBBC C__ UUGG 1 2 2121 V VSS B P /BBCC FWIAUU LCC R TS2121 93 111 11 012 45S SB B2 21 2 1 1 R 1_ _ 0S S 1C 01B B 5 K4U U 41 21 1_ _C C 10C C 0 C 11 2 n u5F F1 _XV 5D R1 1 1 1_ _ _ _ _DC C S S 06B BC C 0U U1 2 31 2 390pF[N/A] C113 390pF[N/A]\nS H E L L 3 1 N DD\nTPD8S300RUKR\n317JD24BZTF3K3C3\nCC 11 __ DD -+ CC 11 __ DD -+\nU19 U20\nVBUS1\nVBUS1 C1_TX1+ 1 10 C1_RX2- 1 10\nVBUS1\nC1_TX1- 2 9 C1_RX2+ 2 9\nD6 SB25\nC16 ESDA25P35-1U1M 3 8 3 8\n1uF[N/A]\nR126 C1_RX1+ 4 7 C1_TX2- 4 7\n1K/0.5W\nC1_RX1- 5 6 C1_TX2+ 5 6\nHSP051-4M10 HSP051-4M10\nTitle:TYPEC_SOURCE_CON\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:5 of 10', None, None, None, None, '']
Processing table 2
Text before table: C1_CC2 1_CC2 SB57 C1_CC1 SB56 1_CC1 Figure 47. STM32G081B-EVAL UCPD daughterboard Type-C source con
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: [None, '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: [None, '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing row: [None, '3 4 6']
Processing row: ['', '']
Processing table 3
Text before table: 3A VBUS1 2 5 ESDA25SC6[N/A] D5 TYPE-C DRP port (Port1) 1 3 4 6 C1_SBU2 1_SBU2 SB53 C1_SBU1 1_SBU1 SB58 UM2403 C1_CC2 1_CC2 SB57 C1_CC1 SB56 1_CC1 Figure 47. STM32G081B-EVAL UCPD daughterboard Type-C source con
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, None, None, None, '', None, None, None, None, None, None, None, None, None, None, None, None]
Header row 2: [None, None, None, None, None, '', '', None, None, None, None, None, None, '', None, None, None, None, None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, None, '', '', '', '', '', '', '', '', '', '', '', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, None, None, None, '', '', '', '', '', '', '', '', '', '', '', '', '']
Reversed Header row 2: [None, None, None, None, None, '', '', None, None, None, None, None, None, '', None, None, None, None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, None, '', '', '', '', '', '', '', '', '', '', '', '', '']
Connector mapping: {}
Processing row: [None, None, None, None, '', '', 'CN7\n5 6 P PA AD D GG NN DD BB 11 34', None, None, None, None, None, None, '', None, None, None, None, '']
Processing row: ['C1_TX1+\nC1_TX1-\nC1_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', None, None, '', '', 'A1\nA2\nA3\nA4\nA5', None, 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', 'B12\nB11\nB10\nB9\nB8', '', '', None, None, 'C1_RX1+\nC1_RX1-', None, '']
Processing row: ['C1_TX1+\nC1_TX1-\nC1_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', None, None, '', '', '', 'A6', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', 'B7', '', '', None, None, '', '', '']
Processing row: ['C1_TX1+\nC1_TX1-\nC1_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', None, '', '', '', 'A7', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', 'B6', '', '', None, None, '', '', '']
Processing row: ['C1_TX1+\nC1_TX1-\nC1_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', '', 'A8', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', 'B5', '', '', None, None, '', '', '']
Processing row: ['C1_TX1+\nC1_TX1-\nC1_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', '', 'A9\nA10', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', 'B4\nB3', '', '', '', '', 'C1_TX2-', '', '']
Processing row: ['C1_RX2+\nC1_D+\nC1_D-', '', '', '', '', '', '', 'A11\nA12\n1', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', 'B2\nB1\n3', '', '', '', '', 'C1_TX2-', '', '']
Processing table 4
Text before table: 5 41 10C 0 n A 6 C 11 S B U CC __PP SSDD UUGG 2121 C1 1_ _C SB BC U1 2 A 5 V CRR C 1 _ S U 1 A 4 167 C -+ T XX 1 C C 1 _ T XXs 11 -+ C A 3 BBB 111 034 C T C _ C C__ 2 C 1 _ C C 2 C C 1s A 2 1 1 G 1 1_ _ S BC U1 2 1 _ S B U 21 11 45S 1 _ S p 9 Differen 90oh 1 390pF[N/A] P A D 1 _ C C 2 S B5 54 5 SB B2 21 2 6 1_ _C C C 2 C112 U17 CN7 SB28 SB27 3A VBUS1 2 5 ESDA25SC6[N/A] D5 TYPE-C DRP port (Port1) 1 3 4 6 C1_SBU2 1_SBU2 SB53 C1_SBU1 1_SBU1 SB58 UM2403 C1_CC2 1_CC2 SB57 C1_CC1 SB56 1_CC1 Figure 47. STM32G081B-EVAL UCPD daughterboard Type-C source con
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing table 5
Text before table: U19 U20 CC 11 __ DD -+ CC 11 __ DD -+ 2 317JD24BZTF3K3C3 Rev TPD8S300RUKR SSP HHBA EE1D LL- LL1 SGG HR EX LC1 L+ PA_ DD 215 41 224 1 S H E L L GDDDD NNC DDBBC /BBCC FWIAUU LCC TS2121 3 11112 36790 93 UM2403 GC N 85 G N1 D-+ 2 NN DD 34 G 11 u5F F1 _XV 5D R1 _DC 06B 0U 31 AA 11 2 BB 157 1 8 1_ 0S 01B K4U CC1 1_ _T RXX X11 2D +ifferentia R X-B 2D +1S TRGG XUUX 2+ + CCm 11 __ TR XXX 211 +-+ CCl 1a _i Rr X 20 +ohm CCti 11a __l TRpa XXXi 21r +-+ A 1 1 BBB 2492 R 1C C 11 __ RT X 2 - R XC 2U T XDNN 2-DD - 11 __ TR X 2 - 4321 11 __ RT X 2 - 11 __ TR X 2 - A 1 0 BBB 368 V B+N U S1 2 VV BB SS1 34 VSS P R A 9 111 012 390pF[N/A] S U C 22- A 8 BBB CC1 1_ _D DS +B SB B7 70 1C D D 22 S A 7 - D V B C113 5 41 10C 0 n A 6 C 11 S B U CC __PP SSDD UUGG 2121 C1 1_ _C SB BC U1 2 A 5 V CRR C 1 _ S U 1 A 4 167 C -+ T XX 1 C C 1 _ T XXs 11 -+ C A 3 BBB 111 034 C T C _ C C__ 2 C 1 _ C C 2 C C 1s A 2 1 1 G 1 1_ _ S BC U1 2 1 _ S B U 21 11 45S 1 _ S p 9 Differen 90oh 1 390pF[N/A] P A D 1 _ C C 2 S B5 54 5 SB B2 21 2 6 1_ _C C C 2 C112 U17 CN7 SB28 SB27 3A VBUS1 2 5 ESDA25SC6[N/A] D5 TYPE-C DRP port (Port1) 1 3 4 6 C1_SBU2 1_SBU2 SB53 C1_SBU1 1_SBU1 SB58 UM2403 C1_CC2 1_CC2 SB57 C1_CC1 SB56 1_CC1 Figure 47. STM32G081B-EVAL UCPD daughterboard Type-C source con
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 6
Text before table: U19 U20 CC 11 __ DD -+ CC 11 __ DD -+ 2 317JD24BZTF3K3C3 Rev TPD8S300RUKR SSP HHBA EE1D LL- LL1 SGG HR EX LC1 L+ PA_ DD 215 41 224 1 S H E L L GDDDD NNC DDBBC /BBCC FWIAUU LCC TS2121 3 11112 36790 93 UM2403 GC N 85 G N1 D-+ 2 NN DD 34 G 11 u5F F1 _XV 5D R1 _DC 06B 0U 31 AA 11 2 BB 157 1 8 1_ 0S 01B K4U CC1 1_ _T RXX X11 2D +ifferentia R X-B 2D +1S TRGG XUUX 2+ + CCm 11 __ TR XXX 211 +-+ CCl 1a _i Rr X 20 +ohm CCti 11a __l TRpa XXXi 21r +-+ A 1 1 BBB 2492 R 1C C 11 __ RT X 2 - R XC 2U T XDNN 2-DD - 11 __ TR X 2 - 4321 11 __ RT X 2 - 11 __ TR X 2 - A 1 0 BBB 368 V B+N U S1 2 VV BB SS1 34 VSS P R A 9 111 012 390pF[N/A] S U C 22- A 8 BBB CC1 1_ _D DS +B SB B7 70 1C D D 22 S A 7 - D V B C113 5 41 10C 0 n A 6 C 11 S B U CC __PP SSDD UUGG 2121 C1 1_ _C SB BC U1 2 A 5 V CRR C 1 _ S U 1 A 4 167 C -+ T XX 1 C C 1 _ T XXs 11 -+ C A 3 BBB 111 034 C T C _ C C__ 2 C 1 _ C C 2 C C 1s A 2 1 1 G 1 1_ _ S BC U1 2 1 _ S B U 21 11 45S 1 _ S p 9 Differen 90oh 1 390pF[N/A] P A D 1 _ C C 2 S B5 54 5 SB B2 21 2 6 1_ _C C C 2 C112 U17 CN7 SB28 SB27 3A VBUS1 2 5 ESDA25SC6[N/A] D5 TYPE-C DRP port (Port1) 1 3 4 6 C1_SBU2 1_SBU2 SB53 C1_SBU1 1_SBU1 SB58 UM2403 C1_CC2 1_CC2 SB57 C1_CC1 SB56 1_CC1 Figure 47. STM32G081B-EVAL UCPD daughterboard Type-C source con
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing page 68
Processing table 1
Text before table: Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'DP source (Port2)\nDifferential pairs 90ohm U_TYPEC_SINK_CON\nU8 TYPEC_SINK_CON.SchDoc\nC C C CC C 22 2 22 2 __ _ __ _ TR R TR R XXX XX X 111 21 2 -+- -+ + H D GE FJ66 6 66 6 O O O O O OP P P P P P1 1 2 2 3 3- - -+ + + I I II I IP P PP P P1 2 31 2 3+ + +- - - J H FJ J G2 3 1 11 1 C C C C2 2 2 37 8 9 0 1 1 1 10 0 0 00 0 0 0n n n nF F F F 1 2 4 5 U6 I I I IN N N N0 10 1_ __ _N NP P O OO OU UU UT TT T0 10 1_ __ _N NP P 3 23 20 71 8 C C C C5 6 7 8 1 1 1 10 0 0 00 0 0 0n n n nF F F F L L L L0 0 1 1_ __ _N NP P_ __ _2 22 2 1 2 3 4 5 6 CN M G M M G M2 N NL L L LD D_ _ _ _L L L LA A A AN NN NE EE E0 10 1_ __ _N NP P Differential pairs 100ohm Differential pairs 100ohm C2_RX1+ C2_RX1- C2_RX2+ C2_RX2- C2_TX1+ C2_TX1-\n1CC_2TROP 2CC_2TROP\nC C 2 2_ _22 S S__ B BTT VU U SXX W D1 222 -+ D_EN A A H D HC B B BE E F FJ55 6 3 3 26 6 2 53 4 3 4 CBO O O O S V V V V G G G G G TW D DD D N N N N NP P P P L4 4 5 5 D DD D D D D D D_ 0- B+ A E I I 8O ON GP053EVS SL L YV VI _ _I 22 A ACC D D__I II I SI I I D DSP PP PI I IP P P DP P P C7 8 R R7 84 5 64 5 6 AA AB B L+ + + 1 2- - - A BE C A JD B A A B H DH41 41 1 3411 2 3 5 44 A AD DD DR R1 2 I I2 2CCC C C C __3 3 3 3 SS I1 2 3 4 CD 2CLA _E C A A A G PN WS A0 1 2_1 1 1 1 I D20 0 0 0 N0 0 0 0 #n n n nF F F F 11 1 1 1 1 13 3 3 3358 9 1 2 4 6 7 83 5 6 74 I I I I S D I T RE E R PEN N N N 2D WX Q Q Q X ER C2 32 3 XA _ 0 1 _ _V _ D_ __ _ D / / M GE TN NP P A A_ #CN AP OD DK _ IDD D NG# E0 1S A /C AINL D/C DS 2 O O TO OU U PU U -T T GT T V V V V V V V V V V V V2 32 3 NC C C C C C C C C C C C_ __ _ DN N C C C C C C C C C C C CP P 3 6 7 1 1 1 2 2 2 2 3 32 22 2 30 3 9 2 5 6 9 2 83 04 1 9 C C C C1 1 19 R 10 1 2 M4VDD1 1 1 1 R 10 0 0 0 M0 0 0 0 5n n n nF F F F L L L L A A2 2 3 3 UU_ __ _ HXXN NP P P_ _ ___ _ D2 2 NP2 2 __ _ S2 2 OURCE 1 1 1 1 1 1 1 1 1 1 20 1 2 3 4 5 6 7 8 9 07 8 9 DiM G M M G M C C A G A H R D spO O EUUN N N PPL L L L lT _D aN N XXD D D_ _ _ _ yPUL L L L F F __ W PA A A A RI I CCG G oN NN N N RHH r1 2 tE EE E __ S S S S SNP2 32 3 H H H H o_ __ _ uN NP P E E E E rL L L L ceL L L L (811F2 2 2 2 21 2 3 4 0502214) 1CC_2TROP 2CC_2TROP SB10 SB7 C2_TX2+ C2_TX2- 2_SBU1 2_SBU2 +D_2NOC -D_2NOC +D_2NOC -D_2NOC SB1\nI2C address:0b0110000 R14 1.2K S I2N C65 aD dP d1 r4 e1R ssL :J 0b0000000 DP_PWR_SOURCE +3V3 SB40 R30 100K\nTP1\nR25 II 22 CC __ SS CD LA I I2 2CC __ SS CD LA 1K[N/A] RESET# HPD_SOURCE DP_PWR_SOURCE C13 100nF +3V3 R31 100K\nC14 100nF R81 1M\nU1 U2 U3 VDD\n1 10 1 10 1 10 L0_P_2 L2_P_2 AUX_P_2\nC92 C80 C89 C81 C87\n2 9 2 9 2 9 10uF 100nF 100nF 100nF 100nF L0_N_2 L2_N_2 AUX_N_2\n3 8 3 8 3 8 Close to CBTL08G\n4 7 4 7 4 7 VDD L1_P_2 L3_P_2 HPD_SOURCE\n5 6 5 6 5 6 L1_N_2 L3_N_2\nC35 C17 C86 C88 C77 C82 C84\nHSP051-4M10 HSP051-4M10 HSP051-4M10 10uF 100nF 100nF 100nF 100nF 100nF 100nF\nClose to SN65DP141\nVDD VDD VDD VDD VDD VDD VDD VDD VDD\nVDD\nR105 R87 R28 R91 R88 R13 R17 R22 R24\n[N/A] [N/A] 1K 1K 1K [N/A] [N/A] [N/A] [N/A] C83 C75 C76 C78 C79 C85\n100nF 100nF 100nF 100nF 100nF 100nF\nADDR1 ADDR2 SW_EN I2C_EN_2 CS A0 A1 A2 GAIN\nClose to SN65DP141\nR104 R86 R29 R23 R18 R85 R89 R92 R94\n1K 1K [N/A] [N/A] [N/A] 1K 1K 1K [N/A]\nTitle:PORT2_DP\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:6 of 10', None, None, None, None, '']
Processing table 2
Text before table: Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'C2_RX1+', None]
Header row 2: ['', 'C2_RX1-\nC2_RX2+', 'J\nD']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'C2_RX1+', 'C2_RX1+']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '+1XR_2C', '+1XR_2C']
Reversed Header row 2: ['', '+2XR_2C\n-1XR_2C', 'D\nJ']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '+1XR_2C', '+1XR_2C']
Connector mapping: {}
Processing row: ['', 'C2_RX2-\nC2_TX1+', 'E\nG']
Processing row: ['', 'C2_TX1-\nC2_TX2+', 'F\nC']
Processing row: ['', 'C2_TX2-\n2_SBU1\n2_SBU2', 'B\nA\nA']
Processing row: ['', '', 'B\nA\nA']
Processing table 3
Text before table: C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, 'L0_P_2\nL0_N_2', '1\n2\n3', None, 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Header row 2: [None, None, None, 'L0_P_2\nL0_N_2', '1\n2\n3', '3', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, 'L0_P_2\nL0_N_2', '1\n2\n3', '1\n2\n3', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, '2_N_0L\n2_P_0L', '3\n2\n1', '3\n2\n1', 'LLEHSRWP_PD\nLLEHSNRUTER\nLLEHS DPH\nLLEHS\nN_HC_XUA\nDNG\nP_HC_XUA\n2GIFNOC\n1GIFNOC\nN_3ENAL_LM\nDNG\nP_3ENAL_LM\nN_2ENAL_LM\nDNG\nP_2ENAL_LM\nN_1ENAL_LM\nDNG\nP_1ENAL_LM\nN_0ENAL_LM\nDNG\nP_0ENAL_LM']
Reversed Header row 2: [None, None, None, '2_N_0L\n2_P_0L', '3\n2\n1', '3', 'LLEHSRWP_PD\nLLEHSNRUTER\nLLEHS DPH\nLLEHS\nN_HC_XUA\nDNG\nP_HC_XUA\n2GIFNOC\n1GIFNOC\nN_3ENAL_LM\nDNG\nP_3ENAL_LM\nN_2ENAL_LM\nDNG\nP_2ENAL_LM\nN_1ENAL_LM\nDNG\nP_1ENAL_LM\nN_0ENAL_LM\nDNG\nP_0ENAL_LM']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '2_N_0L\n2_P_0L', '3\n2\n1', '3\n2\n1', 'LLEHSRWP_PD\nLLEHSNRUTER\nLLEHS DPH\nLLEHS\nN_HC_XUA\nDNG\nP_HC_XUA\n2GIFNOC\n1GIFNOC\nN_3ENAL_LM\nDNG\nP_3ENAL_LM\nN_2ENAL_LM\nDNG\nP_2ENAL_LM\nN_1ENAL_LM\nDNG\nP_1ENAL_LM\nN_0ENAL_LM\nDNG\nP_0ENAL_LM']
Connector mapping: {}
Processing row: ['30 C6\n28 C7', '100nF\n100nF', None, 'L1_P_2', '', '4', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['30 C6\n28 C7', '100nF\n100nF', None, '', '', '5', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['27 C8\n24 C9', '100nF\n100nF', None, 'L1_N_2\nL2_P_2', '', '6\n7', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', None, 'L2_N_2', '', '8\n9', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', None, 'L3_P_2', '', '10', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', None, 'L3_N_2', '', '11', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', None, 'L3_N_2', '', '12', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', None, '', '', '13', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', None, '', '', '14', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', None, 'AUX_P_2', '', '15', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing row: ['23 C10\n21 C11\n20 C12', '100nF\n100nF\n100nF', '', 'AUX_N_2', '16\n17', '16', 'ML_LANE0_P\nGND\nML_LANE0_N\nML_LANE1_P\nGND\nML_LANE1_N\nML_LANE2_P\nGND\nML_LANE2_N\nML_LANE3_P\nGND\nML_LANE3_N\nCONFIG1\nCONFIG2\nAUX_CH_P\nGND\nAUX_CH_N\nSHELL\nHPD SHELL\nRETURNSHELL\nDP_PWRSHELL']
Processing table 4
Text before table: Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '', None, None, None, None]
Header row 2: ['J1\nF1', '', '', 'C28\nC29', '100nF 2\n100nF 4', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '', '', '', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '', '', '', '', '']
Reversed Header row 2: ['1F\n1J', '', '', '92C\n82C', '4 Fn001\n2 Fn001', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '', '', '', '', '']
Connector mapping: {}
Processing row: ['G1\nE1\nD1\nC1\nB1', '', '', 'C30\nC31', '100nF 5\n100nF 8', None]
Processing row: ['G1\nE1\nD1\nC1\nB1', '', '', 'C32\nC33\nC34', '100nF 9\n100nF 11\n100nF 12', None]
Processing row: ['A1', '', '', 'C_SDA SB1014', '100nF 9\n100nF 11\n100nF 12', None]
Processing row: ['A1', '', '', 'C_SDA SB1014', '', None]
Processing row: ['A2', '', '', 'C_SCL', '', 'SB7 15']
Processing row: ['A3', '', '', 'C_SCL', '', 'SB7 15']
Processing row: ['A4', '', '', '', '', 'SB7 15']
Processing row: ['A4', '', '', '', '', 'SB7 15']
Processing table 5
Text before table: Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'IN0_P OUT0_P\nIN0_N OUT0_N\nIN1_P OUT1_P\nIN1_N OUT1_N\nIN2_P OUT2_P\nIN2_N OUT2_N\nIN3_P OUT3_P\nIN3_N OUT3_N\nSDA VCC\nDRV_PK#SCL VCC\nI2C_EN VCC\nVCC\nTX_DC_GAIN/CS VCC\nVCC\nEQ0/ADD0 VCC\nEQ1/ADD1 VCC\nEQ_MODE/ADD2 VCC\nVCC\nRX_GAIN VCC\nPWD# VCC\nREXT TP-GND']
Header row 2: ['18', 'IN0_P OUT0_P\nIN0_N OUT0_N\nIN1_P OUT1_P\nIN1_N OUT1_N\nIN2_P OUT2_P\nIN2_N OUT2_N\nIN3_P OUT3_P\nIN3_N OUT3_N\nSDA VCC\nDRV_PK#SCL VCC\nI2C_EN VCC\nVCC\nTX_DC_GAIN/CS VCC\nVCC\nEQ0/ADD0 VCC\nEQ1/ADD1 VCC\nEQ_MODE/ADD2 VCC\nVCC\nRX_GAIN VCC\nPWD# VCC\nREXT TP-GND']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'IN0_P OUT0_P\nIN0_N OUT0_N\nIN1_P OUT1_P\nIN1_N OUT1_N\nIN2_P OUT2_P\nIN2_N OUT2_N\nIN3_P OUT3_P\nIN3_N OUT3_N\nSDA VCC\nDRV_PK#SCL VCC\nI2C_EN VCC\nVCC\nTX_DC_GAIN/CS VCC\nVCC\nEQ0/ADD0 VCC\nEQ1/ADD1 VCC\nEQ_MODE/ADD2 VCC\nVCC\nRX_GAIN VCC\nPWD# VCC\nREXT TP-GND']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, 'DNG-PT TXER\nCCV #DWP\nCCV NIAG_XR\nCCV\nCCV 2DDA/EDOM_QE\nCCV 1DDA/1QE\nCCV 0DDA/0QE\nCCV\nCCV SC/NIAG_CD_XT\nCCV\nCCV NE_C2I\nCCV LCS#KP_VRD\nCCV ADS\nN_3TUO N_3NI\nP_3TUO P_3NI\nN_2TUO N_2NI\nP_2TUO P_2NI\nN_1TUO N_1NI\nP_1TUO P_1NI\nN_0TUO N_0NI\nP_0TUO P_0NI']
Reversed Header row 2: ['81', 'DNG-PT TXER\nCCV #DWP\nCCV NIAG_XR\nCCV\nCCV 2DDA/EDOM_QE\nCCV 1DDA/1QE\nCCV 0DDA/0QE\nCCV\nCCV SC/NIAG_CD_XT\nCCV\nCCV NE_C2I\nCCV LCS#KP_VRD\nCCV ADS\nN_3TUO N_3NI\nP_3TUO P_3NI\nN_2TUO N_2NI\nP_2TUO P_2NI\nN_1TUO N_1NI\nP_1TUO P_1NI\nN_0TUO N_0NI\nP_0TUO P_0NI']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'DNG-PT TXER\nCCV #DWP\nCCV NIAG_XR\nCCV\nCCV 2DDA/EDOM_QE\nCCV 1DDA/1QE\nCCV 0DDA/0QE\nCCV\nCCV SC/NIAG_CD_XT\nCCV\nCCV NE_C2I\nCCV LCS#KP_VRD\nCCV ADS\nN_3TUO N_3NI\nP_3TUO P_3NI\nN_2TUO N_2NI\nP_2TUO P_2NI\nN_1TUO N_1NI\nP_1TUO P_1NI\nN_0TUO N_0NI\nP_0TUO P_0NI']
Connector mapping: {}
Processing table 6
Text before table: A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['7']
Processing row: ['10']
Processing row: ['13']
Processing row: ['19']
Processing row: ['22']
Processing row: ['25']
Processing row: ['26']
Processing row: ['29\n32']
Processing row: ['38']
Processing table 7
Text before table: 1CC_2TROP 2CC_2TROP A 2_1 BE 53 3 5 2 6 I PI 84 B Q 1 / A_ DK D 1S V C C A XXD __ CCG __ +D_2NOC -D_2NOC A2 UU_ ___ NP2 _ 2 A 1 10 M4VDD1 BE 41 2 5 1 7 10 M0 V DD DD I ON II PP 8 AB Q 0 / A V C C G N D_ A R E 4 B 3411 2 2 1 6 R 5n V D D I V C C A A H 3 1 9 1 5 T _ D _ A V C C C A 1 7 1 3 V D D V C C C O N F I G 2 A 3 1 1 4 VU D1 D_EN V I 2D C2 _ V C C C F I1 2CLA _E B 2 1 6 7 1 3 IP P 6 - D V C C SB7 A 2 11 6 I2 2CCC __3 SS CD S E I P 64 + S V C M L _ L A NN EE 32 __ NP A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['22\n23']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['32\n22']
Connector mapping: {}
Processing row: ['24']
Processing table 8
Text before table: U1 U2 U3 VDD Rev C14 100nF R81 1M II 22 CC __ SS CD LA I2 2CC __ SS CD LA C13 100nF RESET# HPD_SOURCE I 1K[N/A] UM2403 +3V3 DP_PWR_SOURCE R25 R31 100K TP1 I2C address:0b0110000 I2N C65 aD dP d1 r4 e1R ssL :J 0b0000000 R14 1.2K R30 100K DP_PWR_SOURCE S +3V3 SB40 CBO TW L4 0- 8O GP053EVS YV RE ER XA TN TO PU -T GT NC DN 13 83 30 9 DiM spO lT aN yPUL PA oN r1 tE SNP2 o_ uN rL ceL (811F2 21 0502214) SB1 G NP D_ SL L VI _I ACC D__I DSP R7 2- AD DD DR R1 2 HC 26 DH41 44 G N D _ A D D R 1 PEN WX D_ #CN V2 C_ CP D PPL _D W RHH S H E L L A PN WS D20 #n FJ55 4 H 5 3358 74 32 83 20 07 2 4 G N D 22 SI DP AA R X _V GE AP IDD NG# V C C R EUUN RI N S H E L L G A0 I N0 F 3 3 6 3 2 1 9 2 3 G N D C7 L+ V C C H S H E L L HXXN P_ D2 __ S2 OURCE D 3 JD 2 9 1 8 2 2 G N D E Q _ M OD E0 /C AINL D/C DS 2 V C C S H E 1CC_2TROP 2CC_2TROP A 2_1 BE 53 3 5 2 6 I PI 84 B Q 1 / A_ DK D 1S V C C A XXD __ CCG __ +D_2NOC -D_2NOC A2 UU_ ___ NP2 _ 2 A 1 10 M4VDD1 BE 41 2 5 1 7 10 M0 V DD DD I ON II PP 8 AB Q 0 / A V C C G N D_ A R E 4 B 3411 2 2 1 6 R 5n V D D I V C C A A H 3 1 9 1 5 T _ D _ A V C C C A 1 7 1 3 V D D V C C C O N F I G 2 A 3 1 1 4 VU D1 D_EN V I 2D C2 _ V C C C F I1 2CLA _E B 2 1 6 7 1 3 IP P 6 - D V C C SB7 A 2 11 6 I2 2CCC __3 SS CD S E I P 64 + S V C M L _ L A NN EE 32 __ NP A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', None]
Header row 2: ['', '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Reversed Header row 2: ['', '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
Connector mapping: {}
Processing row: ['', '', None]
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing table 9
Text before table: U1 U2 U3 VDD Rev C14 100nF R81 1M II 22 CC __ SS CD LA I2 2CC __ SS CD LA C13 100nF RESET# HPD_SOURCE I 1K[N/A] UM2403 +3V3 DP_PWR_SOURCE R25 R31 100K TP1 I2C address:0b0110000 I2N C65 aD dP d1 r4 e1R ssL :J 0b0000000 R14 1.2K R30 100K DP_PWR_SOURCE S +3V3 SB40 CBO TW L4 0- 8O GP053EVS YV RE ER XA TN TO PU -T GT NC DN 13 83 30 9 DiM spO lT aN yPUL PA oN r1 tE SNP2 o_ uN rL ceL (811F2 21 0502214) SB1 G NP D_ SL L VI _I ACC D__I DSP R7 2- AD DD DR R1 2 HC 26 DH41 44 G N D _ A D D R 1 PEN WX D_ #CN V2 C_ CP D PPL _D W RHH S H E L L A PN WS D20 #n FJ55 4 H 5 3358 74 32 83 20 07 2 4 G N D 22 SI DP AA R X _V GE AP IDD NG# V C C R EUUN RI N S H E L L G A0 I N0 F 3 3 6 3 2 1 9 2 3 G N D C7 L+ V C C H S H E L L HXXN P_ D2 __ S2 OURCE D 3 JD 2 9 1 8 2 2 G N D E Q _ M OD E0 /C AINL D/C DS 2 V C C S H E 1CC_2TROP 2CC_2TROP A 2_1 BE 53 3 5 2 6 I PI 84 B Q 1 / A_ DK D 1S V C C A XXD __ CCG __ +D_2NOC -D_2NOC A2 UU_ ___ NP2 _ 2 A 1 10 M4VDD1 BE 41 2 5 1 7 10 M0 V DD DD I ON II PP 8 AB Q 0 / A V C C G N D_ A R E 4 B 3411 2 2 1 6 R 5n V D D I V C C A A H 3 1 9 1 5 T _ D _ A V C C C A 1 7 1 3 V D D V C C C O N F I G 2 A 3 1 1 4 VU D1 D_EN V I 2D C2 _ V C C C F I1 2CLA _E B 2 1 6 7 1 3 IP P 6 - D V C C SB7 A 2 11 6 I2 2CCC __3 SS CD S E I P 64 + S V C M L _ L A NN EE 32 __ NP A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', None]
Header row 2: ['', '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Reversed Header row 2: ['', '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
Connector mapping: {}
Processing row: ['', '', None]
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing table 10
Text before table: U1 U2 U3 VDD Rev C14 100nF R81 1M II 22 CC __ SS CD LA I2 2CC __ SS CD LA C13 100nF RESET# HPD_SOURCE I 1K[N/A] UM2403 +3V3 DP_PWR_SOURCE R25 R31 100K TP1 I2C address:0b0110000 I2N C65 aD dP d1 r4 e1R ssL :J 0b0000000 R14 1.2K R30 100K DP_PWR_SOURCE S +3V3 SB40 CBO TW L4 0- 8O GP053EVS YV RE ER XA TN TO PU -T GT NC DN 13 83 30 9 DiM spO lT aN yPUL PA oN r1 tE SNP2 o_ uN rL ceL (811F2 21 0502214) SB1 G NP D_ SL L VI _I ACC D__I DSP R7 2- AD DD DR R1 2 HC 26 DH41 44 G N D _ A D D R 1 PEN WX D_ #CN V2 C_ CP D PPL _D W RHH S H E L L A PN WS D20 #n FJ55 4 H 5 3358 74 32 83 20 07 2 4 G N D 22 SI DP AA R X _V GE AP IDD NG# V C C R EUUN RI N S H E L L G A0 I N0 F 3 3 6 3 2 1 9 2 3 G N D C7 L+ V C C H S H E L L HXXN P_ D2 __ S2 OURCE D 3 JD 2 9 1 8 2 2 G N D E Q _ M OD E0 /C AINL D/C DS 2 V C C S H E 1CC_2TROP 2CC_2TROP A 2_1 BE 53 3 5 2 6 I PI 84 B Q 1 / A_ DK D 1S V C C A XXD __ CCG __ +D_2NOC -D_2NOC A2 UU_ ___ NP2 _ 2 A 1 10 M4VDD1 BE 41 2 5 1 7 10 M0 V DD DD I ON II PP 8 AB Q 0 / A V C C G N D_ A R E 4 B 3411 2 2 1 6 R 5n V D D I V C C A A H 3 1 9 1 5 T _ D _ A V C C C A 1 7 1 3 V D D V C C C O N F I G 2 A 3 1 1 4 VU D1 D_EN V I 2D C2 _ V C C C F I1 2CLA _E B 2 1 6 7 1 3 IP P 6 - D V C C SB7 A 2 11 6 I2 2CCC __3 SS CD S E I P 64 + S V C M L _ L A NN EE 32 __ NP A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None, None]
Header row 2: ['', '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Reversed Header row 2: ['', '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
Connector mapping: {}
Processing row: ['', '', None]
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing table 11
Text before table: L0_P_2 1 10 1 10 1 10 L2_P_2 AUX_P_2 2 U1 U2 U3 VDD Rev C14 100nF R81 1M II 22 CC __ SS CD LA I2 2CC __ SS CD LA C13 100nF RESET# HPD_SOURCE I 1K[N/A] UM2403 +3V3 DP_PWR_SOURCE R25 R31 100K TP1 I2C address:0b0110000 I2N C65 aD dP d1 r4 e1R ssL :J 0b0000000 R14 1.2K R30 100K DP_PWR_SOURCE S +3V3 SB40 CBO TW L4 0- 8O GP053EVS YV RE ER XA TN TO PU -T GT NC DN 13 83 30 9 DiM spO lT aN yPUL PA oN r1 tE SNP2 o_ uN rL ceL (811F2 21 0502214) SB1 G NP D_ SL L VI _I ACC D__I DSP R7 2- AD DD DR R1 2 HC 26 DH41 44 G N D _ A D D R 1 PEN WX D_ #CN V2 C_ CP D PPL _D W RHH S H E L L A PN WS D20 #n FJ55 4 H 5 3358 74 32 83 20 07 2 4 G N D 22 SI DP AA R X _V GE AP IDD NG# V C C R EUUN RI N S H E L L G A0 I N0 F 3 3 6 3 2 1 9 2 3 G N D C7 L+ V C C H S H E L L HXXN P_ D2 __ S2 OURCE D 3 JD 2 9 1 8 2 2 G N D E Q _ M OD E0 /C AINL D/C DS 2 V C C S H E 1CC_2TROP 2CC_2TROP A 2_1 BE 53 3 5 2 6 I PI 84 B Q 1 / A_ DK D 1S V C C A XXD __ CCG __ +D_2NOC -D_2NOC A2 UU_ ___ NP2 _ 2 A 1 10 M4VDD1 BE 41 2 5 1 7 10 M0 V DD DD I ON II PP 8 AB Q 0 / A V C C G N D_ A R E 4 B 3411 2 2 1 6 R 5n V D D I V C C A A H 3 1 9 1 5 T _ D _ A V C C C A 1 7 1 3 V D D V C C C O N F I G 2 A 3 1 1 4 VU D1 D_EN V I 2D C2 _ V C C C F I1 2CLA _E B 2 1 6 7 1 3 IP P 6 - D V C C SB7 A 2 11 6 I2 2CCC __3 SS CD S E I P 64 + S V C M L _ L A NN EE 32 __ NP A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C92\n10uF', 'C80\n100nF', 'C89\n100nF', 'C81\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fu01\n29C', 'Fn001\n08C', 'Fn001\n98C', 'Fn001\n18C']
Connector mapping: {}
Processing table 12
Text before table: L1_P_2 L3_P_2 4 7 4 7 HPD_SOURCE 4 7 VDD Close to CBTL08G 3 8 3 8 3 8 L0_N_2 L2_N_2 AUX_N_2 2 9 2 9 2 9 100nF 100nF 100nF 100nF 10uF C80 C89 C81 C87 C92 L0_P_2 1 10 1 10 1 10 L2_P_2 AUX_P_2 2 U1 U2 U3 VDD Rev C14 100nF R81 1M II 22 CC __ SS CD LA I2 2CC __ SS CD LA C13 100nF RESET# HPD_SOURCE I 1K[N/A] UM2403 +3V3 DP_PWR_SOURCE R25 R31 100K TP1 I2C address:0b0110000 I2N C65 aD dP d1 r4 e1R ssL :J 0b0000000 R14 1.2K R30 100K DP_PWR_SOURCE S +3V3 SB40 CBO TW L4 0- 8O GP053EVS YV RE ER XA TN TO PU -T GT NC DN 13 83 30 9 DiM spO lT aN yPUL PA oN r1 tE SNP2 o_ uN rL ceL (811F2 21 0502214) SB1 G NP D_ SL L VI _I ACC D__I DSP R7 2- AD DD DR R1 2 HC 26 DH41 44 G N D _ A D D R 1 PEN WX D_ #CN V2 C_ CP D PPL _D W RHH S H E L L A PN WS D20 #n FJ55 4 H 5 3358 74 32 83 20 07 2 4 G N D 22 SI DP AA R X _V GE AP IDD NG# V C C R EUUN RI N S H E L L G A0 I N0 F 3 3 6 3 2 1 9 2 3 G N D C7 L+ V C C H S H E L L HXXN P_ D2 __ S2 OURCE D 3 JD 2 9 1 8 2 2 G N D E Q _ M OD E0 /C AINL D/C DS 2 V C C S H E 1CC_2TROP 2CC_2TROP A 2_1 BE 53 3 5 2 6 I PI 84 B Q 1 / A_ DK D 1S V C C A XXD __ CCG __ +D_2NOC -D_2NOC A2 UU_ ___ NP2 _ 2 A 1 10 M4VDD1 BE 41 2 5 1 7 10 M0 V DD DD I ON II PP 8 AB Q 0 / A V C C G N D_ A R E 4 B 3411 2 2 1 6 R 5n V D D I V C C A A H 3 1 9 1 5 T _ D _ A V C C C A 1 7 1 3 V D D V C C C O N F I G 2 A 3 1 1 4 VU D1 D_EN V I 2D C2 _ V C C C F I1 2CLA _E B 2 1 6 7 1 3 IP P 6 - D V C C SB7 A 2 11 6 I2 2CCC __3 SS CD S E I P 64 + S V C M L _ L A NN EE 32 __ NP A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C35\n10uF', 'C17\n100nF', 'C86\n100nF', 'C88\n100nF', 'C77\n100nF', 'C82\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fu01\n53C', 'Fn001\n71C', 'Fn001\n68C', 'Fn001\n88C', 'Fn001\n77C', 'Fn001\n28C']
Connector mapping: {}
Processing table 13
Text before table: VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD Close to SN65DP141 HSP051-4M10 HSP051-4M10 HSP051-4M10 100nF 100nF 100nF 100nF 100nF 100nF 10uF C17 C86 C88 C77 C82 C84 C35 L1_N_2 L3_N_2 5 6 5 6 5 6 L1_P_2 L3_P_2 4 7 4 7 HPD_SOURCE 4 7 VDD Close to CBTL08G 3 8 3 8 3 8 L0_N_2 L2_N_2 AUX_N_2 2 9 2 9 2 9 100nF 100nF 100nF 100nF 10uF C80 C89 C81 C87 C92 L0_P_2 1 10 1 10 1 10 L2_P_2 AUX_P_2 2 U1 U2 U3 VDD Rev C14 100nF R81 1M II 22 CC __ SS CD LA I2 2CC __ SS CD LA C13 100nF RESET# HPD_SOURCE I 1K[N/A] UM2403 +3V3 DP_PWR_SOURCE R25 R31 100K TP1 I2C address:0b0110000 I2N C65 aD dP d1 r4 e1R ssL :J 0b0000000 R14 1.2K R30 100K DP_PWR_SOURCE S +3V3 SB40 CBO TW L4 0- 8O GP053EVS YV RE ER XA TN TO PU -T GT NC DN 13 83 30 9 DiM spO lT aN yPUL PA oN r1 tE SNP2 o_ uN rL ceL (811F2 21 0502214) SB1 G NP D_ SL L VI _I ACC D__I DSP R7 2- AD DD DR R1 2 HC 26 DH41 44 G N D _ A D D R 1 PEN WX D_ #CN V2 C_ CP D PPL _D W RHH S H E L L A PN WS D20 #n FJ55 4 H 5 3358 74 32 83 20 07 2 4 G N D 22 SI DP AA R X _V GE AP IDD NG# V C C R EUUN RI N S H E L L G A0 I N0 F 3 3 6 3 2 1 9 2 3 G N D C7 L+ V C C H S H E L L HXXN P_ D2 __ S2 OURCE D 3 JD 2 9 1 8 2 2 G N D E Q _ M OD E0 /C AINL D/C DS 2 V C C S H E 1CC_2TROP 2CC_2TROP A 2_1 BE 53 3 5 2 6 I PI 84 B Q 1 / A_ DK D 1S V C C A XXD __ CCG __ +D_2NOC -D_2NOC A2 UU_ ___ NP2 _ 2 A 1 10 M4VDD1 BE 41 2 5 1 7 10 M0 V DD DD I ON II PP 8 AB Q 0 / A V C C G N D_ A R E 4 B 3411 2 2 1 6 R 5n V D D I V C C A A H 3 1 9 1 5 T _ D _ A V C C C A 1 7 1 3 V D D V C C C O N F I G 2 A 3 1 1 4 VU D1 D_EN V I 2D C2 _ V C C C F I1 2CLA _E B 2 1 6 7 1 3 IP P 6 - D V C C SB7 A 2 11 6 I2 2CCC __3 SS CD S E I P 64 + S V C M L _ L A NN EE 32 __ NP A 1 4 3 1 2 L 3 __ NP _ 2 SXX W SB10 I G N D 1 1 2_SBU2 O P 5 B+ I P 5 - I N 32 __ NP O U T 32 __ N M L _ L A N E 3 _ P 2_ _22 S__ BTT U 222 A 6 B 1 1 2 22 04 1 C 3 4 1 0 0 nF F C1 19 2 1 0 0 nF F L 3 _ P _ 2 2_SBU1 O P 5 A I P 5 + I N 3 _ P OU U T 3 _ P 1CC_2TROP 2CC_2TROP +D_2NOC -D_2NOC 2 S B C 3 3 1 0 0 n F C 1 1 1 0 0 n F A C 1 2 1 M L _ L A L 2 9 C2_TX2- O P 4 I N O G C -+ C 3 2 1 0 0 n F C 1 0 0 n F B 6 9 8 C2_TX2+ I C L C schematics C2_TX1- OP P1 3- -+ IP P1 3+ - IN N0 10 __ NP OO UU TT 10 __ NP M2 LD _L LA AN NN EE 10 __ NP CC 22 __ TR XXX 111 -+- L0 1_ __ NP _2 2 C2 37 0 10 00 0n nF F C5 8 10 00 0n nF F FJ66 6 G2 1 5 23 71 6 C2_TX1+ O P 3 + II PP 31 +- I N 1_ _N P OU UT T0 1_ _N P G NL D_ C 22 __ TR C 2 9 1 0 0 n F C 7 1 0 0 n F GE 66 FJ 11 4 20 8 5 M L _ L A NE E0 1_ _N P 4 L 1 _N P_ __ 22 C2_RX2- O P 2 - I P 2 - I N O C 2 _ R XX 21 -+ C 2 8 1 0 0 n F C 6 1 0 0 n F J 1 2 3 C2_RX2+ O P 2 + I P 2 + I M L _ L A L 0 C 1 C 1 2 _ R X 2 + D 6 H 1 3 G N Differential pairs 100ohm 2 U6 C2_RX1- O P 1 M L 3 1 C C2_RX1+ O I Differential pairs 100ohm H J C CN TYPEC_SINK_CON.SchDoc U8 Electrical Differential pairs 90ohm U_TYPEC_SINK_CON DP source (Port2) 68/79 Figure 48. STM32G081B-EVAL UCPD daughterboard port2 DP
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C83\n100nF', 'C75\n100nF', 'C76\n100nF', 'C78\n100nF', 'C79\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n38C', 'Fn001\n57C', 'Fn001\n67C', 'Fn001\n87C', 'Fn001\n97C']
Connector mapping: {}
Processing page 69
Processing table 1
Text before table: Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'C2_CC1 SB44 PORT2_CC1\nC2_CC2 SB45 PORT2_CC2\nC2_SBU1 SB41 2_SBU1\nTYPE-C Sink port (Port2) C2_SBU2 SB42 2_SBU2\n1 3 4 6\nD2\nESDA25SC6[N/A]\nVBUS2 2 5\nSB17\nSB16\nCN5\nU16 C110\n5 6 P PA AD D GG NN DD BB 11 34 P PO OR RT T2 2_ _C CC C1 2 A A AA A A A A A A A A 1 1 11 2 3 4 5 6 7 8 9 0 1 2 G T T V C D D S V R R GBXX XC X-B B+N N1 U11 11 2U U 2D D-+ - +1S S1 21 2 VV GG R BB S TR T NN B CX D XUUX XD DD U C1 2+ SS1 2-+ + 34 34 22 22- - BB BB BB BB B B BB 11 1 7 156 49 8 3 202 1 C C CC2 22 2_ __ _T RT RXX X X11 2 2D -+ - +ifferen C C CCti 2 22 2a _ __ _l T RT Rpa XX X Xi 11 2r 2s -+ - + 90ohm Diff Ver Ce On C C CCt Ni 22 22a N__ __l _TR TRp Oa X XXXi U2 21r 1s - +-+ 90oh C C CCm 22 22 __ __ TR TR X XXX 2 211 - +-+ C C2 2S S _ _D DB B5 4 - +0 9 S SB B6 68 9C C C C2 2 2 2_ _ _ _C C S SB BC C U U1 2 1 2 11112 1 236790 8 124 167 85 CC CRR GC GDDDD G PA_ _ __PP 4321 NNC C SSDD DDBBC C__ UUGG 1 2 2121 V VSS B P /BBCC FWIAUU LCC R TS2121 1111 3 1 94512 0S SB B 2 25 5 _ _2 1 S S R 1B B 01U U C 0191 2 K26PP OO 1RR 0TT 0 C 122 n u4__ F F7CC _CC X22 V21 5__ D RSS BB _D 0UU 621 03 390pF[N/A] C111 390pF[N/A]\n21 SS HH EE LL LL S SH HE EL LL L 3 4 T N DD\n317JD24BZTF3K3C3 +5V TPD8S300RUKR\n1 3\nCN1 1 2 3 4 V D D G-B + NU DS 2 Differential pairs 90ohm JP3 C2_D- SB64 C2_D+ SB65\n5 6 S SH HE EL LL L S SB B6 66 7 C CO ON N2 2_ _D D- + C2_RX1+ 1 U11 10 C2_RX2- 1 U5 10\n319AFKA06CN\nC2_RX1- 2 9 C2_RX2+ 2 9\n3 8 3 8\nC2_TX1+ 4 7 C2_TX2- 4 7\nVBUS2 VBUS2\nC2_TX1- 5 6 C2_TX2+ 5 6\nC15 HSP051-4M10 HSP051-4M10\nD1 1uF[N/A]\nESDA25P35-1U1M\nTitle:TYPEC_SINK_CON\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:7 of 10', None, None, None, '']
Processing table 2
Text before table: C2_SBU1 2_SBU1 SB41 PORT2_CC2 C2_CC2 SB45 PORT2_CC1 C2_CC1 SB44 Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['1 3 4', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['4 3 1', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing table 3
Text before table: VBUS2 2 5 ESDA25SC6[N/A] D2 1 3 4 6 TYPE-C Sink port (Port2) C2_SBU2 2_SBU2 SB42 UM2403 C2_SBU1 2_SBU1 SB41 PORT2_CC2 C2_CC2 SB45 PORT2_CC1 C2_CC1 SB44 Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, None, None, '', None, None, None, None, None, None, None, None, None, None, None, None]
Header row 2: [None, None, None, None, '', '', None, None, None, None, None, None, None, None, None, None, None, None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, '', '', '', '', '', '', '', '', '', '', '', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, None, None, '', '', '', '', '', '', '', '', '', '', '', '', '']
Reversed Header row 2: [None, None, None, None, '', '', None, None, None, None, None, None, None, None, None, None, None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, '', '', '', '', '', '', '', '', '', '', '', '', '']
Connector mapping: {}
Processing row: [None, None, '', None, '', 'CN5\n5 6 P PA AD D GG NN DD BB 11 34', None, None, None, None, None, None, None, None, None, None, None, None]
Processing row: ['C2_TX1+\nC2_TX1-\nC2_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', None, '', 'A1\nA2\nA3\nA4\nA5', None, 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', None, 'B12\nB11\nB10\nB9\nB8', '', '', None, None, 'C2_RX1+\nC2_RX1-', None]
Processing row: ['C2_TX1+\nC2_TX1-\nC2_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', None, '', '', 'A6', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', None, 'B7', '', '', None, None, '', '']
Processing row: ['C2_TX1+\nC2_TX1-\nC2_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', 'A7', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', None, 'B6', '', '', None, None, '', '']
Processing row: ['C2_TX1+\nC2_TX1-\nC2_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', 'A8', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', None, 'B5', '', '', None, None, '', '']
Processing row: ['C2_TX1+\nC2_TX1-\nC2_RX2-', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', 'A9\nA10', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', None, 'B4\nB3', '', '', '', '', 'C2_TX2-', '']
Processing row: ['C2_RX2+', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', 'A11\nA12\n1', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', None, 'B2\nB1\n3', '', '', '', '', 'C2_TX2+', '']
Processing row: ['C2_RX2+', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', 'A11\nA12\n1', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', None, 'B2\nB1\n3', '', '', '', '', 'C2_TX2+', '']
Processing row: ['C2_RX2+', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', '', '', 'A11\nA12\n1', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', None, 'GND4\nRX1+\nRX1-\nVBUS4\nSBU2\nD-2\nD+2\nCC2\nVBUS3\nTX2-\nTX2+\nGND3', '', 'B2\nB1\n3', '', '', '', '', 'C2_TX2+', '']
Processing row: ['C2_RX2+', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', 'C2_D+ SB65', '', 'A11\nA12\n1', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', '', '', '3', '', '', '', '', 'C2_TX2+', '']
Processing row: ['C2_RX2+', 'A1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nA9\nA10', '', '', 'C2_D+ SB65', '', 'A11\nA12\n1', 'GND1\nTX1+\nTX1-\nVBUS1\nCC1\nD+1\nD-1\nSBU1\nVBUS2\nRX2-\nRX2+\nGND2', '', '', '', '3', '', '', '', '', 'C2_TX2+', '']
Processing table 4
Text before table: 390pF[N/A] PA AD D GG NN DD PO OR RT T2 2_ _C CC C1 2 90ohm S B5 4 9 SB B 5 1 OO 6 BB 11 34 P P 5 C110 U16 CN5 SB16 SB17 VBUS2 2 5 ESDA25SC6[N/A] D2 1 3 4 6 TYPE-C Sink port (Port2) C2_SBU2 2_SBU2 SB42 UM2403 C2_SBU1 2_SBU1 SB41 PORT2_CC2 C2_CC2 SB45 PORT2_CC1 C2_CC1 SB44 Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'SBU1\nC_CC1 SBU2\nC_CC2\nC_SBU1\nC_SBU2\nVBIAS\nD1\nD2\nD3 VPWR\nD4\nGND\nGND\nGND /FLT\nPAD']
Header row 2: ['13', 'SBU1\nC_CC1 SBU2\nC_CC2\nC_SBU1\nC_SBU2\nVBIAS\nD1\nD2\nD3 VPWR\nD4\nGND\nGND\nGND /FLT\nPAD']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'SBU1\nC_CC1 SBU2\nC_CC2\nC_SBU1\nC_SBU2\nVBIAS\nD1\nD2\nD3 VPWR\nD4\nGND\nGND\nGND /FLT\nPAD']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, 'DAP\nTLF/ DNG\nDNG\nDNG\n4D\nRWPV 3D\n2D\n1D\nSAIBV\n2UBS_C\n1UBS_C\n2CC_C\n2UBS 1CC_C\n1UBS']
Reversed Header row 2: ['31', 'DAP\nTLF/ DNG\nDNG\nDNG\n4D\nRWPV 3D\n2D\n1D\nSAIBV\n2UBS_C\n1UBS_C\n2CC_C\n2UBS 1CC_C\n1UBS']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'DAP\nTLF/ DNG\nDNG\nDNG\n4D\nRWPV 3D\n2D\n1D\nSAIBV\n2UBS_C\n1UBS_C\n2CC_C\n2UBS 1CC_C\n1UBS']
Connector mapping: {}
Processing row: ['21', 'SBU1\nC_CC1 SBU2\nC_CC2\nC_SBU1\nC_SBU2\nVBIAS\nD1\nD2\nD3 VPWR\nD4\nGND\nGND\nGND /FLT\nPAD']
Processing table 5
Text before table: C 1RR 0TT 0 n F A 6 BB 7 3 C 11 S B U CC __PP SSDD UUGG 2121 C2 2_ _C SB BC U1 2 A 5 B 8 V CRR C 2 _ S U 1 A 4 167 C -+ T C A 3 11 C 2 _ T XX 11 -+ C C T R C _ C C__ 2 C 2 _ C C 2 C C 1s A 2 1 1 G 1 BB 1111 25 _2 S B U 2 Diff 90oh 2 _ S 390pF[N/A] PA AD D GG NN DD PO OR RT T2 2_ _C CC C1 2 90ohm S B5 4 9 SB B 5 1 OO 6 BB 11 34 P P 5 C110 U16 CN5 SB16 SB17 VBUS2 2 5 ESDA25SC6[N/A] D2 1 3 4 6 TYPE-C Sink port (Port2) C2_SBU2 2_SBU2 SB42 UM2403 C2_SBU1 2_SBU1 SB41 PORT2_CC2 C2_CC2 SB45 PORT2_CC1 C2_CC1 SB44 Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', '19']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', '91']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing table 6
Text before table: CN1 2 Rev 1 3 317JD24BZTF3K3C3 +5V TPD8S300RUKR Ver Ce On Ni N__ _TR Oa U2 T UM2403 SS HH EE LL LL SH HE EL LL L PA_ DD 21 4 236790 124 S GDDDD NNC DDBBC /BBCC FWIAUU LCC TS2121 3 11112 94512 GC N 85 GBXX N1 D-+ 21 GG NN DD 34 G 122 u4__ F7CC _CC X22 5__ RSS _D 0UU 621 03 AA 11 2 BB 156 1 8 1B 01U 0191 K26PP CC2 2_ _T RXX X11 2D +ifferen R X-B 2D +1S TR XUUX 2+ + CCm 22 __ TR XXX 211 +-+ CCti 2a _l Rpa Xi 2s + CCt 22a __l TRp XXXi 21r +-+ A 1 1 BB 202 R C 22 __ RT X 2 - R XC 2U - T XD 2-+ - 22 __ TR X 2 - 4321 22 __ RT X 2r - 22 X - A 1 0 B 3 V B+N U S1 2 VV BB SS1 34 VSS P R V21 D A 9 BB 49 1 0S 390pF[N/A] S U11 CX C1 22- SB B6 68 9C A 8 BB C2 2S _D DB +0 D D 22 C _ - S A 7 D V B C111 C 1RR 0TT 0 n F A 6 BB 7 3 C 11 S B U CC __PP SSDD UUGG 2121 C2 2_ _C SB BC U1 2 A 5 B 8 V CRR C 2 _ S U 1 A 4 167 C -+ T C A 3 11 C 2 _ T XX 11 -+ C C T R C _ C C__ 2 C 2 _ C C 2 C C 1s A 2 1 1 G 1 BB 1111 25 _2 S B U 2 Diff 90oh 2 _ S 390pF[N/A] PA AD D GG NN DD PO OR RT T2 2_ _C CC C1 2 90ohm S B5 4 9 SB B 5 1 OO 6 BB 11 34 P P 5 C110 U16 CN5 SB16 SB17 VBUS2 2 5 ESDA25SC6[N/A] D2 1 3 4 6 TYPE-C Sink port (Port2) C2_SBU2 2_SBU2 SB42 UM2403 C2_SBU1 2_SBU1 SB41 PORT2_CC2 C2_CC2 SB45 PORT2_CC1 C2_CC1 SB44 Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'VBUS\nD-\nD+\nGND\nSHELL\nSHELL']
Header row 2: ['5\n6', 'VBUS\nD-\nD+\nGND\nSHELL\nSHELL']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'VBUS\nD-\nD+\nGND\nSHELL\nSHELL']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, 'LLEHS\nLLEHS\nDNG\n+D\n-D\nSUBV']
Reversed Header row 2: ['6\n5', 'LLEHS\nLLEHS\nDNG\n+D\n-D\nSUBV']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'LLEHS\nLLEHS\nDNG\n+D\n-D\nSUBV']
Connector mapping: {}
Processing table 7
Text before table: CO ON N2 2_ _D D- + SH HE EL LL L 6 SB B6 66 7 C S S U11 U5 5 G-B NU DS 4 D + 3 C2_D+ SB65 D C2_D- SB64 2 V Differential pairs 90ohm 1 JP3 2 CN1 2 Rev 1 3 317JD24BZTF3K3C3 +5V TPD8S300RUKR Ver Ce On Ni N__ _TR Oa U2 T UM2403 SS HH EE LL LL SH HE EL LL L PA_ DD 21 4 236790 124 S GDDDD NNC DDBBC /BBCC FWIAUU LCC TS2121 3 11112 94512 GC N 85 GBXX N1 D-+ 21 GG NN DD 34 G 122 u4__ F7CC _CC X22 5__ RSS _D 0UU 621 03 AA 11 2 BB 156 1 8 1B 01U 0191 K26PP CC2 2_ _T RXX X11 2D +ifferen R X-B 2D +1S TR XUUX 2+ + CCm 22 __ TR XXX 211 +-+ CCti 2a _l Rpa Xi 2s + CCt 22a __l TRp XXXi 21r +-+ A 1 1 BB 202 R C 22 __ RT X 2 - R XC 2U - T XD 2-+ - 22 __ TR X 2 - 4321 22 __ RT X 2r - 22 X - A 1 0 B 3 V B+N U S1 2 VV BB SS1 34 VSS P R V21 D A 9 BB 49 1 0S 390pF[N/A] S U11 CX C1 22- SB B6 68 9C A 8 BB C2 2S _D DB +0 D D 22 C _ - S A 7 D V B C111 C 1RR 0TT 0 n F A 6 BB 7 3 C 11 S B U CC __PP SSDD UUGG 2121 C2 2_ _C SB BC U1 2 A 5 B 8 V CRR C 2 _ S U 1 A 4 167 C -+ T C A 3 11 C 2 _ T XX 11 -+ C C T R C _ C C__ 2 C 2 _ C C 2 C C 1s A 2 1 1 G 1 BB 1111 25 _2 S B U 2 Diff 90oh 2 _ S 390pF[N/A] PA AD D GG NN DD PO OR RT T2 2_ _C CC C1 2 90ohm S B5 4 9 SB B 5 1 OO 6 BB 11 34 P P 5 C110 U16 CN5 SB16 SB17 VBUS2 2 5 ESDA25SC6[N/A] D2 1 3 4 6 TYPE-C Sink port (Port2) C2_SBU2 2_SBU2 SB42 UM2403 C2_SBU1 2_SBU1 SB41 PORT2_CC2 C2_CC2 SB45 PORT2_CC1 C2_CC1 SB44 Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 8
Text before table: CO ON N2 2_ _D D- + SH HE EL LL L 6 SB B6 66 7 C S S U11 U5 5 G-B NU DS 4 D + 3 C2_D+ SB65 D C2_D- SB64 2 V Differential pairs 90ohm 1 JP3 2 CN1 2 Rev 1 3 317JD24BZTF3K3C3 +5V TPD8S300RUKR Ver Ce On Ni N__ _TR Oa U2 T UM2403 SS HH EE LL LL SH HE EL LL L PA_ DD 21 4 236790 124 S GDDDD NNC DDBBC /BBCC FWIAUU LCC TS2121 3 11112 94512 GC N 85 GBXX N1 D-+ 21 GG NN DD 34 G 122 u4__ F7CC _CC X22 5__ RSS _D 0UU 621 03 AA 11 2 BB 156 1 8 1B 01U 0191 K26PP CC2 2_ _T RXX X11 2D +ifferen R X-B 2D +1S TR XUUX 2+ + CCm 22 __ TR XXX 211 +-+ CCti 2a _l Rpa Xi 2s + CCt 22a __l TRp XXXi 21r +-+ A 1 1 BB 202 R C 22 __ RT X 2 - R XC 2U - T XD 2-+ - 22 __ TR X 2 - 4321 22 __ RT X 2r - 22 X - A 1 0 B 3 V B+N U S1 2 VV BB SS1 34 VSS P R V21 D A 9 BB 49 1 0S 390pF[N/A] S U11 CX C1 22- SB B6 68 9C A 8 BB C2 2S _D DB +0 D D 22 C _ - S A 7 D V B C111 C 1RR 0TT 0 n F A 6 BB 7 3 C 11 S B U CC __PP SSDD UUGG 2121 C2 2_ _C SB BC U1 2 A 5 B 8 V CRR C 2 _ S U 1 A 4 167 C -+ T C A 3 11 C 2 _ T XX 11 -+ C C T R C _ C C__ 2 C 2 _ C C 2 C C 1s A 2 1 1 G 1 BB 1111 25 _2 S B U 2 Diff 90oh 2 _ S 390pF[N/A] PA AD D GG NN DD PO OR RT T2 2_ _C CC C1 2 90ohm S B5 4 9 SB B 5 1 OO 6 BB 11 34 P P 5 C110 U16 CN5 SB16 SB17 VBUS2 2 5 ESDA25SC6[N/A] D2 1 3 4 6 TYPE-C Sink port (Port2) C2_SBU2 2_SBU2 SB42 UM2403 C2_SBU1 2_SBU1 SB41 PORT2_CC2 C2_CC2 SB45 PORT2_CC1 C2_CC1 SB44 Figure 49. STM32G081B-EVAL UCPD daughterboard Type-C sink con
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing row: ['', '']
Processing page 70
Processing table 1
Text before table: Figure 50. STM32G081B-EVAL UCPD daughterboard USB PD
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'CN12\nPower Delivery management (TypeC Port2)\n1\n2 TP10\nMPT 0.5/2-2.54 VBUS2\nVBUS2 R70 LOCAL_PWR2\n3A 0.005[1%]\nC69 +3V3\n+3V3 R48 R50 R55 R59 U24\nC64 100nF 1K/0.5W 1K/0.5W 1K/0.5W 1K/0.5W +3V3 INA199C1DCKR\nC98 3\nR63\n330K[1%] 100nF CCV\n3 VSENSE_2 1 5 ISENSE_2 3 4 C73 U26 1 G 2 5 6 D S 7 R78 T9 49.9K[1%] 3 STL6N2VH5 R118 DISCHARGE_2 SB36 R80 49.9K[1%] 2 1 5 U27 100nF TSV911ILT 4 C18 22nF DNG IN- 5 1 REF IN+ 4 6 OUT\n2 TSV911ILT R58 49.9K[1%]\n100nF 4 8 49.9K\n2\nR121 24.9K R115 43K\nTitle:USB_PD\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:8 of 10', None, None, None, None, '']
Processing table 2
Text before table: STL9P3LLH6 220nF[N/A] STL9P3LLH6 4 4 INA199C1DCKR T7 C4 T6 G G 21K 3 C63 U23 1K/0.5W 1K/0.5W 1K/0.5W 1K/0.5W 100nF R42 +3V3 MPT 0.5/2-2.54 R47 R49 R52 R56 D D S S 2 8 7 6 5 3 2 1 1 2 3 5 6 7 8 C68 +3V3 1 3A 0.005[1%] VSOURCE LOCAL_PWR1 R69 VBUS1 CN11 Electrical LOCAL_PWR1 TP9 Power Delivery management (TypeC Port1) 70/79 Figure 50. STM32G081B-EVAL UCPD daughterboard USB PD
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['5 6', '7']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6 5', '7']
Connector mapping: {}
Processing page 71
Processing table 1
Text before table: Figure 51. STM32G081B-EVAL UCPD daughterboard power
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'D5V power\nSB37\nTP7\nL5 D5V\nVDC D5V 1A U22 47uH(MSS1246T-473MLB)\n8 VCC OUT 1 1A\nC66 C67 7 GND SYNCH 2 D9 C60 C70 R10 1K\n3.3uF/50V220nF/50V[N/A] 6 FSW EN 3 STPS3L40S R68 7.5nF/50V 33uF(TPS83360160500) R 167 21 K 5 FB COMP 4 4.99K R 106 07 DNG Z2 SMAJ5.0A-TR 1 LD2\nL7985A Green\n9 2\nR66 C62 R65\n680\n22K C61 39nF/50V\n2.2nF/50V\nTitle:POWER\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:9 of 10', 'Local power selection\n1\nVDC 2 1A LOCAL_PWR2 3\nJP5\nD3 STPS2L30A[N/A]D3: Backup footprint\nPSU D8 LOCAL_PWR1\n3 5 1 2 6 7 8 STPS2L30A\nS D\nT10\nG STL9P3LLH6\n4 R72\n21K\nR73\n21K', None, None, None, None, '']
Processing table 2
Text before table: Local power selection UM2403 Power jack input Figure 51. STM32G081B-EVAL UCPD daughterboard power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 3
Text before table: PSU 5 PSU L1 LOCAL_PWR2 3A TP2 3 VDC 1A 2 1 Local power selection UM2403 Power jack input Figure 51. STM32G081B-EVAL UCPD daughterboard power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['SV CV\nSG CG1\nCG2\nCG3', None]
Header row 2: ['SV CV\nSG CG1\nCG2\nCG3', '4\n5\n6']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['SV CV\nSG CG1\nCG2\nCG3', 'SV CV\nSG CG1\nCG2\nCG3']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3GC\n2GC\n1GC GS\nVC VS', '3GC\n2GC\n1GC GS\nVC VS']
Reversed Header row 2: ['3GC\n2GC\n1GC GS\nVC VS', '6\n5\n4']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['3GC\n2GC\n1GC GS\nVC VS', '3GC\n2GC\n1GC GS\nVC VS']
Connector mapping: {}
Processing page 72
Processing table 1
Text before table: Figure 52. STM32G081B-EVAL UCPD daughterboard source power
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'Source Power\nC56 100nF R110 0\nL2\n4.7uH(SRN8040-4R7Y) U18 VSOURCE\nPSU 1 BOOT SW 8 3A\n3A 2 VIN GND 7 R45 35C 25C 301C 401C R127 0\n3 EN COMP 6 220K[1%] R [N6 /0 A] 4 RT/CLK FB 5 R 514 .0 1K DNG R3 DCDC_EN 200K[1%] D4 B540C-13-F R83 +3V3 C41 501C 601C ]21AM522E16R881MRG[Fu2.2 701C ]21AM522E16R881MRG[Fu2.2 95C ]21AM522E16R881MRG[Fu2.2 R111 [N/A] ]M65FPVS52[V52/Fu65 ]44EM622E6RB12MRG[Fu22 ]21AM501E16R551MRG[Fu1 ]10AK274E17R551MRG[Fn7.4 SB26 C109 68pF/50V\nR62 C50 R6 TPS54540 330K[1%] ]44EM622E6RB12MRG[Fu22\n93.1K[1%] 11pF/50V 9 3K[1%] U29 100nF C108\n3 5 TSV911ILT [N/A]\nC49 750pF/50V VSENSE_DCDC R84 1 4 C48\n49.9K[1%] VSENSE_DCDC:\n2 10nF Detect U18 output voltage level\nR101 43K\nSB3\nV_CTL1 PWM_CTL R7 0 VDD SB2 SB13\nVSOURCE_9V SB14\nR43 R53 R54\n12.4K[1%] 82K[1%] 5.1K[1%] R51\n[N/A]\nVSOURCE_15V PWM_CTL\nR44 V_CTL2 DCDC_EN C57R 7.6 51 K[1%] DCDC_EN SB23\n9.1K[1%] VSOURCE_15V SB15\n470nF/50V\nVSOURCE_9V\nR46 vPWM mode: 0 and open-drain, 20kHz\n20.5K[1%] PWM voltage control\nMode Mount Removed Step1: DCDC_EN detects its voltage to ensure PSU 19V exist\nStep2: PWM_CTL provides about 0.8V level before DCDC_EN=1\nGPIO mode Step3: DCDC_EN=1, then PWM_CTL changes to provide PWM\nGPIO SB13,SB14,SB15 SB2,SB3,SB23,SB26 Fixed voltage output:5V/9V/15V waveform by 0 and open-drain\nPWM(Default) SB2,SB3,SB23,SB26 SB13,SB14,SB15\nTitle:SOURCE POWER\nProject:STM32G081B-EVAL USB-C daughter board\nVariant:Variant name is not interpreted until output\nRevision: C-02 Reference:MB1352\nSize:A4 Date:3-Aug-18 Sheet:10of 10', None, None, None, None, '']
Processing table 2
Text before table: 3A 1 8 U18 VSOURCE 4.7uH(SRN8040-4R7Y) L2 R110 0 C56 100nF schematics Source Power Electrical 72/79 Figure 52. STM32G081B-EVAL UCPD daughterboard source power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['25C', '301C', '401C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C52', 'C103', 'C104']
Connector mapping: {}
Processing table 3
Text before table: 3A 2 7 R127 PSU BOOT SW 3A 1 8 U18 VSOURCE 4.7uH(SRN8040-4R7Y) L2 R110 0 C56 100nF schematics Source Power Electrical 72/79 Figure 52. STM32G081B-EVAL UCPD daughterboard source power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['601C', '701C', '95C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C106', 'C107', 'C59']
Connector mapping: {}
Processing row: [']21AM522', ']21AM522', ']21AM522']
Processing table 4
Text before table: PWM voltage control 20.5K[1%] vPWM mode: 0 and open-drain, 20kHz R46 VSOURCE_9V 470nF/50V 9.1K[1%] SB15 VSOURCE_15V R44 C57R 7.6 51 K[1%] V_CTL2 DCDC_EN SB23 DCDC_EN VSOURCE_15V PWM_CTL [N/A] 2 82K[1%] 12.4K[1%] 5.1K[1%] R51 Rev R43 R53 R54 SB14 VSOURCE_9V SB13 VDD V_CTL1 SB2 R7 0 PWM_CTL UM2403 SB3 ]44EM622E6RB12MRG[Fu22 ]21AM522E16R881MRG[Fu2.2 ]21AM522E16R881MRG[Fu2.2 ]21AM522E16R881MRG[Fu2.2 R101 43K ]44EM622E6RB12MRG[Fu22 ]21AM501E16R551MRG[Fu1 ]10AK274E17R551MRG[Fn7.4 ]M65FPVS52[V52/Fu65 Detect U18 output voltage level 10nF 2 VSENSE_DCDC: 49.9K[1%] 4 C48 750pF/50V R84 VSENSE_DCDC C49 1 TSV911ILT 3 [N/A] 5 U29 100nF 11pF/50V 3K[1%] C108 93.1K[1%] 9 C50 TPS54540 330K[1%] R6 R62 68pF/50V R83 514 .0 1K B540C-13-F RT/CLK FB DNG 4 5 C41 R D4 501C 601C 701C 95C 200K[1%] SB26 C109 +3V3 [N/A] [N6 /0 A] EN COMP DCDC_EN 3 6 220K[1%] R111 R R3 35C 25C 301C 401C R45 0 VIN GND 3A 2 7 R127 PSU BOOT SW 3A 1 8 U18 VSOURCE 4.7uH(SRN8040-4R7Y) L2 R110 0 C56 100nF schematics Source Power Electrical 72/79 Figure 52. STM32G081B-EVAL UCPD daughterboard source power
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Mode', 'Mount', 'Removed']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoM', 'tnuoM', 'devomeR']
Connector mapping: {}
Processing row: ['GPIO', 'SB13,SB14,SB15', 'SB2,SB3,SB23,SB26']
Processing row: ['PWM(Default)', 'SB2,SB3,SB23,SB26', 'SB13,SB14,SB15']
Processing page 73
Processing table 1
Text before table: Table 42. STM32G081B-EVAL IO Assignment Appendix B STM32G081B-EVAL IO Assignment UM2403 STM32G081B-EVAL IO Assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['.oN\nniP', 'Pin Name', 'IO Assignment on mother\nboard', 'IO Assignment on\nlegacy daughterboard', 'IO Assignment on UCPD\ndaughterboard']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Pin\nNo.', 'emaN niP', 'draob\nrehtom no tnemngissA OI', 'draobrethguad ycagel\nno tnemngissA OI', 'draobrethguad\nDPCU no tnemngissA OI']
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['1', 'PC11', 'VCP_USART_3_RX', '-', '-']
Assigned pin name from 'Name' column: PC11 to connector GENERAL1
Processing row: ['2', 'PC12', 'GPIO_LCD / SD_MOSI_DIR', '-', '-']
Assigned pin name from 'Name' column: PC12 to connector GENERAL1
Processing row: ['3', 'PC13', 'KEY_TAMP_IN1, RTC_TS,\nRTC_OUT1, WKUP2', '-', '-']
Assigned pin name from 'Name' column: PC13 to connector GENERAL1
Processing row: ['4', 'PC14 -\nOSC32_IN', 'OSC32_IN', '-', '-']
Assigned pin name from 'Name' column: PC14 to connector GENERAL1
Processing row: ['5', 'PC15 -\nOSC32_OUT', 'OSC32_OUT', '-', '-']
Assigned pin name from 'Name' column: PC15 to connector GENERAL1
Processing row: ['6', 'PF3 - VBAT', 'VBAT', '-', '-']
Assigned pin name from 'Name' column: PF3 to connector GENERAL1
Processing row: ['7', 'PF4 - VREF+', 'VREF+', '-', '-']
Assigned pin name from 'Name' column: PF4 to connector GENERAL1
Processing row: ['8', 'VDD_1', 'VDD', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['9', 'VSS_1', 'VSS', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['10', 'PF0 - OSC_IN', 'OSC_IN', '-', '-']
Assigned pin name from 'Name' column: PF0 to connector GENERAL1
Processing row: ['11', 'PF1 - OSC_OUT', 'OSC_OUT', '-', '-']
Assigned pin name from 'Name' column: PF1 to connector GENERAL1
Processing row: ['12', 'PF2 - NRST', 'NRST, (WKUP8)', '-', '-']
Assigned pin name from 'Name' column: PF2 to connector GENERAL1
Processing row: ['13', 'PC0', 'GPIO_EXT_RST', '-', '-']
Assigned pin name from 'Name' column: PC0 to connector GENERAL1
Processing row: ['14', 'PC1', 'MC_IO_(PFC_sync1)', '-', 'GPIO_9V_EN_LPTIM1_OU\nT']
Assigned pin name from 'Name' column: PC1 to connector GENERAL1
Processing row: ['15', 'PC2', 'GPIO_JOY_UP', '-', '-']
Assigned pin name from 'Name' column: PC2 to connector GENERAL1
Processing row: ['16', 'PC3', 'GPIO_JOY_DOWN', '-', '-']
Assigned pin name from 'Name' column: PC3 to connector GENERAL1
Processing row: ['17', 'PA0', 'JOY_SEL_TAMP_IN2,\nWKUP1', '-', '-']
Assigned pin name from 'Name' column: PA0 to connector GENERAL1
Processing row: ['18', 'PA1', 'MC_AIN1_COMP_1_INP\n(Bus voltage)', 'LDR_OUT_COMP_1_INP\n_ADC_IN1', 'GPIO_DP1_DET']
Assigned pin name from 'Name' column: PA1 to connector GENERAL1
Processing row: ['19', 'PA2', 'MC_ADC_IN2(CurrentA)', 'SMART_2_TX', 'TYPE-C_1_FRSTX']
Assigned pin name from 'Name' column: PA2 to connector GENERAL1
Processing row: ['20', 'PA3', 'MC_ADC_IN3(Heatsink\ntemp)', 'GPIO_SMART_1V8', 'TYPE-C_2_V_ADC_IN3']
Assigned pin name from 'Name' column: PA3 to connector GENERAL1
Processing row: ['21', 'PA4', 'AUDIO_OUT_DAC1_OUT1', '-', '-']
Assigned pin name from 'Name' column: PA4 to connector GENERAL1
Processing row: ['22', 'PA5', 'AUDIO_OUT_DAC1_OUT2', '-', '-']
Assigned pin name from 'Name' column: PA5 to connector GENERAL1
Processing row: ['23', 'PA6', 'AUDIO_IN_ADC_IN6 /\nMC_ADC_IN6(CurrentB)', '-', '-']
Assigned pin name from 'Name' column: PA6 to connector GENERAL1
Processing page 74
Processing table 1
Text before table: Table 42. STM32G081B-EVAL IO Assignment (continued) STM32G081B-EVAL IO Assignment UM2403
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['.oN\nniP', 'Pin Name', 'IO Assignment on mother\nboard', 'IO Assignment on\nlegacy daughterboard', 'IO Assignment on UCPD\ndaughterboard']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Pin\nNo.', 'emaN niP', 'draob\nrehtom no tnemngissA OI', 'draobrethguad ycagel\nno tnemngissA OI', 'draobrethguad\nDPCU no tnemngissA OI']
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['24', 'PA7', 'LCD/SD1_MOSI', '-', '-']
Assigned pin name from 'Name' column: PA7 to connector GENERAL1
Processing row: ['25', 'PC4', 'USART_1_TX', '-', '-']
Assigned pin name from 'Name' column: PC4 to connector GENERAL1
Processing row: ['26', 'PC5', 'USART_1_RX', '-', '-']
Assigned pin name from 'Name' column: PC5 to connector GENERAL1
Processing row: ['27', 'PB0', 'MC_TIM_3_CH3(Encoder\nindex)', 'GPIO_SMART_CMDVCC', 'TYPE-C_1_FRSTX']
Assigned pin name from 'Name' column: PB0 to connector GENERAL1
Processing row: ['28', 'PB1', 'MC_TIM_3_CH4(PFC_PWM)', '-', 'TYPE-C_1_V_ADC_IN9']
Assigned pin name from 'Name' column: PB1 to connector GENERAL1
Processing row: ['29', 'PB2', 'POT_ADC_IN10', '-', '-']
Assigned pin name from 'Name' column: PB2 to connector GENERAL1
Processing row: ['30', 'PB10', 'MC_ADC_IN11(CurrentC)', 'HDMI_CEC', 'TYPE-C_1_I_ADC_IN11']
Assigned pin name from 'Name' column: PB10 to connector GENERAL1
Processing row: ['31', 'PB11', 'BOARD_DET_ADC_IN15', 'BOARD_DET_ADC_IN15', 'BOARD_DET_ADC_IN15']
Assigned pin name from 'Name' column: PB11 to connector GENERAL1
Processing row: ['32', 'PB12', 'MC_TIM_1_BK(EmergencyS\nTOP)', 'GPIO_SMART_OFF', 'TYPE-C_2_I_ADC_IN16']
Assigned pin name from 'Name' column: PB12 to connector GENERAL1
Processing row: ['33', 'PB13', '-', 'I2C2_SCL (HDMI_SINK)', 'GPIO_DISCHARGE_1']
Assigned pin name from 'Name' column: PB13 to connector GENERAL1
Processing row: ['34', 'PB14', '-', 'I2C2_SDA (HDMI_SINK)', 'GPIO_DISCHARGE_2']
Assigned pin name from 'Name' column: PB14 to connector GENERAL1
Processing row: ['35', 'PB15', 'MC_IO_ (Dissipative brake)', 'GPIO_SMART_3/5V', 'TYPE-C_1_CC2']
Assigned pin name from 'Name' column: PB15 to connector GENERAL1
Processing row: ['36', 'PA8', 'MC_TIM_1_CH1(UH)', '-', 'TYPE-C_1_CC1']
Assigned pin name from 'Name' column: PA8 to connector GENERAL1
Processing row: ['37', 'PA9', 'USART_BOOT_1_TX /\nMC_TIM_1_CH2(VH)', '-', 'TYPE-C_1_DBCC1']
Assigned pin name from 'Name' column: PA9 to connector GENERAL1
Processing row: ['38', 'PC6', 'MC_TIM_3_CH1 (EncoderA)', 'IR_IN_TIM3_CH1', 'GPIO_DP2_HPD']
Assigned pin name from 'Name' column: PC6 to connector GENERAL1
Processing row: ['39', 'PC7', 'GPIO_JOY_RIGHT', '-', '-']
Assigned pin name from 'Name' column: PC7 to connector GENERAL1
Processing row: ['40', 'PD8', 'LED3', '-', '-']
Assigned pin name from 'Name' column: PD8 to connector GENERAL1
Processing row: ['41', 'PD9', 'LED4', '-', '-']
Assigned pin name from 'Name' column: PD9 to connector GENERAL1
Processing row: ['42', 'PA10', 'USART_BOOT_1_RX /\nMC_TIM_1_CH3(WH)', '-', 'TYPE-C_1_DBCC2']
Assigned pin name from 'Name' column: PA10 to connector GENERAL1
Processing row: ['43', 'PA11 [PA9]', 'USART_1_CTS', '-', '-']
Assigned pin name from 'Name' column: PA11 to connector GENERAL1
Processing row: ['44', 'PA12 [PA10]', 'USART_1_RTS_DE_CK', '-', '-']
Assigned pin name from 'Name' column: PA12 to connector GENERAL1
Processing row: ['45', 'PA13', 'SWDIO', '-', '-']
Assigned pin name from 'Name' column: PA13 to connector GENERAL1
Processing row: ['46', 'PA14 - BOOT0', 'SWCLK / BOOT0', '-', '-']
Assigned pin name from 'Name' column: PA14 to connector GENERAL1
Processing row: ['47', 'PA15', '-', 'GPIO_SMART_RST', 'GPIO_USB3_DET']
Assigned pin name from 'Name' column: PA15 to connector GENERAL1
Processing row: ['48', 'PC8', 'GPIO_JOY_LEFT', '-', '-']
Assigned pin name from 'Name' column: PC8 to connector GENERAL1
Processing row: ['49', 'PC9', 'GPIO_SD_DETECT', '-', '-']
Assigned pin name from 'Name' column: PC9 to connector GENERAL1
Processing row: ['50', 'PD0', 'MC_TIM_16_CH1(PFC_sync\n2)', '-', 'TYPE-C_2_CC1']
Assigned pin name from 'Name' column: PD0 to connector GENERAL1
Processing page 75
Processing table 1
Text before table: Table 42. STM32G081B-EVAL IO Assignment (continued) UM2403 STM32G081B-EVAL IO Assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['.oN\nniP', 'Pin Name', 'IO Assignment on mother\nboard', 'IO Assignment on\nlegacy daughterboard', 'IO Assignment on UCPD\ndaughterboard']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Pin\nNo.', 'emaN niP', 'draob\nrehtom no tnemngissA OI', 'draobrethguad ycagel\nno tnemngissA OI', 'draobrethguad\nDPCU no tnemngissA OI']
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['51', 'PD1', 'GPIO_SD_CS', '-', '-']
Assigned pin name from 'Name' column: PD1 to connector GENERAL1
Processing row: ['52', 'PD2', 'MC_TIM_1_CH1N(UL)', 'GPIO_HDMI_HPD_SINK', 'TYPE-C_2_CC2']
Assigned pin name from 'Name' column: PD2 to connector GENERAL1
Processing row: ['53', 'PD3', 'MC_TIM_1_CH2N(VL)', 'GPIO_HDMI_HPD_SOUR\nCE', 'GPIO_SOURCE_EN']
Assigned pin name from 'Name' column: PD3 to connector GENERAL1
Processing row: ['54', 'PD4', 'MC_TIM_1_CH3N(WL)', 'SMART_2_RTS_DE_CK', 'GPIO_VCONN_EN_1_1']
Assigned pin name from 'Name' column: PD4 to connector GENERAL1
Processing row: ['55', 'PD5', 'LED1', '-', '-']
Assigned pin name from 'Name' column: PD5 to connector GENERAL1
Processing row: ['56', 'PD6', 'LED2', '-', '-']
Assigned pin name from 'Name' column: PD6 to connector GENERAL1
Processing row: ['57', 'PB3', 'LCD/SD1_SCK', '-', '-']
Assigned pin name from 'Name' column: PB3 to connector GENERAL1
Processing row: ['58', 'PB4', 'LCD/SD1_MISO', '-', '-']
Assigned pin name from 'Name' column: PB4 to connector GENERAL1
Processing row: ['59', 'PB5', 'MC_TIM_3_CH2(EncoderB)', 'TEMP_SENSOR_INT_W\nKUP6', 'GPIO_15V_EN']
Assigned pin name from 'Name' column: PB5 to connector GENERAL1
Processing row: ['60', 'PB6', 'I2C1_SCL', 'HDMI_SOURCE_I2C1_S\nCL', 'MUX_I2C1_SCL']
Assigned pin name from 'Name' column: PB6 to connector GENERAL1
Processing row: ['61', 'PB7', 'I2C1_SDA', 'HDMI_SOURCE_I2C1_S\nDA', 'MUX_I2C1_SDA']
Assigned pin name from 'Name' column: PB7 to connector GENERAL1
Processing row: ['62', 'PB8', 'GPIO_LCD_CS', '-', '-']
Assigned pin name from 'Name' column: PB8 to connector GENERAL1
Processing row: ['63', 'PB9', 'MC_IO_ (NTC_bypass)', 'IR_OUT', 'GPIO_VCONN_EN_1_2']
Assigned pin name from 'Name' column: PB9 to connector GENERAL1
Processing row: ['64', 'PC10', 'VCP_USART_3_TX', '-', '-']
Assigned pin name from 'Name' column: PC10 to connector GENERAL1
Processing page 76
Processing page 77
Processing table 1
Text before table: Table 43. Mechanical dimensions Figure 53. Mechanical dimensions Appendix D Mechanical dimensions UM2403 Mechanical dimensions
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['A', '68.58', 'e', '77.44', 'P2', '111.76']
Detected connector: P2 at position 4
Processing row: ['A1', '61.97', 'H', '11', 'P3', '10.41']
Processing row: ['a', '2.54', 'Lx', '5.715', 'Q1', '24.12']
Processing row: ['B', '36', 'Ly', '5.715', 'Q2', '17.70']
Processing row: ['D', '3.5', 'Mx', '19.08', 'Q3', '16']
Processing row: ['d', '3.2', 'My', '23.81', 'X', '114.3']
Processing row: ['E', '47', 'P1', '65.78', 'Y', '172.72']
Detected connector: P1 at position 2
Assigned pin position 1 to connector at position 2
No pin name found for connector P1. Set pin 47 as '// Pin not routed'
Processing page 78
Processing table 1
Text before table: Table 44. Document revision history Revision history Revision history UM2403
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Date', 'Revision', 'Changes']
Processing page 79
Connector pin mappings before ensuring all pins: {'Pin': {}, 'JP15': {}, 'JP16': {}, 'JP18': {}, 'JP19': {}, 'CN1': {1: 'PB12', 2: '// Pin not routed', 3: 'PA8', 4: '// Pin not routed', 5: 'PD2', 6: '// Pin not routed', 7: 'PA9', 8: '// Pin not routed', 9: 'PD3', 10: '// Pin not routed', 11: 'PA10', 12: '// Pin not routed', 13: 'PD4', 14: 'PA1', 15: 'PA2', 16: '// Pin not routed', 17: 'PA6', 18: '// Pin not routed', 19: 'PB10', 20: '// Pin not routed', 21: 'PB9', 22: '// Pin not routed', 23: 'PB15', 24: '// Pin not routed', 25: '// Pin not routed', 26: 'PA3', 27: 'PC1', 28: '// Pin not routed', 29: 'PB1', 30: '// Pin not routed', 31: 'PC6', 32: '// Pin not routed', 33: 'PB5', 34: 'PB0'}, 'CN4': {1: 'PA1', 2: 'PA15', 3: 'PB6', 4: 'PB7', 5: '// Pin not routed', 6: '// Pin not routed', 7: 'PC6', 8: 'PB13', 9: 'PB14', 10: 'PB1', 11: 'PB10', 12: 'PA3', 13: 'PB12', 14: '// Pin not routed', 15: 'PB11', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed'}, 'CN2': {1: 'PB7', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB6', 7: '// Pin not routed', 4: 'PC0', 8: '// Pin not routed'}, 'GENERAL1': {1: 'PC11', 2: 'PC12', 3: 'PC13', 4: 'PC14', 5: 'PC15', 6: 'PF3', 16: 'PC3', 13: 'PC0', 14: 'PC1', 18: 'PA1', 15: 'PC2', 19: 'PA2', 7: 'PF4', 8: '// Pin not routed', 17: 'PA0', 9: '// Pin not routed', 10: 'PF0', 20: 'PA3', 12: 'PF2', 11: 'PF1', 21: 'PA4', 22: 'PA5', 23: 'PA6', 24: 'PA7', 25: 'PC4', 26: 'PC5', 27: 'PB0', 28: 'PB1', 29: 'PB2', 30: 'PB10', 31: 'PB11', 32: 'PB12', 33: 'PB13', 34: 'PB14', 35: 'PB15', 36: 'PA8', 37: 'PA9', 38: 'PC6', 39: 'PC7', 40: 'PD8', 41: 'PD9', 42: 'PA10', 43: 'PA11', 44: 'PA12', 45: 'PA13', 46: 'PA14', 47: 'PA15', 48: 'PC8', 49: 'PC9', 50: 'PD0', 51: 'PD1', 52: 'PD2', 53: 'PD3', 54: 'PD4', 55: 'PD5', 56: 'PD6', 57: 'PB3', 58: 'PB4', 59: 'PB5', 60: 'PB6', 61: 'PB7', 62: 'PB8', 63: 'PB9', 64: 'PC10'}, 'CN5': {7: 'PB9', 8: 'PA2', 9: 'PB0', 10: '// Pin not routed', 11: 'PB5', 12: 'PC1', 13: 'PD0', 14: 'PD2', 15: 'PD3', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed'}, 'CN9': {1: 'PD8', 5: 'PA12', 2: 'PD9', 6: 'PC8', 3: 'PC7', 7: 'PC9', 4: 'PA11', 8: 'PD1', 10: '// Pin not routed', 9: 'PD5', 11: 'PD6', 13: 'PC4', 15: 'PC10', 17: '// Pin not routed', 19: 'PC14', 21: 'PC13', 12: 'PC5', 14: 'PB4', 16: 'PC11', 18: 'PC15', 20: '// Pin not routed', 22: '// Pin not routed'}, 'CN10': {1: 'PA7', 3: 'PA5', 5: 'PA13', 7: 'PB8', 9: 'PA0', 11: 'PC2', 13: 'PF1', 15: 'PF0', 17: '// Pin not routed', 19: 'PA14', 21: '// Pin not routed', 2: 'PB2', 4: 'PA6', 6: 'PA4', 8: 'PB3', 10: '// Pin not routed', 12: 'PC0', 14: 'PC3', 16: 'PC12', 18: 'PF2', 20: 'PF3', 22: 'PF4'}, 'CN11': {1: '// Pin not routed', 6: '// Pin not routed', 2: '// Pin not routed', 7: 'PA12', 3: '// Pin not routed', 8: 'PA11', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN13': {1: '// Pin not routed', 2: 'PA13', 3: '// Pin not routed', 4: 'PA14', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed'}, 'CN17': {1: '// Pin not routed', 2: '// Pin not routed'}, 'P2': {}, 'P1': {47: '// Pin not routed'}}
Added missing pin 1 to connector CN5 with '// Pin not routed'.
Added missing pin 2 to connector CN5 with '// Pin not routed'.
Added missing pin 3 to connector CN5 with '// Pin not routed'.
Added missing pin 4 to connector CN5 with '// Pin not routed'.
Added missing pin 5 to connector CN5 with '// Pin not routed'.
Added missing pin 6 to connector CN5 with '// Pin not routed'.
Added missing pin 1 to connector P1 with '// Pin not routed'.
Added missing pin 2 to connector P1 with '// Pin not routed'.
Added missing pin 3 to connector P1 with '// Pin not routed'.
Added missing pin 4 to connector P1 with '// Pin not routed'.
Added missing pin 5 to connector P1 with '// Pin not routed'.
Added missing pin 6 to connector P1 with '// Pin not routed'.
Added missing pin 7 to connector P1 with '// Pin not routed'.
Added missing pin 8 to connector P1 with '// Pin not routed'.
Added missing pin 9 to connector P1 with '// Pin not routed'.
Added missing pin 10 to connector P1 with '// Pin not routed'.
Added missing pin 11 to connector P1 with '// Pin not routed'.
Added missing pin 12 to connector P1 with '// Pin not routed'.
Added missing pin 13 to connector P1 with '// Pin not routed'.
Added missing pin 14 to connector P1 with '// Pin not routed'.
Added missing pin 15 to connector P1 with '// Pin not routed'.
Added missing pin 16 to connector P1 with '// Pin not routed'.
Added missing pin 17 to connector P1 with '// Pin not routed'.
Added missing pin 18 to connector P1 with '// Pin not routed'.
Added missing pin 19 to connector P1 with '// Pin not routed'.
Added missing pin 20 to connector P1 with '// Pin not routed'.
Added missing pin 21 to connector P1 with '// Pin not routed'.
Added missing pin 22 to connector P1 with '// Pin not routed'.
Added missing pin 23 to connector P1 with '// Pin not routed'.
Added missing pin 24 to connector P1 with '// Pin not routed'.
Added missing pin 25 to connector P1 with '// Pin not routed'.
Added missing pin 26 to connector P1 with '// Pin not routed'.
Added missing pin 27 to connector P1 with '// Pin not routed'.
Added missing pin 28 to connector P1 with '// Pin not routed'.
Added missing pin 29 to connector P1 with '// Pin not routed'.
Added missing pin 30 to connector P1 with '// Pin not routed'.
Added missing pin 31 to connector P1 with '// Pin not routed'.
Added missing pin 32 to connector P1 with '// Pin not routed'.
Added missing pin 33 to connector P1 with '// Pin not routed'.
Added missing pin 34 to connector P1 with '// Pin not routed'.
Added missing pin 35 to connector P1 with '// Pin not routed'.
Added missing pin 36 to connector P1 with '// Pin not routed'.
Added missing pin 37 to connector P1 with '// Pin not routed'.
Added missing pin 38 to connector P1 with '// Pin not routed'.
Added missing pin 39 to connector P1 with '// Pin not routed'.
Added missing pin 40 to connector P1 with '// Pin not routed'.
Added missing pin 41 to connector P1 with '// Pin not routed'.
Added missing pin 42 to connector P1 with '// Pin not routed'.
Added missing pin 43 to connector P1 with '// Pin not routed'.
Added missing pin 44 to connector P1 with '// Pin not routed'.
Added missing pin 45 to connector P1 with '// Pin not routed'.
Added missing pin 46 to connector P1 with '// Pin not routed'.
Connector pin mappings after ensuring all pins: {'Pin': {}, 'JP15': {}, 'JP16': {}, 'JP18': {}, 'JP19': {}, 'CN1': {1: 'PB12', 2: '// Pin not routed', 3: 'PA8', 4: '// Pin not routed', 5: 'PD2', 6: '// Pin not routed', 7: 'PA9', 8: '// Pin not routed', 9: 'PD3', 10: '// Pin not routed', 11: 'PA10', 12: '// Pin not routed', 13: 'PD4', 14: 'PA1', 15: 'PA2', 16: '// Pin not routed', 17: 'PA6', 18: '// Pin not routed', 19: 'PB10', 20: '// Pin not routed', 21: 'PB9', 22: '// Pin not routed', 23: 'PB15', 24: '// Pin not routed', 25: '// Pin not routed', 26: 'PA3', 27: 'PC1', 28: '// Pin not routed', 29: 'PB1', 30: '// Pin not routed', 31: 'PC6', 32: '// Pin not routed', 33: 'PB5', 34: 'PB0'}, 'CN4': {1: 'PA1', 2: 'PA15', 3: 'PB6', 4: 'PB7', 5: '// Pin not routed', 6: '// Pin not routed', 7: 'PC6', 8: 'PB13', 9: 'PB14', 10: 'PB1', 11: 'PB10', 12: 'PA3', 13: 'PB12', 14: '// Pin not routed', 15: 'PB11', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed'}, 'CN2': {1: 'PB7', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB6', 7: '// Pin not routed', 4: 'PC0', 8: '// Pin not routed'}, 'GENERAL1': {1: 'PC11', 2: 'PC12', 3: 'PC13', 4: 'PC14', 5: 'PC15', 6: 'PF3', 16: 'PC3', 13: 'PC0', 14: 'PC1', 18: 'PA1', 15: 'PC2', 19: 'PA2', 7: 'PF4', 8: '// Pin not routed', 17: 'PA0', 9: '// Pin not routed', 10: 'PF0', 20: 'PA3', 12: 'PF2', 11: 'PF1', 21: 'PA4', 22: 'PA5', 23: 'PA6', 24: 'PA7', 25: 'PC4', 26: 'PC5', 27: 'PB0', 28: 'PB1', 29: 'PB2', 30: 'PB10', 31: 'PB11', 32: 'PB12', 33: 'PB13', 34: 'PB14', 35: 'PB15', 36: 'PA8', 37: 'PA9', 38: 'PC6', 39: 'PC7', 40: 'PD8', 41: 'PD9', 42: 'PA10', 43: 'PA11', 44: 'PA12', 45: 'PA13', 46: 'PA14', 47: 'PA15', 48: 'PC8', 49: 'PC9', 50: 'PD0', 51: 'PD1', 52: 'PD2', 53: 'PD3', 54: 'PD4', 55: 'PD5', 56: 'PD6', 57: 'PB3', 58: 'PB4', 59: 'PB5', 60: 'PB6', 61: 'PB7', 62: 'PB8', 63: 'PB9', 64: 'PC10'}, 'CN5': {7: 'PB9', 8: 'PA2', 9: 'PB0', 10: '// Pin not routed', 11: 'PB5', 12: 'PC1', 13: 'PD0', 14: 'PD2', 15: 'PD3', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed'}, 'CN9': {1: 'PD8', 5: 'PA12', 2: 'PD9', 6: 'PC8', 3: 'PC7', 7: 'PC9', 4: 'PA11', 8: 'PD1', 10: '// Pin not routed', 9: 'PD5', 11: 'PD6', 13: 'PC4', 15: 'PC10', 17: '// Pin not routed', 19: 'PC14', 21: 'PC13', 12: 'PC5', 14: 'PB4', 16: 'PC11', 18: 'PC15', 20: '// Pin not routed', 22: '// Pin not routed'}, 'CN10': {1: 'PA7', 3: 'PA5', 5: 'PA13', 7: 'PB8', 9: 'PA0', 11: 'PC2', 13: 'PF1', 15: 'PF0', 17: '// Pin not routed', 19: 'PA14', 21: '// Pin not routed', 2: 'PB2', 4: 'PA6', 6: 'PA4', 8: 'PB3', 10: '// Pin not routed', 12: 'PC0', 14: 'PC3', 16: 'PC12', 18: 'PF2', 20: 'PF3', 22: 'PF4'}, 'CN11': {1: '// Pin not routed', 6: '// Pin not routed', 2: '// Pin not routed', 7: 'PA12', 3: '// Pin not routed', 8: 'PA11', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN13': {1: '// Pin not routed', 2: 'PA13', 3: '// Pin not routed', 4: 'PA14', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed'}, 'CN17': {1: '// Pin not routed', 2: '// Pin not routed'}, 'P2': {}, 'P1': {47: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed', 25: '// Pin not routed', 26: '// Pin not routed', 27: '// Pin not routed', 28: '// Pin not routed', 29: '// Pin not routed', 30: '// Pin not routed', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed', 35: '// Pin not routed', 36: '// Pin not routed', 37: '// Pin not routed', 38: '// Pin not routed', 39: '// Pin not routed', 40: '// Pin not routed', 41: '// Pin not routed', 42: '// Pin not routed', 43: '// Pin not routed', 44: '// Pin not routed', 45: '// Pin not routed', 46: '// Pin not routed'}}
Excluding connector Pin as all pins are '// Pin not routed'
Excluding connector JP15 as all pins are '// Pin not routed'
Excluding connector JP16 as all pins are '// Pin not routed'
Excluding connector JP18 as all pins are '// Pin not routed'
Excluding connector JP19 as all pins are '// Pin not routed'
Excluding connector CN17 as all pins are '// Pin not routed'
Excluding connector P2 as all pins are '// Pin not routed'
Excluding connector P1 as all pins are '// Pin not routed'
Connector pin mappings after filtering: {'CN1': {1: 'PB12', 2: '// Pin not routed', 3: 'PA8', 4: '// Pin not routed', 5: 'PD2', 6: '// Pin not routed', 7: 'PA9', 8: '// Pin not routed', 9: 'PD3', 10: '// Pin not routed', 11: 'PA10', 12: '// Pin not routed', 13: 'PD4', 14: 'PA1', 15: 'PA2', 16: '// Pin not routed', 17: 'PA6', 18: '// Pin not routed', 19: 'PB10', 20: '// Pin not routed', 21: 'PB9', 22: '// Pin not routed', 23: 'PB15', 24: '// Pin not routed', 25: '// Pin not routed', 26: 'PA3', 27: 'PC1', 28: '// Pin not routed', 29: 'PB1', 30: '// Pin not routed', 31: 'PC6', 32: '// Pin not routed', 33: 'PB5', 34: 'PB0'}, 'CN4': {1: 'PA1', 2: 'PA15', 3: 'PB6', 4: 'PB7', 5: '// Pin not routed', 6: '// Pin not routed', 7: 'PC6', 8: 'PB13', 9: 'PB14', 10: 'PB1', 11: 'PB10', 12: 'PA3', 13: 'PB12', 14: '// Pin not routed', 15: 'PB11', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed'}, 'CN2': {1: 'PB7', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB6', 7: '// Pin not routed', 4: 'PC0', 8: '// Pin not routed'}, 'GENERAL1': {1: 'PC11', 2: 'PC12', 3: 'PC13', 4: 'PC14', 5: 'PC15', 6: 'PF3', 16: 'PC3', 13: 'PC0', 14: 'PC1', 18: 'PA1', 15: 'PC2', 19: 'PA2', 7: 'PF4', 8: '// Pin not routed', 17: 'PA0', 9: '// Pin not routed', 10: 'PF0', 20: 'PA3', 12: 'PF2', 11: 'PF1', 21: 'PA4', 22: 'PA5', 23: 'PA6', 24: 'PA7', 25: 'PC4', 26: 'PC5', 27: 'PB0', 28: 'PB1', 29: 'PB2', 30: 'PB10', 31: 'PB11', 32: 'PB12', 33: 'PB13', 34: 'PB14', 35: 'PB15', 36: 'PA8', 37: 'PA9', 38: 'PC6', 39: 'PC7', 40: 'PD8', 41: 'PD9', 42: 'PA10', 43: 'PA11', 44: 'PA12', 45: 'PA13', 46: 'PA14', 47: 'PA15', 48: 'PC8', 49: 'PC9', 50: 'PD0', 51: 'PD1', 52: 'PD2', 53: 'PD3', 54: 'PD4', 55: 'PD5', 56: 'PD6', 57: 'PB3', 58: 'PB4', 59: 'PB5', 60: 'PB6', 61: 'PB7', 62: 'PB8', 63: 'PB9', 64: 'PC10'}, 'CN5': {7: 'PB9', 8: 'PA2', 9: 'PB0', 10: '// Pin not routed', 11: 'PB5', 12: 'PC1', 13: 'PD0', 14: 'PD2', 15: 'PD3', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed'}, 'CN9': {1: 'PD8', 5: 'PA12', 2: 'PD9', 6: 'PC8', 3: 'PC7', 7: 'PC9', 4: 'PA11', 8: 'PD1', 10: '// Pin not routed', 9: 'PD5', 11: 'PD6', 13: 'PC4', 15: 'PC10', 17: '// Pin not routed', 19: 'PC14', 21: 'PC13', 12: 'PC5', 14: 'PB4', 16: 'PC11', 18: 'PC15', 20: '// Pin not routed', 22: '// Pin not routed'}, 'CN10': {1: 'PA7', 3: 'PA5', 5: 'PA13', 7: 'PB8', 9: 'PA0', 11: 'PC2', 13: 'PF1', 15: 'PF0', 17: '// Pin not routed', 19: 'PA14', 21: '// Pin not routed', 2: 'PB2', 4: 'PA6', 6: 'PA4', 8: 'PB3', 10: '// Pin not routed', 12: 'PC0', 14: 'PC3', 16: 'PC12', 18: 'PF2', 20: 'PF3', 22: 'PF4'}, 'CN11': {1: '// Pin not routed', 6: '// Pin not routed', 2: '// Pin not routed', 7: 'PA12', 3: '// Pin not routed', 8: 'PA11', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN13': {1: '// Pin not routed', 2: 'PA13', 3: '// Pin not routed', 4: 'PA14', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed'}}
