`timescale 1ns / 1ps


module not_gate(
    input a, output c);
        assign c = ~a;
endmodule
