
e9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dd8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f0  08007f68  08007f68  00008f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008658  08008658  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008658  08008658  00009658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008660  08008660  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008660  08008660  00009660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008664  08008664  00009664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008668  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000774  20000060  080086c8  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007d4  080086c8  0000a7d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa34  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b4a  00000000  00000000  00024ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001798  00000000  00000000  00028610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001251  00000000  00000000  00029da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b298  00000000  00000000  0002aff9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f00d  00000000  00000000  00056291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b779  00000000  00000000  0007529e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00180a17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000684c  00000000  00000000  00180a5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001872a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007f50 	.word	0x08007f50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08007f50 	.word	0x08007f50

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005a2:	f107 031c 	add.w	r3, r7, #28
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
 80005bc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005be:	4b2f      	ldr	r3, [pc, #188]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005c0:	4a2f      	ldr	r2, [pc, #188]	@ (8000680 <MX_ADC1_Init+0xe4>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005c4:	4b2d      	ldr	r3, [pc, #180]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ca:	4b2c      	ldr	r3, [pc, #176]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005d0:	4b2a      	ldr	r3, [pc, #168]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005d6:	4b29      	ldr	r3, [pc, #164]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005d8:	2200      	movs	r2, #0
 80005da:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005dc:	4b27      	ldr	r3, [pc, #156]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005de:	2204      	movs	r2, #4
 80005e0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005e2:	4b26      	ldr	r3, [pc, #152]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005e8:	4b24      	ldr	r3, [pc, #144]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005ee:	4b23      	ldr	r3, [pc, #140]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005f4:	4b21      	ldr	r3, [pc, #132]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b1f      	ldr	r3, [pc, #124]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005fe:	2200      	movs	r2, #0
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000602:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000604:	2200      	movs	r2, #0
 8000606:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000608:	4b1c      	ldr	r3, [pc, #112]	@ (800067c <MX_ADC1_Init+0xe0>)
 800060a:	2200      	movs	r2, #0
 800060c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000610:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000612:	2200      	movs	r2, #0
 8000614:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000616:	4b19      	ldr	r3, [pc, #100]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000618:	2200      	movs	r2, #0
 800061a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061e:	4817      	ldr	r0, [pc, #92]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000620:	f001 fdd0 	bl	80021c4 <HAL_ADC_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800062a:	f000 fc04 	bl	8000e36 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800062e:	2300      	movs	r3, #0
 8000630:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	4619      	mov	r1, r3
 8000638:	4810      	ldr	r0, [pc, #64]	@ (800067c <MX_ADC1_Init+0xe0>)
 800063a:	f002 fea1 	bl	8003380 <HAL_ADCEx_MultiModeConfigChannel>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000644:	f000 fbf7 	bl	8000e36 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000648:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_ADC1_Init+0xe8>)
 800064a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800064c:	2306      	movs	r3, #6
 800064e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000650:	2300      	movs	r3, #0
 8000652:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000654:	237f      	movs	r3, #127	@ 0x7f
 8000656:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000658:	2304      	movs	r3, #4
 800065a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	4619      	mov	r1, r3
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000666:	f002 f8d1 	bl	800280c <HAL_ADC_ConfigChannel>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000670:	f000 fbe1 	bl	8000e36 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	3728      	adds	r7, #40	@ 0x28
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	2000007c 	.word	0x2000007c
 8000680:	50040000 	.word	0x50040000
 8000684:	04300002 	.word	0x04300002

08000688 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b0ac      	sub	sp, #176	@ 0xb0
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000690:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	2288      	movs	r2, #136	@ 0x88
 80006a6:	2100      	movs	r1, #0
 80006a8:	4618      	mov	r0, r3
 80006aa:	f006 ffd3 	bl	8007654 <memset>
  if(adcHandle->Instance==ADC1)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a27      	ldr	r2, [pc, #156]	@ (8000750 <HAL_ADC_MspInit+0xc8>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d146      	bne.n	8000746 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006bc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80006be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80006c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80006c6:	2302      	movs	r3, #2
 80006c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80006ca:	2301      	movs	r3, #1
 80006cc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80006ce:	2308      	movs	r3, #8
 80006d0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80006d2:	2307      	movs	r3, #7
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80006de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80006e2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4618      	mov	r0, r3
 80006ea:	f004 fd09 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80006f4:	f000 fb9f 	bl	8000e36 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 80006fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fc:	4a15      	ldr	r2, [pc, #84]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 80006fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000702:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000704:	4b13      	ldr	r3, [pc, #76]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000708:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800070c:	613b      	str	r3, [r7, #16]
 800070e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000714:	4a0f      	ldr	r2, [pc, #60]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000716:	f043 0304 	orr.w	r3, r3, #4
 800071a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071c:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 800071e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000720:	f003 0304 	and.w	r3, r3, #4
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000728:	2303      	movs	r3, #3
 800072a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800072e:	230b      	movs	r3, #11
 8000730:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800073e:	4619      	mov	r1, r3
 8000740:	4805      	ldr	r0, [pc, #20]	@ (8000758 <HAL_ADC_MspInit+0xd0>)
 8000742:	f002 ffdf 	bl	8003704 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000746:	bf00      	nop
 8000748:	37b0      	adds	r7, #176	@ 0xb0
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	50040000 	.word	0x50040000
 8000754:	40021000 	.word	0x40021000
 8000758:	48000800 	.word	0x48000800

0800075c <percent_to_pwm>:
#include "tim.h"

#define PWM_MAX 1000

static uint32_t percent_to_pwm(uint8_t percent)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
    if (percent > 100)
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	2b64      	cmp	r3, #100	@ 0x64
 800076a:	d901      	bls.n	8000770 <percent_to_pwm+0x14>
        percent = 100;
 800076c:	2364      	movs	r3, #100	@ 0x64
 800076e:	71fb      	strb	r3, [r7, #7]

    return (percent * PWM_MAX) / 100;
 8000770:	79fa      	ldrb	r2, [r7, #7]
 8000772:	4613      	mov	r3, r2
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	005b      	lsls	r3, r3, #1
}
 800077a:	4618      	mov	r0, r3
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
	...

08000788 <rgb_apply_ui_color>:

void rgb_apply_ui_color(const ui_color_state_t *ui)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
    uint32_t r_pwm = percent_to_pwm(ui->r);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	785b      	ldrb	r3, [r3, #1]
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffe1 	bl	800075c <percent_to_pwm>
 800079a:	6178      	str	r0, [r7, #20]
    uint32_t g_pwm = percent_to_pwm(ui->g);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	789b      	ldrb	r3, [r3, #2]
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ffdb 	bl	800075c <percent_to_pwm>
 80007a6:	6138      	str	r0, [r7, #16]
    uint32_t b_pwm = percent_to_pwm(ui->b);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	78db      	ldrb	r3, [r3, #3]
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ffd5 	bl	800075c <percent_to_pwm>
 80007b2:	60f8      	str	r0, [r7, #12]

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, r_pwm);
 80007b4:	4b07      	ldr	r3, [pc, #28]	@ (80007d4 <rgb_apply_ui_color+0x4c>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	697a      	ldr	r2, [r7, #20]
 80007ba:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, g_pwm);
 80007bc:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <rgb_apply_ui_color+0x4c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, b_pwm);
 80007c4:	4b03      	ldr	r3, [pc, #12]	@ (80007d4 <rgb_apply_ui_color+0x4c>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	68fa      	ldr	r2, [r7, #12]
 80007ca:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80007cc:	bf00      	nop
 80007ce:	3718      	adds	r7, #24
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000558 	.word	0x20000558

080007d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	@ 0x28
 80007dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	f107 0314 	add.w	r3, r7, #20
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ee:	4b37      	ldr	r3, [pc, #220]	@ (80008cc <MX_GPIO_Init+0xf4>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f2:	4a36      	ldr	r2, [pc, #216]	@ (80008cc <MX_GPIO_Init+0xf4>)
 80007f4:	f043 0304 	orr.w	r3, r3, #4
 80007f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007fa:	4b34      	ldr	r3, [pc, #208]	@ (80008cc <MX_GPIO_Init+0xf4>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fe:	f003 0304 	and.w	r3, r3, #4
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000806:	4b31      	ldr	r3, [pc, #196]	@ (80008cc <MX_GPIO_Init+0xf4>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080a:	4a30      	ldr	r2, [pc, #192]	@ (80008cc <MX_GPIO_Init+0xf4>)
 800080c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000812:	4b2e      	ldr	r3, [pc, #184]	@ (80008cc <MX_GPIO_Init+0xf4>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	4b2b      	ldr	r3, [pc, #172]	@ (80008cc <MX_GPIO_Init+0xf4>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	4a2a      	ldr	r2, [pc, #168]	@ (80008cc <MX_GPIO_Init+0xf4>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800082a:	4b28      	ldr	r3, [pc, #160]	@ (80008cc <MX_GPIO_Init+0xf4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	4b25      	ldr	r3, [pc, #148]	@ (80008cc <MX_GPIO_Init+0xf4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	4a24      	ldr	r2, [pc, #144]	@ (80008cc <MX_GPIO_Init+0xf4>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000842:	4b22      	ldr	r3, [pc, #136]	@ (80008cc <MX_GPIO_Init+0xf4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	2120      	movs	r1, #32
 8000852:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000856:	f003 f8ff 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800085a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800085e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000860:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800086a:	f107 0314 	add.w	r3, r7, #20
 800086e:	4619      	mov	r1, r3
 8000870:	4817      	ldr	r0, [pc, #92]	@ (80008d0 <MX_GPIO_Init+0xf8>)
 8000872:	f002 ff47 	bl	8003704 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000876:	2320      	movs	r3, #32
 8000878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087a:	2301      	movs	r3, #1
 800087c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	4619      	mov	r1, r3
 800088c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000890:	f002 ff38 	bl	8003704 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 8000894:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800089a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ae:	f002 ff29 	bl	8003704 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2100      	movs	r1, #0
 80008b6:	2017      	movs	r0, #23
 80008b8:	f002 feed 	bl	8003696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008bc:	2017      	movs	r0, #23
 80008be:	f002 ff06 	bl	80036ce <HAL_NVIC_EnableIRQ>

}
 80008c2:	bf00      	nop
 80008c4:	3728      	adds	r7, #40	@ 0x28
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40021000 	.word	0x40021000
 80008d0:	48000800 	.word	0x48000800

080008d4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008da:	4a1c      	ldr	r2, [pc, #112]	@ (800094c <MX_I2C1_Init+0x78>)
 80008dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80008de:	4b1a      	ldr	r3, [pc, #104]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008e0:	4a1b      	ldr	r2, [pc, #108]	@ (8000950 <MX_I2C1_Init+0x7c>)
 80008e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008e4:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ea:	4b17      	ldr	r3, [pc, #92]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f0:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008f6:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008fc:	4b12      	ldr	r3, [pc, #72]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000902:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000908:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <MX_I2C1_Init+0x74>)
 800090a:	2200      	movs	r2, #0
 800090c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090e:	480e      	ldr	r0, [pc, #56]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000910:	f003 f8dd 	bl	8003ace <HAL_I2C_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800091a:	f000 fa8c 	bl	8000e36 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800091e:	2100      	movs	r1, #0
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000922:	f003 fcf1 	bl	8004308 <HAL_I2CEx_ConfigAnalogFilter>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800092c:	f000 fa83 	bl	8000e36 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000930:	2100      	movs	r1, #0
 8000932:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000934:	f003 fd33 	bl	800439e <HAL_I2CEx_ConfigDigitalFilter>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800093e:	f000 fa7a 	bl	8000e36 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	200000e0 	.word	0x200000e0
 800094c:	40005400 	.word	0x40005400
 8000950:	10d19ce4 	.word	0x10d19ce4

08000954 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b0ac      	sub	sp, #176	@ 0xb0
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800096c:	f107 0314 	add.w	r3, r7, #20
 8000970:	2288      	movs	r2, #136	@ 0x88
 8000972:	2100      	movs	r1, #0
 8000974:	4618      	mov	r0, r3
 8000976:	f006 fe6d 	bl	8007654 <memset>
  if(i2cHandle->Instance==I2C1)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4a21      	ldr	r2, [pc, #132]	@ (8000a04 <HAL_I2C_MspInit+0xb0>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d13a      	bne.n	80009fa <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000984:	2340      	movs	r3, #64	@ 0x40
 8000986:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000988:	2300      	movs	r3, #0
 800098a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	4618      	mov	r0, r3
 8000992:	f004 fbb5 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800099c:	f000 fa4b 	bl	8000e36 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a0:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <HAL_I2C_MspInit+0xb4>)
 80009a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a4:	4a18      	ldr	r2, [pc, #96]	@ (8000a08 <HAL_I2C_MspInit+0xb4>)
 80009a6:	f043 0302 	orr.w	r3, r3, #2
 80009aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ac:	4b16      	ldr	r3, [pc, #88]	@ (8000a08 <HAL_I2C_MspInit+0xb4>)
 80009ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009b8:	23c0      	movs	r3, #192	@ 0xc0
 80009ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009be:	2312      	movs	r3, #18
 80009c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ca:	2303      	movs	r3, #3
 80009cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009d0:	2304      	movs	r3, #4
 80009d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009da:	4619      	mov	r1, r3
 80009dc:	480b      	ldr	r0, [pc, #44]	@ (8000a0c <HAL_I2C_MspInit+0xb8>)
 80009de:	f002 fe91 	bl	8003704 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009e2:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <HAL_I2C_MspInit+0xb4>)
 80009e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e6:	4a08      	ldr	r2, [pc, #32]	@ (8000a08 <HAL_I2C_MspInit+0xb4>)
 80009e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ee:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <HAL_I2C_MspInit+0xb4>)
 80009f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80009fa:	bf00      	nop
 80009fc:	37b0      	adds	r7, #176	@ 0xb0
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40005400 	.word	0x40005400
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	48000400 	.word	0x48000400

08000a10 <adc_select_channel>:

#include "joystick.h"
#include "adc.h"

static void adc_select_channel(uint32_t channel)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b088      	sub	sp, #32
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000a18:	f107 0308 	add.w	r3, r7, #8
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
 8000a28:	615a      	str	r2, [r3, #20]
    sConfig.Channel = channel;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a2e:	2306      	movs	r3, #6
 8000a30:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000a32:	2305      	movs	r3, #5
 8000a34:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000a36:	f107 0308 	add.w	r3, r7, #8
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <adc_select_channel+0x3c>)
 8000a3e:	f001 fee5 	bl	800280c <HAL_ADC_ConfigChannel>
}
 8000a42:	bf00      	nop
 8000a44:	3720      	adds	r7, #32
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	2000007c 	.word	0x2000007c

08000a50 <joystick_read_raw>:

void joystick_read_raw(joystick_raw_t *joy)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
    adc_select_channel(ADC_CHANNEL_1);   // X
 8000a58:	4815      	ldr	r0, [pc, #84]	@ (8000ab0 <joystick_read_raw+0x60>)
 8000a5a:	f7ff ffd9 	bl	8000a10 <adc_select_channel>
    HAL_ADC_Start(&hadc1);
 8000a5e:	4815      	ldr	r0, [pc, #84]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000a60:	f001 fd00 	bl	8002464 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000a64:	210a      	movs	r1, #10
 8000a66:	4813      	ldr	r0, [pc, #76]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000a68:	f001 fdea 	bl	8002640 <HAL_ADC_PollForConversion>
    joy->x = HAL_ADC_GetValue(&hadc1);
 8000a6c:	4811      	ldr	r0, [pc, #68]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000a6e:	f001 febf 	bl	80027f0 <HAL_ADC_GetValue>
 8000a72:	4603      	mov	r3, r0
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);
 8000a7a:	480e      	ldr	r0, [pc, #56]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000a7c:	f001 fdac 	bl	80025d8 <HAL_ADC_Stop>

   // HAL_Delay(100);

    adc_select_channel(ADC_CHANNEL_2);   // Y
 8000a80:	480d      	ldr	r0, [pc, #52]	@ (8000ab8 <joystick_read_raw+0x68>)
 8000a82:	f7ff ffc5 	bl	8000a10 <adc_select_channel>
    HAL_ADC_Start(&hadc1);
 8000a86:	480b      	ldr	r0, [pc, #44]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000a88:	f001 fcec 	bl	8002464 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000a8c:	210a      	movs	r1, #10
 8000a8e:	4809      	ldr	r0, [pc, #36]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000a90:	f001 fdd6 	bl	8002640 <HAL_ADC_PollForConversion>
    joy->y = HAL_ADC_GetValue(&hadc1);
 8000a94:	4807      	ldr	r0, [pc, #28]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000a96:	f001 feab 	bl	80027f0 <HAL_ADC_GetValue>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	b29a      	uxth	r2, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	805a      	strh	r2, [r3, #2]
    HAL_ADC_Stop(&hadc1);
 8000aa2:	4804      	ldr	r0, [pc, #16]	@ (8000ab4 <joystick_read_raw+0x64>)
 8000aa4:	f001 fd98 	bl	80025d8 <HAL_ADC_Stop>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	04300002 	.word	0x04300002
 8000ab4:	2000007c 	.word	0x2000007c
 8000ab8:	08600004 	.word	0x08600004

08000abc <joystick_apply_deadzone>:
void joystick_apply_deadzone(
        uint16_t val,
        uint16_t center,
        uint16_t *out,
        uint8_t *in_deadzone)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60ba      	str	r2, [r7, #8]
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	81fb      	strh	r3, [r7, #14]
 8000aca:	460b      	mov	r3, r1
 8000acc:	81bb      	strh	r3, [r7, #12]
    if (val > center - JOY_DEADZONE &&
 8000ace:	89bb      	ldrh	r3, [r7, #12]
 8000ad0:	f1a3 0263 	sub.w	r2, r3, #99	@ 0x63
 8000ad4:	89fb      	ldrh	r3, [r7, #14]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	dc0c      	bgt.n	8000af4 <joystick_apply_deadzone+0x38>
        val < center + JOY_DEADZONE)
 8000ada:	89bb      	ldrh	r3, [r7, #12]
 8000adc:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 8000ae0:	89fb      	ldrh	r3, [r7, #14]
    if (val > center - JOY_DEADZONE &&
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	db06      	blt.n	8000af4 <joystick_apply_deadzone+0x38>
    {
        *out = 0;            // CENTER
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	801a      	strh	r2, [r3, #0]
        *in_deadzone = 1;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2201      	movs	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
    else // val > center + JOY_DEADZONE
    {
        *out = 2;            // RIGHT / DOWN
        *in_deadzone = 0;
    }
}
 8000af2:	e011      	b.n	8000b18 <joystick_apply_deadzone+0x5c>
    else if (val < center - JOY_DEADZONE)
 8000af4:	89fa      	ldrh	r2, [r7, #14]
 8000af6:	89bb      	ldrh	r3, [r7, #12]
 8000af8:	3b64      	subs	r3, #100	@ 0x64
 8000afa:	429a      	cmp	r2, r3
 8000afc:	da06      	bge.n	8000b0c <joystick_apply_deadzone+0x50>
        *out = 1;            // LEFT / UP
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	2201      	movs	r2, #1
 8000b02:	801a      	strh	r2, [r3, #0]
        *in_deadzone = 0;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	701a      	strb	r2, [r3, #0]
}
 8000b0a:	e005      	b.n	8000b18 <joystick_apply_deadzone+0x5c>
        *out = 2;            // RIGHT / DOWN
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	2202      	movs	r2, #2
 8000b10:	801a      	strh	r2, [r3, #0]
        *in_deadzone = 0;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	3714      	adds	r7, #20
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <joystick_get_event>:
joy_event joystick_get_event(
				uint16_t val_x,
				uint16_t center_x,
				uint16_t val_y,
				uint16_t center_y)
{
 8000b24:	b490      	push	{r4, r7}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4604      	mov	r4, r0
 8000b2c:	4608      	mov	r0, r1
 8000b2e:	4611      	mov	r1, r2
 8000b30:	461a      	mov	r2, r3
 8000b32:	4623      	mov	r3, r4
 8000b34:	80fb      	strh	r3, [r7, #6]
 8000b36:	4603      	mov	r3, r0
 8000b38:	80bb      	strh	r3, [r7, #4]
 8000b3a:	460b      	mov	r3, r1
 8000b3c:	807b      	strh	r3, [r7, #2]
 8000b3e:	4613      	mov	r3, r2
 8000b40:	803b      	strh	r3, [r7, #0]
  //  if (center_x && center_y)
  //      return JOY_EVT_NONE;

    if (val_x == 1 && !center_x && center_y)
 8000b42:	88fb      	ldrh	r3, [r7, #6]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d107      	bne.n	8000b58 <joystick_get_event+0x34>
 8000b48:	88bb      	ldrh	r3, [r7, #4]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d104      	bne.n	8000b58 <joystick_get_event+0x34>
 8000b4e:	883b      	ldrh	r3, [r7, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <joystick_get_event+0x34>
        return JOY_EVT_LEFT;
 8000b54:	2301      	movs	r3, #1
 8000b56:	e01b      	b.n	8000b90 <joystick_get_event+0x6c>

    if (val_x == 2 && (center_x==0) && (center_y==1))
 8000b58:	88fb      	ldrh	r3, [r7, #6]
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d107      	bne.n	8000b6e <joystick_get_event+0x4a>
 8000b5e:	88bb      	ldrh	r3, [r7, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d104      	bne.n	8000b6e <joystick_get_event+0x4a>
 8000b64:	883b      	ldrh	r3, [r7, #0]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d101      	bne.n	8000b6e <joystick_get_event+0x4a>
        return JOY_EVT_RIGHT;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	e010      	b.n	8000b90 <joystick_get_event+0x6c>

    if (val_y == 1 && !center_y)
 8000b6e:	887b      	ldrh	r3, [r7, #2]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d104      	bne.n	8000b7e <joystick_get_event+0x5a>
 8000b74:	883b      	ldrh	r3, [r7, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d101      	bne.n	8000b7e <joystick_get_event+0x5a>
        return JOY_EVT_UP;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	e008      	b.n	8000b90 <joystick_get_event+0x6c>

    if (val_y == 2 && !center_y)
 8000b7e:	887b      	ldrh	r3, [r7, #2]
 8000b80:	2b02      	cmp	r3, #2
 8000b82:	d104      	bne.n	8000b8e <joystick_get_event+0x6a>
 8000b84:	883b      	ldrh	r3, [r7, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d101      	bne.n	8000b8e <joystick_get_event+0x6a>
        return JOY_EVT_DOWN;
 8000b8a:	2304      	movs	r3, #4
 8000b8c:	e000      	b.n	8000b90 <joystick_get_event+0x6c>

    return JOY_EVT_NONE;
 8000b8e:	2300      	movs	r3, #0
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bc90      	pop	{r4, r7}
 8000b98:	4770      	bx	lr
	...

08000b9c <joy_event_to_str>:


const char* joy_event_to_str(joy_event evt)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
    switch (evt)
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	2b03      	cmp	r3, #3
 8000bac:	d812      	bhi.n	8000bd4 <joy_event_to_str+0x38>
 8000bae:	a201      	add	r2, pc, #4	@ (adr r2, 8000bb4 <joy_event_to_str+0x18>)
 8000bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb4:	08000bc5 	.word	0x08000bc5
 8000bb8:	08000bc9 	.word	0x08000bc9
 8000bbc:	08000bcd 	.word	0x08000bcd
 8000bc0:	08000bd1 	.word	0x08000bd1
    {
        case JOY_EVT_LEFT:  return "LEFT";
 8000bc4:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <joy_event_to_str+0x48>)
 8000bc6:	e006      	b.n	8000bd6 <joy_event_to_str+0x3a>
        case JOY_EVT_RIGHT: return "RIGHT";
 8000bc8:	4b07      	ldr	r3, [pc, #28]	@ (8000be8 <joy_event_to_str+0x4c>)
 8000bca:	e004      	b.n	8000bd6 <joy_event_to_str+0x3a>
        case JOY_EVT_UP:    return "UP";
 8000bcc:	4b07      	ldr	r3, [pc, #28]	@ (8000bec <joy_event_to_str+0x50>)
 8000bce:	e002      	b.n	8000bd6 <joy_event_to_str+0x3a>
        case JOY_EVT_DOWN:  return "DOWN";
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <joy_event_to_str+0x54>)
 8000bd2:	e000      	b.n	8000bd6 <joy_event_to_str+0x3a>
        default:            return "NONE";
 8000bd4:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <joy_event_to_str+0x58>)
    }
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	370c      	adds	r7, #12
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	08007f68 	.word	0x08007f68
 8000be8:	08007f70 	.word	0x08007f70
 8000bec:	08007f78 	.word	0x08007f78
 8000bf0:	08007f7c 	.word	0x08007f7c
 8000bf4:	08007f84 	.word	0x08007f84

08000bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bfe:	f001 f80f 	bl	8001c20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c02:	f000 f8c7 	bl	8000d94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c06:	f7ff fde7 	bl	80007d8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000c0a:	f000 fd0d 	bl	8001628 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000c0e:	f000 ff51 	bl	8001ab4 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000c12:	f000 fd97 	bl	8001744 <MX_TIM16_Init>
  MX_ADC1_Init();
 8000c16:	f7ff fcc1 	bl	800059c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000c1a:	f7ff fe5b 	bl	80008d4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4850      	ldr	r0, [pc, #320]	@ (8000d64 <main+0x16c>)
 8000c22:	f004 ffe1 	bl	8005be8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000c26:	2104      	movs	r1, #4
 8000c28:	484e      	ldr	r0, [pc, #312]	@ (8000d64 <main+0x16c>)
 8000c2a:	f004 ffdd 	bl	8005be8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000c2e:	2108      	movs	r1, #8
 8000c30:	484c      	ldr	r0, [pc, #304]	@ (8000d64 <main+0x16c>)
 8000c32:	f004 ffd9 	bl	8005be8 <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 500);
 8000c36:	4b4b      	ldr	r3, [pc, #300]	@ (8000d64 <main+0x16c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c3e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 500);
 8000c40:	4b48      	ldr	r3, [pc, #288]	@ (8000d64 <main+0x16c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c48:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8000c4a:	4b46      	ldr	r3, [pc, #280]	@ (8000d64 <main+0x16c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c52:	63da      	str	r2, [r3, #60]	@ 0x3c

  ssd1306_Init();
 8000c54:	f000 fa44 	bl	80010e0 <ssd1306_Init>
  ssd1306_Fill(Black);
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f000 faab 	bl	80011b4 <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2000      	movs	r0, #0
 8000c62:	f000 fbf3 	bl	800144c <ssd1306_SetCursor>
  ssd1306_WriteString("Hello STM32", Font_6x8, White);
 8000c66:	4b40      	ldr	r3, [pc, #256]	@ (8000d68 <main+0x170>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	9200      	str	r2, [sp, #0]
 8000c6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c6e:	483f      	ldr	r0, [pc, #252]	@ (8000d6c <main+0x174>)
 8000c70:	f000 fbc6 	bl	8001400 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8000c74:	f000 fab6 	bl	80011e4 <ssd1306_UpdateScreen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  joy_center.x = 1971;
 8000c78:	4b3d      	ldr	r3, [pc, #244]	@ (8000d70 <main+0x178>)
 8000c7a:	f240 72b3 	movw	r2, #1971	@ 0x7b3
 8000c7e:	801a      	strh	r2, [r3, #0]
	  joy_center.y = 3020;
 8000c80:	4b3b      	ldr	r3, [pc, #236]	@ (8000d70 <main+0x178>)
 8000c82:	f640 32cc 	movw	r2, #3020	@ 0xbcc
 8000c86:	805a      	strh	r2, [r3, #2]

	  joystick_read_raw(&joy_raw);
 8000c88:	483a      	ldr	r0, [pc, #232]	@ (8000d74 <main+0x17c>)
 8000c8a:	f7ff fee1 	bl	8000a50 <joystick_read_raw>

	  joystick_apply_deadzone(
	      joy_raw.x, joy_center.x,
 8000c8e:	4b39      	ldr	r3, [pc, #228]	@ (8000d74 <main+0x17c>)
 8000c90:	881b      	ldrh	r3, [r3, #0]
	  joystick_apply_deadzone(
 8000c92:	4618      	mov	r0, r3
	      joy_raw.x, joy_center.x,
 8000c94:	4b36      	ldr	r3, [pc, #216]	@ (8000d70 <main+0x178>)
 8000c96:	881b      	ldrh	r3, [r3, #0]
	  joystick_apply_deadzone(
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4b37      	ldr	r3, [pc, #220]	@ (8000d78 <main+0x180>)
 8000c9c:	4a37      	ldr	r2, [pc, #220]	@ (8000d7c <main+0x184>)
 8000c9e:	f7ff ff0d 	bl	8000abc <joystick_apply_deadzone>
	      &axis_value_x.axis_val,
	      &axis_value_x.center_position);

	  joystick_apply_deadzone(
	      joy_raw.y, joy_center.y,
 8000ca2:	4b34      	ldr	r3, [pc, #208]	@ (8000d74 <main+0x17c>)
 8000ca4:	885b      	ldrh	r3, [r3, #2]
	  joystick_apply_deadzone(
 8000ca6:	4618      	mov	r0, r3
	      joy_raw.y, joy_center.y,
 8000ca8:	4b31      	ldr	r3, [pc, #196]	@ (8000d70 <main+0x178>)
 8000caa:	885b      	ldrh	r3, [r3, #2]
	  joystick_apply_deadzone(
 8000cac:	4619      	mov	r1, r3
 8000cae:	4b34      	ldr	r3, [pc, #208]	@ (8000d80 <main+0x188>)
 8000cb0:	4a34      	ldr	r2, [pc, #208]	@ (8000d84 <main+0x18c>)
 8000cb2:	f7ff ff03 	bl	8000abc <joystick_apply_deadzone>
	      &axis_value_y.axis_val,
	      &axis_value_y.center_position);

	  joy_event evt = joystick_get_event(
	      axis_value_x.axis_val,
 8000cb6:	4b31      	ldr	r3, [pc, #196]	@ (8000d7c <main+0x184>)
 8000cb8:	881b      	ldrh	r3, [r3, #0]
	  joy_event evt = joystick_get_event(
 8000cba:	4618      	mov	r0, r3
	      axis_value_x.center_position,
 8000cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d7c <main+0x184>)
 8000cbe:	885b      	ldrh	r3, [r3, #2]
	  joy_event evt = joystick_get_event(
 8000cc0:	4619      	mov	r1, r3
	      axis_value_y.axis_val,
 8000cc2:	4b30      	ldr	r3, [pc, #192]	@ (8000d84 <main+0x18c>)
 8000cc4:	881b      	ldrh	r3, [r3, #0]
	  joy_event evt = joystick_get_event(
 8000cc6:	461a      	mov	r2, r3
	      axis_value_y.center_position);
 8000cc8:	4b2e      	ldr	r3, [pc, #184]	@ (8000d84 <main+0x18c>)
 8000cca:	885b      	ldrh	r3, [r3, #2]
	  joy_event evt = joystick_get_event(
 8000ccc:	f7ff ff2a 	bl	8000b24 <joystick_get_event>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	71fb      	strb	r3, [r7, #7]

	  now = HAL_GetTick();
 8000cd4:	f001 f814 	bl	8001d00 <HAL_GetTick>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	4a2b      	ldr	r2, [pc, #172]	@ (8000d88 <main+0x190>)
 8000cdc:	6013      	str	r3, [r2, #0]


	  ui_handle_navigation(&ui_color, evt, HAL_GetTick());
 8000cde:	f001 f80f 	bl	8001d00 <HAL_GetTick>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4828      	ldr	r0, [pc, #160]	@ (8000d8c <main+0x194>)
 8000cea:	f000 fe1b 	bl	8001924 <ui_handle_navigation>
	  ui_handle_value(&ui_color, evt);
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4826      	ldr	r0, [pc, #152]	@ (8000d8c <main+0x194>)
 8000cf4:	f000 fe72 	bl	80019dc <ui_handle_value>

	  ui_process_joystick(&ui_color, evt, now);
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	4a23      	ldr	r2, [pc, #140]	@ (8000d88 <main+0x190>)
 8000cfc:	6812      	ldr	r2, [r2, #0]
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4822      	ldr	r0, [pc, #136]	@ (8000d8c <main+0x194>)
 8000d02:	f000 fdcd 	bl	80018a0 <ui_process_joystick>

	  rgb_apply_ui_color(&ui_color);
 8000d06:	4821      	ldr	r0, [pc, #132]	@ (8000d8c <main+0x194>)
 8000d08:	f7ff fd3e 	bl	8000788 <rgb_apply_ui_color>

	  static uint32_t last_oled = 0;

	  if (HAL_GetTick() - last_oled >= 50)   // 20 FPS
 8000d0c:	f000 fff8 	bl	8001d00 <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	4b1f      	ldr	r3, [pc, #124]	@ (8000d90 <main+0x198>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	2b31      	cmp	r3, #49	@ 0x31
 8000d1a:	d9ad      	bls.n	8000c78 <main+0x80>
	  {
		  last_oled = HAL_GetTick();
 8000d1c:	f000 fff0 	bl	8001d00 <HAL_GetTick>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4a1b      	ldr	r2, [pc, #108]	@ (8000d90 <main+0x198>)
 8000d24:	6013      	str	r3, [r2, #0]

	  oled_clear();
 8000d26:	f000 f88c 	bl	8000e42 <oled_clear>
	  oled_draw_raw(joy_raw.x, joy_raw.y);
 8000d2a:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <main+0x17c>)
 8000d2c:	881b      	ldrh	r3, [r3, #0]
 8000d2e:	4a11      	ldr	r2, [pc, #68]	@ (8000d74 <main+0x17c>)
 8000d30:	8852      	ldrh	r2, [r2, #2]
 8000d32:	4611      	mov	r1, r2
 8000d34:	4618      	mov	r0, r3
 8000d36:	f000 f88b 	bl	8000e50 <oled_draw_raw>
	  oled_draw_axis(axis_value_x.axis_val, axis_value_y.axis_val);
 8000d3a:	4b10      	ldr	r3, [pc, #64]	@ (8000d7c <main+0x184>)
 8000d3c:	881b      	ldrh	r3, [r3, #0]
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	4a10      	ldr	r2, [pc, #64]	@ (8000d84 <main+0x18c>)
 8000d42:	8812      	ldrh	r2, [r2, #0]
 8000d44:	b2d2      	uxtb	r2, r2
 8000d46:	4611      	mov	r1, r2
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 f8a7 	bl	8000e9c <oled_draw_axis>
	  oled_draw_event(evt);
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f000 f8c9 	bl	8000ee8 <oled_draw_event>
	  oled_draw_color_menu(&ui_color);
 8000d56:	480d      	ldr	r0, [pc, #52]	@ (8000d8c <main+0x194>)
 8000d58:	f000 f8e2 	bl	8000f20 <oled_draw_color_menu>
	  ssd1306_UpdateScreen();
 8000d5c:	f000 fa42 	bl	80011e4 <ssd1306_UpdateScreen>
  {
 8000d60:	e78a      	b.n	8000c78 <main+0x80>
 8000d62:	bf00      	nop
 8000d64:	20000558 	.word	0x20000558
 8000d68:	080085d0 	.word	0x080085d0
 8000d6c:	08007f8c 	.word	0x08007f8c
 8000d70:	2000013c 	.word	0x2000013c
 8000d74:	20000138 	.word	0x20000138
 8000d78:	20000142 	.word	0x20000142
 8000d7c:	20000140 	.word	0x20000140
 8000d80:	20000146 	.word	0x20000146
 8000d84:	20000144 	.word	0x20000144
 8000d88:	20000134 	.word	0x20000134
 8000d8c:	20000000 	.word	0x20000000
 8000d90:	20000148 	.word	0x20000148

08000d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b096      	sub	sp, #88	@ 0x58
 8000d98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	2244      	movs	r2, #68	@ 0x44
 8000da0:	2100      	movs	r1, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f006 fc56 	bl	8007654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da8:	463b      	mov	r3, r7
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
 8000db4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000db6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dba:	f003 fb4b 	bl	8004454 <HAL_PWREx_ControlVoltageScaling>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000dc4:	f000 f837 	bl	8000e36 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dcc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dd2:	2310      	movs	r3, #16
 8000dd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dde:	2301      	movs	r3, #1
 8000de0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000de2:	230a      	movs	r3, #10
 8000de4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000de6:	2307      	movs	r3, #7
 8000de8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dea:	2302      	movs	r3, #2
 8000dec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000dee:	2302      	movs	r3, #2
 8000df0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df2:	f107 0314 	add.w	r3, r7, #20
 8000df6:	4618      	mov	r0, r3
 8000df8:	f003 fb82 	bl	8004500 <HAL_RCC_OscConfig>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e02:	f000 f818 	bl	8000e36 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e06:	230f      	movs	r3, #15
 8000e08:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	2104      	movs	r1, #4
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f003 ff4a 	bl	8004cb8 <HAL_RCC_ClockConfig>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e2a:	f000 f804 	bl	8000e36 <Error_Handler>
  }
}
 8000e2e:	bf00      	nop
 8000e30:	3758      	adds	r7, #88	@ 0x58
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3a:	b672      	cpsid	i
}
 8000e3c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e3e:	bf00      	nop
 8000e40:	e7fd      	b.n	8000e3e <Error_Handler+0x8>

08000e42 <oled_clear>:
    ssd1306_Fill(Black);
    ssd1306_UpdateScreen();
}

void oled_clear(void)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8000e46:	2000      	movs	r0, #0
 8000e48:	f000 f9b4 	bl	80011b4 <ssd1306_Fill>
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <oled_draw_raw>:

void oled_draw_raw(uint16_t x, uint16_t y)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b08c      	sub	sp, #48	@ 0x30
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	4603      	mov	r3, r0
 8000e58:	460a      	mov	r2, r1
 8000e5a:	80fb      	strh	r3, [r7, #6]
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	80bb      	strh	r3, [r7, #4]
    char buf[32];

    ssd1306_SetCursor(0, 0);
 8000e60:	2100      	movs	r1, #0
 8000e62:	2000      	movs	r0, #0
 8000e64:	f000 faf2 	bl	800144c <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf),
 8000e68:	88fa      	ldrh	r2, [r7, #6]
 8000e6a:	88bb      	ldrh	r3, [r7, #4]
 8000e6c:	f107 0008 	add.w	r0, r7, #8
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	4613      	mov	r3, r2
 8000e74:	4a07      	ldr	r2, [pc, #28]	@ (8000e94 <oled_draw_raw+0x44>)
 8000e76:	2120      	movs	r1, #32
 8000e78:	f006 fbb6 	bl	80075e8 <sniprintf>
             "RAW X:%4u Y:%4u",
             x, y);
    ssd1306_WriteString(buf, Font_6x8, White);
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <oled_draw_raw+0x48>)
 8000e7e:	f107 0008 	add.w	r0, r7, #8
 8000e82:	2201      	movs	r2, #1
 8000e84:	9200      	str	r2, [sp, #0]
 8000e86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e88:	f000 faba 	bl	8001400 <ssd1306_WriteString>
}
 8000e8c:	bf00      	nop
 8000e8e:	3728      	adds	r7, #40	@ 0x28
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	08007f98 	.word	0x08007f98
 8000e98:	080085d0 	.word	0x080085d0

08000e9c <oled_draw_axis>:

void oled_draw_axis(uint8_t x, uint8_t y)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08c      	sub	sp, #48	@ 0x30
 8000ea0:	af02      	add	r7, sp, #8
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	460a      	mov	r2, r1
 8000ea6:	71fb      	strb	r3, [r7, #7]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	71bb      	strb	r3, [r7, #6]
    char buf[32];

    ssd1306_SetCursor(0, 8);
 8000eac:	2108      	movs	r1, #8
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f000 facc 	bl	800144c <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf),
 8000eb4:	79fa      	ldrb	r2, [r7, #7]
 8000eb6:	79bb      	ldrb	r3, [r7, #6]
 8000eb8:	f107 0008 	add.w	r0, r7, #8
 8000ebc:	9300      	str	r3, [sp, #0]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	4a07      	ldr	r2, [pc, #28]	@ (8000ee0 <oled_draw_axis+0x44>)
 8000ec2:	2120      	movs	r1, #32
 8000ec4:	f006 fb90 	bl	80075e8 <sniprintf>
             "AXIS X:%u Y:%u",
             x, y);
    ssd1306_WriteString(buf, Font_6x8, White);
 8000ec8:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <oled_draw_axis+0x48>)
 8000eca:	f107 0008 	add.w	r0, r7, #8
 8000ece:	2201      	movs	r2, #1
 8000ed0:	9200      	str	r2, [sp, #0]
 8000ed2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ed4:	f000 fa94 	bl	8001400 <ssd1306_WriteString>
}
 8000ed8:	bf00      	nop
 8000eda:	3728      	adds	r7, #40	@ 0x28
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	08007fa8 	.word	0x08007fa8
 8000ee4:	080085d0 	.word	0x080085d0

08000ee8 <oled_draw_event>:

void oled_draw_event(joy_event evt)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af02      	add	r7, sp, #8
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
    ssd1306_SetCursor(0, 16);
 8000ef2:	2110      	movs	r1, #16
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f000 faa9 	bl	800144c <ssd1306_SetCursor>
    ssd1306_WriteString(
        joy_event_to_str(evt),
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fe4d 	bl	8000b9c <joy_event_to_str>
 8000f02:	4603      	mov	r3, r0
    ssd1306_WriteString(
 8000f04:	4618      	mov	r0, r3
 8000f06:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <oled_draw_event+0x34>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	9200      	str	r2, [sp, #0]
 8000f0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f0e:	f000 fa77 	bl	8001400 <ssd1306_WriteString>
        Font_6x8,
        White);

   // ssd1306_UpdateScreen();
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	080085d0 	.word	0x080085d0

08000f20 <oled_draw_color_menu>:




void oled_draw_color_menu(const ui_color_state_t *ui)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b088      	sub	sp, #32
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	6078      	str	r0, [r7, #4]
    char buf[16];

    /* --- R --- */
    ssd1306_SetCursor(0, 24);
 8000f28:	2118      	movs	r1, #24
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 fa8e 	bl	800144c <ssd1306_SetCursor>
    ssd1306_WriteString("R", Font_6x8, White);
 8000f30:	4b46      	ldr	r3, [pc, #280]	@ (800104c <oled_draw_color_menu+0x12c>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	9200      	str	r2, [sp, #0]
 8000f36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f38:	4845      	ldr	r0, [pc, #276]	@ (8001050 <oled_draw_color_menu+0x130>)
 8000f3a:	f000 fa61 	bl	8001400 <ssd1306_WriteString>

    ssd1306_SetCursor(100, 24);
 8000f3e:	2118      	movs	r1, #24
 8000f40:	2064      	movs	r0, #100	@ 0x64
 8000f42:	f000 fa83 	bl	800144c <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf), "%3u%%", ui->r);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	785b      	ldrb	r3, [r3, #1]
 8000f4a:	f107 0008 	add.w	r0, r7, #8
 8000f4e:	4a41      	ldr	r2, [pc, #260]	@ (8001054 <oled_draw_color_menu+0x134>)
 8000f50:	2110      	movs	r1, #16
 8000f52:	f006 fb49 	bl	80075e8 <sniprintf>
    ssd1306_WriteString(buf, Font_6x8, White);
 8000f56:	4b3d      	ldr	r3, [pc, #244]	@ (800104c <oled_draw_color_menu+0x12c>)
 8000f58:	f107 0008 	add.w	r0, r7, #8
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	9200      	str	r2, [sp, #0]
 8000f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f62:	f000 fa4d 	bl	8001400 <ssd1306_WriteString>

    /* --- G --- */
    ssd1306_SetCursor(0, 32);
 8000f66:	2120      	movs	r1, #32
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f000 fa6f 	bl	800144c <ssd1306_SetCursor>
    ssd1306_WriteString("G", Font_6x8, White);
 8000f6e:	4b37      	ldr	r3, [pc, #220]	@ (800104c <oled_draw_color_menu+0x12c>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	9200      	str	r2, [sp, #0]
 8000f74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f76:	4838      	ldr	r0, [pc, #224]	@ (8001058 <oled_draw_color_menu+0x138>)
 8000f78:	f000 fa42 	bl	8001400 <ssd1306_WriteString>

    ssd1306_SetCursor(100, 32);
 8000f7c:	2120      	movs	r1, #32
 8000f7e:	2064      	movs	r0, #100	@ 0x64
 8000f80:	f000 fa64 	bl	800144c <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf), "%3u%%", ui->g);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	789b      	ldrb	r3, [r3, #2]
 8000f88:	f107 0008 	add.w	r0, r7, #8
 8000f8c:	4a31      	ldr	r2, [pc, #196]	@ (8001054 <oled_draw_color_menu+0x134>)
 8000f8e:	2110      	movs	r1, #16
 8000f90:	f006 fb2a 	bl	80075e8 <sniprintf>
    ssd1306_WriteString(buf, Font_6x8, White);
 8000f94:	4b2d      	ldr	r3, [pc, #180]	@ (800104c <oled_draw_color_menu+0x12c>)
 8000f96:	f107 0008 	add.w	r0, r7, #8
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	9200      	str	r2, [sp, #0]
 8000f9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa0:	f000 fa2e 	bl	8001400 <ssd1306_WriteString>

    /* --- B --- */
    ssd1306_SetCursor(0, 40);
 8000fa4:	2128      	movs	r1, #40	@ 0x28
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 fa50 	bl	800144c <ssd1306_SetCursor>
    ssd1306_WriteString("B", Font_6x8, White);
 8000fac:	4b27      	ldr	r3, [pc, #156]	@ (800104c <oled_draw_color_menu+0x12c>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	9200      	str	r2, [sp, #0]
 8000fb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fb4:	4829      	ldr	r0, [pc, #164]	@ (800105c <oled_draw_color_menu+0x13c>)
 8000fb6:	f000 fa23 	bl	8001400 <ssd1306_WriteString>

    ssd1306_SetCursor(100, 40);
 8000fba:	2128      	movs	r1, #40	@ 0x28
 8000fbc:	2064      	movs	r0, #100	@ 0x64
 8000fbe:	f000 fa45 	bl	800144c <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf), "%3u%%", ui->b);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	78db      	ldrb	r3, [r3, #3]
 8000fc6:	f107 0008 	add.w	r0, r7, #8
 8000fca:	4a22      	ldr	r2, [pc, #136]	@ (8001054 <oled_draw_color_menu+0x134>)
 8000fcc:	2110      	movs	r1, #16
 8000fce:	f006 fb0b 	bl	80075e8 <sniprintf>
    ssd1306_WriteString(buf, Font_6x8, White);
 8000fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800104c <oled_draw_color_menu+0x12c>)
 8000fd4:	f107 0008 	add.w	r0, r7, #8
 8000fd8:	2201      	movs	r2, #1
 8000fda:	9200      	str	r2, [sp, #0]
 8000fdc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fde:	f000 fa0f 	bl	8001400 <ssd1306_WriteString>

    /* --- Aktywny kolor --- */
    switch (ui->selected)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	d01e      	beq.n	8001028 <oled_draw_color_menu+0x108>
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	dc28      	bgt.n	8001040 <oled_draw_color_menu+0x120>
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d002      	beq.n	8000ff8 <oled_draw_color_menu+0xd8>
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d00c      	beq.n	8001010 <oled_draw_color_menu+0xf0>
            ssd1306_SetCursor(48, 40);
            ssd1306_WriteString("BLUE", Font_6x8, White);
            break;

        default:
            break;
 8000ff6:	e023      	b.n	8001040 <oled_draw_color_menu+0x120>
            ssd1306_SetCursor(48, 24);
 8000ff8:	2118      	movs	r1, #24
 8000ffa:	2030      	movs	r0, #48	@ 0x30
 8000ffc:	f000 fa26 	bl	800144c <ssd1306_SetCursor>
            ssd1306_WriteString("RED", Font_6x8, White);
 8001000:	4b12      	ldr	r3, [pc, #72]	@ (800104c <oled_draw_color_menu+0x12c>)
 8001002:	2201      	movs	r2, #1
 8001004:	9200      	str	r2, [sp, #0]
 8001006:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001008:	4815      	ldr	r0, [pc, #84]	@ (8001060 <oled_draw_color_menu+0x140>)
 800100a:	f000 f9f9 	bl	8001400 <ssd1306_WriteString>
            break;
 800100e:	e018      	b.n	8001042 <oled_draw_color_menu+0x122>
            ssd1306_SetCursor(48, 32);
 8001010:	2120      	movs	r1, #32
 8001012:	2030      	movs	r0, #48	@ 0x30
 8001014:	f000 fa1a 	bl	800144c <ssd1306_SetCursor>
            ssd1306_WriteString("GREEN", Font_6x8, White);
 8001018:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <oled_draw_color_menu+0x12c>)
 800101a:	2201      	movs	r2, #1
 800101c:	9200      	str	r2, [sp, #0]
 800101e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001020:	4810      	ldr	r0, [pc, #64]	@ (8001064 <oled_draw_color_menu+0x144>)
 8001022:	f000 f9ed 	bl	8001400 <ssd1306_WriteString>
            break;
 8001026:	e00c      	b.n	8001042 <oled_draw_color_menu+0x122>
            ssd1306_SetCursor(48, 40);
 8001028:	2128      	movs	r1, #40	@ 0x28
 800102a:	2030      	movs	r0, #48	@ 0x30
 800102c:	f000 fa0e 	bl	800144c <ssd1306_SetCursor>
            ssd1306_WriteString("BLUE", Font_6x8, White);
 8001030:	4b06      	ldr	r3, [pc, #24]	@ (800104c <oled_draw_color_menu+0x12c>)
 8001032:	2201      	movs	r2, #1
 8001034:	9200      	str	r2, [sp, #0]
 8001036:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001038:	480b      	ldr	r0, [pc, #44]	@ (8001068 <oled_draw_color_menu+0x148>)
 800103a:	f000 f9e1 	bl	8001400 <ssd1306_WriteString>
            break;
 800103e:	e000      	b.n	8001042 <oled_draw_color_menu+0x122>
            break;
 8001040:	bf00      	nop
    }
}
 8001042:	bf00      	nop
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	080085d0 	.word	0x080085d0
 8001050:	08007fb8 	.word	0x08007fb8
 8001054:	08007fbc 	.word	0x08007fbc
 8001058:	08007fc4 	.word	0x08007fc4
 800105c:	08007fc8 	.word	0x08007fc8
 8001060:	08007fcc 	.word	0x08007fcc
 8001064:	08007fd0 	.word	0x08007fd0
 8001068:	08007fd8 	.word	0x08007fd8

0800106c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
	...

0800107c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af04      	add	r7, sp, #16
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001086:	f04f 33ff 	mov.w	r3, #4294967295
 800108a:	9302      	str	r3, [sp, #8]
 800108c:	2301      	movs	r3, #1
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	1dfb      	adds	r3, r7, #7
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2301      	movs	r3, #1
 8001096:	2200      	movs	r2, #0
 8001098:	2178      	movs	r1, #120	@ 0x78
 800109a:	4803      	ldr	r0, [pc, #12]	@ (80010a8 <ssd1306_WriteCommand+0x2c>)
 800109c:	f002 fdb2 	bl	8003c04 <HAL_I2C_Mem_Write>
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200000e0 	.word	0x200000e0

080010ac <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af04      	add	r7, sp, #16
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	f04f 32ff 	mov.w	r2, #4294967295
 80010be:	9202      	str	r2, [sp, #8]
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2301      	movs	r3, #1
 80010c8:	2240      	movs	r2, #64	@ 0x40
 80010ca:	2178      	movs	r1, #120	@ 0x78
 80010cc:	4803      	ldr	r0, [pc, #12]	@ (80010dc <ssd1306_WriteData+0x30>)
 80010ce:	f002 fd99 	bl	8003c04 <HAL_I2C_Mem_Write>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200000e0 	.word	0x200000e0

080010e0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80010e4:	f7ff ffc2 	bl	800106c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80010e8:	2064      	movs	r0, #100	@ 0x64
 80010ea:	f000 fe15 	bl	8001d18 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80010ee:	2000      	movs	r0, #0
 80010f0:	f000 f9d8 	bl	80014a4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80010f4:	2020      	movs	r0, #32
 80010f6:	f7ff ffc1 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80010fa:	2000      	movs	r0, #0
 80010fc:	f7ff ffbe 	bl	800107c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001100:	20b0      	movs	r0, #176	@ 0xb0
 8001102:	f7ff ffbb 	bl	800107c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001106:	20c8      	movs	r0, #200	@ 0xc8
 8001108:	f7ff ffb8 	bl	800107c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800110c:	2000      	movs	r0, #0
 800110e:	f7ff ffb5 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001112:	2010      	movs	r0, #16
 8001114:	f7ff ffb2 	bl	800107c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001118:	2040      	movs	r0, #64	@ 0x40
 800111a:	f7ff ffaf 	bl	800107c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800111e:	20ff      	movs	r0, #255	@ 0xff
 8001120:	f000 f9ac 	bl	800147c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001124:	20a1      	movs	r0, #161	@ 0xa1
 8001126:	f7ff ffa9 	bl	800107c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800112a:	20a6      	movs	r0, #166	@ 0xa6
 800112c:	f7ff ffa6 	bl	800107c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001130:	20a8      	movs	r0, #168	@ 0xa8
 8001132:	f7ff ffa3 	bl	800107c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001136:	203f      	movs	r0, #63	@ 0x3f
 8001138:	f7ff ffa0 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800113c:	20a4      	movs	r0, #164	@ 0xa4
 800113e:	f7ff ff9d 	bl	800107c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001142:	20d3      	movs	r0, #211	@ 0xd3
 8001144:	f7ff ff9a 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff ff97 	bl	800107c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800114e:	20d5      	movs	r0, #213	@ 0xd5
 8001150:	f7ff ff94 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001154:	20f0      	movs	r0, #240	@ 0xf0
 8001156:	f7ff ff91 	bl	800107c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800115a:	20d9      	movs	r0, #217	@ 0xd9
 800115c:	f7ff ff8e 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001160:	2022      	movs	r0, #34	@ 0x22
 8001162:	f7ff ff8b 	bl	800107c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001166:	20da      	movs	r0, #218	@ 0xda
 8001168:	f7ff ff88 	bl	800107c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800116c:	2012      	movs	r0, #18
 800116e:	f7ff ff85 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001172:	20db      	movs	r0, #219	@ 0xdb
 8001174:	f7ff ff82 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001178:	2020      	movs	r0, #32
 800117a:	f7ff ff7f 	bl	800107c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800117e:	208d      	movs	r0, #141	@ 0x8d
 8001180:	f7ff ff7c 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001184:	2014      	movs	r0, #20
 8001186:	f7ff ff79 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800118a:	2001      	movs	r0, #1
 800118c:	f000 f98a 	bl	80014a4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001190:	2000      	movs	r0, #0
 8001192:	f000 f80f 	bl	80011b4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001196:	f000 f825 	bl	80011e4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800119a:	4b05      	ldr	r3, [pc, #20]	@ (80011b0 <ssd1306_Init+0xd0>)
 800119c:	2200      	movs	r2, #0
 800119e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80011a0:	4b03      	ldr	r3, [pc, #12]	@ (80011b0 <ssd1306_Init+0xd0>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80011a6:	4b02      	ldr	r3, [pc, #8]	@ (80011b0 <ssd1306_Init+0xd0>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	711a      	strb	r2, [r3, #4]
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	2000054c 	.word	0x2000054c

080011b4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <ssd1306_Fill+0x14>
 80011c4:	2300      	movs	r3, #0
 80011c6:	e000      	b.n	80011ca <ssd1306_Fill+0x16>
 80011c8:	23ff      	movs	r3, #255	@ 0xff
 80011ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ce:	4619      	mov	r1, r3
 80011d0:	4803      	ldr	r0, [pc, #12]	@ (80011e0 <ssd1306_Fill+0x2c>)
 80011d2:	f006 fa3f 	bl	8007654 <memset>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	2000014c 	.word	0x2000014c

080011e4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80011ea:	2300      	movs	r3, #0
 80011ec:	71fb      	strb	r3, [r7, #7]
 80011ee:	e016      	b.n	800121e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	3b50      	subs	r3, #80	@ 0x50
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff40 	bl	800107c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80011fc:	2000      	movs	r0, #0
 80011fe:	f7ff ff3d 	bl	800107c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001202:	2010      	movs	r0, #16
 8001204:	f7ff ff3a 	bl	800107c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	01db      	lsls	r3, r3, #7
 800120c:	4a08      	ldr	r2, [pc, #32]	@ (8001230 <ssd1306_UpdateScreen+0x4c>)
 800120e:	4413      	add	r3, r2
 8001210:	2180      	movs	r1, #128	@ 0x80
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff ff4a 	bl	80010ac <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	3301      	adds	r3, #1
 800121c:	71fb      	strb	r3, [r7, #7]
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b07      	cmp	r3, #7
 8001222:	d9e5      	bls.n	80011f0 <ssd1306_UpdateScreen+0xc>
    }
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	2000014c 	.word	0x2000014c

08001234 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
 800123e:	460b      	mov	r3, r1
 8001240:	71bb      	strb	r3, [r7, #6]
 8001242:	4613      	mov	r3, r2
 8001244:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	2b00      	cmp	r3, #0
 800124c:	db3d      	blt.n	80012ca <ssd1306_DrawPixel+0x96>
 800124e:	79bb      	ldrb	r3, [r7, #6]
 8001250:	2b3f      	cmp	r3, #63	@ 0x3f
 8001252:	d83a      	bhi.n	80012ca <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001254:	797b      	ldrb	r3, [r7, #5]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d11a      	bne.n	8001290 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800125a:	79fa      	ldrb	r2, [r7, #7]
 800125c:	79bb      	ldrb	r3, [r7, #6]
 800125e:	08db      	lsrs	r3, r3, #3
 8001260:	b2d8      	uxtb	r0, r3
 8001262:	4603      	mov	r3, r0
 8001264:	01db      	lsls	r3, r3, #7
 8001266:	4413      	add	r3, r2
 8001268:	4a1b      	ldr	r2, [pc, #108]	@ (80012d8 <ssd1306_DrawPixel+0xa4>)
 800126a:	5cd3      	ldrb	r3, [r2, r3]
 800126c:	b25a      	sxtb	r2, r3
 800126e:	79bb      	ldrb	r3, [r7, #6]
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	2101      	movs	r1, #1
 8001276:	fa01 f303 	lsl.w	r3, r1, r3
 800127a:	b25b      	sxtb	r3, r3
 800127c:	4313      	orrs	r3, r2
 800127e:	b259      	sxtb	r1, r3
 8001280:	79fa      	ldrb	r2, [r7, #7]
 8001282:	4603      	mov	r3, r0
 8001284:	01db      	lsls	r3, r3, #7
 8001286:	4413      	add	r3, r2
 8001288:	b2c9      	uxtb	r1, r1
 800128a:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <ssd1306_DrawPixel+0xa4>)
 800128c:	54d1      	strb	r1, [r2, r3]
 800128e:	e01d      	b.n	80012cc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001290:	79fa      	ldrb	r2, [r7, #7]
 8001292:	79bb      	ldrb	r3, [r7, #6]
 8001294:	08db      	lsrs	r3, r3, #3
 8001296:	b2d8      	uxtb	r0, r3
 8001298:	4603      	mov	r3, r0
 800129a:	01db      	lsls	r3, r3, #7
 800129c:	4413      	add	r3, r2
 800129e:	4a0e      	ldr	r2, [pc, #56]	@ (80012d8 <ssd1306_DrawPixel+0xa4>)
 80012a0:	5cd3      	ldrb	r3, [r2, r3]
 80012a2:	b25a      	sxtb	r2, r3
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	2101      	movs	r1, #1
 80012ac:	fa01 f303 	lsl.w	r3, r1, r3
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	43db      	mvns	r3, r3
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	4013      	ands	r3, r2
 80012b8:	b259      	sxtb	r1, r3
 80012ba:	79fa      	ldrb	r2, [r7, #7]
 80012bc:	4603      	mov	r3, r0
 80012be:	01db      	lsls	r3, r3, #7
 80012c0:	4413      	add	r3, r2
 80012c2:	b2c9      	uxtb	r1, r1
 80012c4:	4a04      	ldr	r2, [pc, #16]	@ (80012d8 <ssd1306_DrawPixel+0xa4>)
 80012c6:	54d1      	strb	r1, [r2, r3]
 80012c8:	e000      	b.n	80012cc <ssd1306_DrawPixel+0x98>
        return;
 80012ca:	bf00      	nop
    }
}
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	2000014c 	.word	0x2000014c

080012dc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4604      	mov	r4, r0
 80012e4:	4638      	mov	r0, r7
 80012e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80012ea:	4623      	mov	r3, r4
 80012ec:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	2b1f      	cmp	r3, #31
 80012f2:	d902      	bls.n	80012fa <ssd1306_WriteChar+0x1e>
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	2b7e      	cmp	r3, #126	@ 0x7e
 80012f8:	d901      	bls.n	80012fe <ssd1306_WriteChar+0x22>
        return 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	e079      	b.n	80013f2 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <ssd1306_WriteChar+0x34>
 8001304:	68ba      	ldr	r2, [r7, #8]
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	3b20      	subs	r3, #32
 800130a:	4413      	add	r3, r2
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	e000      	b.n	8001312 <ssd1306_WriteChar+0x36>
 8001310:	783b      	ldrb	r3, [r7, #0]
 8001312:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001314:	4b39      	ldr	r3, [pc, #228]	@ (80013fc <ssd1306_WriteChar+0x120>)
 8001316:	881b      	ldrh	r3, [r3, #0]
 8001318:	461a      	mov	r2, r3
 800131a:	7dfb      	ldrb	r3, [r7, #23]
 800131c:	4413      	add	r3, r2
 800131e:	2b80      	cmp	r3, #128	@ 0x80
 8001320:	dc06      	bgt.n	8001330 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001322:	4b36      	ldr	r3, [pc, #216]	@ (80013fc <ssd1306_WriteChar+0x120>)
 8001324:	885b      	ldrh	r3, [r3, #2]
 8001326:	461a      	mov	r2, r3
 8001328:	787b      	ldrb	r3, [r7, #1]
 800132a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800132c:	2b40      	cmp	r3, #64	@ 0x40
 800132e:	dd01      	ble.n	8001334 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001330:	2300      	movs	r3, #0
 8001332:	e05e      	b.n	80013f2 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001334:	2300      	movs	r3, #0
 8001336:	61fb      	str	r3, [r7, #28]
 8001338:	e04d      	b.n	80013d6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	3b20      	subs	r3, #32
 8001340:	7879      	ldrb	r1, [r7, #1]
 8001342:	fb01 f303 	mul.w	r3, r1, r3
 8001346:	4619      	mov	r1, r3
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	440b      	add	r3, r1
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	4413      	add	r3, r2
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001354:	2300      	movs	r3, #0
 8001356:	61bb      	str	r3, [r7, #24]
 8001358:	e036      	b.n	80013c8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d013      	beq.n	8001392 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800136a:	4b24      	ldr	r3, [pc, #144]	@ (80013fc <ssd1306_WriteChar+0x120>)
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	b2da      	uxtb	r2, r3
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	4413      	add	r3, r2
 8001376:	b2d8      	uxtb	r0, r3
 8001378:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <ssd1306_WriteChar+0x120>)
 800137a:	885b      	ldrh	r3, [r3, #2]
 800137c:	b2da      	uxtb	r2, r3
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	4413      	add	r3, r2
 8001384:	b2db      	uxtb	r3, r3
 8001386:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800138a:	4619      	mov	r1, r3
 800138c:	f7ff ff52 	bl	8001234 <ssd1306_DrawPixel>
 8001390:	e017      	b.n	80013c2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001392:	4b1a      	ldr	r3, [pc, #104]	@ (80013fc <ssd1306_WriteChar+0x120>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	b2da      	uxtb	r2, r3
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	b2db      	uxtb	r3, r3
 800139c:	4413      	add	r3, r2
 800139e:	b2d8      	uxtb	r0, r3
 80013a0:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <ssd1306_WriteChar+0x120>)
 80013a2:	885b      	ldrh	r3, [r3, #2]
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	4413      	add	r3, r2
 80013ac:	b2d9      	uxtb	r1, r3
 80013ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	bf0c      	ite	eq
 80013b6:	2301      	moveq	r3, #1
 80013b8:	2300      	movne	r3, #0
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	461a      	mov	r2, r3
 80013be:	f7ff ff39 	bl	8001234 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	3301      	adds	r3, #1
 80013c6:	61bb      	str	r3, [r7, #24]
 80013c8:	7dfb      	ldrb	r3, [r7, #23]
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d3c4      	bcc.n	800135a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	3301      	adds	r3, #1
 80013d4:	61fb      	str	r3, [r7, #28]
 80013d6:	787b      	ldrb	r3, [r7, #1]
 80013d8:	461a      	mov	r2, r3
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	4293      	cmp	r3, r2
 80013de:	d3ac      	bcc.n	800133a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <ssd1306_WriteChar+0x120>)
 80013e2:	881a      	ldrh	r2, [r3, #0]
 80013e4:	7dfb      	ldrb	r3, [r7, #23]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4413      	add	r3, r2
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	4b03      	ldr	r3, [pc, #12]	@ (80013fc <ssd1306_WriteChar+0x120>)
 80013ee:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3724      	adds	r7, #36	@ 0x24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd90      	pop	{r4, r7, pc}
 80013fa:	bf00      	nop
 80013fc:	2000054c 	.word	0x2000054c

08001400 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af02      	add	r7, sp, #8
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	4638      	mov	r0, r7
 800140a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800140e:	e013      	b.n	8001438 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	7818      	ldrb	r0, [r3, #0]
 8001414:	7e3b      	ldrb	r3, [r7, #24]
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	463b      	mov	r3, r7
 800141a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800141c:	f7ff ff5e 	bl	80012dc <ssd1306_WriteChar>
 8001420:	4603      	mov	r3, r0
 8001422:	461a      	mov	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	429a      	cmp	r2, r3
 800142a:	d002      	beq.n	8001432 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	e008      	b.n	8001444 <ssd1306_WriteString+0x44>
        }
        str++;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	3301      	adds	r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1e7      	bne.n	8001410 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	781b      	ldrb	r3, [r3, #0]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	460a      	mov	r2, r1
 8001456:	71fb      	strb	r3, [r7, #7]
 8001458:	4613      	mov	r3, r2
 800145a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	b29a      	uxth	r2, r3
 8001460:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <ssd1306_SetCursor+0x2c>)
 8001462:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001464:	79bb      	ldrb	r3, [r7, #6]
 8001466:	b29a      	uxth	r2, r3
 8001468:	4b03      	ldr	r3, [pc, #12]	@ (8001478 <ssd1306_SetCursor+0x2c>)
 800146a:	805a      	strh	r2, [r3, #2]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	2000054c 	.word	0x2000054c

0800147c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001486:	2381      	movs	r3, #129	@ 0x81
 8001488:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fdf5 	bl	800107c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fdf1 	bl	800107c <ssd1306_WriteCommand>
}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d005      	beq.n	80014c0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80014b4:	23af      	movs	r3, #175	@ 0xaf
 80014b6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80014b8:	4b08      	ldr	r3, [pc, #32]	@ (80014dc <ssd1306_SetDisplayOn+0x38>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	715a      	strb	r2, [r3, #5]
 80014be:	e004      	b.n	80014ca <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80014c0:	23ae      	movs	r3, #174	@ 0xae
 80014c2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80014c4:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <ssd1306_SetDisplayOn+0x38>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff fdd5 	bl	800107c <ssd1306_WriteCommand>
}
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000054c 	.word	0x2000054c

080014e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001524 <HAL_MspInit+0x44>)
 80014e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001524 <HAL_MspInit+0x44>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <HAL_MspInit+0x44>)
 80014f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <HAL_MspInit+0x44>)
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	4a08      	ldr	r2, [pc, #32]	@ (8001524 <HAL_MspInit+0x44>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001508:	6593      	str	r3, [r2, #88]	@ 0x58
 800150a:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_MspInit+0x44>)
 800150c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000

08001528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <NMI_Handler+0x4>

08001530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <HardFault_Handler+0x4>

08001538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <MemManage_Handler+0x4>

08001540 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <BusFault_Handler+0x4>

08001548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <UsageFault_Handler+0x4>

08001550 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr

0800157a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800157e:	f000 fbab 	bl	8001cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}

08001586 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_Pin);
 800158a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800158e:	f002 fa7b 	bl	8003a88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a0:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <_sbrk+0x5c>)
 80015a2:	4b15      	ldr	r3, [pc, #84]	@ (80015f8 <_sbrk+0x60>)
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <_sbrk+0x64>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	@ (8001600 <_sbrk+0x68>)
 80015b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d207      	bcs.n	80015d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c8:	f006 f84c 	bl	8007664 <__errno>
 80015cc:	4603      	mov	r3, r0
 80015ce:	220c      	movs	r2, #12
 80015d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	e009      	b.n	80015ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d8:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015de:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	4a05      	ldr	r2, [pc, #20]	@ (80015fc <_sbrk+0x64>)
 80015e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ea:	68fb      	ldr	r3, [r7, #12]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20018000 	.word	0x20018000
 80015f8:	00000400 	.word	0x00000400
 80015fc:	20000554 	.word	0x20000554
 8001600:	200007d8 	.word	0x200007d8

08001604 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <SystemInit+0x20>)
 800160a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800160e:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <SystemInit+0x20>)
 8001610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim16;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08e      	sub	sp, #56	@ 0x38
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800162e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001648:	463b      	mov	r3, r7
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
 8001654:	611a      	str	r2, [r3, #16]
 8001656:	615a      	str	r2, [r3, #20]
 8001658:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800165a:	4b38      	ldr	r3, [pc, #224]	@ (800173c <MX_TIM3_Init+0x114>)
 800165c:	4a38      	ldr	r2, [pc, #224]	@ (8001740 <MX_TIM3_Init+0x118>)
 800165e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001660:	4b36      	ldr	r3, [pc, #216]	@ (800173c <MX_TIM3_Init+0x114>)
 8001662:	224f      	movs	r2, #79	@ 0x4f
 8001664:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001666:	4b35      	ldr	r3, [pc, #212]	@ (800173c <MX_TIM3_Init+0x114>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800166c:	4b33      	ldr	r3, [pc, #204]	@ (800173c <MX_TIM3_Init+0x114>)
 800166e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001672:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001674:	4b31      	ldr	r3, [pc, #196]	@ (800173c <MX_TIM3_Init+0x114>)
 8001676:	2200      	movs	r2, #0
 8001678:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800167a:	4b30      	ldr	r3, [pc, #192]	@ (800173c <MX_TIM3_Init+0x114>)
 800167c:	2280      	movs	r2, #128	@ 0x80
 800167e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001680:	482e      	ldr	r0, [pc, #184]	@ (800173c <MX_TIM3_Init+0x114>)
 8001682:	f004 f9f9 	bl	8005a78 <HAL_TIM_Base_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800168c:	f7ff fbd3 	bl	8000e36 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001694:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001696:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800169a:	4619      	mov	r1, r3
 800169c:	4827      	ldr	r0, [pc, #156]	@ (800173c <MX_TIM3_Init+0x114>)
 800169e:	f004 fcbd 	bl	800601c <HAL_TIM_ConfigClockSource>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80016a8:	f7ff fbc5 	bl	8000e36 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016ac:	4823      	ldr	r0, [pc, #140]	@ (800173c <MX_TIM3_Init+0x114>)
 80016ae:	f004 fa3a 	bl	8005b26 <HAL_TIM_PWM_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80016b8:	f7ff fbbd 	bl	8000e36 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016c4:	f107 031c 	add.w	r3, r7, #28
 80016c8:	4619      	mov	r1, r3
 80016ca:	481c      	ldr	r0, [pc, #112]	@ (800173c <MX_TIM3_Init+0x114>)
 80016cc:	f005 f9e2 	bl	8006a94 <HAL_TIMEx_MasterConfigSynchronization>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80016d6:	f7ff fbae 	bl	8000e36 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016da:	2360      	movs	r3, #96	@ 0x60
 80016dc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016ea:	463b      	mov	r3, r7
 80016ec:	2200      	movs	r2, #0
 80016ee:	4619      	mov	r1, r3
 80016f0:	4812      	ldr	r0, [pc, #72]	@ (800173c <MX_TIM3_Init+0x114>)
 80016f2:	f004 fb7f 	bl	8005df4 <HAL_TIM_PWM_ConfigChannel>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80016fc:	f7ff fb9b 	bl	8000e36 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001700:	463b      	mov	r3, r7
 8001702:	2204      	movs	r2, #4
 8001704:	4619      	mov	r1, r3
 8001706:	480d      	ldr	r0, [pc, #52]	@ (800173c <MX_TIM3_Init+0x114>)
 8001708:	f004 fb74 	bl	8005df4 <HAL_TIM_PWM_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001712:	f7ff fb90 	bl	8000e36 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001716:	463b      	mov	r3, r7
 8001718:	2208      	movs	r2, #8
 800171a:	4619      	mov	r1, r3
 800171c:	4807      	ldr	r0, [pc, #28]	@ (800173c <MX_TIM3_Init+0x114>)
 800171e:	f004 fb69 	bl	8005df4 <HAL_TIM_PWM_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001728:	f7ff fb85 	bl	8000e36 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800172c:	4803      	ldr	r0, [pc, #12]	@ (800173c <MX_TIM3_Init+0x114>)
 800172e:	f000 f863 	bl	80017f8 <HAL_TIM_MspPostInit>

}
 8001732:	bf00      	nop
 8001734:	3738      	adds	r7, #56	@ 0x38
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000558 	.word	0x20000558
 8001740:	40000400 	.word	0x40000400

08001744 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001748:	4b0f      	ldr	r3, [pc, #60]	@ (8001788 <MX_TIM16_Init+0x44>)
 800174a:	4a10      	ldr	r2, [pc, #64]	@ (800178c <MX_TIM16_Init+0x48>)
 800174c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 79;
 800174e:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <MX_TIM16_Init+0x44>)
 8001750:	224f      	movs	r2, #79	@ 0x4f
 8001752:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <MX_TIM16_Init+0x44>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9999;
 800175a:	4b0b      	ldr	r3, [pc, #44]	@ (8001788 <MX_TIM16_Init+0x44>)
 800175c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001760:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001762:	4b09      	ldr	r3, [pc, #36]	@ (8001788 <MX_TIM16_Init+0x44>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001768:	4b07      	ldr	r3, [pc, #28]	@ (8001788 <MX_TIM16_Init+0x44>)
 800176a:	2200      	movs	r2, #0
 800176c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176e:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <MX_TIM16_Init+0x44>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001774:	4804      	ldr	r0, [pc, #16]	@ (8001788 <MX_TIM16_Init+0x44>)
 8001776:	f004 f97f 	bl	8005a78 <HAL_TIM_Base_Init>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001780:	f7ff fb59 	bl	8000e36 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}
 8001788:	200005a4 	.word	0x200005a4
 800178c:	40014400 	.word	0x40014400

08001790 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a13      	ldr	r2, [pc, #76]	@ (80017ec <HAL_TIM_Base_MspInit+0x5c>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d10c      	bne.n	80017bc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017a2:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <HAL_TIM_Base_MspInit+0x60>)
 80017a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a6:	4a12      	ldr	r2, [pc, #72]	@ (80017f0 <HAL_TIM_Base_MspInit+0x60>)
 80017a8:	f043 0302 	orr.w	r3, r3, #2
 80017ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ae:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <HAL_TIM_Base_MspInit+0x60>)
 80017b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80017ba:	e010      	b.n	80017de <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM16)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a0c      	ldr	r2, [pc, #48]	@ (80017f4 <HAL_TIM_Base_MspInit+0x64>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d10b      	bne.n	80017de <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80017c6:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <HAL_TIM_Base_MspInit+0x60>)
 80017c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ca:	4a09      	ldr	r2, [pc, #36]	@ (80017f0 <HAL_TIM_Base_MspInit+0x60>)
 80017cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80017d2:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <HAL_TIM_Base_MspInit+0x60>)
 80017d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	68bb      	ldr	r3, [r7, #8]
}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40000400 	.word	0x40000400
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40014400 	.word	0x40014400

080017f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	@ 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a1f      	ldr	r2, [pc, #124]	@ (8001894 <HAL_TIM_MspPostInit+0x9c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d138      	bne.n	800188c <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181a:	4b1f      	ldr	r3, [pc, #124]	@ (8001898 <HAL_TIM_MspPostInit+0xa0>)
 800181c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181e:	4a1e      	ldr	r2, [pc, #120]	@ (8001898 <HAL_TIM_MspPostInit+0xa0>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001826:	4b1c      	ldr	r3, [pc, #112]	@ (8001898 <HAL_TIM_MspPostInit+0xa0>)
 8001828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001832:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <HAL_TIM_MspPostInit+0xa0>)
 8001834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001836:	4a18      	ldr	r2, [pc, #96]	@ (8001898 <HAL_TIM_MspPostInit+0xa0>)
 8001838:	f043 0302 	orr.w	r3, r3, #2
 800183c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <HAL_TIM_MspPostInit+0xa0>)
 8001840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800184a:	23c0      	movs	r3, #192	@ 0xc0
 800184c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	2302      	movs	r3, #2
 8001850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800185a:	2302      	movs	r3, #2
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4619      	mov	r1, r3
 8001864:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001868:	f001 ff4c 	bl	8003704 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800186c:	2301      	movs	r3, #1
 800186e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001870:	2302      	movs	r3, #2
 8001872:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800187c:	2302      	movs	r3, #2
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	4619      	mov	r1, r3
 8001886:	4805      	ldr	r0, [pc, #20]	@ (800189c <HAL_TIM_MspPostInit+0xa4>)
 8001888:	f001 ff3c 	bl	8003704 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800188c:	bf00      	nop
 800188e:	3728      	adds	r7, #40	@ 0x28
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40000400 	.word	0x40000400
 8001898:	40021000 	.word	0x40021000
 800189c:	48000400 	.word	0x48000400

080018a0 <ui_process_joystick>:

void ui_process_joystick(
    ui_color_state_t *ui,
    joy_event evt,
    uint32_t now)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	460b      	mov	r3, r1
 80018aa:	607a      	str	r2, [r7, #4]
 80018ac:	72fb      	strb	r3, [r7, #11]
    static joy_event last_evt = JOY_EVT_NONE;
    static uint32_t last_repeat = 0;

    if (evt != last_evt)
 80018ae:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <ui_process_joystick+0x7c>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	7afa      	ldrb	r2, [r7, #11]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d014      	beq.n	80018e2 <ui_process_joystick+0x42>
    {
        last_evt = evt;
 80018b8:	4a18      	ldr	r2, [pc, #96]	@ (800191c <ui_process_joystick+0x7c>)
 80018ba:	7afb      	ldrb	r3, [r7, #11]
 80018bc:	7013      	strb	r3, [r2, #0]
        last_repeat = now;
 80018be:	4a18      	ldr	r2, [pc, #96]	@ (8001920 <ui_process_joystick+0x80>)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6013      	str	r3, [r2, #0]

        if (evt != JOY_EVT_NONE)
 80018c4:	7afb      	ldrb	r3, [r7, #11]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d023      	beq.n	8001912 <ui_process_joystick+0x72>
        {
        	ui_handle_navigation(ui, evt, now);
 80018ca:	7afb      	ldrb	r3, [r7, #11]
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	4619      	mov	r1, r3
 80018d0:	68f8      	ldr	r0, [r7, #12]
 80018d2:	f000 f827 	bl	8001924 <ui_handle_navigation>
            ui_handle_value(ui, evt);
 80018d6:	7afb      	ldrb	r3, [r7, #11]
 80018d8:	4619      	mov	r1, r3
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f000 f87e 	bl	80019dc <ui_handle_value>
    {
        last_repeat = now;
        ui_handle_navigation(ui, evt, now);
        ui_handle_value(ui, evt);
    }
}
 80018e0:	e017      	b.n	8001912 <ui_process_joystick+0x72>
    else if (evt != JOY_EVT_NONE &&
 80018e2:	7afb      	ldrb	r3, [r7, #11]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d014      	beq.n	8001912 <ui_process_joystick+0x72>
             (now - last_repeat) >= 300)
 80018e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <ui_process_joystick+0x80>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	1ad3      	subs	r3, r2, r3
    else if (evt != JOY_EVT_NONE &&
 80018f0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80018f4:	d30d      	bcc.n	8001912 <ui_process_joystick+0x72>
        last_repeat = now;
 80018f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001920 <ui_process_joystick+0x80>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6013      	str	r3, [r2, #0]
        ui_handle_navigation(ui, evt, now);
 80018fc:	7afb      	ldrb	r3, [r7, #11]
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	4619      	mov	r1, r3
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f000 f80e 	bl	8001924 <ui_handle_navigation>
        ui_handle_value(ui, evt);
 8001908:	7afb      	ldrb	r3, [r7, #11]
 800190a:	4619      	mov	r1, r3
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	f000 f865 	bl	80019dc <ui_handle_value>
}
 8001912:	bf00      	nop
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200005f0 	.word	0x200005f0
 8001920:	200005f4 	.word	0x200005f4

08001924 <ui_handle_navigation>:
/* UP / DOWN  zmiana zaznaczenia */
void ui_handle_navigation(
    ui_color_state_t *ui,
    joy_event evt,
    uint32_t now)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	460b      	mov	r3, r1
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	72fb      	strb	r3, [r7, #11]
    static uint32_t last_nav = 0;        // rate-limit (300 ms)
    static uint32_t last_activity = 0;   // idle timer (3 s)

    /* --- brak ruchu: sprawd idle --- */
    if (evt != JOY_EVT_UP && evt != JOY_EVT_DOWN)
 8001932:	7afb      	ldrb	r3, [r7, #11]
 8001934:	2b03      	cmp	r3, #3
 8001936:	d015      	beq.n	8001964 <ui_handle_navigation+0x40>
 8001938:	7afb      	ldrb	r3, [r7, #11]
 800193a:	2b04      	cmp	r3, #4
 800193c:	d012      	beq.n	8001964 <ui_handle_navigation+0x40>
    {
        if (last_activity != 0 && (now - last_activity) >= 3000)
 800193e:	4b25      	ldr	r3, [pc, #148]	@ (80019d4 <ui_handle_navigation+0xb0>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d03b      	beq.n	80019be <ui_handle_navigation+0x9a>
 8001946:	4b23      	ldr	r3, [pc, #140]	@ (80019d4 <ui_handle_navigation+0xb0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001952:	4293      	cmp	r3, r2
 8001954:	d933      	bls.n	80019be <ui_handle_navigation+0x9a>
        {
            ui->selected = UI_NONE;      // albo 0, jeli UI_NONE == 0
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
            last_activity = 0;           // zapobiega cigemu resetowi
 800195c:	4b1d      	ldr	r3, [pc, #116]	@ (80019d4 <ui_handle_navigation+0xb0>)
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]
        }
        return;
 8001962:	e02c      	b.n	80019be <ui_handle_navigation+0x9a>
    }

    /* --- ruch: reset idle --- */
    last_activity = now;
 8001964:	4a1b      	ldr	r2, [pc, #108]	@ (80019d4 <ui_handle_navigation+0xb0>)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6013      	str	r3, [r2, #0]

    /* --- ograniczenie szybkoci --- */
    if (now - last_nav < 300)
 800196a:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <ui_handle_navigation+0xb4>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001976:	d324      	bcc.n	80019c2 <ui_handle_navigation+0x9e>
        return;

    last_nav = now;
 8001978:	4a17      	ldr	r2, [pc, #92]	@ (80019d8 <ui_handle_navigation+0xb4>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6013      	str	r3, [r2, #0]

    switch (evt)
 800197e:	7afb      	ldrb	r3, [r7, #11]
 8001980:	2b03      	cmp	r3, #3
 8001982:	d00f      	beq.n	80019a4 <ui_handle_navigation+0x80>
 8001984:	2b04      	cmp	r3, #4
 8001986:	d11e      	bne.n	80019c6 <ui_handle_navigation+0xa2>
    {
        case JOY_EVT_DOWN:
            ui->selected = (ui->selected + 1) % UI_STATE_MAX;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	3301      	adds	r3, #1
 800198e:	425a      	negs	r2, r3
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	f002 0203 	and.w	r2, r2, #3
 8001998:	bf58      	it	pl
 800199a:	4253      	negpl	r3, r2
 800199c:	b2da      	uxtb	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	701a      	strb	r2, [r3, #0]
            break;
 80019a2:	e011      	b.n	80019c8 <ui_handle_navigation+0xa4>

        case JOY_EVT_UP:
            ui->selected = (ui->selected == 0)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	781b      	ldrb	r3, [r3, #0]
                            ? UI_STATE_MAX - 1
                            : ui->selected - 1;
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d004      	beq.n	80019b6 <ui_handle_navigation+0x92>
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	3b01      	subs	r3, #1
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	e000      	b.n	80019b8 <ui_handle_navigation+0x94>
 80019b6:	2203      	movs	r2, #3
            ui->selected = (ui->selected == 0)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	701a      	strb	r2, [r3, #0]
            break;
 80019bc:	e004      	b.n	80019c8 <ui_handle_navigation+0xa4>
        return;
 80019be:	bf00      	nop
 80019c0:	e002      	b.n	80019c8 <ui_handle_navigation+0xa4>
        return;
 80019c2:	bf00      	nop
 80019c4:	e000      	b.n	80019c8 <ui_handle_navigation+0xa4>

        default:
            break;
 80019c6:	bf00      	nop
    }
}
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	200005f8 	.word	0x200005f8
 80019d8:	200005fc 	.word	0x200005fc

080019dc <ui_handle_value>:

/* LEFT / RIGHT  zmiana wartoci procentowej */
void ui_handle_value(ui_color_state_t *ui, joy_event evt)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	460b      	mov	r3, r1
 80019e6:	70fb      	strb	r3, [r7, #3]
    switch (evt)
 80019e8:	78fb      	ldrb	r3, [r7, #3]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d02c      	beq.n	8001a48 <ui_handle_value+0x6c>
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d155      	bne.n	8001a9e <ui_handle_value+0xc2>
    {
        case JOY_EVT_RIGHT:
            if (ui->selected == UI_RED   && ui->r < 100) ui->r++;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d109      	bne.n	8001a0e <ui_handle_value+0x32>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	785b      	ldrb	r3, [r3, #1]
 80019fe:	2b63      	cmp	r3, #99	@ 0x63
 8001a00:	d805      	bhi.n	8001a0e <ui_handle_value+0x32>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	785b      	ldrb	r3, [r3, #1]
 8001a06:	3301      	adds	r3, #1
 8001a08:	b2da      	uxtb	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	705a      	strb	r2, [r3, #1]
            if (ui->selected == UI_GREEN && ui->g < 100) ui->g++;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d109      	bne.n	8001a2a <ui_handle_value+0x4e>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	789b      	ldrb	r3, [r3, #2]
 8001a1a:	2b63      	cmp	r3, #99	@ 0x63
 8001a1c:	d805      	bhi.n	8001a2a <ui_handle_value+0x4e>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	789b      	ldrb	r3, [r3, #2]
 8001a22:	3301      	adds	r3, #1
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	709a      	strb	r2, [r3, #2]
            if (ui->selected == UI_BLUE  && ui->b < 100) ui->b++;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d137      	bne.n	8001aa2 <ui_handle_value+0xc6>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	78db      	ldrb	r3, [r3, #3]
 8001a36:	2b63      	cmp	r3, #99	@ 0x63
 8001a38:	d833      	bhi.n	8001aa2 <ui_handle_value+0xc6>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	78db      	ldrb	r3, [r3, #3]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	b2da      	uxtb	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	70da      	strb	r2, [r3, #3]
            break;
 8001a46:	e02c      	b.n	8001aa2 <ui_handle_value+0xc6>

        case JOY_EVT_LEFT:
            if (ui->selected == UI_RED   && ui->r > 0) ui->r--;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d109      	bne.n	8001a64 <ui_handle_value+0x88>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	785b      	ldrb	r3, [r3, #1]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d005      	beq.n	8001a64 <ui_handle_value+0x88>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	785b      	ldrb	r3, [r3, #1]
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	705a      	strb	r2, [r3, #1]
            if (ui->selected == UI_GREEN && ui->g > 0) ui->g--;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d109      	bne.n	8001a80 <ui_handle_value+0xa4>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	789b      	ldrb	r3, [r3, #2]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <ui_handle_value+0xa4>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	789b      	ldrb	r3, [r3, #2]
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	709a      	strb	r2, [r3, #2]
            if (ui->selected == UI_BLUE  && ui->b > 0) ui->b--;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d10e      	bne.n	8001aa6 <ui_handle_value+0xca>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	78db      	ldrb	r3, [r3, #3]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00a      	beq.n	8001aa6 <ui_handle_value+0xca>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	78db      	ldrb	r3, [r3, #3]
 8001a94:	3b01      	subs	r3, #1
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	70da      	strb	r2, [r3, #3]
            break;
 8001a9c:	e003      	b.n	8001aa6 <ui_handle_value+0xca>

        default:
            break;
 8001a9e:	bf00      	nop
 8001aa0:	e002      	b.n	8001aa8 <ui_handle_value+0xcc>
            break;
 8001aa2:	bf00      	nop
 8001aa4:	e000      	b.n	8001aa8 <ui_handle_value+0xcc>
            break;
 8001aa6:	bf00      	nop
    }
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ab8:	4b14      	ldr	r3, [pc, #80]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001aba:	4a15      	ldr	r2, [pc, #84]	@ (8001b10 <MX_USART2_UART_Init+0x5c>)
 8001abc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001abe:	4b13      	ldr	r3, [pc, #76]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001ac0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ac4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ac6:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001acc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001ada:	220c      	movs	r2, #12
 8001adc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ade:	4b0b      	ldr	r3, [pc, #44]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae4:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aea:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001af0:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001af6:	4805      	ldr	r0, [pc, #20]	@ (8001b0c <MX_USART2_UART_Init+0x58>)
 8001af8:	f005 f854 	bl	8006ba4 <HAL_UART_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b02:	f7ff f998 	bl	8000e36 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000600 	.word	0x20000600
 8001b10:	40004400 	.word	0x40004400

08001b14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b0ac      	sub	sp, #176	@ 0xb0
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	2288      	movs	r2, #136	@ 0x88
 8001b32:	2100      	movs	r1, #0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f005 fd8d 	bl	8007654 <memset>
  if(uartHandle->Instance==USART2)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a21      	ldr	r2, [pc, #132]	@ (8001bc4 <HAL_UART_MspInit+0xb0>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d13b      	bne.n	8001bbc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b44:	2302      	movs	r3, #2
 8001b46:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b4c:	f107 0314 	add.w	r3, r7, #20
 8001b50:	4618      	mov	r0, r3
 8001b52:	f003 fad5 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b5c:	f7ff f96b 	bl	8000e36 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b60:	4b19      	ldr	r3, [pc, #100]	@ (8001bc8 <HAL_UART_MspInit+0xb4>)
 8001b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b64:	4a18      	ldr	r2, [pc, #96]	@ (8001bc8 <HAL_UART_MspInit+0xb4>)
 8001b66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b6c:	4b16      	ldr	r3, [pc, #88]	@ (8001bc8 <HAL_UART_MspInit+0xb4>)
 8001b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b78:	4b13      	ldr	r3, [pc, #76]	@ (8001bc8 <HAL_UART_MspInit+0xb4>)
 8001b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7c:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <HAL_UART_MspInit+0xb4>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b84:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <HAL_UART_MspInit+0xb4>)
 8001b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b90:	230c      	movs	r3, #12
 8001b92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ba8:	2307      	movs	r3, #7
 8001baa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb8:	f001 fda4 	bl	8003704 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	37b0      	adds	r7, #176	@ 0xb0
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40004400 	.word	0x40004400
 8001bc8:	40021000 	.word	0x40021000

08001bcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c04 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bd0:	f7ff fd18 	bl	8001604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd4:	480c      	ldr	r0, [pc, #48]	@ (8001c08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bd6:	490d      	ldr	r1, [pc, #52]	@ (8001c0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001c10 <LoopForever+0xe>)
  movs r3, #0
 8001bda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bdc:	e002      	b.n	8001be4 <LoopCopyDataInit>

08001bde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be2:	3304      	adds	r3, #4

08001be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be8:	d3f9      	bcc.n	8001bde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bea:	4a0a      	ldr	r2, [pc, #40]	@ (8001c14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bec:	4c0a      	ldr	r4, [pc, #40]	@ (8001c18 <LoopForever+0x16>)
  movs r3, #0
 8001bee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf0:	e001      	b.n	8001bf6 <LoopFillZerobss>

08001bf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf4:	3204      	adds	r2, #4

08001bf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf8:	d3fb      	bcc.n	8001bf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bfa:	f005 fd39 	bl	8007670 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bfe:	f7fe fffb 	bl	8000bf8 <main>

08001c02 <LoopForever>:

LoopForever:
    b LoopForever
 8001c02:	e7fe      	b.n	8001c02 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c04:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c0c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001c10:	08008668 	.word	0x08008668
  ldr r2, =_sbss
 8001c14:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001c18:	200007d4 	.word	0x200007d4

08001c1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c1c:	e7fe      	b.n	8001c1c <ADC1_2_IRQHandler>
	...

08001c20 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <HAL_Init+0x3c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c5c <HAL_Init+0x3c>)
 8001c30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c34:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c36:	2003      	movs	r0, #3
 8001c38:	f001 fd22 	bl	8003680 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f000 f80f 	bl	8001c60 <HAL_InitTick>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d002      	beq.n	8001c4e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	71fb      	strb	r3, [r7, #7]
 8001c4c:	e001      	b.n	8001c52 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c4e:	f7ff fc47 	bl	80014e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c52:	79fb      	ldrb	r3, [r7, #7]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40022000 	.word	0x40022000

08001c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ccc <HAL_InitTick+0x6c>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d023      	beq.n	8001cbc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c74:	4b16      	ldr	r3, [pc, #88]	@ (8001cd0 <HAL_InitTick+0x70>)
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	4b14      	ldr	r3, [pc, #80]	@ (8001ccc <HAL_InitTick+0x6c>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f001 fd2d 	bl	80036ea <HAL_SYSTICK_Config>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d10f      	bne.n	8001cb6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b0f      	cmp	r3, #15
 8001c9a:	d809      	bhi.n	8001cb0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca4:	f001 fcf7 	bl	8003696 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <HAL_InitTick+0x74>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6013      	str	r3, [r2, #0]
 8001cae:	e007      	b.n	8001cc0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	73fb      	strb	r3, [r7, #15]
 8001cb4:	e004      	b.n	8001cc0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	73fb      	strb	r3, [r7, #15]
 8001cba:	e001      	b.n	8001cc0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	2000000c 	.word	0x2000000c
 8001cd0:	20000004 	.word	0x20000004
 8001cd4:	20000008 	.word	0x20000008

08001cd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cdc:	4b06      	ldr	r3, [pc, #24]	@ (8001cf8 <HAL_IncTick+0x20>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <HAL_IncTick+0x24>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	4a04      	ldr	r2, [pc, #16]	@ (8001cfc <HAL_IncTick+0x24>)
 8001cea:	6013      	str	r3, [r2, #0]
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	2000000c 	.word	0x2000000c
 8001cfc:	20000688 	.word	0x20000688

08001d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return uwTick;
 8001d04:	4b03      	ldr	r3, [pc, #12]	@ (8001d14 <HAL_GetTick+0x14>)
 8001d06:	681b      	ldr	r3, [r3, #0]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000688 	.word	0x20000688

08001d18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d20:	f7ff ffee 	bl	8001d00 <HAL_GetTick>
 8001d24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d30:	d005      	beq.n	8001d3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d32:	4b0a      	ldr	r3, [pc, #40]	@ (8001d5c <HAL_Delay+0x44>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	461a      	mov	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d3e:	bf00      	nop
 8001d40:	f7ff ffde 	bl	8001d00 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d8f7      	bhi.n	8001d40 <HAL_Delay+0x28>
  {
  }
}
 8001d50:	bf00      	nop
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	2000000c 	.word	0x2000000c

08001d60 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	431a      	orrs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	609a      	str	r2, [r3, #8]
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b087      	sub	sp, #28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
 8001dd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	3360      	adds	r3, #96	@ 0x60
 8001dda:	461a      	mov	r2, r3
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4413      	add	r3, r2
 8001de2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <LL_ADC_SetOffset+0x44>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	430a      	orrs	r2, r1
 8001df6:	4313      	orrs	r3, r2
 8001df8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e00:	bf00      	nop
 8001e02:	371c      	adds	r7, #28
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	03fff000 	.word	0x03fff000

08001e10 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3360      	adds	r3, #96	@ 0x60
 8001e1e:	461a      	mov	r2, r3
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b087      	sub	sp, #28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	3360      	adds	r3, #96	@ 0x60
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	431a      	orrs	r2, r3
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e66:	bf00      	nop
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e000      	b.n	8001e8c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	3330      	adds	r3, #48	@ 0x30
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	0a1b      	lsrs	r3, r3, #8
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	f003 030c 	and.w	r3, r3, #12
 8001eb4:	4413      	add	r3, r2
 8001eb6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	f003 031f 	and.w	r3, r3, #31
 8001ec2:	211f      	movs	r1, #31
 8001ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	401a      	ands	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	0e9b      	lsrs	r3, r3, #26
 8001ed0:	f003 011f 	and.w	r1, r3, #31
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f003 031f 	and.w	r3, r3, #31
 8001eda:	fa01 f303 	lsl.w	r3, r1, r3
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ee4:	bf00      	nop
 8001ee6:	371c      	adds	r7, #28
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b087      	sub	sp, #28
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	3314      	adds	r3, #20
 8001f00:	461a      	mov	r2, r3
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	0e5b      	lsrs	r3, r3, #25
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	4413      	add	r3, r2
 8001f0e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	0d1b      	lsrs	r3, r3, #20
 8001f18:	f003 031f 	and.w	r3, r3, #31
 8001f1c:	2107      	movs	r1, #7
 8001f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f22:	43db      	mvns	r3, r3
 8001f24:	401a      	ands	r2, r3
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	0d1b      	lsrs	r3, r3, #20
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	fa01 f303 	lsl.w	r3, r1, r3
 8001f34:	431a      	orrs	r2, r3
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f3a:	bf00      	nop
 8001f3c:	371c      	adds	r7, #28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
	...

08001f48 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f60:	43db      	mvns	r3, r3
 8001f62:	401a      	ands	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f003 0318 	and.w	r3, r3, #24
 8001f6a:	4908      	ldr	r1, [pc, #32]	@ (8001f8c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f6c:	40d9      	lsrs	r1, r3
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	400b      	ands	r3, r1
 8001f72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f76:	431a      	orrs	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f7e:	bf00      	nop
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	0007ffff 	.word	0x0007ffff

08001f90 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f003 031f 	and.w	r3, r3, #31
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001fd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6093      	str	r3, [r2, #8]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ffc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002000:	d101      	bne.n	8002006 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002024:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002028:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002050:	d101      	bne.n	8002056 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002074:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002078:	f043 0201 	orr.w	r2, r3, #1
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800209c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020a0:	f043 0202 	orr.w	r2, r3, #2
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d101      	bne.n	80020cc <LL_ADC_IsEnabled+0x18>
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <LL_ADC_IsEnabled+0x1a>
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d101      	bne.n	80020f2 <LL_ADC_IsDisableOngoing+0x18>
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <LL_ADC_IsDisableOngoing+0x1a>
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002110:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002114:	f043 0204 	orr.w	r2, r3, #4
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002138:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800213c:	f043 0210 	orr.w	r2, r3, #16
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b04      	cmp	r3, #4
 8002162:	d101      	bne.n	8002168 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002186:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800218a:	f043 0220 	orr.w	r2, r3, #32
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0308 	and.w	r3, r3, #8
 80021ae:	2b08      	cmp	r3, #8
 80021b0:	d101      	bne.n	80021b6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80021b2:	2301      	movs	r3, #1
 80021b4:	e000      	b.n	80021b8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021c4:	b590      	push	{r4, r7, lr}
 80021c6:	b089      	sub	sp, #36	@ 0x24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e130      	b.n	8002440 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d109      	bne.n	8002200 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f7fe fa4b 	bl	8000688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fef1 	bl	8001fec <LL_ADC_IsDeepPowerDownEnabled>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d004      	beq.n	800221a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff fed7 	bl	8001fc8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff ff0c 	bl	800203c <LL_ADC_IsInternalRegulatorEnabled>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d115      	bne.n	8002256 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff fef0 	bl	8002014 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002234:	4b84      	ldr	r3, [pc, #528]	@ (8002448 <HAL_ADC_Init+0x284>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	099b      	lsrs	r3, r3, #6
 800223a:	4a84      	ldr	r2, [pc, #528]	@ (800244c <HAL_ADC_Init+0x288>)
 800223c:	fba2 2303 	umull	r2, r3, r2, r3
 8002240:	099b      	lsrs	r3, r3, #6
 8002242:	3301      	adds	r3, #1
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002248:	e002      	b.n	8002250 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	3b01      	subs	r3, #1
 800224e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f9      	bne.n	800224a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff feee 	bl	800203c <LL_ADC_IsInternalRegulatorEnabled>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10d      	bne.n	8002282 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226a:	f043 0210 	orr.w	r2, r3, #16
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002276:	f043 0201 	orr.w	r2, r3, #1
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff ff62 	bl	8002150 <LL_ADC_REG_IsConversionOngoing>
 800228c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002292:	f003 0310 	and.w	r3, r3, #16
 8002296:	2b00      	cmp	r3, #0
 8002298:	f040 80c9 	bne.w	800242e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f040 80c5 	bne.w	800242e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022a8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80022ac:	f043 0202 	orr.w	r2, r3, #2
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff fefb 	bl	80020b4 <LL_ADC_IsEnabled>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d115      	bne.n	80022f0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80022c4:	4862      	ldr	r0, [pc, #392]	@ (8002450 <HAL_ADC_Init+0x28c>)
 80022c6:	f7ff fef5 	bl	80020b4 <LL_ADC_IsEnabled>
 80022ca:	4604      	mov	r4, r0
 80022cc:	4861      	ldr	r0, [pc, #388]	@ (8002454 <HAL_ADC_Init+0x290>)
 80022ce:	f7ff fef1 	bl	80020b4 <LL_ADC_IsEnabled>
 80022d2:	4603      	mov	r3, r0
 80022d4:	431c      	orrs	r4, r3
 80022d6:	4860      	ldr	r0, [pc, #384]	@ (8002458 <HAL_ADC_Init+0x294>)
 80022d8:	f7ff feec 	bl	80020b4 <LL_ADC_IsEnabled>
 80022dc:	4603      	mov	r3, r0
 80022de:	4323      	orrs	r3, r4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d105      	bne.n	80022f0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	4619      	mov	r1, r3
 80022ea:	485c      	ldr	r0, [pc, #368]	@ (800245c <HAL_ADC_Init+0x298>)
 80022ec:	f7ff fd38 	bl	8001d60 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	7e5b      	ldrb	r3, [r3, #25]
 80022f4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022fa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002300:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002306:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800230e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 3020 	ldrb.w	r3, [r3, #32]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d106      	bne.n	800232c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002322:	3b01      	subs	r3, #1
 8002324:	045b      	lsls	r3, r3, #17
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4313      	orrs	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002330:	2b00      	cmp	r3, #0
 8002332:	d009      	beq.n	8002348 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002338:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002340:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68da      	ldr	r2, [r3, #12]
 800234e:	4b44      	ldr	r3, [pc, #272]	@ (8002460 <HAL_ADC_Init+0x29c>)
 8002350:	4013      	ands	r3, r2
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	69b9      	ldr	r1, [r7, #24]
 8002358:	430b      	orrs	r3, r1
 800235a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff1c 	bl	800219e <LL_ADC_INJ_IsConversionOngoing>
 8002366:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d13d      	bne.n	80023ea <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d13a      	bne.n	80023ea <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002378:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002380:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002390:	f023 0302 	bic.w	r3, r3, #2
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	69b9      	ldr	r1, [r7, #24]
 800239a:	430b      	orrs	r3, r1
 800239c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d118      	bne.n	80023da <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80023b2:	f023 0304 	bic.w	r3, r3, #4
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80023be:	4311      	orrs	r1, r2
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80023c4:	4311      	orrs	r1, r2
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80023ca:	430a      	orrs	r2, r1
 80023cc:	431a      	orrs	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f042 0201 	orr.w	r2, r2, #1
 80023d6:	611a      	str	r2, [r3, #16]
 80023d8:	e007      	b.n	80023ea <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	691a      	ldr	r2, [r3, #16]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 0201 	bic.w	r2, r2, #1
 80023e8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d10c      	bne.n	800240c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f8:	f023 010f 	bic.w	r1, r3, #15
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	1e5a      	subs	r2, r3, #1
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	631a      	str	r2, [r3, #48]	@ 0x30
 800240a:	e007      	b.n	800241c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 020f 	bic.w	r2, r2, #15
 800241a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002420:	f023 0303 	bic.w	r3, r3, #3
 8002424:	f043 0201 	orr.w	r2, r3, #1
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	655a      	str	r2, [r3, #84]	@ 0x54
 800242c:	e007      	b.n	800243e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002432:	f043 0210 	orr.w	r2, r3, #16
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800243e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3724      	adds	r7, #36	@ 0x24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd90      	pop	{r4, r7, pc}
 8002448:	20000004 	.word	0x20000004
 800244c:	053e2d63 	.word	0x053e2d63
 8002450:	50040000 	.word	0x50040000
 8002454:	50040100 	.word	0x50040100
 8002458:	50040200 	.word	0x50040200
 800245c:	50040300 	.word	0x50040300
 8002460:	fff0c007 	.word	0xfff0c007

08002464 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800246c:	4857      	ldr	r0, [pc, #348]	@ (80025cc <HAL_ADC_Start+0x168>)
 800246e:	f7ff fd8f 	bl	8001f90 <LL_ADC_GetMultimode>
 8002472:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fe69 	bl	8002150 <LL_ADC_REG_IsConversionOngoing>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	f040 809c 	bne.w	80025be <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800248c:	2b01      	cmp	r3, #1
 800248e:	d101      	bne.n	8002494 <HAL_ADC_Start+0x30>
 8002490:	2302      	movs	r3, #2
 8002492:	e097      	b.n	80025c4 <HAL_ADC_Start+0x160>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 fe63 	bl	8003168 <ADC_Enable>
 80024a2:	4603      	mov	r3, r0
 80024a4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024a6:	7dfb      	ldrb	r3, [r7, #23]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f040 8083 	bne.w	80025b4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024b6:	f023 0301 	bic.w	r3, r3, #1
 80024ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a42      	ldr	r2, [pc, #264]	@ (80025d0 <HAL_ADC_Start+0x16c>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d002      	beq.n	80024d2 <HAL_ADC_Start+0x6e>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	e000      	b.n	80024d4 <HAL_ADC_Start+0x70>
 80024d2:	4b40      	ldr	r3, [pc, #256]	@ (80025d4 <HAL_ADC_Start+0x170>)
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	4293      	cmp	r3, r2
 80024da:	d002      	beq.n	80024e2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d105      	bne.n	80024ee <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024fa:	d106      	bne.n	800250a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002500:	f023 0206 	bic.w	r2, r3, #6
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	659a      	str	r2, [r3, #88]	@ 0x58
 8002508:	e002      	b.n	8002510 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	221c      	movs	r2, #28
 8002516:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a2a      	ldr	r2, [pc, #168]	@ (80025d0 <HAL_ADC_Start+0x16c>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d002      	beq.n	8002530 <HAL_ADC_Start+0xcc>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	e000      	b.n	8002532 <HAL_ADC_Start+0xce>
 8002530:	4b28      	ldr	r3, [pc, #160]	@ (80025d4 <HAL_ADC_Start+0x170>)
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	4293      	cmp	r3, r2
 8002538:	d008      	beq.n	800254c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d005      	beq.n	800254c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	2b05      	cmp	r3, #5
 8002544:	d002      	beq.n	800254c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b09      	cmp	r3, #9
 800254a:	d114      	bne.n	8002576 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d007      	beq.n	800256a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800255e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002562:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff fdc6 	bl	8002100 <LL_ADC_REG_StartConversion>
 8002574:	e025      	b.n	80025c2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800257a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a12      	ldr	r2, [pc, #72]	@ (80025d0 <HAL_ADC_Start+0x16c>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d002      	beq.n	8002592 <HAL_ADC_Start+0x12e>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	e000      	b.n	8002594 <HAL_ADC_Start+0x130>
 8002592:	4b10      	ldr	r3, [pc, #64]	@ (80025d4 <HAL_ADC_Start+0x170>)
 8002594:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00f      	beq.n	80025c2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	655a      	str	r2, [r3, #84]	@ 0x54
 80025b2:	e006      	b.n	80025c2 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80025bc:	e001      	b.n	80025c2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025be:	2302      	movs	r3, #2
 80025c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80025c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	50040300 	.word	0x50040300
 80025d0:	50040100 	.word	0x50040100
 80025d4:	50040000 	.word	0x50040000

080025d8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d101      	bne.n	80025ee <HAL_ADC_Stop+0x16>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e023      	b.n	8002636 <HAL_ADC_Stop+0x5e>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80025f6:	2103      	movs	r1, #3
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 fcf9 	bl	8002ff0 <ADC_ConversionStop>
 80025fe:	4603      	mov	r3, r0
 8002600:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d111      	bne.n	800262c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 fe33 	bl	8003274 <ADC_Disable>
 800260e:	4603      	mov	r3, r0
 8002610:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002612:	7bfb      	ldrb	r3, [r7, #15]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d109      	bne.n	800262c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800261c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002620:	f023 0301 	bic.w	r3, r3, #1
 8002624:	f043 0201 	orr.w	r2, r3, #1
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002634:	7bfb      	ldrb	r3, [r7, #15]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800264a:	4866      	ldr	r0, [pc, #408]	@ (80027e4 <HAL_ADC_PollForConversion+0x1a4>)
 800264c:	f7ff fca0 	bl	8001f90 <LL_ADC_GetMultimode>
 8002650:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	2b08      	cmp	r3, #8
 8002658:	d102      	bne.n	8002660 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800265a:	2308      	movs	r3, #8
 800265c:	61fb      	str	r3, [r7, #28]
 800265e:	e02a      	b.n	80026b6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d005      	beq.n	8002672 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2b05      	cmp	r3, #5
 800266a:	d002      	beq.n	8002672 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	2b09      	cmp	r3, #9
 8002670:	d111      	bne.n	8002696 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002684:	f043 0220 	orr.w	r2, r3, #32
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0a4      	b.n	80027da <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002690:	2304      	movs	r3, #4
 8002692:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002694:	e00f      	b.n	80026b6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002696:	4853      	ldr	r0, [pc, #332]	@ (80027e4 <HAL_ADC_PollForConversion+0x1a4>)
 8002698:	f7ff fc88 	bl	8001fac <LL_ADC_GetMultiDMATransfer>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d007      	beq.n	80026b2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a6:	f043 0220 	orr.w	r2, r3, #32
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e093      	b.n	80027da <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80026b2:	2304      	movs	r3, #4
 80026b4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80026b6:	f7ff fb23 	bl	8001d00 <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026bc:	e021      	b.n	8002702 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c4:	d01d      	beq.n	8002702 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80026c6:	f7ff fb1b 	bl	8001d00 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d302      	bcc.n	80026dc <HAL_ADC_PollForConversion+0x9c>
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d112      	bne.n	8002702 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	4013      	ands	r3, r2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10b      	bne.n	8002702 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ee:	f043 0204 	orr.w	r2, r3, #4
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e06b      	b.n	80027da <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	4013      	ands	r3, r2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0d6      	beq.n	80026be <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002714:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fba6 	bl	8001e72 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01c      	beq.n	8002766 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	7e5b      	ldrb	r3, [r3, #25]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d118      	bne.n	8002766 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	2b08      	cmp	r3, #8
 8002740:	d111      	bne.n	8002766 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002746:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002752:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d105      	bne.n	8002766 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800275e:	f043 0201 	orr.w	r2, r3, #1
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a1f      	ldr	r2, [pc, #124]	@ (80027e8 <HAL_ADC_PollForConversion+0x1a8>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d002      	beq.n	8002776 <HAL_ADC_PollForConversion+0x136>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	e000      	b.n	8002778 <HAL_ADC_PollForConversion+0x138>
 8002776:	4b1d      	ldr	r3, [pc, #116]	@ (80027ec <HAL_ADC_PollForConversion+0x1ac>)
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6812      	ldr	r2, [r2, #0]
 800277c:	4293      	cmp	r3, r2
 800277e:	d008      	beq.n	8002792 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	2b05      	cmp	r3, #5
 800278a:	d002      	beq.n	8002792 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	2b09      	cmp	r3, #9
 8002790:	d104      	bne.n	800279c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	61bb      	str	r3, [r7, #24]
 800279a:	e00c      	b.n	80027b6 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a11      	ldr	r2, [pc, #68]	@ (80027e8 <HAL_ADC_PollForConversion+0x1a8>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d002      	beq.n	80027ac <HAL_ADC_PollForConversion+0x16c>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	e000      	b.n	80027ae <HAL_ADC_PollForConversion+0x16e>
 80027ac:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <HAL_ADC_PollForConversion+0x1ac>)
 80027ae:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d104      	bne.n	80027c6 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2208      	movs	r2, #8
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	e008      	b.n	80027d8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d103      	bne.n	80027d8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	220c      	movs	r2, #12
 80027d6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3720      	adds	r7, #32
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	50040300 	.word	0x50040300
 80027e8:	50040100 	.word	0x50040100
 80027ec:	50040000 	.word	0x50040000

080027f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80027fe:	4618      	mov	r0, r3
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
	...

0800280c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b0b6      	sub	sp, #216	@ 0xd8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800281c:	2300      	movs	r3, #0
 800281e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002826:	2b01      	cmp	r3, #1
 8002828:	d101      	bne.n	800282e <HAL_ADC_ConfigChannel+0x22>
 800282a:	2302      	movs	r3, #2
 800282c:	e3c9      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x7b6>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff fc88 	bl	8002150 <LL_ADC_REG_IsConversionOngoing>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	f040 83aa 	bne.w	8002f9c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2b05      	cmp	r3, #5
 8002856:	d824      	bhi.n	80028a2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	3b02      	subs	r3, #2
 800285e:	2b03      	cmp	r3, #3
 8002860:	d81b      	bhi.n	800289a <HAL_ADC_ConfigChannel+0x8e>
 8002862:	a201      	add	r2, pc, #4	@ (adr r2, 8002868 <HAL_ADC_ConfigChannel+0x5c>)
 8002864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002868:	08002879 	.word	0x08002879
 800286c:	08002881 	.word	0x08002881
 8002870:	08002889 	.word	0x08002889
 8002874:	08002891 	.word	0x08002891
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002878:	230c      	movs	r3, #12
 800287a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800287e:	e010      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002880:	2312      	movs	r3, #18
 8002882:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002886:	e00c      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002888:	2318      	movs	r3, #24
 800288a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800288e:	e008      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002890:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002894:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002898:	e003      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800289a:	2306      	movs	r3, #6
 800289c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028a0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	461a      	mov	r2, r3
 80028ac:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80028b0:	f7ff faf2 	bl	8001e98 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fc49 	bl	8002150 <LL_ADC_REG_IsConversionOngoing>
 80028be:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7ff fc69 	bl	800219e <LL_ADC_INJ_IsConversionOngoing>
 80028cc:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f040 81a4 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f040 819f 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6818      	ldr	r0, [r3, #0]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	6819      	ldr	r1, [r3, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	461a      	mov	r2, r3
 80028f2:	f7ff fafd 	bl	8001ef0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	695a      	ldr	r2, [r3, #20]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	08db      	lsrs	r3, r3, #3
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	2b04      	cmp	r3, #4
 8002916:	d00a      	beq.n	800292e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6919      	ldr	r1, [r3, #16]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002928:	f7ff fa4e 	bl	8001dc8 <LL_ADC_SetOffset>
 800292c:	e179      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2100      	movs	r1, #0
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff fa6b 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 800293a:	4603      	mov	r3, r0
 800293c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10a      	bne.n	800295a <HAL_ADC_ConfigChannel+0x14e>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2100      	movs	r1, #0
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fa60 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002950:	4603      	mov	r3, r0
 8002952:	0e9b      	lsrs	r3, r3, #26
 8002954:	f003 021f 	and.w	r2, r3, #31
 8002958:	e01e      	b.n	8002998 <HAL_ADC_ConfigChannel+0x18c>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff fa55 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002966:	4603      	mov	r3, r0
 8002968:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002970:	fa93 f3a3 	rbit	r3, r3
 8002974:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002978:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800297c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002980:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002988:	2320      	movs	r3, #32
 800298a:	e004      	b.n	8002996 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800298c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002990:	fab3 f383 	clz	r3, r3
 8002994:	b2db      	uxtb	r3, r3
 8002996:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d105      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x1a4>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	0e9b      	lsrs	r3, r3, #26
 80029aa:	f003 031f 	and.w	r3, r3, #31
 80029ae:	e018      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x1d6>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80029c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80029cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d101      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80029d4:	2320      	movs	r3, #32
 80029d6:	e004      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80029d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029dc:	fab3 f383 	clz	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d106      	bne.n	80029f4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2200      	movs	r2, #0
 80029ec:	2100      	movs	r1, #0
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff fa24 	bl	8001e3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2101      	movs	r1, #1
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff fa08 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10a      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x214>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff f9fd 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002a16:	4603      	mov	r3, r0
 8002a18:	0e9b      	lsrs	r3, r3, #26
 8002a1a:	f003 021f 	and.w	r2, r3, #31
 8002a1e:	e01e      	b.n	8002a5e <HAL_ADC_ConfigChannel+0x252>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2101      	movs	r1, #1
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff f9f2 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a36:	fa93 f3a3 	rbit	r3, r3
 8002a3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002a3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002a46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002a4e:	2320      	movs	r3, #32
 8002a50:	e004      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002a52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d105      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x26a>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	0e9b      	lsrs	r3, r3, #26
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	e018      	b.n	8002aa8 <HAL_ADC_ConfigChannel+0x29c>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a82:	fa93 f3a3 	rbit	r3, r3
 8002a86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002a8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a8e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002a92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002a9a:	2320      	movs	r3, #32
 8002a9c:	e004      	b.n	8002aa8 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002a9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002aa2:	fab3 f383 	clz	r3, r3
 8002aa6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d106      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff f9c1 	bl	8001e3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2102      	movs	r1, #2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff f9a5 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d10a      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x2da>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff f99a 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002adc:	4603      	mov	r3, r0
 8002ade:	0e9b      	lsrs	r3, r3, #26
 8002ae0:	f003 021f 	and.w	r2, r3, #31
 8002ae4:	e01e      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x318>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2102      	movs	r1, #2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff f98f 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002af2:	4603      	mov	r3, r0
 8002af4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002afc:	fa93 f3a3 	rbit	r3, r3
 8002b00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002b04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002b0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002b14:	2320      	movs	r3, #32
 8002b16:	e004      	b.n	8002b22 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002b18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b1c:	fab3 f383 	clz	r3, r3
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d105      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x330>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	0e9b      	lsrs	r3, r3, #26
 8002b36:	f003 031f 	and.w	r3, r3, #31
 8002b3a:	e014      	b.n	8002b66 <HAL_ADC_ConfigChannel+0x35a>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b44:	fa93 f3a3 	rbit	r3, r3
 8002b48:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002b4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002b50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d101      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002b58:	2320      	movs	r3, #32
 8002b5a:	e004      	b.n	8002b66 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002b5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b60:	fab3 f383 	clz	r3, r3
 8002b64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d106      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2102      	movs	r1, #2
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff f962 	bl	8001e3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2103      	movs	r1, #3
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff f946 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002b84:	4603      	mov	r3, r0
 8002b86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10a      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x398>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2103      	movs	r1, #3
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff f93b 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	0e9b      	lsrs	r3, r3, #26
 8002b9e:	f003 021f 	and.w	r2, r3, #31
 8002ba2:	e017      	b.n	8002bd4 <HAL_ADC_ConfigChannel+0x3c8>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2103      	movs	r1, #3
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff f930 	bl	8001e10 <LL_ADC_GetOffsetChannel>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bb6:	fa93 f3a3 	rbit	r3, r3
 8002bba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002bbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bbe:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002bc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002bc6:	2320      	movs	r3, #32
 8002bc8:	e003      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002bca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bcc:	fab3 f383 	clz	r3, r3
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d105      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x3e0>
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	0e9b      	lsrs	r3, r3, #26
 8002be6:	f003 031f 	and.w	r3, r3, #31
 8002bea:	e011      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x404>
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002bf4:	fa93 f3a3 	rbit	r3, r3
 8002bf8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002bfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bfc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002bfe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002c04:	2320      	movs	r3, #32
 8002c06:	e003      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002c08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c0a:	fab3 f383 	clz	r3, r3
 8002c0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d106      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2103      	movs	r1, #3
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff f90d 	bl	8001e3c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fa44 	bl	80020b4 <LL_ADC_IsEnabled>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f040 8140 	bne.w	8002eb4 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6818      	ldr	r0, [r3, #0]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	6819      	ldr	r1, [r3, #0]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	461a      	mov	r2, r3
 8002c42:	f7ff f981 	bl	8001f48 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	4a8f      	ldr	r2, [pc, #572]	@ (8002e88 <HAL_ADC_ConfigChannel+0x67c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	f040 8131 	bne.w	8002eb4 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10b      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x46e>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	0e9b      	lsrs	r3, r3, #26
 8002c68:	3301      	adds	r3, #1
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	2b09      	cmp	r3, #9
 8002c70:	bf94      	ite	ls
 8002c72:	2301      	movls	r3, #1
 8002c74:	2300      	movhi	r3, #0
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	e019      	b.n	8002cae <HAL_ADC_ConfigChannel+0x4a2>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c82:	fa93 f3a3 	rbit	r3, r3
 8002c86:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002c88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002c8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002c92:	2320      	movs	r3, #32
 8002c94:	e003      	b.n	8002c9e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002c96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c98:	fab3 f383 	clz	r3, r3
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	2b09      	cmp	r3, #9
 8002ca6:	bf94      	ite	ls
 8002ca8:	2301      	movls	r3, #1
 8002caa:	2300      	movhi	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d079      	beq.n	8002da6 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d107      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x4c2>
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	0e9b      	lsrs	r3, r3, #26
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	069b      	lsls	r3, r3, #26
 8002cc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ccc:	e015      	b.n	8002cfa <HAL_ADC_ConfigChannel+0x4ee>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cd6:	fa93 f3a3 	rbit	r3, r3
 8002cda:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002cdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cde:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002ce0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	e003      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002cea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cec:	fab3 f383 	clz	r3, r3
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	069b      	lsls	r3, r3, #26
 8002cf6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d109      	bne.n	8002d1a <HAL_ADC_ConfigChannel+0x50e>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	0e9b      	lsrs	r3, r3, #26
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	f003 031f 	and.w	r3, r3, #31
 8002d12:	2101      	movs	r1, #1
 8002d14:	fa01 f303 	lsl.w	r3, r1, r3
 8002d18:	e017      	b.n	8002d4a <HAL_ADC_ConfigChannel+0x53e>
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d22:	fa93 f3a3 	rbit	r3, r3
 8002d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d2a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002d32:	2320      	movs	r3, #32
 8002d34:	e003      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002d36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d38:	fab3 f383 	clz	r3, r3
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	3301      	adds	r3, #1
 8002d40:	f003 031f 	and.w	r3, r3, #31
 8002d44:	2101      	movs	r1, #1
 8002d46:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4a:	ea42 0103 	orr.w	r1, r2, r3
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10a      	bne.n	8002d70 <HAL_ADC_ConfigChannel+0x564>
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	0e9b      	lsrs	r3, r3, #26
 8002d60:	3301      	adds	r3, #1
 8002d62:	f003 021f 	and.w	r2, r3, #31
 8002d66:	4613      	mov	r3, r2
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	4413      	add	r3, r2
 8002d6c:	051b      	lsls	r3, r3, #20
 8002d6e:	e018      	b.n	8002da2 <HAL_ADC_ConfigChannel+0x596>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d78:	fa93 f3a3 	rbit	r3, r3
 8002d7c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d80:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d101      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002d88:	2320      	movs	r3, #32
 8002d8a:	e003      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d8e:	fab3 f383 	clz	r3, r3
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	3301      	adds	r3, #1
 8002d96:	f003 021f 	and.w	r2, r3, #31
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	4413      	add	r3, r2
 8002da0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002da2:	430b      	orrs	r3, r1
 8002da4:	e081      	b.n	8002eaa <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d107      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x5b6>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	0e9b      	lsrs	r3, r3, #26
 8002db8:	3301      	adds	r3, #1
 8002dba:	069b      	lsls	r3, r3, #26
 8002dbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dc0:	e015      	b.n	8002dee <HAL_ADC_ConfigChannel+0x5e2>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002dda:	2320      	movs	r3, #32
 8002ddc:	e003      	b.n	8002de6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de0:	fab3 f383 	clz	r3, r3
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	3301      	adds	r3, #1
 8002de8:	069b      	lsls	r3, r3, #26
 8002dea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d109      	bne.n	8002e0e <HAL_ADC_ConfigChannel+0x602>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	0e9b      	lsrs	r3, r3, #26
 8002e00:	3301      	adds	r3, #1
 8002e02:	f003 031f 	and.w	r3, r3, #31
 8002e06:	2101      	movs	r1, #1
 8002e08:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0c:	e017      	b.n	8002e3e <HAL_ADC_ConfigChannel+0x632>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	fa93 f3a3 	rbit	r3, r3
 8002e1a:	61bb      	str	r3, [r7, #24]
  return result;
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002e26:	2320      	movs	r3, #32
 8002e28:	e003      	b.n	8002e32 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	fab3 f383 	clz	r3, r3
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	3301      	adds	r3, #1
 8002e34:	f003 031f 	and.w	r3, r3, #31
 8002e38:	2101      	movs	r1, #1
 8002e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3e:	ea42 0103 	orr.w	r1, r2, r3
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10d      	bne.n	8002e6a <HAL_ADC_ConfigChannel+0x65e>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	0e9b      	lsrs	r3, r3, #26
 8002e54:	3301      	adds	r3, #1
 8002e56:	f003 021f 	and.w	r2, r3, #31
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	4413      	add	r3, r2
 8002e60:	3b1e      	subs	r3, #30
 8002e62:	051b      	lsls	r3, r3, #20
 8002e64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e68:	e01e      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x69c>
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	fa93 f3a3 	rbit	r3, r3
 8002e76:	60fb      	str	r3, [r7, #12]
  return result;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d104      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002e82:	2320      	movs	r3, #32
 8002e84:	e006      	b.n	8002e94 <HAL_ADC_ConfigChannel+0x688>
 8002e86:	bf00      	nop
 8002e88:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	fab3 f383 	clz	r3, r3
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	3301      	adds	r3, #1
 8002e96:	f003 021f 	and.w	r2, r3, #31
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4413      	add	r3, r2
 8002ea0:	3b1e      	subs	r3, #30
 8002ea2:	051b      	lsls	r3, r3, #20
 8002ea4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ea8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eae:	4619      	mov	r1, r3
 8002eb0:	f7ff f81e 	bl	8001ef0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	4b44      	ldr	r3, [pc, #272]	@ (8002fcc <HAL_ADC_ConfigChannel+0x7c0>)
 8002eba:	4013      	ands	r3, r2
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d07a      	beq.n	8002fb6 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ec0:	4843      	ldr	r0, [pc, #268]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ec2:	f7fe ff73 	bl	8001dac <LL_ADC_GetCommonPathInternalCh>
 8002ec6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a41      	ldr	r2, [pc, #260]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d12c      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ed4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ed8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d126      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a3c      	ldr	r2, [pc, #240]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d004      	beq.n	8002ef4 <HAL_ADC_ConfigChannel+0x6e8>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a3b      	ldr	r2, [pc, #236]	@ (8002fdc <HAL_ADC_ConfigChannel+0x7d0>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d15d      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ef4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ef8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002efc:	4619      	mov	r1, r3
 8002efe:	4834      	ldr	r0, [pc, #208]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f00:	f7fe ff41 	bl	8001d86 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f04:	4b36      	ldr	r3, [pc, #216]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	099b      	lsrs	r3, r3, #6
 8002f0a:	4a36      	ldr	r2, [pc, #216]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f10:	099b      	lsrs	r3, r3, #6
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	4613      	mov	r3, r2
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	4413      	add	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f1e:	e002      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1f9      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f2c:	e040      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a2d      	ldr	r2, [pc, #180]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d118      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d112      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a23      	ldr	r2, [pc, #140]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d004      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x74c>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a22      	ldr	r2, [pc, #136]	@ (8002fdc <HAL_ADC_ConfigChannel+0x7d0>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d12d      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f60:	4619      	mov	r1, r3
 8002f62:	481b      	ldr	r0, [pc, #108]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f64:	f7fe ff0f 	bl	8001d86 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f68:	e024      	b.n	8002fb4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8002fec <HAL_ADC_ConfigChannel+0x7e0>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d120      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d11a      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a14      	ldr	r2, [pc, #80]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d115      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f8e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f92:	4619      	mov	r1, r3
 8002f94:	480e      	ldr	r0, [pc, #56]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f96:	f7fe fef6 	bl	8001d86 <LL_ADC_SetCommonPathInternalCh>
 8002f9a:	e00c      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa0:	f043 0220 	orr.w	r2, r3, #32
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002fae:	e002      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fb0:	bf00      	nop
 8002fb2:	e000      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fb4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fbe:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	37d8      	adds	r7, #216	@ 0xd8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	80080000 	.word	0x80080000
 8002fd0:	50040300 	.word	0x50040300
 8002fd4:	c7520000 	.word	0xc7520000
 8002fd8:	50040000 	.word	0x50040000
 8002fdc:	50040200 	.word	0x50040200
 8002fe0:	20000004 	.word	0x20000004
 8002fe4:	053e2d63 	.word	0x053e2d63
 8002fe8:	cb840000 	.word	0xcb840000
 8002fec:	80000001 	.word	0x80000001

08002ff0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b088      	sub	sp, #32
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff f8a2 	bl	8002150 <LL_ADC_REG_IsConversionOngoing>
 800300c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff f8c3 	bl	800219e <LL_ADC_INJ_IsConversionOngoing>
 8003018:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d103      	bne.n	8003028 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 8098 	beq.w	8003158 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d02a      	beq.n	800308c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	7e5b      	ldrb	r3, [r3, #25]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d126      	bne.n	800308c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	7e1b      	ldrb	r3, [r3, #24]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d122      	bne.n	800308c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003046:	2301      	movs	r3, #1
 8003048:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800304a:	e014      	b.n	8003076 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	4a45      	ldr	r2, [pc, #276]	@ (8003164 <ADC_ConversionStop+0x174>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d90d      	bls.n	8003070 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003058:	f043 0210 	orr.w	r2, r3, #16
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003064:	f043 0201 	orr.w	r2, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e074      	b.n	800315a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	3301      	adds	r3, #1
 8003074:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003080:	2b40      	cmp	r3, #64	@ 0x40
 8003082:	d1e3      	bne.n	800304c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2240      	movs	r2, #64	@ 0x40
 800308a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2b02      	cmp	r3, #2
 8003090:	d014      	beq.n	80030bc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff f85a 	bl	8002150 <LL_ADC_REG_IsConversionOngoing>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00c      	beq.n	80030bc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff f817 	bl	80020da <LL_ADC_IsDisableOngoing>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d104      	bne.n	80030bc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff f836 	bl	8002128 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d014      	beq.n	80030ec <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff f869 	bl	800219e <LL_ADC_INJ_IsConversionOngoing>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00c      	beq.n	80030ec <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe ffff 	bl	80020da <LL_ADC_IsDisableOngoing>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d104      	bne.n	80030ec <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7ff f845 	bl	8002176 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d005      	beq.n	80030fe <ADC_ConversionStop+0x10e>
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d105      	bne.n	8003104 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80030f8:	230c      	movs	r3, #12
 80030fa:	617b      	str	r3, [r7, #20]
        break;
 80030fc:	e005      	b.n	800310a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80030fe:	2308      	movs	r3, #8
 8003100:	617b      	str	r3, [r7, #20]
        break;
 8003102:	e002      	b.n	800310a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003104:	2304      	movs	r3, #4
 8003106:	617b      	str	r3, [r7, #20]
        break;
 8003108:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800310a:	f7fe fdf9 	bl	8001d00 <HAL_GetTick>
 800310e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003110:	e01b      	b.n	800314a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003112:	f7fe fdf5 	bl	8001d00 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b05      	cmp	r3, #5
 800311e:	d914      	bls.n	800314a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	4013      	ands	r3, r2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00d      	beq.n	800314a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003132:	f043 0210 	orr.w	r2, r3, #16
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313e:	f043 0201 	orr.w	r2, r3, #1
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e007      	b.n	800315a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1dc      	bne.n	8003112 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3720      	adds	r7, #32
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	a33fffff 	.word	0xa33fffff

08003168 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003170:	2300      	movs	r3, #0
 8003172:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7fe ff9b 	bl	80020b4 <LL_ADC_IsEnabled>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d169      	bne.n	8003258 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	4b36      	ldr	r3, [pc, #216]	@ (8003264 <ADC_Enable+0xfc>)
 800318c:	4013      	ands	r3, r2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00d      	beq.n	80031ae <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003196:	f043 0210 	orr.w	r2, r3, #16
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a2:	f043 0201 	orr.w	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e055      	b.n	800325a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7fe ff56 	bl	8002064 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031b8:	482b      	ldr	r0, [pc, #172]	@ (8003268 <ADC_Enable+0x100>)
 80031ba:	f7fe fdf7 	bl	8001dac <LL_ADC_GetCommonPathInternalCh>
 80031be:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d013      	beq.n	80031f0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031c8:	4b28      	ldr	r3, [pc, #160]	@ (800326c <ADC_Enable+0x104>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	099b      	lsrs	r3, r3, #6
 80031ce:	4a28      	ldr	r2, [pc, #160]	@ (8003270 <ADC_Enable+0x108>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	099b      	lsrs	r3, r3, #6
 80031d6:	1c5a      	adds	r2, r3, #1
 80031d8:	4613      	mov	r3, r2
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	4413      	add	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031e2:	e002      	b.n	80031ea <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	3b01      	subs	r3, #1
 80031e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1f9      	bne.n	80031e4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80031f0:	f7fe fd86 	bl	8001d00 <HAL_GetTick>
 80031f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031f6:	e028      	b.n	800324a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fe ff59 	bl	80020b4 <LL_ADC_IsEnabled>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d104      	bne.n	8003212 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f7fe ff29 	bl	8002064 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003212:	f7fe fd75 	bl	8001d00 <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d914      	bls.n	800324a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b01      	cmp	r3, #1
 800322c:	d00d      	beq.n	800324a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003232:	f043 0210 	orr.w	r2, r3, #16
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e007      	b.n	800325a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b01      	cmp	r3, #1
 8003256:	d1cf      	bne.n	80031f8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	8000003f 	.word	0x8000003f
 8003268:	50040300 	.word	0x50040300
 800326c:	20000004 	.word	0x20000004
 8003270:	053e2d63 	.word	0x053e2d63

08003274 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7fe ff2a 	bl	80020da <LL_ADC_IsDisableOngoing>
 8003286:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4618      	mov	r0, r3
 800328e:	f7fe ff11 	bl	80020b4 <LL_ADC_IsEnabled>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d047      	beq.n	8003328 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d144      	bne.n	8003328 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f003 030d 	and.w	r3, r3, #13
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d10c      	bne.n	80032c6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7fe feeb 	bl	800208c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2203      	movs	r2, #3
 80032bc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032be:	f7fe fd1f 	bl	8001d00 <HAL_GetTick>
 80032c2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032c4:	e029      	b.n	800331a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ca:	f043 0210 	orr.w	r2, r3, #16
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d6:	f043 0201 	orr.w	r2, r3, #1
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e023      	b.n	800332a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032e2:	f7fe fd0d 	bl	8001d00 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d914      	bls.n	800331a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00d      	beq.n	800331a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003302:	f043 0210 	orr.w	r2, r3, #16
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330e:	f043 0201 	orr.w	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e007      	b.n	800332a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1dc      	bne.n	80032e2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <LL_ADC_IsEnabled>:
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	2b01      	cmp	r3, #1
 8003344:	d101      	bne.n	800334a <LL_ADC_IsEnabled+0x18>
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <LL_ADC_IsEnabled+0x1a>
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <LL_ADC_REG_IsConversionOngoing>:
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b04      	cmp	r3, #4
 800336a:	d101      	bne.n	8003370 <LL_ADC_REG_IsConversionOngoing+0x18>
 800336c:	2301      	movs	r3, #1
 800336e:	e000      	b.n	8003372 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
	...

08003380 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003380:	b590      	push	{r4, r7, lr}
 8003382:	b09f      	sub	sp, #124	@ 0x7c
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003396:	2b01      	cmp	r3, #1
 8003398:	d101      	bne.n	800339e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800339a:	2302      	movs	r3, #2
 800339c:	e093      	b.n	80034c6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80033a6:	2300      	movs	r3, #0
 80033a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80033aa:	2300      	movs	r3, #0
 80033ac:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a47      	ldr	r2, [pc, #284]	@ (80034d0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d102      	bne.n	80033be <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80033b8:	4b46      	ldr	r3, [pc, #280]	@ (80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80033ba:	60bb      	str	r3, [r7, #8]
 80033bc:	e001      	b.n	80033c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80033be:	2300      	movs	r3, #0
 80033c0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10b      	bne.n	80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033cc:	f043 0220 	orr.w	r2, r3, #32
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e072      	b.n	80034c6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff ffb8 	bl	8003358 <LL_ADC_REG_IsConversionOngoing>
 80033e8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff ffb2 	bl	8003358 <LL_ADC_REG_IsConversionOngoing>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d154      	bne.n	80034a4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80033fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d151      	bne.n	80034a4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003400:	4b35      	ldr	r3, [pc, #212]	@ (80034d8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003402:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d02c      	beq.n	8003466 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800340c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	6859      	ldr	r1, [r3, #4]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800341e:	035b      	lsls	r3, r3, #13
 8003420:	430b      	orrs	r3, r1
 8003422:	431a      	orrs	r2, r3
 8003424:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003426:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003428:	4829      	ldr	r0, [pc, #164]	@ (80034d0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800342a:	f7ff ff82 	bl	8003332 <LL_ADC_IsEnabled>
 800342e:	4604      	mov	r4, r0
 8003430:	4828      	ldr	r0, [pc, #160]	@ (80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003432:	f7ff ff7e 	bl	8003332 <LL_ADC_IsEnabled>
 8003436:	4603      	mov	r3, r0
 8003438:	431c      	orrs	r4, r3
 800343a:	4828      	ldr	r0, [pc, #160]	@ (80034dc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800343c:	f7ff ff79 	bl	8003332 <LL_ADC_IsEnabled>
 8003440:	4603      	mov	r3, r0
 8003442:	4323      	orrs	r3, r4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d137      	bne.n	80034b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003448:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003450:	f023 030f 	bic.w	r3, r3, #15
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	6811      	ldr	r1, [r2, #0]
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	6892      	ldr	r2, [r2, #8]
 800345c:	430a      	orrs	r2, r1
 800345e:	431a      	orrs	r2, r3
 8003460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003462:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003464:	e028      	b.n	80034b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800346e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003470:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003472:	4817      	ldr	r0, [pc, #92]	@ (80034d0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003474:	f7ff ff5d 	bl	8003332 <LL_ADC_IsEnabled>
 8003478:	4604      	mov	r4, r0
 800347a:	4816      	ldr	r0, [pc, #88]	@ (80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800347c:	f7ff ff59 	bl	8003332 <LL_ADC_IsEnabled>
 8003480:	4603      	mov	r3, r0
 8003482:	431c      	orrs	r4, r3
 8003484:	4815      	ldr	r0, [pc, #84]	@ (80034dc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003486:	f7ff ff54 	bl	8003332 <LL_ADC_IsEnabled>
 800348a:	4603      	mov	r3, r0
 800348c:	4323      	orrs	r3, r4
 800348e:	2b00      	cmp	r3, #0
 8003490:	d112      	bne.n	80034b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800349a:	f023 030f 	bic.w	r3, r3, #15
 800349e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80034a0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034a2:	e009      	b.n	80034b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a8:	f043 0220 	orr.w	r2, r3, #32
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80034b6:	e000      	b.n	80034ba <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80034c2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	377c      	adds	r7, #124	@ 0x7c
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd90      	pop	{r4, r7, pc}
 80034ce:	bf00      	nop
 80034d0:	50040000 	.word	0x50040000
 80034d4:	50040100 	.word	0x50040100
 80034d8:	50040300 	.word	0x50040300
 80034dc:	50040200 	.word	0x50040200

080034e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034fc:	4013      	ands	r3, r2
 80034fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003508:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800350c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003512:	4a04      	ldr	r2, [pc, #16]	@ (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	60d3      	str	r3, [r2, #12]
}
 8003518:	bf00      	nop
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800352c:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <__NVIC_GetPriorityGrouping+0x18>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	0a1b      	lsrs	r3, r3, #8
 8003532:	f003 0307 	and.w	r3, r3, #7
}
 8003536:	4618      	mov	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800354e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003552:	2b00      	cmp	r3, #0
 8003554:	db0b      	blt.n	800356e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	f003 021f 	and.w	r2, r3, #31
 800355c:	4907      	ldr	r1, [pc, #28]	@ (800357c <__NVIC_EnableIRQ+0x38>)
 800355e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003562:	095b      	lsrs	r3, r3, #5
 8003564:	2001      	movs	r0, #1
 8003566:	fa00 f202 	lsl.w	r2, r0, r2
 800356a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	e000e100 	.word	0xe000e100

08003580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	6039      	str	r1, [r7, #0]
 800358a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800358c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003590:	2b00      	cmp	r3, #0
 8003592:	db0a      	blt.n	80035aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	b2da      	uxtb	r2, r3
 8003598:	490c      	ldr	r1, [pc, #48]	@ (80035cc <__NVIC_SetPriority+0x4c>)
 800359a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359e:	0112      	lsls	r2, r2, #4
 80035a0:	b2d2      	uxtb	r2, r2
 80035a2:	440b      	add	r3, r1
 80035a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035a8:	e00a      	b.n	80035c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	4908      	ldr	r1, [pc, #32]	@ (80035d0 <__NVIC_SetPriority+0x50>)
 80035b0:	79fb      	ldrb	r3, [r7, #7]
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	3b04      	subs	r3, #4
 80035b8:	0112      	lsls	r2, r2, #4
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	440b      	add	r3, r1
 80035be:	761a      	strb	r2, [r3, #24]
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	e000e100 	.word	0xe000e100
 80035d0:	e000ed00 	.word	0xe000ed00

080035d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b089      	sub	sp, #36	@ 0x24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f1c3 0307 	rsb	r3, r3, #7
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	bf28      	it	cs
 80035f2:	2304      	movcs	r3, #4
 80035f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	3304      	adds	r3, #4
 80035fa:	2b06      	cmp	r3, #6
 80035fc:	d902      	bls.n	8003604 <NVIC_EncodePriority+0x30>
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3b03      	subs	r3, #3
 8003602:	e000      	b.n	8003606 <NVIC_EncodePriority+0x32>
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003608:	f04f 32ff 	mov.w	r2, #4294967295
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43da      	mvns	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	401a      	ands	r2, r3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800361c:	f04f 31ff 	mov.w	r1, #4294967295
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	fa01 f303 	lsl.w	r3, r1, r3
 8003626:	43d9      	mvns	r1, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800362c:	4313      	orrs	r3, r2
         );
}
 800362e:	4618      	mov	r0, r3
 8003630:	3724      	adds	r7, #36	@ 0x24
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800364c:	d301      	bcc.n	8003652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800364e:	2301      	movs	r3, #1
 8003650:	e00f      	b.n	8003672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003652:	4a0a      	ldr	r2, [pc, #40]	@ (800367c <SysTick_Config+0x40>)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	3b01      	subs	r3, #1
 8003658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365a:	210f      	movs	r1, #15
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	f7ff ff8e 	bl	8003580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003664:	4b05      	ldr	r3, [pc, #20]	@ (800367c <SysTick_Config+0x40>)
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366a:	4b04      	ldr	r3, [pc, #16]	@ (800367c <SysTick_Config+0x40>)
 800366c:	2207      	movs	r2, #7
 800366e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	e000e010 	.word	0xe000e010

08003680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff ff29 	bl	80034e0 <__NVIC_SetPriorityGrouping>
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b086      	sub	sp, #24
 800369a:	af00      	add	r7, sp, #0
 800369c:	4603      	mov	r3, r0
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036a8:	f7ff ff3e 	bl	8003528 <__NVIC_GetPriorityGrouping>
 80036ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	6978      	ldr	r0, [r7, #20]
 80036b4:	f7ff ff8e 	bl	80035d4 <NVIC_EncodePriority>
 80036b8:	4602      	mov	r2, r0
 80036ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036be:	4611      	mov	r1, r2
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff ff5d 	bl	8003580 <__NVIC_SetPriority>
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	4603      	mov	r3, r0
 80036d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff31 	bl	8003544 <__NVIC_EnableIRQ>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b082      	sub	sp, #8
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff ffa2 	bl	800363c <SysTick_Config>
 80036f8:	4603      	mov	r3, r0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
	...

08003704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003704:	b480      	push	{r7}
 8003706:	b087      	sub	sp, #28
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003712:	e17f      	b.n	8003a14 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	2101      	movs	r1, #1
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	fa01 f303 	lsl.w	r3, r1, r3
 8003720:	4013      	ands	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2b00      	cmp	r3, #0
 8003728:	f000 8171 	beq.w	8003a0e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f003 0303 	and.w	r3, r3, #3
 8003734:	2b01      	cmp	r3, #1
 8003736:	d005      	beq.n	8003744 <HAL_GPIO_Init+0x40>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	2b02      	cmp	r3, #2
 8003742:	d130      	bne.n	80037a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	2203      	movs	r2, #3
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	4013      	ands	r3, r2
 800375a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	68da      	ldr	r2, [r3, #12]
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	fa02 f303 	lsl.w	r3, r2, r3
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800377a:	2201      	movs	r2, #1
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43db      	mvns	r3, r3
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4013      	ands	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	091b      	lsrs	r3, r3, #4
 8003790:	f003 0201 	and.w	r2, r3, #1
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d118      	bne.n	80037e4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80037b8:	2201      	movs	r2, #1
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	43db      	mvns	r3, r3
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	4013      	ands	r3, r2
 80037c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	08db      	lsrs	r3, r3, #3
 80037ce:	f003 0201 	and.w	r2, r3, #1
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 0303 	and.w	r3, r3, #3
 80037ec:	2b03      	cmp	r3, #3
 80037ee:	d017      	beq.n	8003820 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	2203      	movs	r2, #3
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	4013      	ands	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f003 0303 	and.w	r3, r3, #3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d123      	bne.n	8003874 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	08da      	lsrs	r2, r3, #3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3208      	adds	r2, #8
 8003834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003838:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	220f      	movs	r2, #15
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	4013      	ands	r3, r2
 800384e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	691a      	ldr	r2, [r3, #16]
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	f003 0307 	and.w	r3, r3, #7
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	4313      	orrs	r3, r2
 8003864:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	08da      	lsrs	r2, r3, #3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	3208      	adds	r2, #8
 800386e:	6939      	ldr	r1, [r7, #16]
 8003870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	2203      	movs	r2, #3
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f003 0203 	and.w	r2, r3, #3
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4313      	orrs	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f000 80ac 	beq.w	8003a0e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a34 <HAL_GPIO_Init+0x330>)
 80038b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003a34 <HAL_GPIO_Init+0x330>)
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80038c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003a34 <HAL_GPIO_Init+0x330>)
 80038c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	60bb      	str	r3, [r7, #8]
 80038cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038ce:	4a5a      	ldr	r2, [pc, #360]	@ (8003a38 <HAL_GPIO_Init+0x334>)
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	089b      	lsrs	r3, r3, #2
 80038d4:	3302      	adds	r3, #2
 80038d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f003 0303 	and.w	r3, r3, #3
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	220f      	movs	r2, #15
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4013      	ands	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038f8:	d025      	beq.n	8003946 <HAL_GPIO_Init+0x242>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a4f      	ldr	r2, [pc, #316]	@ (8003a3c <HAL_GPIO_Init+0x338>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d01f      	beq.n	8003942 <HAL_GPIO_Init+0x23e>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a4e      	ldr	r2, [pc, #312]	@ (8003a40 <HAL_GPIO_Init+0x33c>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d019      	beq.n	800393e <HAL_GPIO_Init+0x23a>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a4d      	ldr	r2, [pc, #308]	@ (8003a44 <HAL_GPIO_Init+0x340>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d013      	beq.n	800393a <HAL_GPIO_Init+0x236>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a4c      	ldr	r2, [pc, #304]	@ (8003a48 <HAL_GPIO_Init+0x344>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d00d      	beq.n	8003936 <HAL_GPIO_Init+0x232>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a4b      	ldr	r2, [pc, #300]	@ (8003a4c <HAL_GPIO_Init+0x348>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d007      	beq.n	8003932 <HAL_GPIO_Init+0x22e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a4a      	ldr	r2, [pc, #296]	@ (8003a50 <HAL_GPIO_Init+0x34c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d101      	bne.n	800392e <HAL_GPIO_Init+0x22a>
 800392a:	2306      	movs	r3, #6
 800392c:	e00c      	b.n	8003948 <HAL_GPIO_Init+0x244>
 800392e:	2307      	movs	r3, #7
 8003930:	e00a      	b.n	8003948 <HAL_GPIO_Init+0x244>
 8003932:	2305      	movs	r3, #5
 8003934:	e008      	b.n	8003948 <HAL_GPIO_Init+0x244>
 8003936:	2304      	movs	r3, #4
 8003938:	e006      	b.n	8003948 <HAL_GPIO_Init+0x244>
 800393a:	2303      	movs	r3, #3
 800393c:	e004      	b.n	8003948 <HAL_GPIO_Init+0x244>
 800393e:	2302      	movs	r3, #2
 8003940:	e002      	b.n	8003948 <HAL_GPIO_Init+0x244>
 8003942:	2301      	movs	r3, #1
 8003944:	e000      	b.n	8003948 <HAL_GPIO_Init+0x244>
 8003946:	2300      	movs	r3, #0
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	f002 0203 	and.w	r2, r2, #3
 800394e:	0092      	lsls	r2, r2, #2
 8003950:	4093      	lsls	r3, r2
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003958:	4937      	ldr	r1, [pc, #220]	@ (8003a38 <HAL_GPIO_Init+0x334>)
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	089b      	lsrs	r3, r3, #2
 800395e:	3302      	adds	r3, #2
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003966:	4b3b      	ldr	r3, [pc, #236]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	43db      	mvns	r3, r3
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	4013      	ands	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800398a:	4a32      	ldr	r2, [pc, #200]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003990:	4b30      	ldr	r3, [pc, #192]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	43db      	mvns	r3, r3
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	4013      	ands	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80039ac:	693a      	ldr	r2, [r7, #16]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039b4:	4a27      	ldr	r2, [pc, #156]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039ba:	4b26      	ldr	r3, [pc, #152]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	43db      	mvns	r3, r3
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	4013      	ands	r3, r2
 80039c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80039d6:	693a      	ldr	r2, [r7, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	4313      	orrs	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039de:	4a1d      	ldr	r2, [pc, #116]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	43db      	mvns	r3, r3
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	4013      	ands	r3, r2
 80039f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a08:	4a12      	ldr	r2, [pc, #72]	@ (8003a54 <HAL_GPIO_Init+0x350>)
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	3301      	adds	r3, #1
 8003a12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f47f ae78 	bne.w	8003714 <HAL_GPIO_Init+0x10>
  }
}
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop
 8003a28:	371c      	adds	r7, #28
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000
 8003a38:	40010000 	.word	0x40010000
 8003a3c:	48000400 	.word	0x48000400
 8003a40:	48000800 	.word	0x48000800
 8003a44:	48000c00 	.word	0x48000c00
 8003a48:	48001000 	.word	0x48001000
 8003a4c:	48001400 	.word	0x48001400
 8003a50:	48001800 	.word	0x48001800
 8003a54:	40010400 	.word	0x40010400

08003a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	807b      	strh	r3, [r7, #2]
 8003a64:	4613      	mov	r3, r2
 8003a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a68:	787b      	ldrb	r3, [r7, #1]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a6e:	887a      	ldrh	r2, [r7, #2]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a74:	e002      	b.n	8003a7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a76:	887a      	ldrh	r2, [r7, #2]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a92:	4b08      	ldr	r3, [pc, #32]	@ (8003ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a94:	695a      	ldr	r2, [r3, #20]
 8003a96:	88fb      	ldrh	r3, [r7, #6]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d006      	beq.n	8003aac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a9e:	4a05      	ldr	r2, [pc, #20]	@ (8003ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa0:	88fb      	ldrh	r3, [r7, #6]
 8003aa2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003aa4:	88fb      	ldrh	r3, [r7, #6]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f806 	bl	8003ab8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40010400 	.word	0x40010400

08003ab8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b082      	sub	sp, #8
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d101      	bne.n	8003ae0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e08d      	b.n	8003bfc <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d106      	bne.n	8003afa <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f7fc ff2d 	bl	8000954 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2224      	movs	r2, #36	@ 0x24
 8003afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0201 	bic.w	r2, r2, #1
 8003b10:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b1e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b2e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d107      	bne.n	8003b48 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b44:	609a      	str	r2, [r3, #8]
 8003b46:	e006      	b.n	8003b56 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b54:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d108      	bne.n	8003b70 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b6c:	605a      	str	r2, [r3, #4]
 8003b6e:	e007      	b.n	8003b80 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b7e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6812      	ldr	r2, [r2, #0]
 8003b8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b92:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68da      	ldr	r2, [r3, #12]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ba2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691a      	ldr	r2, [r3, #16]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69d9      	ldr	r1, [r3, #28]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a1a      	ldr	r2, [r3, #32]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0201 	orr.w	r2, r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b088      	sub	sp, #32
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	4608      	mov	r0, r1
 8003c0e:	4611      	mov	r1, r2
 8003c10:	461a      	mov	r2, r3
 8003c12:	4603      	mov	r3, r0
 8003c14:	817b      	strh	r3, [r7, #10]
 8003c16:	460b      	mov	r3, r1
 8003c18:	813b      	strh	r3, [r7, #8]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b20      	cmp	r3, #32
 8003c28:	f040 80f9 	bne.w	8003e1e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d002      	beq.n	8003c38 <HAL_I2C_Mem_Write+0x34>
 8003c32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d105      	bne.n	8003c44 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c3e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0ed      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_I2C_Mem_Write+0x4e>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e0e6      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c5a:	f7fe f851 	bl	8001d00 <HAL_GetTick>
 8003c5e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	2319      	movs	r3, #25
 8003c66:	2201      	movs	r2, #1
 8003c68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f955 	bl	8003f1c <I2C_WaitOnFlagUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0d1      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2221      	movs	r2, #33	@ 0x21
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2240      	movs	r2, #64	@ 0x40
 8003c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6a3a      	ldr	r2, [r7, #32]
 8003c96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ca4:	88f8      	ldrh	r0, [r7, #6]
 8003ca6:	893a      	ldrh	r2, [r7, #8]
 8003ca8:	8979      	ldrh	r1, [r7, #10]
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	9301      	str	r3, [sp, #4]
 8003cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f8b9 	bl	8003e2c <I2C_RequestMemoryWrite>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d005      	beq.n	8003ccc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e0a9      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2bff      	cmp	r3, #255	@ 0xff
 8003cd4:	d90e      	bls.n	8003cf4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	22ff      	movs	r2, #255	@ 0xff
 8003cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	8979      	ldrh	r1, [r7, #10]
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 fad9 	bl	80042a4 <I2C_TransferConfig>
 8003cf2:	e00f      	b.n	8003d14 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	8979      	ldrh	r1, [r7, #10]
 8003d06:	2300      	movs	r3, #0
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 fac8 	bl	80042a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 f958 	bl	8003fce <I2C_WaitOnTXISFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e07b      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2c:	781a      	ldrb	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	1c5a      	adds	r2, r3, #1
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	3b01      	subs	r3, #1
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d034      	beq.n	8003dcc <HAL_I2C_Mem_Write+0x1c8>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d130      	bne.n	8003dcc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d70:	2200      	movs	r2, #0
 8003d72:	2180      	movs	r1, #128	@ 0x80
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f000 f8d1 	bl	8003f1c <I2C_WaitOnFlagUntilTimeout>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e04d      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2bff      	cmp	r3, #255	@ 0xff
 8003d8c:	d90e      	bls.n	8003dac <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	22ff      	movs	r2, #255	@ 0xff
 8003d92:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	8979      	ldrh	r1, [r7, #10]
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 fa7d 	bl	80042a4 <I2C_TransferConfig>
 8003daa:	e00f      	b.n	8003dcc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	8979      	ldrh	r1, [r7, #10]
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 fa6c 	bl	80042a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d19e      	bne.n	8003d14 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 f93e 	bl	800405c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e01a      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2220      	movs	r2, #32
 8003df0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6859      	ldr	r1, [r3, #4]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <HAL_I2C_Mem_Write+0x224>)
 8003dfe:	400b      	ands	r3, r1
 8003e00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e000      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e1e:	2302      	movs	r3, #2
  }
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	fe00e800 	.word	0xfe00e800

08003e2c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	4608      	mov	r0, r1
 8003e36:	4611      	mov	r1, r2
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	817b      	strh	r3, [r7, #10]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	813b      	strh	r3, [r7, #8]
 8003e42:	4613      	mov	r3, r2
 8003e44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	8979      	ldrh	r1, [r7, #10]
 8003e4c:	4b20      	ldr	r3, [pc, #128]	@ (8003ed0 <I2C_RequestMemoryWrite+0xa4>)
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f000 fa25 	bl	80042a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e5a:	69fa      	ldr	r2, [r7, #28]
 8003e5c:	69b9      	ldr	r1, [r7, #24]
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f000 f8b5 	bl	8003fce <I2C_WaitOnTXISFlagUntilTimeout>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e02c      	b.n	8003ec8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e6e:	88fb      	ldrh	r3, [r7, #6]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d105      	bne.n	8003e80 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e74:	893b      	ldrh	r3, [r7, #8]
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e7e:	e015      	b.n	8003eac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003e80:	893b      	ldrh	r3, [r7, #8]
 8003e82:	0a1b      	lsrs	r3, r3, #8
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	b2da      	uxtb	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e8e:	69fa      	ldr	r2, [r7, #28]
 8003e90:	69b9      	ldr	r1, [r7, #24]
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f000 f89b 	bl	8003fce <I2C_WaitOnTXISFlagUntilTimeout>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e012      	b.n	8003ec8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ea2:	893b      	ldrh	r3, [r7, #8]
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	9300      	str	r3, [sp, #0]
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2180      	movs	r1, #128	@ 0x80
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 f830 	bl	8003f1c <I2C_WaitOnFlagUntilTimeout>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e000      	b.n	8003ec8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	80002000 	.word	0x80002000

08003ed4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d103      	bne.n	8003ef2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d007      	beq.n	8003f10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699a      	ldr	r2, [r3, #24]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0201 	orr.w	r2, r2, #1
 8003f0e:	619a      	str	r2, [r3, #24]
  }
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	603b      	str	r3, [r7, #0]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f2c:	e03b      	b.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f2e:	69ba      	ldr	r2, [r7, #24]
 8003f30:	6839      	ldr	r1, [r7, #0]
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 f8d6 	bl	80040e4 <I2C_IsErrorOccurred>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e041      	b.n	8003fc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f48:	d02d      	beq.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f4a:	f7fd fed9 	bl	8001d00 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d302      	bcc.n	8003f60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d122      	bne.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	699a      	ldr	r2, [r3, #24]
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	68ba      	ldr	r2, [r7, #8]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	bf0c      	ite	eq
 8003f70:	2301      	moveq	r3, #1
 8003f72:	2300      	movne	r3, #0
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	461a      	mov	r2, r3
 8003f78:	79fb      	ldrb	r3, [r7, #7]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d113      	bne.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f82:	f043 0220 	orr.w	r2, r3, #32
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e00f      	b.n	8003fc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	699a      	ldr	r2, [r3, #24]
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	bf0c      	ite	eq
 8003fb6:	2301      	moveq	r3, #1
 8003fb8:	2300      	movne	r3, #0
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d0b4      	beq.n	8003f2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b084      	sub	sp, #16
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	60f8      	str	r0, [r7, #12]
 8003fd6:	60b9      	str	r1, [r7, #8]
 8003fd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fda:	e033      	b.n	8004044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	68b9      	ldr	r1, [r7, #8]
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f000 f87f 	bl	80040e4 <I2C_IsErrorOccurred>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e031      	b.n	8004054 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff6:	d025      	beq.n	8004044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff8:	f7fd fe82 	bl	8001d00 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	429a      	cmp	r2, r3
 8004006:	d302      	bcc.n	800400e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d11a      	bne.n	8004044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b02      	cmp	r3, #2
 800401a:	d013      	beq.n	8004044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004020:	f043 0220 	orr.w	r2, r3, #32
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e007      	b.n	8004054 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b02      	cmp	r3, #2
 8004050:	d1c4      	bne.n	8003fdc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004068:	e02f      	b.n	80040ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	68b9      	ldr	r1, [r7, #8]
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 f838 	bl	80040e4 <I2C_IsErrorOccurred>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e02d      	b.n	80040da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407e:	f7fd fe3f 	bl	8001d00 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	429a      	cmp	r2, r3
 800408c:	d302      	bcc.n	8004094 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d11a      	bne.n	80040ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	2b20      	cmp	r3, #32
 80040a0:	d013      	beq.n	80040ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a6:	f043 0220 	orr.w	r2, r3, #32
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2220      	movs	r2, #32
 80040b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e007      	b.n	80040da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	f003 0320 	and.w	r3, r3, #32
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	d1c8      	bne.n	800406a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
	...

080040e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b08a      	sub	sp, #40	@ 0x28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80040fe:	2300      	movs	r3, #0
 8004100:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	f003 0310 	and.w	r3, r3, #16
 800410c:	2b00      	cmp	r3, #0
 800410e:	d068      	beq.n	80041e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2210      	movs	r2, #16
 8004116:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004118:	e049      	b.n	80041ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004120:	d045      	beq.n	80041ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004122:	f7fd fded 	bl	8001d00 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	429a      	cmp	r2, r3
 8004130:	d302      	bcc.n	8004138 <I2C_IsErrorOccurred+0x54>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d13a      	bne.n	80041ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004142:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800414a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800415a:	d121      	bne.n	80041a0 <I2C_IsErrorOccurred+0xbc>
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004162:	d01d      	beq.n	80041a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	2b20      	cmp	r3, #32
 8004168:	d01a      	beq.n	80041a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004178:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800417a:	f7fd fdc1 	bl	8001d00 <HAL_GetTick>
 800417e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004180:	e00e      	b.n	80041a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004182:	f7fd fdbd 	bl	8001d00 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b19      	cmp	r3, #25
 800418e:	d907      	bls.n	80041a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	f043 0320 	orr.w	r3, r3, #32
 8004196:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800419e:	e006      	b.n	80041ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f003 0320 	and.w	r3, r3, #32
 80041aa:	2b20      	cmp	r3, #32
 80041ac:	d1e9      	bne.n	8004182 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	f003 0320 	and.w	r3, r3, #32
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	d003      	beq.n	80041c4 <I2C_IsErrorOccurred+0xe0>
 80041bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0aa      	beq.n	800411a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80041c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d103      	bne.n	80041d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2220      	movs	r2, #32
 80041d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	f043 0304 	orr.w	r3, r3, #4
 80041da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00b      	beq.n	800420c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80041f4:	6a3b      	ldr	r3, [r7, #32]
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004204:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00b      	beq.n	800422e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	f043 0308 	orr.w	r3, r3, #8
 800421c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004226:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00b      	beq.n	8004250 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	f043 0302 	orr.w	r3, r3, #2
 800423e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004248:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004254:	2b00      	cmp	r3, #0
 8004256:	d01c      	beq.n	8004292 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f7ff fe3b 	bl	8003ed4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6859      	ldr	r1, [r3, #4]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4b0d      	ldr	r3, [pc, #52]	@ (80042a0 <I2C_IsErrorOccurred+0x1bc>)
 800426a:	400b      	ands	r3, r1
 800426c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	431a      	orrs	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2220      	movs	r2, #32
 800427e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004296:	4618      	mov	r0, r3
 8004298:	3728      	adds	r7, #40	@ 0x28
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	fe00e800 	.word	0xfe00e800

080042a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b087      	sub	sp, #28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	607b      	str	r3, [r7, #4]
 80042ae:	460b      	mov	r3, r1
 80042b0:	817b      	strh	r3, [r7, #10]
 80042b2:	4613      	mov	r3, r2
 80042b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042b6:	897b      	ldrh	r3, [r7, #10]
 80042b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042bc:	7a7b      	ldrb	r3, [r7, #9]
 80042be:	041b      	lsls	r3, r3, #16
 80042c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042c4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042ca:	6a3b      	ldr	r3, [r7, #32]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80042d2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	0d5b      	lsrs	r3, r3, #21
 80042de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80042e2:	4b08      	ldr	r3, [pc, #32]	@ (8004304 <I2C_TransferConfig+0x60>)
 80042e4:	430b      	orrs	r3, r1
 80042e6:	43db      	mvns	r3, r3
 80042e8:	ea02 0103 	and.w	r1, r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80042f6:	bf00      	nop
 80042f8:	371c      	adds	r7, #28
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	03ff63ff 	.word	0x03ff63ff

08004308 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b20      	cmp	r3, #32
 800431c:	d138      	bne.n	8004390 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004328:	2302      	movs	r3, #2
 800432a:	e032      	b.n	8004392 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2224      	movs	r2, #36	@ 0x24
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0201 	bic.w	r2, r2, #1
 800434a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800435a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6819      	ldr	r1, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	683a      	ldr	r2, [r7, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0201 	orr.w	r2, r2, #1
 800437a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	e000      	b.n	8004392 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004390:	2302      	movs	r3, #2
  }
}
 8004392:	4618      	mov	r0, r3
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800439e:	b480      	push	{r7}
 80043a0:	b085      	sub	sp, #20
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
 80043a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d139      	bne.n	8004428 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d101      	bne.n	80043c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80043be:	2302      	movs	r3, #2
 80043c0:	e033      	b.n	800442a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2224      	movs	r2, #36	@ 0x24
 80043ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 0201 	bic.w	r2, r2, #1
 80043e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80043f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	021b      	lsls	r3, r3, #8
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f042 0201 	orr.w	r2, r2, #1
 8004412:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2220      	movs	r2, #32
 8004418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004424:	2300      	movs	r3, #0
 8004426:	e000      	b.n	800442a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004428:	2302      	movs	r3, #2
  }
}
 800442a:	4618      	mov	r0, r3
 800442c:	3714      	adds	r7, #20
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
	...

08004438 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800443c:	4b04      	ldr	r3, [pc, #16]	@ (8004450 <HAL_PWREx_GetVoltageRange+0x18>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40007000 	.word	0x40007000

08004454 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004462:	d130      	bne.n	80044c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004464:	4b23      	ldr	r3, [pc, #140]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800446c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004470:	d038      	beq.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004472:	4b20      	ldr	r3, [pc, #128]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800447a:	4a1e      	ldr	r2, [pc, #120]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800447c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004480:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004482:	4b1d      	ldr	r3, [pc, #116]	@ (80044f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2232      	movs	r2, #50	@ 0x32
 8004488:	fb02 f303 	mul.w	r3, r2, r3
 800448c:	4a1b      	ldr	r2, [pc, #108]	@ (80044fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800448e:	fba2 2303 	umull	r2, r3, r2, r3
 8004492:	0c9b      	lsrs	r3, r3, #18
 8004494:	3301      	adds	r3, #1
 8004496:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004498:	e002      	b.n	80044a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	3b01      	subs	r3, #1
 800449e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044a0:	4b14      	ldr	r3, [pc, #80]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044a2:	695b      	ldr	r3, [r3, #20]
 80044a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ac:	d102      	bne.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1f2      	bne.n	800449a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044b4:	4b0f      	ldr	r3, [pc, #60]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c0:	d110      	bne.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e00f      	b.n	80044e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80044c6:	4b0b      	ldr	r3, [pc, #44]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d2:	d007      	beq.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044d4:	4b07      	ldr	r3, [pc, #28]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044dc:	4a05      	ldr	r2, [pc, #20]	@ (80044f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40007000 	.word	0x40007000
 80044f8:	20000004 	.word	0x20000004
 80044fc:	431bde83 	.word	0x431bde83

08004500 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e3ca      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004512:	4b97      	ldr	r3, [pc, #604]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800451c:	4b94      	ldr	r3, [pc, #592]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0303 	and.w	r3, r3, #3
 8004524:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0310 	and.w	r3, r3, #16
 800452e:	2b00      	cmp	r3, #0
 8004530:	f000 80e4 	beq.w	80046fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d007      	beq.n	800454a <HAL_RCC_OscConfig+0x4a>
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	2b0c      	cmp	r3, #12
 800453e:	f040 808b 	bne.w	8004658 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2b01      	cmp	r3, #1
 8004546:	f040 8087 	bne.w	8004658 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800454a:	4b89      	ldr	r3, [pc, #548]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d005      	beq.n	8004562 <HAL_RCC_OscConfig+0x62>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e3a2      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a1a      	ldr	r2, [r3, #32]
 8004566:	4b82      	ldr	r3, [pc, #520]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0308 	and.w	r3, r3, #8
 800456e:	2b00      	cmp	r3, #0
 8004570:	d004      	beq.n	800457c <HAL_RCC_OscConfig+0x7c>
 8004572:	4b7f      	ldr	r3, [pc, #508]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800457a:	e005      	b.n	8004588 <HAL_RCC_OscConfig+0x88>
 800457c:	4b7c      	ldr	r3, [pc, #496]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800457e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004582:	091b      	lsrs	r3, r3, #4
 8004584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004588:	4293      	cmp	r3, r2
 800458a:	d223      	bcs.n	80045d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fd55 	bl	8005040 <RCC_SetFlashLatencyFromMSIRange>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e383      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a0:	4b73      	ldr	r3, [pc, #460]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a72      	ldr	r2, [pc, #456]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045a6:	f043 0308 	orr.w	r3, r3, #8
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	4b70      	ldr	r3, [pc, #448]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	496d      	ldr	r1, [pc, #436]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045be:	4b6c      	ldr	r3, [pc, #432]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	4968      	ldr	r1, [pc, #416]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	604b      	str	r3, [r1, #4]
 80045d2:	e025      	b.n	8004620 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045d4:	4b66      	ldr	r3, [pc, #408]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a65      	ldr	r2, [pc, #404]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045da:	f043 0308 	orr.w	r3, r3, #8
 80045de:	6013      	str	r3, [r2, #0]
 80045e0:	4b63      	ldr	r3, [pc, #396]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	4960      	ldr	r1, [pc, #384]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045f2:	4b5f      	ldr	r3, [pc, #380]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	021b      	lsls	r3, r3, #8
 8004600:	495b      	ldr	r1, [pc, #364]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004602:	4313      	orrs	r3, r2
 8004604:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d109      	bne.n	8004620 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a1b      	ldr	r3, [r3, #32]
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fd15 	bl	8005040 <RCC_SetFlashLatencyFromMSIRange>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e343      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004620:	f000 fc4a 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8004624:	4602      	mov	r2, r0
 8004626:	4b52      	ldr	r3, [pc, #328]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	091b      	lsrs	r3, r3, #4
 800462c:	f003 030f 	and.w	r3, r3, #15
 8004630:	4950      	ldr	r1, [pc, #320]	@ (8004774 <HAL_RCC_OscConfig+0x274>)
 8004632:	5ccb      	ldrb	r3, [r1, r3]
 8004634:	f003 031f 	and.w	r3, r3, #31
 8004638:	fa22 f303 	lsr.w	r3, r2, r3
 800463c:	4a4e      	ldr	r2, [pc, #312]	@ (8004778 <HAL_RCC_OscConfig+0x278>)
 800463e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004640:	4b4e      	ldr	r3, [pc, #312]	@ (800477c <HAL_RCC_OscConfig+0x27c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f7fd fb0b 	bl	8001c60 <HAL_InitTick>
 800464a:	4603      	mov	r3, r0
 800464c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800464e:	7bfb      	ldrb	r3, [r7, #15]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d052      	beq.n	80046fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	e327      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d032      	beq.n	80046c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004660:	4b43      	ldr	r3, [pc, #268]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a42      	ldr	r2, [pc, #264]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800466c:	f7fd fb48 	bl	8001d00 <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004674:	f7fd fb44 	bl	8001d00 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e310      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004686:	4b3a      	ldr	r3, [pc, #232]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004692:	4b37      	ldr	r3, [pc, #220]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a36      	ldr	r2, [pc, #216]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004698:	f043 0308 	orr.w	r3, r3, #8
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	4b34      	ldr	r3, [pc, #208]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	4931      	ldr	r1, [pc, #196]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046b0:	4b2f      	ldr	r3, [pc, #188]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	021b      	lsls	r3, r3, #8
 80046be:	492c      	ldr	r1, [pc, #176]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	604b      	str	r3, [r1, #4]
 80046c4:	e01a      	b.n	80046fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046c6:	4b2a      	ldr	r3, [pc, #168]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a29      	ldr	r2, [pc, #164]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046cc:	f023 0301 	bic.w	r3, r3, #1
 80046d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046d2:	f7fd fb15 	bl	8001d00 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046da:	f7fd fb11 	bl	8001d00 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e2dd      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046ec:	4b20      	ldr	r3, [pc, #128]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1f0      	bne.n	80046da <HAL_RCC_OscConfig+0x1da>
 80046f8:	e000      	b.n	80046fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b00      	cmp	r3, #0
 8004706:	d074      	beq.n	80047f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	2b08      	cmp	r3, #8
 800470c:	d005      	beq.n	800471a <HAL_RCC_OscConfig+0x21a>
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	2b0c      	cmp	r3, #12
 8004712:	d10e      	bne.n	8004732 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2b03      	cmp	r3, #3
 8004718:	d10b      	bne.n	8004732 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471a:	4b15      	ldr	r3, [pc, #84]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d064      	beq.n	80047f0 <HAL_RCC_OscConfig+0x2f0>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d160      	bne.n	80047f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e2ba      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800473a:	d106      	bne.n	800474a <HAL_RCC_OscConfig+0x24a>
 800473c:	4b0c      	ldr	r3, [pc, #48]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a0b      	ldr	r2, [pc, #44]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004746:	6013      	str	r3, [r2, #0]
 8004748:	e026      	b.n	8004798 <HAL_RCC_OscConfig+0x298>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004752:	d115      	bne.n	8004780 <HAL_RCC_OscConfig+0x280>
 8004754:	4b06      	ldr	r3, [pc, #24]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a05      	ldr	r2, [pc, #20]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 800475a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4b03      	ldr	r3, [pc, #12]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a02      	ldr	r2, [pc, #8]	@ (8004770 <HAL_RCC_OscConfig+0x270>)
 8004766:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800476a:	6013      	str	r3, [r2, #0]
 800476c:	e014      	b.n	8004798 <HAL_RCC_OscConfig+0x298>
 800476e:	bf00      	nop
 8004770:	40021000 	.word	0x40021000
 8004774:	080085dc 	.word	0x080085dc
 8004778:	20000004 	.word	0x20000004
 800477c:	20000008 	.word	0x20000008
 8004780:	4ba0      	ldr	r3, [pc, #640]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a9f      	ldr	r2, [pc, #636]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	4b9d      	ldr	r3, [pc, #628]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a9c      	ldr	r2, [pc, #624]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d013      	beq.n	80047c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a0:	f7fd faae 	bl	8001d00 <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047a6:	e008      	b.n	80047ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a8:	f7fd faaa 	bl	8001d00 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b64      	cmp	r3, #100	@ 0x64
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e276      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047ba:	4b92      	ldr	r3, [pc, #584]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0f0      	beq.n	80047a8 <HAL_RCC_OscConfig+0x2a8>
 80047c6:	e014      	b.n	80047f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c8:	f7fd fa9a 	bl	8001d00 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047d0:	f7fd fa96 	bl	8001d00 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b64      	cmp	r3, #100	@ 0x64
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e262      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047e2:	4b88      	ldr	r3, [pc, #544]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f0      	bne.n	80047d0 <HAL_RCC_OscConfig+0x2d0>
 80047ee:	e000      	b.n	80047f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d060      	beq.n	80048c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	2b04      	cmp	r3, #4
 8004802:	d005      	beq.n	8004810 <HAL_RCC_OscConfig+0x310>
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	2b0c      	cmp	r3, #12
 8004808:	d119      	bne.n	800483e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2b02      	cmp	r3, #2
 800480e:	d116      	bne.n	800483e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004810:	4b7c      	ldr	r3, [pc, #496]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <HAL_RCC_OscConfig+0x328>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e23f      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004828:	4b76      	ldr	r3, [pc, #472]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	061b      	lsls	r3, r3, #24
 8004836:	4973      	ldr	r1, [pc, #460]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004838:	4313      	orrs	r3, r2
 800483a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800483c:	e040      	b.n	80048c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d023      	beq.n	800488e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004846:	4b6f      	ldr	r3, [pc, #444]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a6e      	ldr	r2, [pc, #440]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800484c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004852:	f7fd fa55 	bl	8001d00 <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004858:	e008      	b.n	800486c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800485a:	f7fd fa51 	bl	8001d00 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d901      	bls.n	800486c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e21d      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800486c:	4b65      	ldr	r3, [pc, #404]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004874:	2b00      	cmp	r3, #0
 8004876:	d0f0      	beq.n	800485a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004878:	4b62      	ldr	r3, [pc, #392]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	061b      	lsls	r3, r3, #24
 8004886:	495f      	ldr	r1, [pc, #380]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004888:	4313      	orrs	r3, r2
 800488a:	604b      	str	r3, [r1, #4]
 800488c:	e018      	b.n	80048c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800488e:	4b5d      	ldr	r3, [pc, #372]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a5c      	ldr	r2, [pc, #368]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800489a:	f7fd fa31 	bl	8001d00 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048a2:	f7fd fa2d 	bl	8001d00 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e1f9      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048b4:	4b53      	ldr	r3, [pc, #332]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1f0      	bne.n	80048a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d03c      	beq.n	8004946 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d01c      	beq.n	800490e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048d4:	4b4b      	ldr	r3, [pc, #300]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80048d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048da:	4a4a      	ldr	r2, [pc, #296]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80048dc:	f043 0301 	orr.w	r3, r3, #1
 80048e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e4:	f7fd fa0c 	bl	8001d00 <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048ec:	f7fd fa08 	bl	8001d00 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e1d4      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048fe:	4b41      	ldr	r3, [pc, #260]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004900:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0ef      	beq.n	80048ec <HAL_RCC_OscConfig+0x3ec>
 800490c:	e01b      	b.n	8004946 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800490e:	4b3d      	ldr	r3, [pc, #244]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004910:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004914:	4a3b      	ldr	r2, [pc, #236]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004916:	f023 0301 	bic.w	r3, r3, #1
 800491a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491e:	f7fd f9ef 	bl	8001d00 <HAL_GetTick>
 8004922:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004926:	f7fd f9eb 	bl	8001d00 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e1b7      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004938:	4b32      	ldr	r3, [pc, #200]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800493a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1ef      	bne.n	8004926 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0304 	and.w	r3, r3, #4
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 80a6 	beq.w	8004aa0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004954:	2300      	movs	r3, #0
 8004956:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004958:	4b2a      	ldr	r3, [pc, #168]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800495a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800495c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10d      	bne.n	8004980 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004964:	4b27      	ldr	r3, [pc, #156]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004968:	4a26      	ldr	r2, [pc, #152]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 800496a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800496e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004970:	4b24      	ldr	r3, [pc, #144]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 8004972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004978:	60bb      	str	r3, [r7, #8]
 800497a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800497c:	2301      	movs	r3, #1
 800497e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004980:	4b21      	ldr	r3, [pc, #132]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004988:	2b00      	cmp	r3, #0
 800498a:	d118      	bne.n	80049be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800498c:	4b1e      	ldr	r3, [pc, #120]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1d      	ldr	r2, [pc, #116]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 8004992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004996:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004998:	f7fd f9b2 	bl	8001d00 <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a0:	f7fd f9ae 	bl	8001d00 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e17a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b2:	4b15      	ldr	r3, [pc, #84]	@ (8004a08 <HAL_RCC_OscConfig+0x508>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0f0      	beq.n	80049a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d108      	bne.n	80049d8 <HAL_RCC_OscConfig+0x4d8>
 80049c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049d6:	e029      	b.n	8004a2c <HAL_RCC_OscConfig+0x52c>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	2b05      	cmp	r3, #5
 80049de:	d115      	bne.n	8004a0c <HAL_RCC_OscConfig+0x50c>
 80049e0:	4b08      	ldr	r3, [pc, #32]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e6:	4a07      	ldr	r2, [pc, #28]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049e8:	f043 0304 	orr.w	r3, r3, #4
 80049ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049f0:	4b04      	ldr	r3, [pc, #16]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f6:	4a03      	ldr	r2, [pc, #12]	@ (8004a04 <HAL_RCC_OscConfig+0x504>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a00:	e014      	b.n	8004a2c <HAL_RCC_OscConfig+0x52c>
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	40007000 	.word	0x40007000
 8004a0c:	4b9c      	ldr	r3, [pc, #624]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a12:	4a9b      	ldr	r2, [pc, #620]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a14:	f023 0301 	bic.w	r3, r3, #1
 8004a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a1c:	4b98      	ldr	r3, [pc, #608]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a22:	4a97      	ldr	r2, [pc, #604]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a24:	f023 0304 	bic.w	r3, r3, #4
 8004a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d016      	beq.n	8004a62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a34:	f7fd f964 	bl	8001d00 <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a3a:	e00a      	b.n	8004a52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a3c:	f7fd f960 	bl	8001d00 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e12a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a52:	4b8b      	ldr	r3, [pc, #556]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0ed      	beq.n	8004a3c <HAL_RCC_OscConfig+0x53c>
 8004a60:	e015      	b.n	8004a8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a62:	f7fd f94d 	bl	8001d00 <HAL_GetTick>
 8004a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a68:	e00a      	b.n	8004a80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a6a:	f7fd f949 	bl	8001d00 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d901      	bls.n	8004a80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e113      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a80:	4b7f      	ldr	r3, [pc, #508]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1ed      	bne.n	8004a6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a8e:	7ffb      	ldrb	r3, [r7, #31]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d105      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a94:	4b7a      	ldr	r3, [pc, #488]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a98:	4a79      	ldr	r2, [pc, #484]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004a9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a9e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f000 80fe 	beq.w	8004ca6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	f040 80d0 	bne.w	8004c54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ab4:	4b72      	ldr	r3, [pc, #456]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f003 0203 	and.w	r2, r3, #3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d130      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d127      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d11f      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004af4:	2a07      	cmp	r2, #7
 8004af6:	bf14      	ite	ne
 8004af8:	2201      	movne	r2, #1
 8004afa:	2200      	moveq	r2, #0
 8004afc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d113      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b0c:	085b      	lsrs	r3, r3, #1
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d109      	bne.n	8004b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b20:	085b      	lsrs	r3, r3, #1
 8004b22:	3b01      	subs	r3, #1
 8004b24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d06e      	beq.n	8004c08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	2b0c      	cmp	r3, #12
 8004b2e:	d069      	beq.n	8004c04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b30:	4b53      	ldr	r3, [pc, #332]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d105      	bne.n	8004b48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b3c:	4b50      	ldr	r3, [pc, #320]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e0ad      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b4c:	4b4c      	ldr	r3, [pc, #304]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a4b      	ldr	r2, [pc, #300]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b58:	f7fd f8d2 	bl	8001d00 <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b60:	f7fd f8ce 	bl	8001d00 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e09a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b72:	4b43      	ldr	r3, [pc, #268]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1f0      	bne.n	8004b60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b7e:	4b40      	ldr	r3, [pc, #256]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	4b40      	ldr	r3, [pc, #256]	@ (8004c84 <HAL_RCC_OscConfig+0x784>)
 8004b84:	4013      	ands	r3, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b8e:	3a01      	subs	r2, #1
 8004b90:	0112      	lsls	r2, r2, #4
 8004b92:	4311      	orrs	r1, r2
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b98:	0212      	lsls	r2, r2, #8
 8004b9a:	4311      	orrs	r1, r2
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ba0:	0852      	lsrs	r2, r2, #1
 8004ba2:	3a01      	subs	r2, #1
 8004ba4:	0552      	lsls	r2, r2, #21
 8004ba6:	4311      	orrs	r1, r2
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004bac:	0852      	lsrs	r2, r2, #1
 8004bae:	3a01      	subs	r2, #1
 8004bb0:	0652      	lsls	r2, r2, #25
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bb8:	0912      	lsrs	r2, r2, #4
 8004bba:	0452      	lsls	r2, r2, #17
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	4930      	ldr	r1, [pc, #192]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	4a2a      	ldr	r2, [pc, #168]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bdc:	f7fd f890 	bl	8001d00 <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be4:	f7fd f88c 	bl	8001d00 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e058      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bf6:	4b22      	ldr	r3, [pc, #136]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d0f0      	beq.n	8004be4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c02:	e050      	b.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e04f      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c08:	4b1d      	ldr	r3, [pc, #116]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d148      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c14:	4b1a      	ldr	r3, [pc, #104]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a19      	ldr	r2, [pc, #100]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c20:	4b17      	ldr	r3, [pc, #92]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	4a16      	ldr	r2, [pc, #88]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c2c:	f7fd f868 	bl	8001d00 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c34:	f7fd f864 	bl	8001d00 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e030      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c46:	4b0e      	ldr	r3, [pc, #56]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <HAL_RCC_OscConfig+0x734>
 8004c52:	e028      	b.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	2b0c      	cmp	r3, #12
 8004c58:	d023      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c5a:	4b09      	ldr	r3, [pc, #36]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a08      	ldr	r2, [pc, #32]	@ (8004c80 <HAL_RCC_OscConfig+0x780>)
 8004c60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c66:	f7fd f84b 	bl	8001d00 <HAL_GetTick>
 8004c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c6c:	e00c      	b.n	8004c88 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c6e:	f7fd f847 	bl	8001d00 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d905      	bls.n	8004c88 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e013      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
 8004c80:	40021000 	.word	0x40021000
 8004c84:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c88:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <HAL_RCC_OscConfig+0x7b0>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1ec      	bne.n	8004c6e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c94:	4b06      	ldr	r3, [pc, #24]	@ (8004cb0 <HAL_RCC_OscConfig+0x7b0>)
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	4905      	ldr	r1, [pc, #20]	@ (8004cb0 <HAL_RCC_OscConfig+0x7b0>)
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_OscConfig+0x7b4>)
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	60cb      	str	r3, [r1, #12]
 8004ca0:	e001      	b.n	8004ca6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3720      	adds	r7, #32
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	feeefffc 	.word	0xfeeefffc

08004cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0e7      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ccc:	4b75      	ldr	r3, [pc, #468]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d910      	bls.n	8004cfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cda:	4b72      	ldr	r3, [pc, #456]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 0207 	bic.w	r2, r3, #7
 8004ce2:	4970      	ldr	r1, [pc, #448]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cea:	4b6e      	ldr	r3, [pc, #440]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e0cf      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d010      	beq.n	8004d2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	4b66      	ldr	r3, [pc, #408]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d908      	bls.n	8004d2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d18:	4b63      	ldr	r3, [pc, #396]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	4960      	ldr	r1, [pc, #384]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d04c      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	d107      	bne.n	8004d4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d3e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d121      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e0a6      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d107      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d56:	4b54      	ldr	r3, [pc, #336]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d115      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e09a      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d107      	bne.n	8004d7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d6e:	4b4e      	ldr	r3, [pc, #312]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e08e      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d7e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e086      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d8e:	4b46      	ldr	r3, [pc, #280]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f023 0203 	bic.w	r2, r3, #3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	4943      	ldr	r1, [pc, #268]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da0:	f7fc ffae 	bl	8001d00 <HAL_GetTick>
 8004da4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da6:	e00a      	b.n	8004dbe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da8:	f7fc ffaa 	bl	8001d00 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e06e      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 020c 	and.w	r2, r3, #12
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d1eb      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d010      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	4b31      	ldr	r3, [pc, #196]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d208      	bcs.n	8004dfe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dec:	4b2e      	ldr	r3, [pc, #184]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	492b      	ldr	r1, [pc, #172]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dfe:	4b29      	ldr	r3, [pc, #164]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0307 	and.w	r3, r3, #7
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d210      	bcs.n	8004e2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f023 0207 	bic.w	r2, r3, #7
 8004e14:	4923      	ldr	r1, [pc, #140]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1c:	4b21      	ldr	r3, [pc, #132]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d001      	beq.n	8004e2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e036      	b.n	8004e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0304 	and.w	r3, r3, #4
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d008      	beq.n	8004e4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	4918      	ldr	r1, [pc, #96]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d009      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e58:	4b13      	ldr	r3, [pc, #76]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	4910      	ldr	r1, [pc, #64]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e6c:	f000 f824 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8004e70:	4602      	mov	r2, r0
 8004e72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	091b      	lsrs	r3, r3, #4
 8004e78:	f003 030f 	and.w	r3, r3, #15
 8004e7c:	490b      	ldr	r1, [pc, #44]	@ (8004eac <HAL_RCC_ClockConfig+0x1f4>)
 8004e7e:	5ccb      	ldrb	r3, [r1, r3]
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	fa22 f303 	lsr.w	r3, r2, r3
 8004e88:	4a09      	ldr	r2, [pc, #36]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8004e8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e8c:	4b09      	ldr	r3, [pc, #36]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1fc>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fc fee5 	bl	8001c60 <HAL_InitTick>
 8004e96:	4603      	mov	r3, r0
 8004e98:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e9a:	7afb      	ldrb	r3, [r7, #11]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40022000 	.word	0x40022000
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	080085dc 	.word	0x080085dc
 8004eb0:	20000004 	.word	0x20000004
 8004eb4:	20000008 	.word	0x20000008

08004eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b089      	sub	sp, #36	@ 0x24
 8004ebc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61fb      	str	r3, [r7, #28]
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 030c 	and.w	r3, r3, #12
 8004ece:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f003 0303 	and.w	r3, r3, #3
 8004ed8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d005      	beq.n	8004eec <HAL_RCC_GetSysClockFreq+0x34>
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	2b0c      	cmp	r3, #12
 8004ee4:	d121      	bne.n	8004f2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d11e      	bne.n	8004f2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004eec:	4b34      	ldr	r3, [pc, #208]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d107      	bne.n	8004f08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ef8:	4b31      	ldr	r3, [pc, #196]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004efe:	0a1b      	lsrs	r3, r3, #8
 8004f00:	f003 030f 	and.w	r3, r3, #15
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	e005      	b.n	8004f14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f08:	4b2d      	ldr	r3, [pc, #180]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	091b      	lsrs	r3, r3, #4
 8004f0e:	f003 030f 	and.w	r3, r3, #15
 8004f12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f14:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10d      	bne.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f28:	e00a      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d102      	bne.n	8004f36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f30:	4b25      	ldr	r3, [pc, #148]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f32:	61bb      	str	r3, [r7, #24]
 8004f34:	e004      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d101      	bne.n	8004f40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f3c:	4b23      	ldr	r3, [pc, #140]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8004f3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	2b0c      	cmp	r3, #12
 8004f44:	d134      	bne.n	8004fb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f46:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d003      	beq.n	8004f5e <HAL_RCC_GetSysClockFreq+0xa6>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d003      	beq.n	8004f64 <HAL_RCC_GetSysClockFreq+0xac>
 8004f5c:	e005      	b.n	8004f6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f60:	617b      	str	r3, [r7, #20]
      break;
 8004f62:	e005      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f64:	4b19      	ldr	r3, [pc, #100]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8004f66:	617b      	str	r3, [r7, #20]
      break;
 8004f68:	e002      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	617b      	str	r3, [r7, #20]
      break;
 8004f6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f70:	4b13      	ldr	r3, [pc, #76]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	091b      	lsrs	r3, r3, #4
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f7e:	4b10      	ldr	r3, [pc, #64]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	0a1b      	lsrs	r3, r3, #8
 8004f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	fb03 f202 	mul.w	r2, r3, r2
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f96:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	0e5b      	lsrs	r3, r3, #25
 8004f9c:	f003 0303 	and.w	r3, r3, #3
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fb0:	69bb      	ldr	r3, [r7, #24]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3724      	adds	r7, #36	@ 0x24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	080085f4 	.word	0x080085f4
 8004fc8:	00f42400 	.word	0x00f42400
 8004fcc:	007a1200 	.word	0x007a1200

08004fd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd4:	4b03      	ldr	r3, [pc, #12]	@ (8004fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000004 	.word	0x20000004

08004fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fec:	f7ff fff0 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	4b06      	ldr	r3, [pc, #24]	@ (800500c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	4904      	ldr	r1, [pc, #16]	@ (8005010 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ffe:	5ccb      	ldrb	r3, [r1, r3]
 8005000:	f003 031f 	and.w	r3, r3, #31
 8005004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005008:	4618      	mov	r0, r3
 800500a:	bd80      	pop	{r7, pc}
 800500c:	40021000 	.word	0x40021000
 8005010:	080085ec 	.word	0x080085ec

08005014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005018:	f7ff ffda 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 800501c:	4602      	mov	r2, r0
 800501e:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	0adb      	lsrs	r3, r3, #11
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	4904      	ldr	r1, [pc, #16]	@ (800503c <HAL_RCC_GetPCLK2Freq+0x28>)
 800502a:	5ccb      	ldrb	r3, [r1, r3]
 800502c:	f003 031f 	and.w	r3, r3, #31
 8005030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005034:	4618      	mov	r0, r3
 8005036:	bd80      	pop	{r7, pc}
 8005038:	40021000 	.word	0x40021000
 800503c:	080085ec 	.word	0x080085ec

08005040 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005048:	2300      	movs	r3, #0
 800504a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800504c:	4b2a      	ldr	r3, [pc, #168]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800504e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005058:	f7ff f9ee 	bl	8004438 <HAL_PWREx_GetVoltageRange>
 800505c:	6178      	str	r0, [r7, #20]
 800505e:	e014      	b.n	800508a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005060:	4b25      	ldr	r3, [pc, #148]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005064:	4a24      	ldr	r2, [pc, #144]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800506a:	6593      	str	r3, [r2, #88]	@ 0x58
 800506c:	4b22      	ldr	r3, [pc, #136]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800506e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005074:	60fb      	str	r3, [r7, #12]
 8005076:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005078:	f7ff f9de 	bl	8004438 <HAL_PWREx_GetVoltageRange>
 800507c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800507e:	4b1e      	ldr	r3, [pc, #120]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005082:	4a1d      	ldr	r2, [pc, #116]	@ (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005088:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005090:	d10b      	bne.n	80050aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b80      	cmp	r3, #128	@ 0x80
 8005096:	d919      	bls.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2ba0      	cmp	r3, #160	@ 0xa0
 800509c:	d902      	bls.n	80050a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800509e:	2302      	movs	r3, #2
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	e013      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050a4:	2301      	movs	r3, #1
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	e010      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b80      	cmp	r3, #128	@ 0x80
 80050ae:	d902      	bls.n	80050b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80050b0:	2303      	movs	r3, #3
 80050b2:	613b      	str	r3, [r7, #16]
 80050b4:	e00a      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b80      	cmp	r3, #128	@ 0x80
 80050ba:	d102      	bne.n	80050c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050bc:	2302      	movs	r3, #2
 80050be:	613b      	str	r3, [r7, #16]
 80050c0:	e004      	b.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b70      	cmp	r3, #112	@ 0x70
 80050c6:	d101      	bne.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050c8:	2301      	movs	r3, #1
 80050ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050cc:	4b0b      	ldr	r3, [pc, #44]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f023 0207 	bic.w	r2, r3, #7
 80050d4:	4909      	ldr	r1, [pc, #36]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050dc:	4b07      	ldr	r3, [pc, #28]	@ (80050fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0307 	and.w	r3, r3, #7
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d001      	beq.n	80050ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e000      	b.n	80050f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40021000 	.word	0x40021000
 80050fc:	40022000 	.word	0x40022000

08005100 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005108:	2300      	movs	r3, #0
 800510a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800510c:	2300      	movs	r3, #0
 800510e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005118:	2b00      	cmp	r3, #0
 800511a:	d041      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005120:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005124:	d02a      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005126:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800512a:	d824      	bhi.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800512c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005130:	d008      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005132:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005136:	d81e      	bhi.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00a      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800513c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005140:	d010      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005142:	e018      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005144:	4b86      	ldr	r3, [pc, #536]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	4a85      	ldr	r2, [pc, #532]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800514a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800514e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005150:	e015      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3304      	adds	r3, #4
 8005156:	2100      	movs	r1, #0
 8005158:	4618      	mov	r0, r3
 800515a:	f000 fabb 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 800515e:	4603      	mov	r3, r0
 8005160:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005162:	e00c      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3320      	adds	r3, #32
 8005168:	2100      	movs	r1, #0
 800516a:	4618      	mov	r0, r3
 800516c:	f000 fba6 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8005170:	4603      	mov	r3, r0
 8005172:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005174:	e003      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	74fb      	strb	r3, [r7, #19]
      break;
 800517a:	e000      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800517c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800517e:	7cfb      	ldrb	r3, [r7, #19]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10b      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005184:	4b76      	ldr	r3, [pc, #472]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005192:	4973      	ldr	r1, [pc, #460]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005194:	4313      	orrs	r3, r2
 8005196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800519a:	e001      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800519c:	7cfb      	ldrb	r3, [r7, #19]
 800519e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d041      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80051b4:	d02a      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80051b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80051ba:	d824      	bhi.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051c0:	d008      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80051c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051c6:	d81e      	bhi.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00a      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80051cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051d0:	d010      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80051d2:	e018      	b.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051d4:	4b62      	ldr	r3, [pc, #392]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	4a61      	ldr	r2, [pc, #388]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051e0:	e015      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	3304      	adds	r3, #4
 80051e6:	2100      	movs	r1, #0
 80051e8:	4618      	mov	r0, r3
 80051ea:	f000 fa73 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 80051ee:	4603      	mov	r3, r0
 80051f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051f2:	e00c      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3320      	adds	r3, #32
 80051f8:	2100      	movs	r1, #0
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 fb5e 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8005200:	4603      	mov	r3, r0
 8005202:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005204:	e003      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	74fb      	strb	r3, [r7, #19]
      break;
 800520a:	e000      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800520c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800520e:	7cfb      	ldrb	r3, [r7, #19]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10b      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005214:	4b52      	ldr	r3, [pc, #328]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005222:	494f      	ldr	r1, [pc, #316]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005224:	4313      	orrs	r3, r2
 8005226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800522a:	e001      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800522c:	7cfb      	ldrb	r3, [r7, #19]
 800522e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 80a0 	beq.w	800537e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800523e:	2300      	movs	r3, #0
 8005240:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005242:	4b47      	ldr	r3, [pc, #284]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005252:	2300      	movs	r3, #0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00d      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005258:	4b41      	ldr	r3, [pc, #260]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800525c:	4a40      	ldr	r2, [pc, #256]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005262:	6593      	str	r3, [r2, #88]	@ 0x58
 8005264:	4b3e      	ldr	r3, [pc, #248]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526c:	60bb      	str	r3, [r7, #8]
 800526e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005270:	2301      	movs	r3, #1
 8005272:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005274:	4b3b      	ldr	r3, [pc, #236]	@ (8005364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a3a      	ldr	r2, [pc, #232]	@ (8005364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800527a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800527e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005280:	f7fc fd3e 	bl	8001d00 <HAL_GetTick>
 8005284:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005286:	e009      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005288:	f7fc fd3a 	bl	8001d00 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b02      	cmp	r3, #2
 8005294:	d902      	bls.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	74fb      	strb	r3, [r7, #19]
        break;
 800529a:	e005      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800529c:	4b31      	ldr	r3, [pc, #196]	@ (8005364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0ef      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80052a8:	7cfb      	ldrb	r3, [r7, #19]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d15c      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052ae:	4b2c      	ldr	r3, [pc, #176]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d01f      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d019      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052cc:	4b24      	ldr	r3, [pc, #144]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052d8:	4b21      	ldr	r3, [pc, #132]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052de:	4a20      	ldr	r2, [pc, #128]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052f8:	4a19      	ldr	r2, [pc, #100]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d016      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800530a:	f7fc fcf9 	bl	8001d00 <HAL_GetTick>
 800530e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005310:	e00b      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005312:	f7fc fcf5 	bl	8001d00 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005320:	4293      	cmp	r3, r2
 8005322:	d902      	bls.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	74fb      	strb	r3, [r7, #19]
            break;
 8005328:	e006      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800532a:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800532c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0ec      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10c      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800533e:	4b08      	ldr	r3, [pc, #32]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005344:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800534e:	4904      	ldr	r1, [pc, #16]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005350:	4313      	orrs	r3, r2
 8005352:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005356:	e009      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005358:	7cfb      	ldrb	r3, [r7, #19]
 800535a:	74bb      	strb	r3, [r7, #18]
 800535c:	e006      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800535e:	bf00      	nop
 8005360:	40021000 	.word	0x40021000
 8005364:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005368:	7cfb      	ldrb	r3, [r7, #19]
 800536a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800536c:	7c7b      	ldrb	r3, [r7, #17]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d105      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005372:	4b9e      	ldr	r3, [pc, #632]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005376:	4a9d      	ldr	r2, [pc, #628]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800537c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00a      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800538a:	4b98      	ldr	r3, [pc, #608]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005390:	f023 0203 	bic.w	r2, r3, #3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005398:	4994      	ldr	r1, [pc, #592]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00a      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053ac:	4b8f      	ldr	r3, [pc, #572]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b2:	f023 020c 	bic.w	r2, r3, #12
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ba:	498c      	ldr	r1, [pc, #560]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053bc:	4313      	orrs	r3, r2
 80053be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0304 	and.w	r3, r3, #4
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00a      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053ce:	4b87      	ldr	r3, [pc, #540]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053dc:	4983      	ldr	r1, [pc, #524]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0308 	and.w	r3, r3, #8
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00a      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053f0:	4b7e      	ldr	r3, [pc, #504]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fe:	497b      	ldr	r1, [pc, #492]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005400:	4313      	orrs	r3, r2
 8005402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005412:	4b76      	ldr	r3, [pc, #472]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005418:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005420:	4972      	ldr	r1, [pc, #456]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00a      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005434:	4b6d      	ldr	r3, [pc, #436]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005442:	496a      	ldr	r1, [pc, #424]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005444:	4313      	orrs	r3, r2
 8005446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005456:	4b65      	ldr	r3, [pc, #404]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005464:	4961      	ldr	r1, [pc, #388]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005478:	4b5c      	ldr	r3, [pc, #368]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005486:	4959      	ldr	r1, [pc, #356]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005488:	4313      	orrs	r3, r2
 800548a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800549a:	4b54      	ldr	r3, [pc, #336]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054a8:	4950      	ldr	r1, [pc, #320]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054bc:	4b4b      	ldr	r3, [pc, #300]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ca:	4948      	ldr	r1, [pc, #288]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054de:	4b43      	ldr	r3, [pc, #268]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ec:	493f      	ldr	r1, [pc, #252]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d028      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005500:	4b3a      	ldr	r3, [pc, #232]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005506:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800550e:	4937      	ldr	r1, [pc, #220]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800551a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800551e:	d106      	bne.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005520:	4b32      	ldr	r3, [pc, #200]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	4a31      	ldr	r2, [pc, #196]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800552a:	60d3      	str	r3, [r2, #12]
 800552c:	e011      	b.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005532:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005536:	d10c      	bne.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3304      	adds	r3, #4
 800553c:	2101      	movs	r1, #1
 800553e:	4618      	mov	r0, r3
 8005540:	f000 f8c8 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8005544:	4603      	mov	r3, r0
 8005546:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005548:	7cfb      	ldrb	r3, [r7, #19]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800554e:	7cfb      	ldrb	r3, [r7, #19]
 8005550:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d028      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800555e:	4b23      	ldr	r3, [pc, #140]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005564:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800556c:	491f      	ldr	r1, [pc, #124]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800556e:	4313      	orrs	r3, r2
 8005570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005578:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800557c:	d106      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800557e:	4b1b      	ldr	r3, [pc, #108]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	4a1a      	ldr	r2, [pc, #104]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005588:	60d3      	str	r3, [r2, #12]
 800558a:	e011      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005590:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005594:	d10c      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	3304      	adds	r3, #4
 800559a:	2101      	movs	r1, #1
 800559c:	4618      	mov	r0, r3
 800559e:	f000 f899 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 80055a2:	4603      	mov	r3, r0
 80055a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055a6:	7cfb      	ldrb	r3, [r7, #19]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80055ac:	7cfb      	ldrb	r3, [r7, #19]
 80055ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d02b      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055bc:	4b0b      	ldr	r3, [pc, #44]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ca:	4908      	ldr	r1, [pc, #32]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055da:	d109      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055dc:	4b03      	ldr	r3, [pc, #12]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	4a02      	ldr	r2, [pc, #8]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055e6:	60d3      	str	r3, [r2, #12]
 80055e8:	e014      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80055ea:	bf00      	nop
 80055ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055f8:	d10c      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	3304      	adds	r3, #4
 80055fe:	2101      	movs	r1, #1
 8005600:	4618      	mov	r0, r3
 8005602:	f000 f867 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8005606:	4603      	mov	r3, r0
 8005608:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800560a:	7cfb      	ldrb	r3, [r7, #19]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d001      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005610:	7cfb      	ldrb	r3, [r7, #19]
 8005612:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d02f      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005620:	4b2b      	ldr	r3, [pc, #172]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005626:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800562e:	4928      	ldr	r1, [pc, #160]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005630:	4313      	orrs	r3, r2
 8005632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800563a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800563e:	d10d      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	3304      	adds	r3, #4
 8005644:	2102      	movs	r1, #2
 8005646:	4618      	mov	r0, r3
 8005648:	f000 f844 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 800564c:	4603      	mov	r3, r0
 800564e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005650:	7cfb      	ldrb	r3, [r7, #19]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d014      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005656:	7cfb      	ldrb	r3, [r7, #19]
 8005658:	74bb      	strb	r3, [r7, #18]
 800565a:	e011      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005664:	d10c      	bne.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3320      	adds	r3, #32
 800566a:	2102      	movs	r1, #2
 800566c:	4618      	mov	r0, r3
 800566e:	f000 f925 	bl	80058bc <RCCEx_PLLSAI2_Config>
 8005672:	4603      	mov	r3, r0
 8005674:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005676:	7cfb      	ldrb	r3, [r7, #19]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800567c:	7cfb      	ldrb	r3, [r7, #19]
 800567e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00a      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800568c:	4b10      	ldr	r3, [pc, #64]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800568e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005692:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800569a:	490d      	ldr	r1, [pc, #52]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800569c:	4313      	orrs	r3, r2
 800569e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00b      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056ae:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056be:	4904      	ldr	r1, [pc, #16]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3718      	adds	r7, #24
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	40021000 	.word	0x40021000

080056d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056de:	2300      	movs	r3, #0
 80056e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056e2:	4b75      	ldr	r3, [pc, #468]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d018      	beq.n	8005720 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056ee:	4b72      	ldr	r3, [pc, #456]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f003 0203 	and.w	r2, r3, #3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d10d      	bne.n	800571a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
       ||
 8005702:	2b00      	cmp	r3, #0
 8005704:	d009      	beq.n	800571a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005706:	4b6c      	ldr	r3, [pc, #432]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	091b      	lsrs	r3, r3, #4
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
       ||
 8005716:	429a      	cmp	r2, r3
 8005718:	d047      	beq.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	73fb      	strb	r3, [r7, #15]
 800571e:	e044      	b.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b03      	cmp	r3, #3
 8005726:	d018      	beq.n	800575a <RCCEx_PLLSAI1_Config+0x86>
 8005728:	2b03      	cmp	r3, #3
 800572a:	d825      	bhi.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
 800572c:	2b01      	cmp	r3, #1
 800572e:	d002      	beq.n	8005736 <RCCEx_PLLSAI1_Config+0x62>
 8005730:	2b02      	cmp	r3, #2
 8005732:	d009      	beq.n	8005748 <RCCEx_PLLSAI1_Config+0x74>
 8005734:	e020      	b.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005736:	4b60      	ldr	r3, [pc, #384]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d11d      	bne.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005746:	e01a      	b.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005748:	4b5b      	ldr	r3, [pc, #364]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005750:	2b00      	cmp	r3, #0
 8005752:	d116      	bne.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005758:	e013      	b.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800575a:	4b57      	ldr	r3, [pc, #348]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10f      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005766:	4b54      	ldr	r3, [pc, #336]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d109      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005776:	e006      	b.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	73fb      	strb	r3, [r7, #15]
      break;
 800577c:	e004      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800577e:	bf00      	nop
 8005780:	e002      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005782:	bf00      	nop
 8005784:	e000      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005786:	bf00      	nop
    }

    if(status == HAL_OK)
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10d      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800578e:	4b4a      	ldr	r3, [pc, #296]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6819      	ldr	r1, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	3b01      	subs	r3, #1
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	430b      	orrs	r3, r1
 80057a4:	4944      	ldr	r1, [pc, #272]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d17d      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80057b0:	4b41      	ldr	r3, [pc, #260]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a40      	ldr	r2, [pc, #256]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057bc:	f7fc faa0 	bl	8001d00 <HAL_GetTick>
 80057c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057c2:	e009      	b.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057c4:	f7fc fa9c 	bl	8001d00 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d902      	bls.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	73fb      	strb	r3, [r7, #15]
        break;
 80057d6:	e005      	b.n	80057e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057d8:	4b37      	ldr	r3, [pc, #220]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1ef      	bne.n	80057c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d160      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d111      	bne.n	8005814 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057f0:	4b31      	ldr	r3, [pc, #196]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80057f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	6892      	ldr	r2, [r2, #8]
 8005800:	0211      	lsls	r1, r2, #8
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	68d2      	ldr	r2, [r2, #12]
 8005806:	0912      	lsrs	r2, r2, #4
 8005808:	0452      	lsls	r2, r2, #17
 800580a:	430a      	orrs	r2, r1
 800580c:	492a      	ldr	r1, [pc, #168]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800580e:	4313      	orrs	r3, r2
 8005810:	610b      	str	r3, [r1, #16]
 8005812:	e027      	b.n	8005864 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d112      	bne.n	8005840 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800581a:	4b27      	ldr	r3, [pc, #156]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005822:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	6892      	ldr	r2, [r2, #8]
 800582a:	0211      	lsls	r1, r2, #8
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6912      	ldr	r2, [r2, #16]
 8005830:	0852      	lsrs	r2, r2, #1
 8005832:	3a01      	subs	r2, #1
 8005834:	0552      	lsls	r2, r2, #21
 8005836:	430a      	orrs	r2, r1
 8005838:	491f      	ldr	r1, [pc, #124]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800583a:	4313      	orrs	r3, r2
 800583c:	610b      	str	r3, [r1, #16]
 800583e:	e011      	b.n	8005864 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005840:	4b1d      	ldr	r3, [pc, #116]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005848:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6892      	ldr	r2, [r2, #8]
 8005850:	0211      	lsls	r1, r2, #8
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	6952      	ldr	r2, [r2, #20]
 8005856:	0852      	lsrs	r2, r2, #1
 8005858:	3a01      	subs	r2, #1
 800585a:	0652      	lsls	r2, r2, #25
 800585c:	430a      	orrs	r2, r1
 800585e:	4916      	ldr	r1, [pc, #88]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005860:	4313      	orrs	r3, r2
 8005862:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005864:	4b14      	ldr	r3, [pc, #80]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a13      	ldr	r2, [pc, #76]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800586a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800586e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005870:	f7fc fa46 	bl	8001d00 <HAL_GetTick>
 8005874:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005876:	e009      	b.n	800588c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005878:	f7fc fa42 	bl	8001d00 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d902      	bls.n	800588c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	73fb      	strb	r3, [r7, #15]
          break;
 800588a:	e005      	b.n	8005898 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800588c:	4b0a      	ldr	r3, [pc, #40]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0ef      	beq.n	8005878 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d106      	bne.n	80058ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	4904      	ldr	r1, [pc, #16]	@ (80058b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80058ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40021000 	.word	0x40021000

080058bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 0303 	and.w	r3, r3, #3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d018      	beq.n	8005908 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80058d6:	4b67      	ldr	r3, [pc, #412]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 0203 	and.w	r2, r3, #3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d10d      	bne.n	8005902 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
       ||
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d009      	beq.n	8005902 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80058ee:	4b61      	ldr	r3, [pc, #388]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	091b      	lsrs	r3, r3, #4
 80058f4:	f003 0307 	and.w	r3, r3, #7
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
       ||
 80058fe:	429a      	cmp	r2, r3
 8005900:	d047      	beq.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	73fb      	strb	r3, [r7, #15]
 8005906:	e044      	b.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b03      	cmp	r3, #3
 800590e:	d018      	beq.n	8005942 <RCCEx_PLLSAI2_Config+0x86>
 8005910:	2b03      	cmp	r3, #3
 8005912:	d825      	bhi.n	8005960 <RCCEx_PLLSAI2_Config+0xa4>
 8005914:	2b01      	cmp	r3, #1
 8005916:	d002      	beq.n	800591e <RCCEx_PLLSAI2_Config+0x62>
 8005918:	2b02      	cmp	r3, #2
 800591a:	d009      	beq.n	8005930 <RCCEx_PLLSAI2_Config+0x74>
 800591c:	e020      	b.n	8005960 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800591e:	4b55      	ldr	r3, [pc, #340]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d11d      	bne.n	8005966 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800592e:	e01a      	b.n	8005966 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005930:	4b50      	ldr	r3, [pc, #320]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005938:	2b00      	cmp	r3, #0
 800593a:	d116      	bne.n	800596a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005940:	e013      	b.n	800596a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005942:	4b4c      	ldr	r3, [pc, #304]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10f      	bne.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800594e:	4b49      	ldr	r3, [pc, #292]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d109      	bne.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800595e:	e006      	b.n	800596e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	73fb      	strb	r3, [r7, #15]
      break;
 8005964:	e004      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005966:	bf00      	nop
 8005968:	e002      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800596a:	bf00      	nop
 800596c:	e000      	b.n	8005970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800596e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10d      	bne.n	8005992 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005976:	4b3f      	ldr	r3, [pc, #252]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6819      	ldr	r1, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	3b01      	subs	r3, #1
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	430b      	orrs	r3, r1
 800598c:	4939      	ldr	r1, [pc, #228]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800598e:	4313      	orrs	r3, r2
 8005990:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d167      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005998:	4b36      	ldr	r3, [pc, #216]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a35      	ldr	r2, [pc, #212]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800599e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a4:	f7fc f9ac 	bl	8001d00 <HAL_GetTick>
 80059a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059aa:	e009      	b.n	80059c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059ac:	f7fc f9a8 	bl	8001d00 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d902      	bls.n	80059c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	73fb      	strb	r3, [r7, #15]
        break;
 80059be:	e005      	b.n	80059cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059c0:	4b2c      	ldr	r3, [pc, #176]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1ef      	bne.n	80059ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d14a      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d111      	bne.n	80059fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059d8:	4b26      	ldr	r3, [pc, #152]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80059e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	6892      	ldr	r2, [r2, #8]
 80059e8:	0211      	lsls	r1, r2, #8
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	68d2      	ldr	r2, [r2, #12]
 80059ee:	0912      	lsrs	r2, r2, #4
 80059f0:	0452      	lsls	r2, r2, #17
 80059f2:	430a      	orrs	r2, r1
 80059f4:	491f      	ldr	r1, [pc, #124]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	614b      	str	r3, [r1, #20]
 80059fa:	e011      	b.n	8005a20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	6892      	ldr	r2, [r2, #8]
 8005a0c:	0211      	lsls	r1, r2, #8
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6912      	ldr	r2, [r2, #16]
 8005a12:	0852      	lsrs	r2, r2, #1
 8005a14:	3a01      	subs	r2, #1
 8005a16:	0652      	lsls	r2, r2, #25
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	4916      	ldr	r1, [pc, #88]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a20:	4b14      	ldr	r3, [pc, #80]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a13      	ldr	r2, [pc, #76]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2c:	f7fc f968 	bl	8001d00 <HAL_GetTick>
 8005a30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a32:	e009      	b.n	8005a48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a34:	f7fc f964 	bl	8001d00 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d902      	bls.n	8005a48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	73fb      	strb	r3, [r7, #15]
          break;
 8005a46:	e005      	b.n	8005a54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a48:	4b0a      	ldr	r3, [pc, #40]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0ef      	beq.n	8005a34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d106      	bne.n	8005a68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a5a:	4b06      	ldr	r3, [pc, #24]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a5c:	695a      	ldr	r2, [r3, #20]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	4904      	ldr	r1, [pc, #16]	@ (8005a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3710      	adds	r7, #16
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	40021000 	.word	0x40021000

08005a78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d101      	bne.n	8005a8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e049      	b.n	8005b1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d106      	bne.n	8005aa4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f7fb fe76 	bl	8001790 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	3304      	adds	r3, #4
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	4610      	mov	r0, r2
 8005ab8:	f000 fb7a 	bl	80061b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3708      	adds	r7, #8
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b082      	sub	sp, #8
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d101      	bne.n	8005b38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e049      	b.n	8005bcc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d106      	bne.n	8005b52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f841 	bl	8005bd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2202      	movs	r2, #2
 8005b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	3304      	adds	r3, #4
 8005b62:	4619      	mov	r1, r3
 8005b64:	4610      	mov	r0, r2
 8005b66:	f000 fb23 	bl	80061b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3708      	adds	r7, #8
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d109      	bne.n	8005c0c <HAL_TIM_PWM_Start+0x24>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	bf14      	ite	ne
 8005c04:	2301      	movne	r3, #1
 8005c06:	2300      	moveq	r3, #0
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	e03c      	b.n	8005c86 <HAL_TIM_PWM_Start+0x9e>
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	2b04      	cmp	r3, #4
 8005c10:	d109      	bne.n	8005c26 <HAL_TIM_PWM_Start+0x3e>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	bf14      	ite	ne
 8005c1e:	2301      	movne	r3, #1
 8005c20:	2300      	moveq	r3, #0
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	e02f      	b.n	8005c86 <HAL_TIM_PWM_Start+0x9e>
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d109      	bne.n	8005c40 <HAL_TIM_PWM_Start+0x58>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	bf14      	ite	ne
 8005c38:	2301      	movne	r3, #1
 8005c3a:	2300      	moveq	r3, #0
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	e022      	b.n	8005c86 <HAL_TIM_PWM_Start+0x9e>
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	2b0c      	cmp	r3, #12
 8005c44:	d109      	bne.n	8005c5a <HAL_TIM_PWM_Start+0x72>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	bf14      	ite	ne
 8005c52:	2301      	movne	r3, #1
 8005c54:	2300      	moveq	r3, #0
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	e015      	b.n	8005c86 <HAL_TIM_PWM_Start+0x9e>
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	2b10      	cmp	r3, #16
 8005c5e:	d109      	bne.n	8005c74 <HAL_TIM_PWM_Start+0x8c>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	bf14      	ite	ne
 8005c6c:	2301      	movne	r3, #1
 8005c6e:	2300      	moveq	r3, #0
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	e008      	b.n	8005c86 <HAL_TIM_PWM_Start+0x9e>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	bf14      	ite	ne
 8005c80:	2301      	movne	r3, #1
 8005c82:	2300      	moveq	r3, #0
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e09c      	b.n	8005dc8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d104      	bne.n	8005c9e <HAL_TIM_PWM_Start+0xb6>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c9c:	e023      	b.n	8005ce6 <HAL_TIM_PWM_Start+0xfe>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d104      	bne.n	8005cae <HAL_TIM_PWM_Start+0xc6>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cac:	e01b      	b.n	8005ce6 <HAL_TIM_PWM_Start+0xfe>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d104      	bne.n	8005cbe <HAL_TIM_PWM_Start+0xd6>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cbc:	e013      	b.n	8005ce6 <HAL_TIM_PWM_Start+0xfe>
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	2b0c      	cmp	r3, #12
 8005cc2:	d104      	bne.n	8005cce <HAL_TIM_PWM_Start+0xe6>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ccc:	e00b      	b.n	8005ce6 <HAL_TIM_PWM_Start+0xfe>
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	2b10      	cmp	r3, #16
 8005cd2:	d104      	bne.n	8005cde <HAL_TIM_PWM_Start+0xf6>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cdc:	e003      	b.n	8005ce6 <HAL_TIM_PWM_Start+0xfe>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2201      	movs	r2, #1
 8005cec:	6839      	ldr	r1, [r7, #0]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 feab 	bl	8006a4a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a35      	ldr	r2, [pc, #212]	@ (8005dd0 <HAL_TIM_PWM_Start+0x1e8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d013      	beq.n	8005d26 <HAL_TIM_PWM_Start+0x13e>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a34      	ldr	r2, [pc, #208]	@ (8005dd4 <HAL_TIM_PWM_Start+0x1ec>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00e      	beq.n	8005d26 <HAL_TIM_PWM_Start+0x13e>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a32      	ldr	r2, [pc, #200]	@ (8005dd8 <HAL_TIM_PWM_Start+0x1f0>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d009      	beq.n	8005d26 <HAL_TIM_PWM_Start+0x13e>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a31      	ldr	r2, [pc, #196]	@ (8005ddc <HAL_TIM_PWM_Start+0x1f4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d004      	beq.n	8005d26 <HAL_TIM_PWM_Start+0x13e>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a2f      	ldr	r2, [pc, #188]	@ (8005de0 <HAL_TIM_PWM_Start+0x1f8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d101      	bne.n	8005d2a <HAL_TIM_PWM_Start+0x142>
 8005d26:	2301      	movs	r3, #1
 8005d28:	e000      	b.n	8005d2c <HAL_TIM_PWM_Start+0x144>
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d007      	beq.n	8005d40 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d3e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a22      	ldr	r2, [pc, #136]	@ (8005dd0 <HAL_TIM_PWM_Start+0x1e8>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d01d      	beq.n	8005d86 <HAL_TIM_PWM_Start+0x19e>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d52:	d018      	beq.n	8005d86 <HAL_TIM_PWM_Start+0x19e>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a22      	ldr	r2, [pc, #136]	@ (8005de4 <HAL_TIM_PWM_Start+0x1fc>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d013      	beq.n	8005d86 <HAL_TIM_PWM_Start+0x19e>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a21      	ldr	r2, [pc, #132]	@ (8005de8 <HAL_TIM_PWM_Start+0x200>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d00e      	beq.n	8005d86 <HAL_TIM_PWM_Start+0x19e>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a1f      	ldr	r2, [pc, #124]	@ (8005dec <HAL_TIM_PWM_Start+0x204>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d009      	beq.n	8005d86 <HAL_TIM_PWM_Start+0x19e>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a17      	ldr	r2, [pc, #92]	@ (8005dd4 <HAL_TIM_PWM_Start+0x1ec>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d004      	beq.n	8005d86 <HAL_TIM_PWM_Start+0x19e>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a15      	ldr	r2, [pc, #84]	@ (8005dd8 <HAL_TIM_PWM_Start+0x1f0>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d115      	bne.n	8005db2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689a      	ldr	r2, [r3, #8]
 8005d8c:	4b18      	ldr	r3, [pc, #96]	@ (8005df0 <HAL_TIM_PWM_Start+0x208>)
 8005d8e:	4013      	ands	r3, r2
 8005d90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2b06      	cmp	r3, #6
 8005d96:	d015      	beq.n	8005dc4 <HAL_TIM_PWM_Start+0x1dc>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d9e:	d011      	beq.n	8005dc4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f042 0201 	orr.w	r2, r2, #1
 8005dae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005db0:	e008      	b.n	8005dc4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f042 0201 	orr.w	r2, r2, #1
 8005dc0:	601a      	str	r2, [r3, #0]
 8005dc2:	e000      	b.n	8005dc6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	40012c00 	.word	0x40012c00
 8005dd4:	40013400 	.word	0x40013400
 8005dd8:	40014000 	.word	0x40014000
 8005ddc:	40014400 	.word	0x40014400
 8005de0:	40014800 	.word	0x40014800
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40000800 	.word	0x40000800
 8005dec:	40000c00 	.word	0x40000c00
 8005df0:	00010007 	.word	0x00010007

08005df4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b086      	sub	sp, #24
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e00:	2300      	movs	r3, #0
 8005e02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d101      	bne.n	8005e12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e0e:	2302      	movs	r3, #2
 8005e10:	e0ff      	b.n	8006012 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b14      	cmp	r3, #20
 8005e1e:	f200 80f0 	bhi.w	8006002 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005e22:	a201      	add	r2, pc, #4	@ (adr r2, 8005e28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e28:	08005e7d 	.word	0x08005e7d
 8005e2c:	08006003 	.word	0x08006003
 8005e30:	08006003 	.word	0x08006003
 8005e34:	08006003 	.word	0x08006003
 8005e38:	08005ebd 	.word	0x08005ebd
 8005e3c:	08006003 	.word	0x08006003
 8005e40:	08006003 	.word	0x08006003
 8005e44:	08006003 	.word	0x08006003
 8005e48:	08005eff 	.word	0x08005eff
 8005e4c:	08006003 	.word	0x08006003
 8005e50:	08006003 	.word	0x08006003
 8005e54:	08006003 	.word	0x08006003
 8005e58:	08005f3f 	.word	0x08005f3f
 8005e5c:	08006003 	.word	0x08006003
 8005e60:	08006003 	.word	0x08006003
 8005e64:	08006003 	.word	0x08006003
 8005e68:	08005f81 	.word	0x08005f81
 8005e6c:	08006003 	.word	0x08006003
 8005e70:	08006003 	.word	0x08006003
 8005e74:	08006003 	.word	0x08006003
 8005e78:	08005fc1 	.word	0x08005fc1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	4618      	mov	r0, r3
 8005e84:	f000 fa34 	bl	80062f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	699a      	ldr	r2, [r3, #24]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f042 0208 	orr.w	r2, r2, #8
 8005e96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	699a      	ldr	r2, [r3, #24]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0204 	bic.w	r2, r2, #4
 8005ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6999      	ldr	r1, [r3, #24]
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	691a      	ldr	r2, [r3, #16]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	619a      	str	r2, [r3, #24]
      break;
 8005eba:	e0a5      	b.n	8006008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68b9      	ldr	r1, [r7, #8]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 faa6 	bl	8006414 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699a      	ldr	r2, [r3, #24]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ed6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	699a      	ldr	r2, [r3, #24]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ee6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6999      	ldr	r1, [r3, #24]
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	021a      	lsls	r2, r3, #8
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	619a      	str	r2, [r3, #24]
      break;
 8005efc:	e084      	b.n	8006008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68b9      	ldr	r1, [r7, #8]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 fb11 	bl	800652c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69da      	ldr	r2, [r3, #28]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f042 0208 	orr.w	r2, r2, #8
 8005f18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	69da      	ldr	r2, [r3, #28]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0204 	bic.w	r2, r2, #4
 8005f28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69d9      	ldr	r1, [r3, #28]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	691a      	ldr	r2, [r3, #16]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	61da      	str	r2, [r3, #28]
      break;
 8005f3c:	e064      	b.n	8006008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68b9      	ldr	r1, [r7, #8]
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 fb7b 	bl	8006640 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69da      	ldr	r2, [r3, #28]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	69da      	ldr	r2, [r3, #28]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	69d9      	ldr	r1, [r3, #28]
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	021a      	lsls	r2, r3, #8
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	61da      	str	r2, [r3, #28]
      break;
 8005f7e:	e043      	b.n	8006008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68b9      	ldr	r1, [r7, #8]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 fbc4 	bl	8006714 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f042 0208 	orr.w	r2, r2, #8
 8005f9a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0204 	bic.w	r2, r2, #4
 8005faa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	691a      	ldr	r2, [r3, #16]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	430a      	orrs	r2, r1
 8005fbc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005fbe:	e023      	b.n	8006008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68b9      	ldr	r1, [r7, #8]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fc08 	bl	80067dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fda:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	021a      	lsls	r2, r3, #8
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006000:	e002      	b.n	8006008 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	75fb      	strb	r3, [r7, #23]
      break;
 8006006:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006010:	7dfb      	ldrb	r3, [r7, #23]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3718      	adds	r7, #24
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop

0800601c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006026:	2300      	movs	r3, #0
 8006028:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006030:	2b01      	cmp	r3, #1
 8006032:	d101      	bne.n	8006038 <HAL_TIM_ConfigClockSource+0x1c>
 8006034:	2302      	movs	r3, #2
 8006036:	e0b6      	b.n	80061a6 <HAL_TIM_ConfigClockSource+0x18a>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2202      	movs	r2, #2
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006056:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800605a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006062:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006074:	d03e      	beq.n	80060f4 <HAL_TIM_ConfigClockSource+0xd8>
 8006076:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800607a:	f200 8087 	bhi.w	800618c <HAL_TIM_ConfigClockSource+0x170>
 800607e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006082:	f000 8086 	beq.w	8006192 <HAL_TIM_ConfigClockSource+0x176>
 8006086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800608a:	d87f      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x170>
 800608c:	2b70      	cmp	r3, #112	@ 0x70
 800608e:	d01a      	beq.n	80060c6 <HAL_TIM_ConfigClockSource+0xaa>
 8006090:	2b70      	cmp	r3, #112	@ 0x70
 8006092:	d87b      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x170>
 8006094:	2b60      	cmp	r3, #96	@ 0x60
 8006096:	d050      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x11e>
 8006098:	2b60      	cmp	r3, #96	@ 0x60
 800609a:	d877      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x170>
 800609c:	2b50      	cmp	r3, #80	@ 0x50
 800609e:	d03c      	beq.n	800611a <HAL_TIM_ConfigClockSource+0xfe>
 80060a0:	2b50      	cmp	r3, #80	@ 0x50
 80060a2:	d873      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x170>
 80060a4:	2b40      	cmp	r3, #64	@ 0x40
 80060a6:	d058      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x13e>
 80060a8:	2b40      	cmp	r3, #64	@ 0x40
 80060aa:	d86f      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x170>
 80060ac:	2b30      	cmp	r3, #48	@ 0x30
 80060ae:	d064      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15e>
 80060b0:	2b30      	cmp	r3, #48	@ 0x30
 80060b2:	d86b      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x170>
 80060b4:	2b20      	cmp	r3, #32
 80060b6:	d060      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15e>
 80060b8:	2b20      	cmp	r3, #32
 80060ba:	d867      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x170>
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d05c      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15e>
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d05a      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15e>
 80060c4:	e062      	b.n	800618c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060d6:	f000 fc98 	bl	8006a0a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	609a      	str	r2, [r3, #8]
      break;
 80060f2:	e04f      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006104:	f000 fc81 	bl	8006a0a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689a      	ldr	r2, [r3, #8]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006116:	609a      	str	r2, [r3, #8]
      break;
 8006118:	e03c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006126:	461a      	mov	r2, r3
 8006128:	f000 fbbe 	bl	80068a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2150      	movs	r1, #80	@ 0x50
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fc4e 	bl	80069d4 <TIM_ITRx_SetConfig>
      break;
 8006138:	e02c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006146:	461a      	mov	r2, r3
 8006148:	f000 fc02 	bl	8006950 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2160      	movs	r1, #96	@ 0x60
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fc3e 	bl	80069d4 <TIM_ITRx_SetConfig>
      break;
 8006158:	e01c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006166:	461a      	mov	r2, r3
 8006168:	f000 fb9e 	bl	80068a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2140      	movs	r1, #64	@ 0x40
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fc2e 	bl	80069d4 <TIM_ITRx_SetConfig>
      break;
 8006178:	e00c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4619      	mov	r1, r3
 8006184:	4610      	mov	r0, r2
 8006186:	f000 fc25 	bl	80069d4 <TIM_ITRx_SetConfig>
      break;
 800618a:	e003      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	73fb      	strb	r3, [r7, #15]
      break;
 8006190:	e000      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006192:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
	...

080061b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a43      	ldr	r2, [pc, #268]	@ (80062d0 <TIM_Base_SetConfig+0x120>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d013      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061ce:	d00f      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a40      	ldr	r2, [pc, #256]	@ (80062d4 <TIM_Base_SetConfig+0x124>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00b      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a3f      	ldr	r2, [pc, #252]	@ (80062d8 <TIM_Base_SetConfig+0x128>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d007      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a3e      	ldr	r2, [pc, #248]	@ (80062dc <TIM_Base_SetConfig+0x12c>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d003      	beq.n	80061f0 <TIM_Base_SetConfig+0x40>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a3d      	ldr	r2, [pc, #244]	@ (80062e0 <TIM_Base_SetConfig+0x130>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d108      	bne.n	8006202 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a32      	ldr	r2, [pc, #200]	@ (80062d0 <TIM_Base_SetConfig+0x120>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d01f      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006210:	d01b      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a2f      	ldr	r2, [pc, #188]	@ (80062d4 <TIM_Base_SetConfig+0x124>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d017      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a2e      	ldr	r2, [pc, #184]	@ (80062d8 <TIM_Base_SetConfig+0x128>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d013      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a2d      	ldr	r2, [pc, #180]	@ (80062dc <TIM_Base_SetConfig+0x12c>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d00f      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a2c      	ldr	r2, [pc, #176]	@ (80062e0 <TIM_Base_SetConfig+0x130>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d00b      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a2b      	ldr	r2, [pc, #172]	@ (80062e4 <TIM_Base_SetConfig+0x134>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d007      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a2a      	ldr	r2, [pc, #168]	@ (80062e8 <TIM_Base_SetConfig+0x138>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d003      	beq.n	800624a <TIM_Base_SetConfig+0x9a>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a29      	ldr	r2, [pc, #164]	@ (80062ec <TIM_Base_SetConfig+0x13c>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d108      	bne.n	800625c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006250:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4313      	orrs	r3, r2
 800625a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	689a      	ldr	r2, [r3, #8]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a14      	ldr	r2, [pc, #80]	@ (80062d0 <TIM_Base_SetConfig+0x120>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d00f      	beq.n	80062a2 <TIM_Base_SetConfig+0xf2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a16      	ldr	r2, [pc, #88]	@ (80062e0 <TIM_Base_SetConfig+0x130>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d00b      	beq.n	80062a2 <TIM_Base_SetConfig+0xf2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a15      	ldr	r2, [pc, #84]	@ (80062e4 <TIM_Base_SetConfig+0x134>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d007      	beq.n	80062a2 <TIM_Base_SetConfig+0xf2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a14      	ldr	r2, [pc, #80]	@ (80062e8 <TIM_Base_SetConfig+0x138>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d003      	beq.n	80062a2 <TIM_Base_SetConfig+0xf2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a13      	ldr	r2, [pc, #76]	@ (80062ec <TIM_Base_SetConfig+0x13c>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d103      	bne.n	80062aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	691a      	ldr	r2, [r3, #16]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f043 0204 	orr.w	r2, r3, #4
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	601a      	str	r2, [r3, #0]
}
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40012c00 	.word	0x40012c00
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40000c00 	.word	0x40000c00
 80062e0:	40013400 	.word	0x40013400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40014400 	.word	0x40014400
 80062ec:	40014800 	.word	0x40014800

080062f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b087      	sub	sp, #28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	f023 0201 	bic.w	r2, r3, #1
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800631e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 0303 	bic.w	r3, r3, #3
 800632a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	4313      	orrs	r3, r2
 8006334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	f023 0302 	bic.w	r3, r3, #2
 800633c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	4313      	orrs	r3, r2
 8006346:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a2d      	ldr	r2, [pc, #180]	@ (8006400 <TIM_OC1_SetConfig+0x110>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d00f      	beq.n	8006370 <TIM_OC1_SetConfig+0x80>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a2c      	ldr	r2, [pc, #176]	@ (8006404 <TIM_OC1_SetConfig+0x114>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d00b      	beq.n	8006370 <TIM_OC1_SetConfig+0x80>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a2b      	ldr	r2, [pc, #172]	@ (8006408 <TIM_OC1_SetConfig+0x118>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d007      	beq.n	8006370 <TIM_OC1_SetConfig+0x80>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a2a      	ldr	r2, [pc, #168]	@ (800640c <TIM_OC1_SetConfig+0x11c>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d003      	beq.n	8006370 <TIM_OC1_SetConfig+0x80>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a29      	ldr	r2, [pc, #164]	@ (8006410 <TIM_OC1_SetConfig+0x120>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d10e      	bne.n	800638e <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	f023 0204 	bic.w	r2, r3, #4
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	f023 0308 	bic.w	r3, r3, #8
 8006382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	4313      	orrs	r3, r2
 800638c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a1b      	ldr	r2, [pc, #108]	@ (8006400 <TIM_OC1_SetConfig+0x110>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00f      	beq.n	80063b6 <TIM_OC1_SetConfig+0xc6>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a1a      	ldr	r2, [pc, #104]	@ (8006404 <TIM_OC1_SetConfig+0x114>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d00b      	beq.n	80063b6 <TIM_OC1_SetConfig+0xc6>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a19      	ldr	r2, [pc, #100]	@ (8006408 <TIM_OC1_SetConfig+0x118>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d007      	beq.n	80063b6 <TIM_OC1_SetConfig+0xc6>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a18      	ldr	r2, [pc, #96]	@ (800640c <TIM_OC1_SetConfig+0x11c>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d003      	beq.n	80063b6 <TIM_OC1_SetConfig+0xc6>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a17      	ldr	r2, [pc, #92]	@ (8006410 <TIM_OC1_SetConfig+0x120>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d111      	bne.n	80063da <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	693a      	ldr	r2, [r7, #16]
 80063de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	697a      	ldr	r2, [r7, #20]
 80063f2:	621a      	str	r2, [r3, #32]
}
 80063f4:	bf00      	nop
 80063f6:	371c      	adds	r7, #28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr
 8006400:	40012c00 	.word	0x40012c00
 8006404:	40013400 	.word	0x40013400
 8006408:	40014000 	.word	0x40014000
 800640c:	40014400 	.word	0x40014400
 8006410:	40014800 	.word	0x40014800

08006414 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006414:	b480      	push	{r7}
 8006416:	b087      	sub	sp, #28
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6a1b      	ldr	r3, [r3, #32]
 8006428:	f023 0210 	bic.w	r2, r3, #16
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	699b      	ldr	r3, [r3, #24]
 800643a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006442:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800644e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	021b      	lsls	r3, r3, #8
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f023 0320 	bic.w	r3, r3, #32
 8006462:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	011b      	lsls	r3, r3, #4
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	4313      	orrs	r3, r2
 800646e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a29      	ldr	r2, [pc, #164]	@ (8006518 <TIM_OC2_SetConfig+0x104>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d003      	beq.n	8006480 <TIM_OC2_SetConfig+0x6c>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a28      	ldr	r2, [pc, #160]	@ (800651c <TIM_OC2_SetConfig+0x108>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d10f      	bne.n	80064a0 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	011b      	lsls	r3, r3, #4
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	4313      	orrs	r3, r2
 800649e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006518 <TIM_OC2_SetConfig+0x104>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d00f      	beq.n	80064c8 <TIM_OC2_SetConfig+0xb4>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a1c      	ldr	r2, [pc, #112]	@ (800651c <TIM_OC2_SetConfig+0x108>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d00b      	beq.n	80064c8 <TIM_OC2_SetConfig+0xb4>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a1b      	ldr	r2, [pc, #108]	@ (8006520 <TIM_OC2_SetConfig+0x10c>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d007      	beq.n	80064c8 <TIM_OC2_SetConfig+0xb4>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006524 <TIM_OC2_SetConfig+0x110>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d003      	beq.n	80064c8 <TIM_OC2_SetConfig+0xb4>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a19      	ldr	r2, [pc, #100]	@ (8006528 <TIM_OC2_SetConfig+0x114>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d113      	bne.n	80064f0 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	695b      	ldr	r3, [r3, #20]
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	009b      	lsls	r3, r3, #2
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685a      	ldr	r2, [r3, #4]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	621a      	str	r2, [r3, #32]
}
 800650a:	bf00      	nop
 800650c:	371c      	adds	r7, #28
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	40012c00 	.word	0x40012c00
 800651c:	40013400 	.word	0x40013400
 8006520:	40014000 	.word	0x40014000
 8006524:	40014400 	.word	0x40014400
 8006528:	40014800 	.word	0x40014800

0800652c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a1b      	ldr	r3, [r3, #32]
 8006540:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800655a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800655e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f023 0303 	bic.w	r3, r3, #3
 8006566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	4313      	orrs	r3, r2
 8006570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006578:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	021b      	lsls	r3, r3, #8
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	4313      	orrs	r3, r2
 8006584:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a28      	ldr	r2, [pc, #160]	@ (800662c <TIM_OC3_SetConfig+0x100>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d003      	beq.n	8006596 <TIM_OC3_SetConfig+0x6a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a27      	ldr	r2, [pc, #156]	@ (8006630 <TIM_OC3_SetConfig+0x104>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d10f      	bne.n	80065b6 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	021b      	lsls	r3, r3, #8
 80065b0:	697a      	ldr	r2, [r7, #20]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a1c      	ldr	r2, [pc, #112]	@ (800662c <TIM_OC3_SetConfig+0x100>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d00f      	beq.n	80065de <TIM_OC3_SetConfig+0xb2>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006630 <TIM_OC3_SetConfig+0x104>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00b      	beq.n	80065de <TIM_OC3_SetConfig+0xb2>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006634 <TIM_OC3_SetConfig+0x108>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d007      	beq.n	80065de <TIM_OC3_SetConfig+0xb2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a19      	ldr	r2, [pc, #100]	@ (8006638 <TIM_OC3_SetConfig+0x10c>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d003      	beq.n	80065de <TIM_OC3_SetConfig+0xb2>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a18      	ldr	r2, [pc, #96]	@ (800663c <TIM_OC3_SetConfig+0x110>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d113      	bne.n	8006606 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	011b      	lsls	r3, r3, #4
 80065f4:	693a      	ldr	r2, [r7, #16]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	699b      	ldr	r3, [r3, #24]
 80065fe:	011b      	lsls	r3, r3, #4
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	4313      	orrs	r3, r2
 8006604:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	685a      	ldr	r2, [r3, #4]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	697a      	ldr	r2, [r7, #20]
 800661e:	621a      	str	r2, [r3, #32]
}
 8006620:	bf00      	nop
 8006622:	371c      	adds	r7, #28
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr
 800662c:	40012c00 	.word	0x40012c00
 8006630:	40013400 	.word	0x40013400
 8006634:	40014000 	.word	0x40014000
 8006638:	40014400 	.word	0x40014400
 800663c:	40014800 	.word	0x40014800

08006640 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a1b      	ldr	r3, [r3, #32]
 8006654:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	69db      	ldr	r3, [r3, #28]
 8006666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800666e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006672:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800667a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	021b      	lsls	r3, r3, #8
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	4313      	orrs	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800668e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	031b      	lsls	r3, r3, #12
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	4313      	orrs	r3, r2
 800669a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a18      	ldr	r2, [pc, #96]	@ (8006700 <TIM_OC4_SetConfig+0xc0>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d00f      	beq.n	80066c4 <TIM_OC4_SetConfig+0x84>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a17      	ldr	r2, [pc, #92]	@ (8006704 <TIM_OC4_SetConfig+0xc4>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00b      	beq.n	80066c4 <TIM_OC4_SetConfig+0x84>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a16      	ldr	r2, [pc, #88]	@ (8006708 <TIM_OC4_SetConfig+0xc8>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d007      	beq.n	80066c4 <TIM_OC4_SetConfig+0x84>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a15      	ldr	r2, [pc, #84]	@ (800670c <TIM_OC4_SetConfig+0xcc>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d003      	beq.n	80066c4 <TIM_OC4_SetConfig+0x84>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a14      	ldr	r2, [pc, #80]	@ (8006710 <TIM_OC4_SetConfig+0xd0>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d109      	bne.n	80066d8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	695b      	ldr	r3, [r3, #20]
 80066d0:	019b      	lsls	r3, r3, #6
 80066d2:	697a      	ldr	r2, [r7, #20]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	693a      	ldr	r2, [r7, #16]
 80066f0:	621a      	str	r2, [r3, #32]
}
 80066f2:	bf00      	nop
 80066f4:	371c      	adds	r7, #28
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	40012c00 	.word	0x40012c00
 8006704:	40013400 	.word	0x40013400
 8006708:	40014000 	.word	0x40014000
 800670c:	40014400 	.word	0x40014400
 8006710:	40014800 	.word	0x40014800

08006714 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a1b      	ldr	r3, [r3, #32]
 8006728:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800673a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	4313      	orrs	r3, r2
 8006750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006758:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	041b      	lsls	r3, r3, #16
 8006760:	693a      	ldr	r2, [r7, #16]
 8006762:	4313      	orrs	r3, r2
 8006764:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a17      	ldr	r2, [pc, #92]	@ (80067c8 <TIM_OC5_SetConfig+0xb4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d00f      	beq.n	800678e <TIM_OC5_SetConfig+0x7a>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a16      	ldr	r2, [pc, #88]	@ (80067cc <TIM_OC5_SetConfig+0xb8>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d00b      	beq.n	800678e <TIM_OC5_SetConfig+0x7a>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a15      	ldr	r2, [pc, #84]	@ (80067d0 <TIM_OC5_SetConfig+0xbc>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d007      	beq.n	800678e <TIM_OC5_SetConfig+0x7a>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a14      	ldr	r2, [pc, #80]	@ (80067d4 <TIM_OC5_SetConfig+0xc0>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d003      	beq.n	800678e <TIM_OC5_SetConfig+0x7a>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a13      	ldr	r2, [pc, #76]	@ (80067d8 <TIM_OC5_SetConfig+0xc4>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d109      	bne.n	80067a2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006794:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	021b      	lsls	r3, r3, #8
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	4313      	orrs	r3, r2
 80067a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	621a      	str	r2, [r3, #32]
}
 80067bc:	bf00      	nop
 80067be:	371c      	adds	r7, #28
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr
 80067c8:	40012c00 	.word	0x40012c00
 80067cc:	40013400 	.word	0x40013400
 80067d0:	40014000 	.word	0x40014000
 80067d4:	40014400 	.word	0x40014400
 80067d8:	40014800 	.word	0x40014800

080067dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067dc:	b480      	push	{r7}
 80067de:	b087      	sub	sp, #28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800680a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800680e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	021b      	lsls	r3, r3, #8
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	4313      	orrs	r3, r2
 800681a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006822:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	051b      	lsls	r3, r3, #20
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	4313      	orrs	r3, r2
 800682e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a18      	ldr	r2, [pc, #96]	@ (8006894 <TIM_OC6_SetConfig+0xb8>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00f      	beq.n	8006858 <TIM_OC6_SetConfig+0x7c>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a17      	ldr	r2, [pc, #92]	@ (8006898 <TIM_OC6_SetConfig+0xbc>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d00b      	beq.n	8006858 <TIM_OC6_SetConfig+0x7c>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a16      	ldr	r2, [pc, #88]	@ (800689c <TIM_OC6_SetConfig+0xc0>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d007      	beq.n	8006858 <TIM_OC6_SetConfig+0x7c>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a15      	ldr	r2, [pc, #84]	@ (80068a0 <TIM_OC6_SetConfig+0xc4>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d003      	beq.n	8006858 <TIM_OC6_SetConfig+0x7c>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a14      	ldr	r2, [pc, #80]	@ (80068a4 <TIM_OC6_SetConfig+0xc8>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d109      	bne.n	800686c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800685e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	029b      	lsls	r3, r3, #10
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	4313      	orrs	r3, r2
 800686a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	697a      	ldr	r2, [r7, #20]
 8006870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	685a      	ldr	r2, [r3, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	621a      	str	r2, [r3, #32]
}
 8006886:	bf00      	nop
 8006888:	371c      	adds	r7, #28
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	40012c00 	.word	0x40012c00
 8006898:	40013400 	.word	0x40013400
 800689c:	40014000 	.word	0x40014000
 80068a0:	40014400 	.word	0x40014400
 80068a4:	40014800 	.word	0x40014800

080068a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a1b      	ldr	r3, [r3, #32]
 80068b8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	f023 0201 	bic.w	r2, r3, #1
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	4a1c      	ldr	r2, [pc, #112]	@ (800693c <TIM_TI1_ConfigInputStage+0x94>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d00f      	beq.n	80068ee <TIM_TI1_ConfigInputStage+0x46>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006940 <TIM_TI1_ConfigInputStage+0x98>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d00b      	beq.n	80068ee <TIM_TI1_ConfigInputStage+0x46>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	4a1a      	ldr	r2, [pc, #104]	@ (8006944 <TIM_TI1_ConfigInputStage+0x9c>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d007      	beq.n	80068ee <TIM_TI1_ConfigInputStage+0x46>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	4a19      	ldr	r2, [pc, #100]	@ (8006948 <TIM_TI1_ConfigInputStage+0xa0>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d003      	beq.n	80068ee <TIM_TI1_ConfigInputStage+0x46>
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	4a18      	ldr	r2, [pc, #96]	@ (800694c <TIM_TI1_ConfigInputStage+0xa4>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d105      	bne.n	80068fa <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6a1b      	ldr	r3, [r3, #32]
 80068f2:	f023 0204 	bic.w	r2, r3, #4
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	4313      	orrs	r3, r2
 8006910:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	f023 030a 	bic.w	r3, r3, #10
 8006918:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	4313      	orrs	r3, r2
 8006920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	621a      	str	r2, [r3, #32]
}
 800692e:	bf00      	nop
 8006930:	371c      	adds	r7, #28
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	40012c00 	.word	0x40012c00
 8006940:	40013400 	.word	0x40013400
 8006944:	40014000 	.word	0x40014000
 8006948:	40014400 	.word	0x40014400
 800694c:	40014800 	.word	0x40014800

08006950 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006950:	b480      	push	{r7}
 8006952:	b087      	sub	sp, #28
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a1b      	ldr	r3, [r3, #32]
 8006960:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	f023 0210 	bic.w	r2, r3, #16
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	4a16      	ldr	r2, [pc, #88]	@ (80069cc <TIM_TI2_ConfigInputStage+0x7c>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d003      	beq.n	800697e <TIM_TI2_ConfigInputStage+0x2e>
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	4a15      	ldr	r2, [pc, #84]	@ (80069d0 <TIM_TI2_ConfigInputStage+0x80>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d105      	bne.n	800698a <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	031b      	lsls	r3, r3, #12
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	011b      	lsls	r3, r3, #4
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	693a      	ldr	r2, [r7, #16]
 80069b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	697a      	ldr	r2, [r7, #20]
 80069be:	621a      	str	r2, [r3, #32]
}
 80069c0:	bf00      	nop
 80069c2:	371c      	adds	r7, #28
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr
 80069cc:	40012c00 	.word	0x40012c00
 80069d0:	40013400 	.word	0x40013400

080069d4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069ec:	683a      	ldr	r2, [r7, #0]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	f043 0307 	orr.w	r3, r3, #7
 80069f6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	609a      	str	r2, [r3, #8]
}
 80069fe:	bf00      	nop
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b087      	sub	sp, #28
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	60f8      	str	r0, [r7, #12]
 8006a12:	60b9      	str	r1, [r7, #8]
 8006a14:	607a      	str	r2, [r7, #4]
 8006a16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	021a      	lsls	r2, r3, #8
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	431a      	orrs	r2, r3
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	697a      	ldr	r2, [r7, #20]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	609a      	str	r2, [r3, #8]
}
 8006a3e:	bf00      	nop
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b087      	sub	sp, #28
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	60f8      	str	r0, [r7, #12]
 8006a52:	60b9      	str	r1, [r7, #8]
 8006a54:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	f003 031f 	and.w	r3, r3, #31
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a62:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6a1a      	ldr	r2, [r3, #32]
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	43db      	mvns	r3, r3
 8006a6c:	401a      	ands	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6a1a      	ldr	r2, [r3, #32]
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	f003 031f 	and.w	r3, r3, #31
 8006a7c:	6879      	ldr	r1, [r7, #4]
 8006a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a82:	431a      	orrs	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	621a      	str	r2, [r3, #32]
}
 8006a88:	bf00      	nop
 8006a8a:	371c      	adds	r7, #28
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d101      	bne.n	8006aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006aa8:	2302      	movs	r3, #2
 8006aaa:	e068      	b.n	8006b7e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d004      	beq.n	8006ae0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a2d      	ldr	r2, [pc, #180]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d108      	bne.n	8006af2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ae6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68fa      	ldr	r2, [r7, #12]
 8006b0a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a1e      	ldr	r2, [pc, #120]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d01d      	beq.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b1e:	d018      	beq.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a1b      	ldr	r2, [pc, #108]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d013      	beq.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8006b98 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d00e      	beq.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a18      	ldr	r2, [pc, #96]	@ (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d009      	beq.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a13      	ldr	r2, [pc, #76]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d004      	beq.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a14      	ldr	r2, [pc, #80]	@ (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d10c      	bne.n	8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	40012c00 	.word	0x40012c00
 8006b90:	40013400 	.word	0x40013400
 8006b94:	40000400 	.word	0x40000400
 8006b98:	40000800 	.word	0x40000800
 8006b9c:	40000c00 	.word	0x40000c00
 8006ba0:	40014000 	.word	0x40014000

08006ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b082      	sub	sp, #8
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d101      	bne.n	8006bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e040      	b.n	8006c38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d106      	bne.n	8006bcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7fa ffa4 	bl	8001b14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2224      	movs	r2, #36	@ 0x24
 8006bd0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f022 0201 	bic.w	r2, r2, #1
 8006be0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d002      	beq.n	8006bf0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 fae0 	bl	80071b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 f825 	bl	8006c40 <UART_SetConfig>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d101      	bne.n	8006c00 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e01b      	b.n	8006c38 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	689a      	ldr	r2, [r3, #8]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f042 0201 	orr.w	r2, r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 fb5f 	bl	80072f4 <UART_CheckIdleState>
 8006c36:	4603      	mov	r3, r0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3708      	adds	r7, #8
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c44:	b08a      	sub	sp, #40	@ 0x28
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	689a      	ldr	r2, [r3, #8]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	431a      	orrs	r2, r3
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	695b      	ldr	r3, [r3, #20]
 8006c5e:	431a      	orrs	r2, r3
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	4ba4      	ldr	r3, [pc, #656]	@ (8006f00 <UART_SetConfig+0x2c0>)
 8006c70:	4013      	ands	r3, r2
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	6812      	ldr	r2, [r2, #0]
 8006c76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c78:	430b      	orrs	r3, r1
 8006c7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	68da      	ldr	r2, [r3, #12]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a99      	ldr	r2, [pc, #612]	@ (8006f04 <UART_SetConfig+0x2c4>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d004      	beq.n	8006cac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cbc:	430a      	orrs	r2, r1
 8006cbe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a90      	ldr	r2, [pc, #576]	@ (8006f08 <UART_SetConfig+0x2c8>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d126      	bne.n	8006d18 <UART_SetConfig+0xd8>
 8006cca:	4b90      	ldr	r3, [pc, #576]	@ (8006f0c <UART_SetConfig+0x2cc>)
 8006ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd0:	f003 0303 	and.w	r3, r3, #3
 8006cd4:	2b03      	cmp	r3, #3
 8006cd6:	d81b      	bhi.n	8006d10 <UART_SetConfig+0xd0>
 8006cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce0 <UART_SetConfig+0xa0>)
 8006cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cde:	bf00      	nop
 8006ce0:	08006cf1 	.word	0x08006cf1
 8006ce4:	08006d01 	.word	0x08006d01
 8006ce8:	08006cf9 	.word	0x08006cf9
 8006cec:	08006d09 	.word	0x08006d09
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cf6:	e116      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cfe:	e112      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d00:	2304      	movs	r3, #4
 8006d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d06:	e10e      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d08:	2308      	movs	r3, #8
 8006d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d0e:	e10a      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d10:	2310      	movs	r3, #16
 8006d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d16:	e106      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a7c      	ldr	r2, [pc, #496]	@ (8006f10 <UART_SetConfig+0x2d0>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d138      	bne.n	8006d94 <UART_SetConfig+0x154>
 8006d22:	4b7a      	ldr	r3, [pc, #488]	@ (8006f0c <UART_SetConfig+0x2cc>)
 8006d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d28:	f003 030c 	and.w	r3, r3, #12
 8006d2c:	2b0c      	cmp	r3, #12
 8006d2e:	d82d      	bhi.n	8006d8c <UART_SetConfig+0x14c>
 8006d30:	a201      	add	r2, pc, #4	@ (adr r2, 8006d38 <UART_SetConfig+0xf8>)
 8006d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d36:	bf00      	nop
 8006d38:	08006d6d 	.word	0x08006d6d
 8006d3c:	08006d8d 	.word	0x08006d8d
 8006d40:	08006d8d 	.word	0x08006d8d
 8006d44:	08006d8d 	.word	0x08006d8d
 8006d48:	08006d7d 	.word	0x08006d7d
 8006d4c:	08006d8d 	.word	0x08006d8d
 8006d50:	08006d8d 	.word	0x08006d8d
 8006d54:	08006d8d 	.word	0x08006d8d
 8006d58:	08006d75 	.word	0x08006d75
 8006d5c:	08006d8d 	.word	0x08006d8d
 8006d60:	08006d8d 	.word	0x08006d8d
 8006d64:	08006d8d 	.word	0x08006d8d
 8006d68:	08006d85 	.word	0x08006d85
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d72:	e0d8      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d74:	2302      	movs	r3, #2
 8006d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d7a:	e0d4      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d7c:	2304      	movs	r3, #4
 8006d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d82:	e0d0      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d84:	2308      	movs	r3, #8
 8006d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d8a:	e0cc      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d8c:	2310      	movs	r3, #16
 8006d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d92:	e0c8      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a5e      	ldr	r2, [pc, #376]	@ (8006f14 <UART_SetConfig+0x2d4>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d125      	bne.n	8006dea <UART_SetConfig+0x1aa>
 8006d9e:	4b5b      	ldr	r3, [pc, #364]	@ (8006f0c <UART_SetConfig+0x2cc>)
 8006da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006da8:	2b30      	cmp	r3, #48	@ 0x30
 8006daa:	d016      	beq.n	8006dda <UART_SetConfig+0x19a>
 8006dac:	2b30      	cmp	r3, #48	@ 0x30
 8006dae:	d818      	bhi.n	8006de2 <UART_SetConfig+0x1a2>
 8006db0:	2b20      	cmp	r3, #32
 8006db2:	d00a      	beq.n	8006dca <UART_SetConfig+0x18a>
 8006db4:	2b20      	cmp	r3, #32
 8006db6:	d814      	bhi.n	8006de2 <UART_SetConfig+0x1a2>
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d002      	beq.n	8006dc2 <UART_SetConfig+0x182>
 8006dbc:	2b10      	cmp	r3, #16
 8006dbe:	d008      	beq.n	8006dd2 <UART_SetConfig+0x192>
 8006dc0:	e00f      	b.n	8006de2 <UART_SetConfig+0x1a2>
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dc8:	e0ad      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006dca:	2302      	movs	r3, #2
 8006dcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dd0:	e0a9      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006dd2:	2304      	movs	r3, #4
 8006dd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dd8:	e0a5      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006dda:	2308      	movs	r3, #8
 8006ddc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006de0:	e0a1      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006de2:	2310      	movs	r3, #16
 8006de4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006de8:	e09d      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a4a      	ldr	r2, [pc, #296]	@ (8006f18 <UART_SetConfig+0x2d8>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d125      	bne.n	8006e40 <UART_SetConfig+0x200>
 8006df4:	4b45      	ldr	r3, [pc, #276]	@ (8006f0c <UART_SetConfig+0x2cc>)
 8006df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dfa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006dfe:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e00:	d016      	beq.n	8006e30 <UART_SetConfig+0x1f0>
 8006e02:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e04:	d818      	bhi.n	8006e38 <UART_SetConfig+0x1f8>
 8006e06:	2b80      	cmp	r3, #128	@ 0x80
 8006e08:	d00a      	beq.n	8006e20 <UART_SetConfig+0x1e0>
 8006e0a:	2b80      	cmp	r3, #128	@ 0x80
 8006e0c:	d814      	bhi.n	8006e38 <UART_SetConfig+0x1f8>
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d002      	beq.n	8006e18 <UART_SetConfig+0x1d8>
 8006e12:	2b40      	cmp	r3, #64	@ 0x40
 8006e14:	d008      	beq.n	8006e28 <UART_SetConfig+0x1e8>
 8006e16:	e00f      	b.n	8006e38 <UART_SetConfig+0x1f8>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e1e:	e082      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e20:	2302      	movs	r3, #2
 8006e22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e26:	e07e      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e28:	2304      	movs	r3, #4
 8006e2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e2e:	e07a      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e30:	2308      	movs	r3, #8
 8006e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e36:	e076      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e38:	2310      	movs	r3, #16
 8006e3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e3e:	e072      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a35      	ldr	r2, [pc, #212]	@ (8006f1c <UART_SetConfig+0x2dc>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d12a      	bne.n	8006ea0 <UART_SetConfig+0x260>
 8006e4a:	4b30      	ldr	r3, [pc, #192]	@ (8006f0c <UART_SetConfig+0x2cc>)
 8006e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e58:	d01a      	beq.n	8006e90 <UART_SetConfig+0x250>
 8006e5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e5e:	d81b      	bhi.n	8006e98 <UART_SetConfig+0x258>
 8006e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e64:	d00c      	beq.n	8006e80 <UART_SetConfig+0x240>
 8006e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e6a:	d815      	bhi.n	8006e98 <UART_SetConfig+0x258>
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d003      	beq.n	8006e78 <UART_SetConfig+0x238>
 8006e70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e74:	d008      	beq.n	8006e88 <UART_SetConfig+0x248>
 8006e76:	e00f      	b.n	8006e98 <UART_SetConfig+0x258>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e7e:	e052      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e80:	2302      	movs	r3, #2
 8006e82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e86:	e04e      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e88:	2304      	movs	r3, #4
 8006e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e8e:	e04a      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e90:	2308      	movs	r3, #8
 8006e92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e96:	e046      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006e98:	2310      	movs	r3, #16
 8006e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e9e:	e042      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a17      	ldr	r2, [pc, #92]	@ (8006f04 <UART_SetConfig+0x2c4>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d13a      	bne.n	8006f20 <UART_SetConfig+0x2e0>
 8006eaa:	4b18      	ldr	r3, [pc, #96]	@ (8006f0c <UART_SetConfig+0x2cc>)
 8006eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006eb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006eb8:	d01a      	beq.n	8006ef0 <UART_SetConfig+0x2b0>
 8006eba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ebe:	d81b      	bhi.n	8006ef8 <UART_SetConfig+0x2b8>
 8006ec0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ec4:	d00c      	beq.n	8006ee0 <UART_SetConfig+0x2a0>
 8006ec6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eca:	d815      	bhi.n	8006ef8 <UART_SetConfig+0x2b8>
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d003      	beq.n	8006ed8 <UART_SetConfig+0x298>
 8006ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ed4:	d008      	beq.n	8006ee8 <UART_SetConfig+0x2a8>
 8006ed6:	e00f      	b.n	8006ef8 <UART_SetConfig+0x2b8>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ede:	e022      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ee6:	e01e      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006ee8:	2304      	movs	r3, #4
 8006eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eee:	e01a      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006ef0:	2308      	movs	r3, #8
 8006ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ef6:	e016      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006ef8:	2310      	movs	r3, #16
 8006efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006efe:	e012      	b.n	8006f26 <UART_SetConfig+0x2e6>
 8006f00:	efff69f3 	.word	0xefff69f3
 8006f04:	40008000 	.word	0x40008000
 8006f08:	40013800 	.word	0x40013800
 8006f0c:	40021000 	.word	0x40021000
 8006f10:	40004400 	.word	0x40004400
 8006f14:	40004800 	.word	0x40004800
 8006f18:	40004c00 	.word	0x40004c00
 8006f1c:	40005000 	.word	0x40005000
 8006f20:	2310      	movs	r3, #16
 8006f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a9f      	ldr	r2, [pc, #636]	@ (80071a8 <UART_SetConfig+0x568>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d17a      	bne.n	8007026 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006f34:	2b08      	cmp	r3, #8
 8006f36:	d824      	bhi.n	8006f82 <UART_SetConfig+0x342>
 8006f38:	a201      	add	r2, pc, #4	@ (adr r2, 8006f40 <UART_SetConfig+0x300>)
 8006f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3e:	bf00      	nop
 8006f40:	08006f65 	.word	0x08006f65
 8006f44:	08006f83 	.word	0x08006f83
 8006f48:	08006f6d 	.word	0x08006f6d
 8006f4c:	08006f83 	.word	0x08006f83
 8006f50:	08006f73 	.word	0x08006f73
 8006f54:	08006f83 	.word	0x08006f83
 8006f58:	08006f83 	.word	0x08006f83
 8006f5c:	08006f83 	.word	0x08006f83
 8006f60:	08006f7b 	.word	0x08006f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f64:	f7fe f840 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8006f68:	61f8      	str	r0, [r7, #28]
        break;
 8006f6a:	e010      	b.n	8006f8e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f6c:	4b8f      	ldr	r3, [pc, #572]	@ (80071ac <UART_SetConfig+0x56c>)
 8006f6e:	61fb      	str	r3, [r7, #28]
        break;
 8006f70:	e00d      	b.n	8006f8e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f72:	f7fd ffa1 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8006f76:	61f8      	str	r0, [r7, #28]
        break;
 8006f78:	e009      	b.n	8006f8e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f7e:	61fb      	str	r3, [r7, #28]
        break;
 8006f80:	e005      	b.n	8006f8e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006f8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f000 80fb 	beq.w	800718c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	4413      	add	r3, r2
 8006fa0:	69fa      	ldr	r2, [r7, #28]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d305      	bcc.n	8006fb2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006fac:	69fa      	ldr	r2, [r7, #28]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d903      	bls.n	8006fba <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006fb8:	e0e8      	b.n	800718c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	461c      	mov	r4, r3
 8006fc0:	4615      	mov	r5, r2
 8006fc2:	f04f 0200 	mov.w	r2, #0
 8006fc6:	f04f 0300 	mov.w	r3, #0
 8006fca:	022b      	lsls	r3, r5, #8
 8006fcc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006fd0:	0222      	lsls	r2, r4, #8
 8006fd2:	68f9      	ldr	r1, [r7, #12]
 8006fd4:	6849      	ldr	r1, [r1, #4]
 8006fd6:	0849      	lsrs	r1, r1, #1
 8006fd8:	2000      	movs	r0, #0
 8006fda:	4688      	mov	r8, r1
 8006fdc:	4681      	mov	r9, r0
 8006fde:	eb12 0a08 	adds.w	sl, r2, r8
 8006fe2:	eb43 0b09 	adc.w	fp, r3, r9
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	603b      	str	r3, [r7, #0]
 8006fee:	607a      	str	r2, [r7, #4]
 8006ff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ff4:	4650      	mov	r0, sl
 8006ff6:	4659      	mov	r1, fp
 8006ff8:	f7f9 f93a 	bl	8000270 <__aeabi_uldivmod>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	460b      	mov	r3, r1
 8007000:	4613      	mov	r3, r2
 8007002:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007004:	69bb      	ldr	r3, [r7, #24]
 8007006:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800700a:	d308      	bcc.n	800701e <UART_SetConfig+0x3de>
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007012:	d204      	bcs.n	800701e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	69ba      	ldr	r2, [r7, #24]
 800701a:	60da      	str	r2, [r3, #12]
 800701c:	e0b6      	b.n	800718c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007024:	e0b2      	b.n	800718c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800702e:	d15e      	bne.n	80070ee <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007030:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007034:	2b08      	cmp	r3, #8
 8007036:	d828      	bhi.n	800708a <UART_SetConfig+0x44a>
 8007038:	a201      	add	r2, pc, #4	@ (adr r2, 8007040 <UART_SetConfig+0x400>)
 800703a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800703e:	bf00      	nop
 8007040:	08007065 	.word	0x08007065
 8007044:	0800706d 	.word	0x0800706d
 8007048:	08007075 	.word	0x08007075
 800704c:	0800708b 	.word	0x0800708b
 8007050:	0800707b 	.word	0x0800707b
 8007054:	0800708b 	.word	0x0800708b
 8007058:	0800708b 	.word	0x0800708b
 800705c:	0800708b 	.word	0x0800708b
 8007060:	08007083 	.word	0x08007083
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007064:	f7fd ffc0 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007068:	61f8      	str	r0, [r7, #28]
        break;
 800706a:	e014      	b.n	8007096 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800706c:	f7fd ffd2 	bl	8005014 <HAL_RCC_GetPCLK2Freq>
 8007070:	61f8      	str	r0, [r7, #28]
        break;
 8007072:	e010      	b.n	8007096 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007074:	4b4d      	ldr	r3, [pc, #308]	@ (80071ac <UART_SetConfig+0x56c>)
 8007076:	61fb      	str	r3, [r7, #28]
        break;
 8007078:	e00d      	b.n	8007096 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800707a:	f7fd ff1d 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 800707e:	61f8      	str	r0, [r7, #28]
        break;
 8007080:	e009      	b.n	8007096 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007086:	61fb      	str	r3, [r7, #28]
        break;
 8007088:	e005      	b.n	8007096 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007094:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d077      	beq.n	800718c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	005a      	lsls	r2, r3, #1
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	085b      	lsrs	r3, r3, #1
 80070a6:	441a      	add	r2, r3
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	2b0f      	cmp	r3, #15
 80070b6:	d916      	bls.n	80070e6 <UART_SetConfig+0x4a6>
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070be:	d212      	bcs.n	80070e6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	f023 030f 	bic.w	r3, r3, #15
 80070c8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	085b      	lsrs	r3, r3, #1
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	f003 0307 	and.w	r3, r3, #7
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	8afb      	ldrh	r3, [r7, #22]
 80070d8:	4313      	orrs	r3, r2
 80070da:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	8afa      	ldrh	r2, [r7, #22]
 80070e2:	60da      	str	r2, [r3, #12]
 80070e4:	e052      	b.n	800718c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80070ec:	e04e      	b.n	800718c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070ee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80070f2:	2b08      	cmp	r3, #8
 80070f4:	d827      	bhi.n	8007146 <UART_SetConfig+0x506>
 80070f6:	a201      	add	r2, pc, #4	@ (adr r2, 80070fc <UART_SetConfig+0x4bc>)
 80070f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fc:	08007121 	.word	0x08007121
 8007100:	08007129 	.word	0x08007129
 8007104:	08007131 	.word	0x08007131
 8007108:	08007147 	.word	0x08007147
 800710c:	08007137 	.word	0x08007137
 8007110:	08007147 	.word	0x08007147
 8007114:	08007147 	.word	0x08007147
 8007118:	08007147 	.word	0x08007147
 800711c:	0800713f 	.word	0x0800713f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007120:	f7fd ff62 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007124:	61f8      	str	r0, [r7, #28]
        break;
 8007126:	e014      	b.n	8007152 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007128:	f7fd ff74 	bl	8005014 <HAL_RCC_GetPCLK2Freq>
 800712c:	61f8      	str	r0, [r7, #28]
        break;
 800712e:	e010      	b.n	8007152 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007130:	4b1e      	ldr	r3, [pc, #120]	@ (80071ac <UART_SetConfig+0x56c>)
 8007132:	61fb      	str	r3, [r7, #28]
        break;
 8007134:	e00d      	b.n	8007152 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007136:	f7fd febf 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 800713a:	61f8      	str	r0, [r7, #28]
        break;
 800713c:	e009      	b.n	8007152 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800713e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007142:	61fb      	str	r3, [r7, #28]
        break;
 8007144:	e005      	b.n	8007152 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007146:	2300      	movs	r3, #0
 8007148:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007150:	bf00      	nop
    }

    if (pclk != 0U)
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d019      	beq.n	800718c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	085a      	lsrs	r2, r3, #1
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	441a      	add	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	fbb2 f3f3 	udiv	r3, r2, r3
 800716a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	2b0f      	cmp	r3, #15
 8007170:	d909      	bls.n	8007186 <UART_SetConfig+0x546>
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007178:	d205      	bcs.n	8007186 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	b29a      	uxth	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	60da      	str	r2, [r3, #12]
 8007184:	e002      	b.n	800718c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007198:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800719c:	4618      	mov	r0, r3
 800719e:	3728      	adds	r7, #40	@ 0x28
 80071a0:	46bd      	mov	sp, r7
 80071a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071a6:	bf00      	nop
 80071a8:	40008000 	.word	0x40008000
 80071ac:	00f42400 	.word	0x00f42400

080071b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071bc:	f003 0308 	and.w	r3, r3, #8
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d00a      	beq.n	80071da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071de:	f003 0301 	and.w	r3, r3, #1
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00a      	beq.n	80071fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	430a      	orrs	r2, r1
 80071fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007200:	f003 0302 	and.w	r3, r3, #2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00a      	beq.n	800721e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	430a      	orrs	r2, r1
 800721c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007222:	f003 0304 	and.w	r3, r3, #4
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00a      	beq.n	8007240 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	430a      	orrs	r2, r1
 800723e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007244:	f003 0310 	and.w	r3, r3, #16
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00a      	beq.n	8007262 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	430a      	orrs	r2, r1
 8007260:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007266:	f003 0320 	and.w	r3, r3, #32
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00a      	beq.n	8007284 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	430a      	orrs	r2, r1
 8007282:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800728c:	2b00      	cmp	r3, #0
 800728e:	d01a      	beq.n	80072c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072ae:	d10a      	bne.n	80072c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	430a      	orrs	r2, r1
 80072c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00a      	beq.n	80072e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	430a      	orrs	r2, r1
 80072e6:	605a      	str	r2, [r3, #4]
  }
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b098      	sub	sp, #96	@ 0x60
 80072f8:	af02      	add	r7, sp, #8
 80072fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007304:	f7fa fcfc 	bl	8001d00 <HAL_GetTick>
 8007308:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f003 0308 	and.w	r3, r3, #8
 8007314:	2b08      	cmp	r3, #8
 8007316:	d12e      	bne.n	8007376 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007318:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800731c:	9300      	str	r3, [sp, #0]
 800731e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007320:	2200      	movs	r2, #0
 8007322:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f88c 	bl	8007444 <UART_WaitOnFlagUntilTimeout>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d021      	beq.n	8007376 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007342:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007346:	653b      	str	r3, [r7, #80]	@ 0x50
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	461a      	mov	r2, r3
 800734e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007350:	647b      	str	r3, [r7, #68]	@ 0x44
 8007352:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007356:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007358:	e841 2300 	strex	r3, r2, [r1]
 800735c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800735e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e6      	bne.n	8007332 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2220      	movs	r2, #32
 8007368:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e062      	b.n	800743c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 0304 	and.w	r3, r3, #4
 8007380:	2b04      	cmp	r3, #4
 8007382:	d149      	bne.n	8007418 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007384:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800738c:	2200      	movs	r2, #0
 800738e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f856 	bl	8007444 <UART_WaitOnFlagUntilTimeout>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d03c      	beq.n	8007418 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a6:	e853 3f00 	ldrex	r3, [r3]
 80073aa:	623b      	str	r3, [r7, #32]
   return(result);
 80073ac:	6a3b      	ldr	r3, [r7, #32]
 80073ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	461a      	mov	r2, r3
 80073ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80073be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073c4:	e841 2300 	strex	r3, r2, [r1]
 80073c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d1e6      	bne.n	800739e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	3308      	adds	r3, #8
 80073d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	e853 3f00 	ldrex	r3, [r3]
 80073de:	60fb      	str	r3, [r7, #12]
   return(result);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f023 0301 	bic.w	r3, r3, #1
 80073e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	3308      	adds	r3, #8
 80073ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073f0:	61fa      	str	r2, [r7, #28]
 80073f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f4:	69b9      	ldr	r1, [r7, #24]
 80073f6:	69fa      	ldr	r2, [r7, #28]
 80073f8:	e841 2300 	strex	r3, r2, [r1]
 80073fc:	617b      	str	r3, [r7, #20]
   return(result);
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1e5      	bne.n	80073d0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2220      	movs	r2, #32
 8007408:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e011      	b.n	800743c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2220      	movs	r2, #32
 800741c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2220      	movs	r2, #32
 8007422:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3758      	adds	r7, #88	@ 0x58
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	603b      	str	r3, [r7, #0]
 8007450:	4613      	mov	r3, r2
 8007452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007454:	e04f      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745c:	d04b      	beq.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800745e:	f7fa fc4f 	bl	8001d00 <HAL_GetTick>
 8007462:	4602      	mov	r2, r0
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	1ad3      	subs	r3, r2, r3
 8007468:	69ba      	ldr	r2, [r7, #24]
 800746a:	429a      	cmp	r2, r3
 800746c:	d302      	bcc.n	8007474 <UART_WaitOnFlagUntilTimeout+0x30>
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d101      	bne.n	8007478 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007474:	2303      	movs	r3, #3
 8007476:	e04e      	b.n	8007516 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 0304 	and.w	r3, r3, #4
 8007482:	2b00      	cmp	r3, #0
 8007484:	d037      	beq.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	2b80      	cmp	r3, #128	@ 0x80
 800748a:	d034      	beq.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	2b40      	cmp	r3, #64	@ 0x40
 8007490:	d031      	beq.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	69db      	ldr	r3, [r3, #28]
 8007498:	f003 0308 	and.w	r3, r3, #8
 800749c:	2b08      	cmp	r3, #8
 800749e:	d110      	bne.n	80074c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2208      	movs	r2, #8
 80074a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074a8:	68f8      	ldr	r0, [r7, #12]
 80074aa:	f000 f838 	bl	800751e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2208      	movs	r2, #8
 80074b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e029      	b.n	8007516 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	69db      	ldr	r3, [r3, #28]
 80074c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074d0:	d111      	bne.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f000 f81e 	bl	800751e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2220      	movs	r2, #32
 80074e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e00f      	b.n	8007516 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69da      	ldr	r2, [r3, #28]
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	4013      	ands	r3, r2
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	429a      	cmp	r2, r3
 8007504:	bf0c      	ite	eq
 8007506:	2301      	moveq	r3, #1
 8007508:	2300      	movne	r3, #0
 800750a:	b2db      	uxtb	r3, r3
 800750c:	461a      	mov	r2, r3
 800750e:	79fb      	ldrb	r3, [r7, #7]
 8007510:	429a      	cmp	r2, r3
 8007512:	d0a0      	beq.n	8007456 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3710      	adds	r7, #16
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800751e:	b480      	push	{r7}
 8007520:	b095      	sub	sp, #84	@ 0x54
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800752e:	e853 3f00 	ldrex	r3, [r3]
 8007532:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007536:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800753a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	461a      	mov	r2, r3
 8007542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007544:	643b      	str	r3, [r7, #64]	@ 0x40
 8007546:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007548:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800754a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800754c:	e841 2300 	strex	r3, r2, [r1]
 8007550:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1e6      	bne.n	8007526 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3308      	adds	r3, #8
 800755e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007560:	6a3b      	ldr	r3, [r7, #32]
 8007562:	e853 3f00 	ldrex	r3, [r3]
 8007566:	61fb      	str	r3, [r7, #28]
   return(result);
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	f023 0301 	bic.w	r3, r3, #1
 800756e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3308      	adds	r3, #8
 8007576:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007578:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800757a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800757e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007580:	e841 2300 	strex	r3, r2, [r1]
 8007584:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1e5      	bne.n	8007558 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007590:	2b01      	cmp	r3, #1
 8007592:	d118      	bne.n	80075c6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	e853 3f00 	ldrex	r3, [r3]
 80075a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	f023 0310 	bic.w	r3, r3, #16
 80075a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075b2:	61bb      	str	r3, [r7, #24]
 80075b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b6:	6979      	ldr	r1, [r7, #20]
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	e841 2300 	strex	r3, r2, [r1]
 80075be:	613b      	str	r3, [r7, #16]
   return(result);
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1e6      	bne.n	8007594 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80075da:	bf00      	nop
 80075dc:	3754      	adds	r7, #84	@ 0x54
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
	...

080075e8 <sniprintf>:
 80075e8:	b40c      	push	{r2, r3}
 80075ea:	b530      	push	{r4, r5, lr}
 80075ec:	4b18      	ldr	r3, [pc, #96]	@ (8007650 <sniprintf+0x68>)
 80075ee:	1e0c      	subs	r4, r1, #0
 80075f0:	681d      	ldr	r5, [r3, #0]
 80075f2:	b09d      	sub	sp, #116	@ 0x74
 80075f4:	da08      	bge.n	8007608 <sniprintf+0x20>
 80075f6:	238b      	movs	r3, #139	@ 0x8b
 80075f8:	602b      	str	r3, [r5, #0]
 80075fa:	f04f 30ff 	mov.w	r0, #4294967295
 80075fe:	b01d      	add	sp, #116	@ 0x74
 8007600:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007604:	b002      	add	sp, #8
 8007606:	4770      	bx	lr
 8007608:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800760c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007610:	f04f 0300 	mov.w	r3, #0
 8007614:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007616:	bf14      	ite	ne
 8007618:	f104 33ff 	addne.w	r3, r4, #4294967295
 800761c:	4623      	moveq	r3, r4
 800761e:	9304      	str	r3, [sp, #16]
 8007620:	9307      	str	r3, [sp, #28]
 8007622:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007626:	9002      	str	r0, [sp, #8]
 8007628:	9006      	str	r0, [sp, #24]
 800762a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800762e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007630:	ab21      	add	r3, sp, #132	@ 0x84
 8007632:	a902      	add	r1, sp, #8
 8007634:	4628      	mov	r0, r5
 8007636:	9301      	str	r3, [sp, #4]
 8007638:	f000 f9a2 	bl	8007980 <_svfiprintf_r>
 800763c:	1c43      	adds	r3, r0, #1
 800763e:	bfbc      	itt	lt
 8007640:	238b      	movlt	r3, #139	@ 0x8b
 8007642:	602b      	strlt	r3, [r5, #0]
 8007644:	2c00      	cmp	r4, #0
 8007646:	d0da      	beq.n	80075fe <sniprintf+0x16>
 8007648:	9b02      	ldr	r3, [sp, #8]
 800764a:	2200      	movs	r2, #0
 800764c:	701a      	strb	r2, [r3, #0]
 800764e:	e7d6      	b.n	80075fe <sniprintf+0x16>
 8007650:	20000010 	.word	0x20000010

08007654 <memset>:
 8007654:	4402      	add	r2, r0
 8007656:	4603      	mov	r3, r0
 8007658:	4293      	cmp	r3, r2
 800765a:	d100      	bne.n	800765e <memset+0xa>
 800765c:	4770      	bx	lr
 800765e:	f803 1b01 	strb.w	r1, [r3], #1
 8007662:	e7f9      	b.n	8007658 <memset+0x4>

08007664 <__errno>:
 8007664:	4b01      	ldr	r3, [pc, #4]	@ (800766c <__errno+0x8>)
 8007666:	6818      	ldr	r0, [r3, #0]
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	20000010 	.word	0x20000010

08007670 <__libc_init_array>:
 8007670:	b570      	push	{r4, r5, r6, lr}
 8007672:	4d0d      	ldr	r5, [pc, #52]	@ (80076a8 <__libc_init_array+0x38>)
 8007674:	4c0d      	ldr	r4, [pc, #52]	@ (80076ac <__libc_init_array+0x3c>)
 8007676:	1b64      	subs	r4, r4, r5
 8007678:	10a4      	asrs	r4, r4, #2
 800767a:	2600      	movs	r6, #0
 800767c:	42a6      	cmp	r6, r4
 800767e:	d109      	bne.n	8007694 <__libc_init_array+0x24>
 8007680:	4d0b      	ldr	r5, [pc, #44]	@ (80076b0 <__libc_init_array+0x40>)
 8007682:	4c0c      	ldr	r4, [pc, #48]	@ (80076b4 <__libc_init_array+0x44>)
 8007684:	f000 fc64 	bl	8007f50 <_init>
 8007688:	1b64      	subs	r4, r4, r5
 800768a:	10a4      	asrs	r4, r4, #2
 800768c:	2600      	movs	r6, #0
 800768e:	42a6      	cmp	r6, r4
 8007690:	d105      	bne.n	800769e <__libc_init_array+0x2e>
 8007692:	bd70      	pop	{r4, r5, r6, pc}
 8007694:	f855 3b04 	ldr.w	r3, [r5], #4
 8007698:	4798      	blx	r3
 800769a:	3601      	adds	r6, #1
 800769c:	e7ee      	b.n	800767c <__libc_init_array+0xc>
 800769e:	f855 3b04 	ldr.w	r3, [r5], #4
 80076a2:	4798      	blx	r3
 80076a4:	3601      	adds	r6, #1
 80076a6:	e7f2      	b.n	800768e <__libc_init_array+0x1e>
 80076a8:	08008660 	.word	0x08008660
 80076ac:	08008660 	.word	0x08008660
 80076b0:	08008660 	.word	0x08008660
 80076b4:	08008664 	.word	0x08008664

080076b8 <__retarget_lock_acquire_recursive>:
 80076b8:	4770      	bx	lr

080076ba <__retarget_lock_release_recursive>:
 80076ba:	4770      	bx	lr

080076bc <memcpy>:
 80076bc:	440a      	add	r2, r1
 80076be:	4291      	cmp	r1, r2
 80076c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80076c4:	d100      	bne.n	80076c8 <memcpy+0xc>
 80076c6:	4770      	bx	lr
 80076c8:	b510      	push	{r4, lr}
 80076ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076d2:	4291      	cmp	r1, r2
 80076d4:	d1f9      	bne.n	80076ca <memcpy+0xe>
 80076d6:	bd10      	pop	{r4, pc}

080076d8 <_free_r>:
 80076d8:	b538      	push	{r3, r4, r5, lr}
 80076da:	4605      	mov	r5, r0
 80076dc:	2900      	cmp	r1, #0
 80076de:	d041      	beq.n	8007764 <_free_r+0x8c>
 80076e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076e4:	1f0c      	subs	r4, r1, #4
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	bfb8      	it	lt
 80076ea:	18e4      	addlt	r4, r4, r3
 80076ec:	f000 f8e0 	bl	80078b0 <__malloc_lock>
 80076f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007768 <_free_r+0x90>)
 80076f2:	6813      	ldr	r3, [r2, #0]
 80076f4:	b933      	cbnz	r3, 8007704 <_free_r+0x2c>
 80076f6:	6063      	str	r3, [r4, #4]
 80076f8:	6014      	str	r4, [r2, #0]
 80076fa:	4628      	mov	r0, r5
 80076fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007700:	f000 b8dc 	b.w	80078bc <__malloc_unlock>
 8007704:	42a3      	cmp	r3, r4
 8007706:	d908      	bls.n	800771a <_free_r+0x42>
 8007708:	6820      	ldr	r0, [r4, #0]
 800770a:	1821      	adds	r1, r4, r0
 800770c:	428b      	cmp	r3, r1
 800770e:	bf01      	itttt	eq
 8007710:	6819      	ldreq	r1, [r3, #0]
 8007712:	685b      	ldreq	r3, [r3, #4]
 8007714:	1809      	addeq	r1, r1, r0
 8007716:	6021      	streq	r1, [r4, #0]
 8007718:	e7ed      	b.n	80076f6 <_free_r+0x1e>
 800771a:	461a      	mov	r2, r3
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	b10b      	cbz	r3, 8007724 <_free_r+0x4c>
 8007720:	42a3      	cmp	r3, r4
 8007722:	d9fa      	bls.n	800771a <_free_r+0x42>
 8007724:	6811      	ldr	r1, [r2, #0]
 8007726:	1850      	adds	r0, r2, r1
 8007728:	42a0      	cmp	r0, r4
 800772a:	d10b      	bne.n	8007744 <_free_r+0x6c>
 800772c:	6820      	ldr	r0, [r4, #0]
 800772e:	4401      	add	r1, r0
 8007730:	1850      	adds	r0, r2, r1
 8007732:	4283      	cmp	r3, r0
 8007734:	6011      	str	r1, [r2, #0]
 8007736:	d1e0      	bne.n	80076fa <_free_r+0x22>
 8007738:	6818      	ldr	r0, [r3, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	6053      	str	r3, [r2, #4]
 800773e:	4408      	add	r0, r1
 8007740:	6010      	str	r0, [r2, #0]
 8007742:	e7da      	b.n	80076fa <_free_r+0x22>
 8007744:	d902      	bls.n	800774c <_free_r+0x74>
 8007746:	230c      	movs	r3, #12
 8007748:	602b      	str	r3, [r5, #0]
 800774a:	e7d6      	b.n	80076fa <_free_r+0x22>
 800774c:	6820      	ldr	r0, [r4, #0]
 800774e:	1821      	adds	r1, r4, r0
 8007750:	428b      	cmp	r3, r1
 8007752:	bf04      	itt	eq
 8007754:	6819      	ldreq	r1, [r3, #0]
 8007756:	685b      	ldreq	r3, [r3, #4]
 8007758:	6063      	str	r3, [r4, #4]
 800775a:	bf04      	itt	eq
 800775c:	1809      	addeq	r1, r1, r0
 800775e:	6021      	streq	r1, [r4, #0]
 8007760:	6054      	str	r4, [r2, #4]
 8007762:	e7ca      	b.n	80076fa <_free_r+0x22>
 8007764:	bd38      	pop	{r3, r4, r5, pc}
 8007766:	bf00      	nop
 8007768:	200007d0 	.word	0x200007d0

0800776c <sbrk_aligned>:
 800776c:	b570      	push	{r4, r5, r6, lr}
 800776e:	4e0f      	ldr	r6, [pc, #60]	@ (80077ac <sbrk_aligned+0x40>)
 8007770:	460c      	mov	r4, r1
 8007772:	6831      	ldr	r1, [r6, #0]
 8007774:	4605      	mov	r5, r0
 8007776:	b911      	cbnz	r1, 800777e <sbrk_aligned+0x12>
 8007778:	f000 fba4 	bl	8007ec4 <_sbrk_r>
 800777c:	6030      	str	r0, [r6, #0]
 800777e:	4621      	mov	r1, r4
 8007780:	4628      	mov	r0, r5
 8007782:	f000 fb9f 	bl	8007ec4 <_sbrk_r>
 8007786:	1c43      	adds	r3, r0, #1
 8007788:	d103      	bne.n	8007792 <sbrk_aligned+0x26>
 800778a:	f04f 34ff 	mov.w	r4, #4294967295
 800778e:	4620      	mov	r0, r4
 8007790:	bd70      	pop	{r4, r5, r6, pc}
 8007792:	1cc4      	adds	r4, r0, #3
 8007794:	f024 0403 	bic.w	r4, r4, #3
 8007798:	42a0      	cmp	r0, r4
 800779a:	d0f8      	beq.n	800778e <sbrk_aligned+0x22>
 800779c:	1a21      	subs	r1, r4, r0
 800779e:	4628      	mov	r0, r5
 80077a0:	f000 fb90 	bl	8007ec4 <_sbrk_r>
 80077a4:	3001      	adds	r0, #1
 80077a6:	d1f2      	bne.n	800778e <sbrk_aligned+0x22>
 80077a8:	e7ef      	b.n	800778a <sbrk_aligned+0x1e>
 80077aa:	bf00      	nop
 80077ac:	200007cc 	.word	0x200007cc

080077b0 <_malloc_r>:
 80077b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077b4:	1ccd      	adds	r5, r1, #3
 80077b6:	f025 0503 	bic.w	r5, r5, #3
 80077ba:	3508      	adds	r5, #8
 80077bc:	2d0c      	cmp	r5, #12
 80077be:	bf38      	it	cc
 80077c0:	250c      	movcc	r5, #12
 80077c2:	2d00      	cmp	r5, #0
 80077c4:	4606      	mov	r6, r0
 80077c6:	db01      	blt.n	80077cc <_malloc_r+0x1c>
 80077c8:	42a9      	cmp	r1, r5
 80077ca:	d904      	bls.n	80077d6 <_malloc_r+0x26>
 80077cc:	230c      	movs	r3, #12
 80077ce:	6033      	str	r3, [r6, #0]
 80077d0:	2000      	movs	r0, #0
 80077d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078ac <_malloc_r+0xfc>
 80077da:	f000 f869 	bl	80078b0 <__malloc_lock>
 80077de:	f8d8 3000 	ldr.w	r3, [r8]
 80077e2:	461c      	mov	r4, r3
 80077e4:	bb44      	cbnz	r4, 8007838 <_malloc_r+0x88>
 80077e6:	4629      	mov	r1, r5
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7ff ffbf 	bl	800776c <sbrk_aligned>
 80077ee:	1c43      	adds	r3, r0, #1
 80077f0:	4604      	mov	r4, r0
 80077f2:	d158      	bne.n	80078a6 <_malloc_r+0xf6>
 80077f4:	f8d8 4000 	ldr.w	r4, [r8]
 80077f8:	4627      	mov	r7, r4
 80077fa:	2f00      	cmp	r7, #0
 80077fc:	d143      	bne.n	8007886 <_malloc_r+0xd6>
 80077fe:	2c00      	cmp	r4, #0
 8007800:	d04b      	beq.n	800789a <_malloc_r+0xea>
 8007802:	6823      	ldr	r3, [r4, #0]
 8007804:	4639      	mov	r1, r7
 8007806:	4630      	mov	r0, r6
 8007808:	eb04 0903 	add.w	r9, r4, r3
 800780c:	f000 fb5a 	bl	8007ec4 <_sbrk_r>
 8007810:	4581      	cmp	r9, r0
 8007812:	d142      	bne.n	800789a <_malloc_r+0xea>
 8007814:	6821      	ldr	r1, [r4, #0]
 8007816:	1a6d      	subs	r5, r5, r1
 8007818:	4629      	mov	r1, r5
 800781a:	4630      	mov	r0, r6
 800781c:	f7ff ffa6 	bl	800776c <sbrk_aligned>
 8007820:	3001      	adds	r0, #1
 8007822:	d03a      	beq.n	800789a <_malloc_r+0xea>
 8007824:	6823      	ldr	r3, [r4, #0]
 8007826:	442b      	add	r3, r5
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	f8d8 3000 	ldr.w	r3, [r8]
 800782e:	685a      	ldr	r2, [r3, #4]
 8007830:	bb62      	cbnz	r2, 800788c <_malloc_r+0xdc>
 8007832:	f8c8 7000 	str.w	r7, [r8]
 8007836:	e00f      	b.n	8007858 <_malloc_r+0xa8>
 8007838:	6822      	ldr	r2, [r4, #0]
 800783a:	1b52      	subs	r2, r2, r5
 800783c:	d420      	bmi.n	8007880 <_malloc_r+0xd0>
 800783e:	2a0b      	cmp	r2, #11
 8007840:	d917      	bls.n	8007872 <_malloc_r+0xc2>
 8007842:	1961      	adds	r1, r4, r5
 8007844:	42a3      	cmp	r3, r4
 8007846:	6025      	str	r5, [r4, #0]
 8007848:	bf18      	it	ne
 800784a:	6059      	strne	r1, [r3, #4]
 800784c:	6863      	ldr	r3, [r4, #4]
 800784e:	bf08      	it	eq
 8007850:	f8c8 1000 	streq.w	r1, [r8]
 8007854:	5162      	str	r2, [r4, r5]
 8007856:	604b      	str	r3, [r1, #4]
 8007858:	4630      	mov	r0, r6
 800785a:	f000 f82f 	bl	80078bc <__malloc_unlock>
 800785e:	f104 000b 	add.w	r0, r4, #11
 8007862:	1d23      	adds	r3, r4, #4
 8007864:	f020 0007 	bic.w	r0, r0, #7
 8007868:	1ac2      	subs	r2, r0, r3
 800786a:	bf1c      	itt	ne
 800786c:	1a1b      	subne	r3, r3, r0
 800786e:	50a3      	strne	r3, [r4, r2]
 8007870:	e7af      	b.n	80077d2 <_malloc_r+0x22>
 8007872:	6862      	ldr	r2, [r4, #4]
 8007874:	42a3      	cmp	r3, r4
 8007876:	bf0c      	ite	eq
 8007878:	f8c8 2000 	streq.w	r2, [r8]
 800787c:	605a      	strne	r2, [r3, #4]
 800787e:	e7eb      	b.n	8007858 <_malloc_r+0xa8>
 8007880:	4623      	mov	r3, r4
 8007882:	6864      	ldr	r4, [r4, #4]
 8007884:	e7ae      	b.n	80077e4 <_malloc_r+0x34>
 8007886:	463c      	mov	r4, r7
 8007888:	687f      	ldr	r7, [r7, #4]
 800788a:	e7b6      	b.n	80077fa <_malloc_r+0x4a>
 800788c:	461a      	mov	r2, r3
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	42a3      	cmp	r3, r4
 8007892:	d1fb      	bne.n	800788c <_malloc_r+0xdc>
 8007894:	2300      	movs	r3, #0
 8007896:	6053      	str	r3, [r2, #4]
 8007898:	e7de      	b.n	8007858 <_malloc_r+0xa8>
 800789a:	230c      	movs	r3, #12
 800789c:	6033      	str	r3, [r6, #0]
 800789e:	4630      	mov	r0, r6
 80078a0:	f000 f80c 	bl	80078bc <__malloc_unlock>
 80078a4:	e794      	b.n	80077d0 <_malloc_r+0x20>
 80078a6:	6005      	str	r5, [r0, #0]
 80078a8:	e7d6      	b.n	8007858 <_malloc_r+0xa8>
 80078aa:	bf00      	nop
 80078ac:	200007d0 	.word	0x200007d0

080078b0 <__malloc_lock>:
 80078b0:	4801      	ldr	r0, [pc, #4]	@ (80078b8 <__malloc_lock+0x8>)
 80078b2:	f7ff bf01 	b.w	80076b8 <__retarget_lock_acquire_recursive>
 80078b6:	bf00      	nop
 80078b8:	200007c8 	.word	0x200007c8

080078bc <__malloc_unlock>:
 80078bc:	4801      	ldr	r0, [pc, #4]	@ (80078c4 <__malloc_unlock+0x8>)
 80078be:	f7ff befc 	b.w	80076ba <__retarget_lock_release_recursive>
 80078c2:	bf00      	nop
 80078c4:	200007c8 	.word	0x200007c8

080078c8 <__ssputs_r>:
 80078c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078cc:	688e      	ldr	r6, [r1, #8]
 80078ce:	461f      	mov	r7, r3
 80078d0:	42be      	cmp	r6, r7
 80078d2:	680b      	ldr	r3, [r1, #0]
 80078d4:	4682      	mov	sl, r0
 80078d6:	460c      	mov	r4, r1
 80078d8:	4690      	mov	r8, r2
 80078da:	d82d      	bhi.n	8007938 <__ssputs_r+0x70>
 80078dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80078e4:	d026      	beq.n	8007934 <__ssputs_r+0x6c>
 80078e6:	6965      	ldr	r5, [r4, #20]
 80078e8:	6909      	ldr	r1, [r1, #16]
 80078ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078ee:	eba3 0901 	sub.w	r9, r3, r1
 80078f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078f6:	1c7b      	adds	r3, r7, #1
 80078f8:	444b      	add	r3, r9
 80078fa:	106d      	asrs	r5, r5, #1
 80078fc:	429d      	cmp	r5, r3
 80078fe:	bf38      	it	cc
 8007900:	461d      	movcc	r5, r3
 8007902:	0553      	lsls	r3, r2, #21
 8007904:	d527      	bpl.n	8007956 <__ssputs_r+0x8e>
 8007906:	4629      	mov	r1, r5
 8007908:	f7ff ff52 	bl	80077b0 <_malloc_r>
 800790c:	4606      	mov	r6, r0
 800790e:	b360      	cbz	r0, 800796a <__ssputs_r+0xa2>
 8007910:	6921      	ldr	r1, [r4, #16]
 8007912:	464a      	mov	r2, r9
 8007914:	f7ff fed2 	bl	80076bc <memcpy>
 8007918:	89a3      	ldrh	r3, [r4, #12]
 800791a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800791e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007922:	81a3      	strh	r3, [r4, #12]
 8007924:	6126      	str	r6, [r4, #16]
 8007926:	6165      	str	r5, [r4, #20]
 8007928:	444e      	add	r6, r9
 800792a:	eba5 0509 	sub.w	r5, r5, r9
 800792e:	6026      	str	r6, [r4, #0]
 8007930:	60a5      	str	r5, [r4, #8]
 8007932:	463e      	mov	r6, r7
 8007934:	42be      	cmp	r6, r7
 8007936:	d900      	bls.n	800793a <__ssputs_r+0x72>
 8007938:	463e      	mov	r6, r7
 800793a:	6820      	ldr	r0, [r4, #0]
 800793c:	4632      	mov	r2, r6
 800793e:	4641      	mov	r1, r8
 8007940:	f000 faa6 	bl	8007e90 <memmove>
 8007944:	68a3      	ldr	r3, [r4, #8]
 8007946:	1b9b      	subs	r3, r3, r6
 8007948:	60a3      	str	r3, [r4, #8]
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	4433      	add	r3, r6
 800794e:	6023      	str	r3, [r4, #0]
 8007950:	2000      	movs	r0, #0
 8007952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007956:	462a      	mov	r2, r5
 8007958:	f000 fac4 	bl	8007ee4 <_realloc_r>
 800795c:	4606      	mov	r6, r0
 800795e:	2800      	cmp	r0, #0
 8007960:	d1e0      	bne.n	8007924 <__ssputs_r+0x5c>
 8007962:	6921      	ldr	r1, [r4, #16]
 8007964:	4650      	mov	r0, sl
 8007966:	f7ff feb7 	bl	80076d8 <_free_r>
 800796a:	230c      	movs	r3, #12
 800796c:	f8ca 3000 	str.w	r3, [sl]
 8007970:	89a3      	ldrh	r3, [r4, #12]
 8007972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007976:	81a3      	strh	r3, [r4, #12]
 8007978:	f04f 30ff 	mov.w	r0, #4294967295
 800797c:	e7e9      	b.n	8007952 <__ssputs_r+0x8a>
	...

08007980 <_svfiprintf_r>:
 8007980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007984:	4698      	mov	r8, r3
 8007986:	898b      	ldrh	r3, [r1, #12]
 8007988:	061b      	lsls	r3, r3, #24
 800798a:	b09d      	sub	sp, #116	@ 0x74
 800798c:	4607      	mov	r7, r0
 800798e:	460d      	mov	r5, r1
 8007990:	4614      	mov	r4, r2
 8007992:	d510      	bpl.n	80079b6 <_svfiprintf_r+0x36>
 8007994:	690b      	ldr	r3, [r1, #16]
 8007996:	b973      	cbnz	r3, 80079b6 <_svfiprintf_r+0x36>
 8007998:	2140      	movs	r1, #64	@ 0x40
 800799a:	f7ff ff09 	bl	80077b0 <_malloc_r>
 800799e:	6028      	str	r0, [r5, #0]
 80079a0:	6128      	str	r0, [r5, #16]
 80079a2:	b930      	cbnz	r0, 80079b2 <_svfiprintf_r+0x32>
 80079a4:	230c      	movs	r3, #12
 80079a6:	603b      	str	r3, [r7, #0]
 80079a8:	f04f 30ff 	mov.w	r0, #4294967295
 80079ac:	b01d      	add	sp, #116	@ 0x74
 80079ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079b2:	2340      	movs	r3, #64	@ 0x40
 80079b4:	616b      	str	r3, [r5, #20]
 80079b6:	2300      	movs	r3, #0
 80079b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ba:	2320      	movs	r3, #32
 80079bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80079c4:	2330      	movs	r3, #48	@ 0x30
 80079c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007b64 <_svfiprintf_r+0x1e4>
 80079ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079ce:	f04f 0901 	mov.w	r9, #1
 80079d2:	4623      	mov	r3, r4
 80079d4:	469a      	mov	sl, r3
 80079d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079da:	b10a      	cbz	r2, 80079e0 <_svfiprintf_r+0x60>
 80079dc:	2a25      	cmp	r2, #37	@ 0x25
 80079de:	d1f9      	bne.n	80079d4 <_svfiprintf_r+0x54>
 80079e0:	ebba 0b04 	subs.w	fp, sl, r4
 80079e4:	d00b      	beq.n	80079fe <_svfiprintf_r+0x7e>
 80079e6:	465b      	mov	r3, fp
 80079e8:	4622      	mov	r2, r4
 80079ea:	4629      	mov	r1, r5
 80079ec:	4638      	mov	r0, r7
 80079ee:	f7ff ff6b 	bl	80078c8 <__ssputs_r>
 80079f2:	3001      	adds	r0, #1
 80079f4:	f000 80a7 	beq.w	8007b46 <_svfiprintf_r+0x1c6>
 80079f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079fa:	445a      	add	r2, fp
 80079fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80079fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 809f 	beq.w	8007b46 <_svfiprintf_r+0x1c6>
 8007a08:	2300      	movs	r3, #0
 8007a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a12:	f10a 0a01 	add.w	sl, sl, #1
 8007a16:	9304      	str	r3, [sp, #16]
 8007a18:	9307      	str	r3, [sp, #28]
 8007a1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a20:	4654      	mov	r4, sl
 8007a22:	2205      	movs	r2, #5
 8007a24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a28:	484e      	ldr	r0, [pc, #312]	@ (8007b64 <_svfiprintf_r+0x1e4>)
 8007a2a:	f7f8 fbd1 	bl	80001d0 <memchr>
 8007a2e:	9a04      	ldr	r2, [sp, #16]
 8007a30:	b9d8      	cbnz	r0, 8007a6a <_svfiprintf_r+0xea>
 8007a32:	06d0      	lsls	r0, r2, #27
 8007a34:	bf44      	itt	mi
 8007a36:	2320      	movmi	r3, #32
 8007a38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a3c:	0711      	lsls	r1, r2, #28
 8007a3e:	bf44      	itt	mi
 8007a40:	232b      	movmi	r3, #43	@ 0x2b
 8007a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a46:	f89a 3000 	ldrb.w	r3, [sl]
 8007a4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a4c:	d015      	beq.n	8007a7a <_svfiprintf_r+0xfa>
 8007a4e:	9a07      	ldr	r2, [sp, #28]
 8007a50:	4654      	mov	r4, sl
 8007a52:	2000      	movs	r0, #0
 8007a54:	f04f 0c0a 	mov.w	ip, #10
 8007a58:	4621      	mov	r1, r4
 8007a5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a5e:	3b30      	subs	r3, #48	@ 0x30
 8007a60:	2b09      	cmp	r3, #9
 8007a62:	d94b      	bls.n	8007afc <_svfiprintf_r+0x17c>
 8007a64:	b1b0      	cbz	r0, 8007a94 <_svfiprintf_r+0x114>
 8007a66:	9207      	str	r2, [sp, #28]
 8007a68:	e014      	b.n	8007a94 <_svfiprintf_r+0x114>
 8007a6a:	eba0 0308 	sub.w	r3, r0, r8
 8007a6e:	fa09 f303 	lsl.w	r3, r9, r3
 8007a72:	4313      	orrs	r3, r2
 8007a74:	9304      	str	r3, [sp, #16]
 8007a76:	46a2      	mov	sl, r4
 8007a78:	e7d2      	b.n	8007a20 <_svfiprintf_r+0xa0>
 8007a7a:	9b03      	ldr	r3, [sp, #12]
 8007a7c:	1d19      	adds	r1, r3, #4
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	9103      	str	r1, [sp, #12]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	bfbb      	ittet	lt
 8007a86:	425b      	neglt	r3, r3
 8007a88:	f042 0202 	orrlt.w	r2, r2, #2
 8007a8c:	9307      	strge	r3, [sp, #28]
 8007a8e:	9307      	strlt	r3, [sp, #28]
 8007a90:	bfb8      	it	lt
 8007a92:	9204      	strlt	r2, [sp, #16]
 8007a94:	7823      	ldrb	r3, [r4, #0]
 8007a96:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a98:	d10a      	bne.n	8007ab0 <_svfiprintf_r+0x130>
 8007a9a:	7863      	ldrb	r3, [r4, #1]
 8007a9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a9e:	d132      	bne.n	8007b06 <_svfiprintf_r+0x186>
 8007aa0:	9b03      	ldr	r3, [sp, #12]
 8007aa2:	1d1a      	adds	r2, r3, #4
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	9203      	str	r2, [sp, #12]
 8007aa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007aac:	3402      	adds	r4, #2
 8007aae:	9305      	str	r3, [sp, #20]
 8007ab0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007b74 <_svfiprintf_r+0x1f4>
 8007ab4:	7821      	ldrb	r1, [r4, #0]
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	4650      	mov	r0, sl
 8007aba:	f7f8 fb89 	bl	80001d0 <memchr>
 8007abe:	b138      	cbz	r0, 8007ad0 <_svfiprintf_r+0x150>
 8007ac0:	9b04      	ldr	r3, [sp, #16]
 8007ac2:	eba0 000a 	sub.w	r0, r0, sl
 8007ac6:	2240      	movs	r2, #64	@ 0x40
 8007ac8:	4082      	lsls	r2, r0
 8007aca:	4313      	orrs	r3, r2
 8007acc:	3401      	adds	r4, #1
 8007ace:	9304      	str	r3, [sp, #16]
 8007ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ad4:	4824      	ldr	r0, [pc, #144]	@ (8007b68 <_svfiprintf_r+0x1e8>)
 8007ad6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ada:	2206      	movs	r2, #6
 8007adc:	f7f8 fb78 	bl	80001d0 <memchr>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	d036      	beq.n	8007b52 <_svfiprintf_r+0x1d2>
 8007ae4:	4b21      	ldr	r3, [pc, #132]	@ (8007b6c <_svfiprintf_r+0x1ec>)
 8007ae6:	bb1b      	cbnz	r3, 8007b30 <_svfiprintf_r+0x1b0>
 8007ae8:	9b03      	ldr	r3, [sp, #12]
 8007aea:	3307      	adds	r3, #7
 8007aec:	f023 0307 	bic.w	r3, r3, #7
 8007af0:	3308      	adds	r3, #8
 8007af2:	9303      	str	r3, [sp, #12]
 8007af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007af6:	4433      	add	r3, r6
 8007af8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007afa:	e76a      	b.n	80079d2 <_svfiprintf_r+0x52>
 8007afc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b00:	460c      	mov	r4, r1
 8007b02:	2001      	movs	r0, #1
 8007b04:	e7a8      	b.n	8007a58 <_svfiprintf_r+0xd8>
 8007b06:	2300      	movs	r3, #0
 8007b08:	3401      	adds	r4, #1
 8007b0a:	9305      	str	r3, [sp, #20]
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	f04f 0c0a 	mov.w	ip, #10
 8007b12:	4620      	mov	r0, r4
 8007b14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b18:	3a30      	subs	r2, #48	@ 0x30
 8007b1a:	2a09      	cmp	r2, #9
 8007b1c:	d903      	bls.n	8007b26 <_svfiprintf_r+0x1a6>
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d0c6      	beq.n	8007ab0 <_svfiprintf_r+0x130>
 8007b22:	9105      	str	r1, [sp, #20]
 8007b24:	e7c4      	b.n	8007ab0 <_svfiprintf_r+0x130>
 8007b26:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b2a:	4604      	mov	r4, r0
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e7f0      	b.n	8007b12 <_svfiprintf_r+0x192>
 8007b30:	ab03      	add	r3, sp, #12
 8007b32:	9300      	str	r3, [sp, #0]
 8007b34:	462a      	mov	r2, r5
 8007b36:	4b0e      	ldr	r3, [pc, #56]	@ (8007b70 <_svfiprintf_r+0x1f0>)
 8007b38:	a904      	add	r1, sp, #16
 8007b3a:	4638      	mov	r0, r7
 8007b3c:	f3af 8000 	nop.w
 8007b40:	1c42      	adds	r2, r0, #1
 8007b42:	4606      	mov	r6, r0
 8007b44:	d1d6      	bne.n	8007af4 <_svfiprintf_r+0x174>
 8007b46:	89ab      	ldrh	r3, [r5, #12]
 8007b48:	065b      	lsls	r3, r3, #25
 8007b4a:	f53f af2d 	bmi.w	80079a8 <_svfiprintf_r+0x28>
 8007b4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b50:	e72c      	b.n	80079ac <_svfiprintf_r+0x2c>
 8007b52:	ab03      	add	r3, sp, #12
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	462a      	mov	r2, r5
 8007b58:	4b05      	ldr	r3, [pc, #20]	@ (8007b70 <_svfiprintf_r+0x1f0>)
 8007b5a:	a904      	add	r1, sp, #16
 8007b5c:	4638      	mov	r0, r7
 8007b5e:	f000 f879 	bl	8007c54 <_printf_i>
 8007b62:	e7ed      	b.n	8007b40 <_svfiprintf_r+0x1c0>
 8007b64:	08008624 	.word	0x08008624
 8007b68:	0800862e 	.word	0x0800862e
 8007b6c:	00000000 	.word	0x00000000
 8007b70:	080078c9 	.word	0x080078c9
 8007b74:	0800862a 	.word	0x0800862a

08007b78 <_printf_common>:
 8007b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b7c:	4616      	mov	r6, r2
 8007b7e:	4698      	mov	r8, r3
 8007b80:	688a      	ldr	r2, [r1, #8]
 8007b82:	690b      	ldr	r3, [r1, #16]
 8007b84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	bfb8      	it	lt
 8007b8c:	4613      	movlt	r3, r2
 8007b8e:	6033      	str	r3, [r6, #0]
 8007b90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b94:	4607      	mov	r7, r0
 8007b96:	460c      	mov	r4, r1
 8007b98:	b10a      	cbz	r2, 8007b9e <_printf_common+0x26>
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	6033      	str	r3, [r6, #0]
 8007b9e:	6823      	ldr	r3, [r4, #0]
 8007ba0:	0699      	lsls	r1, r3, #26
 8007ba2:	bf42      	ittt	mi
 8007ba4:	6833      	ldrmi	r3, [r6, #0]
 8007ba6:	3302      	addmi	r3, #2
 8007ba8:	6033      	strmi	r3, [r6, #0]
 8007baa:	6825      	ldr	r5, [r4, #0]
 8007bac:	f015 0506 	ands.w	r5, r5, #6
 8007bb0:	d106      	bne.n	8007bc0 <_printf_common+0x48>
 8007bb2:	f104 0a19 	add.w	sl, r4, #25
 8007bb6:	68e3      	ldr	r3, [r4, #12]
 8007bb8:	6832      	ldr	r2, [r6, #0]
 8007bba:	1a9b      	subs	r3, r3, r2
 8007bbc:	42ab      	cmp	r3, r5
 8007bbe:	dc26      	bgt.n	8007c0e <_printf_common+0x96>
 8007bc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bc4:	6822      	ldr	r2, [r4, #0]
 8007bc6:	3b00      	subs	r3, #0
 8007bc8:	bf18      	it	ne
 8007bca:	2301      	movne	r3, #1
 8007bcc:	0692      	lsls	r2, r2, #26
 8007bce:	d42b      	bmi.n	8007c28 <_printf_common+0xb0>
 8007bd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007bd4:	4641      	mov	r1, r8
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	47c8      	blx	r9
 8007bda:	3001      	adds	r0, #1
 8007bdc:	d01e      	beq.n	8007c1c <_printf_common+0xa4>
 8007bde:	6823      	ldr	r3, [r4, #0]
 8007be0:	6922      	ldr	r2, [r4, #16]
 8007be2:	f003 0306 	and.w	r3, r3, #6
 8007be6:	2b04      	cmp	r3, #4
 8007be8:	bf02      	ittt	eq
 8007bea:	68e5      	ldreq	r5, [r4, #12]
 8007bec:	6833      	ldreq	r3, [r6, #0]
 8007bee:	1aed      	subeq	r5, r5, r3
 8007bf0:	68a3      	ldr	r3, [r4, #8]
 8007bf2:	bf0c      	ite	eq
 8007bf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bf8:	2500      	movne	r5, #0
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	bfc4      	itt	gt
 8007bfe:	1a9b      	subgt	r3, r3, r2
 8007c00:	18ed      	addgt	r5, r5, r3
 8007c02:	2600      	movs	r6, #0
 8007c04:	341a      	adds	r4, #26
 8007c06:	42b5      	cmp	r5, r6
 8007c08:	d11a      	bne.n	8007c40 <_printf_common+0xc8>
 8007c0a:	2000      	movs	r0, #0
 8007c0c:	e008      	b.n	8007c20 <_printf_common+0xa8>
 8007c0e:	2301      	movs	r3, #1
 8007c10:	4652      	mov	r2, sl
 8007c12:	4641      	mov	r1, r8
 8007c14:	4638      	mov	r0, r7
 8007c16:	47c8      	blx	r9
 8007c18:	3001      	adds	r0, #1
 8007c1a:	d103      	bne.n	8007c24 <_printf_common+0xac>
 8007c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c24:	3501      	adds	r5, #1
 8007c26:	e7c6      	b.n	8007bb6 <_printf_common+0x3e>
 8007c28:	18e1      	adds	r1, r4, r3
 8007c2a:	1c5a      	adds	r2, r3, #1
 8007c2c:	2030      	movs	r0, #48	@ 0x30
 8007c2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c32:	4422      	add	r2, r4
 8007c34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c3c:	3302      	adds	r3, #2
 8007c3e:	e7c7      	b.n	8007bd0 <_printf_common+0x58>
 8007c40:	2301      	movs	r3, #1
 8007c42:	4622      	mov	r2, r4
 8007c44:	4641      	mov	r1, r8
 8007c46:	4638      	mov	r0, r7
 8007c48:	47c8      	blx	r9
 8007c4a:	3001      	adds	r0, #1
 8007c4c:	d0e6      	beq.n	8007c1c <_printf_common+0xa4>
 8007c4e:	3601      	adds	r6, #1
 8007c50:	e7d9      	b.n	8007c06 <_printf_common+0x8e>
	...

08007c54 <_printf_i>:
 8007c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c58:	7e0f      	ldrb	r7, [r1, #24]
 8007c5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c5c:	2f78      	cmp	r7, #120	@ 0x78
 8007c5e:	4691      	mov	r9, r2
 8007c60:	4680      	mov	r8, r0
 8007c62:	460c      	mov	r4, r1
 8007c64:	469a      	mov	sl, r3
 8007c66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c6a:	d807      	bhi.n	8007c7c <_printf_i+0x28>
 8007c6c:	2f62      	cmp	r7, #98	@ 0x62
 8007c6e:	d80a      	bhi.n	8007c86 <_printf_i+0x32>
 8007c70:	2f00      	cmp	r7, #0
 8007c72:	f000 80d1 	beq.w	8007e18 <_printf_i+0x1c4>
 8007c76:	2f58      	cmp	r7, #88	@ 0x58
 8007c78:	f000 80b8 	beq.w	8007dec <_printf_i+0x198>
 8007c7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c84:	e03a      	b.n	8007cfc <_printf_i+0xa8>
 8007c86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c8a:	2b15      	cmp	r3, #21
 8007c8c:	d8f6      	bhi.n	8007c7c <_printf_i+0x28>
 8007c8e:	a101      	add	r1, pc, #4	@ (adr r1, 8007c94 <_printf_i+0x40>)
 8007c90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c94:	08007ced 	.word	0x08007ced
 8007c98:	08007d01 	.word	0x08007d01
 8007c9c:	08007c7d 	.word	0x08007c7d
 8007ca0:	08007c7d 	.word	0x08007c7d
 8007ca4:	08007c7d 	.word	0x08007c7d
 8007ca8:	08007c7d 	.word	0x08007c7d
 8007cac:	08007d01 	.word	0x08007d01
 8007cb0:	08007c7d 	.word	0x08007c7d
 8007cb4:	08007c7d 	.word	0x08007c7d
 8007cb8:	08007c7d 	.word	0x08007c7d
 8007cbc:	08007c7d 	.word	0x08007c7d
 8007cc0:	08007dff 	.word	0x08007dff
 8007cc4:	08007d2b 	.word	0x08007d2b
 8007cc8:	08007db9 	.word	0x08007db9
 8007ccc:	08007c7d 	.word	0x08007c7d
 8007cd0:	08007c7d 	.word	0x08007c7d
 8007cd4:	08007e21 	.word	0x08007e21
 8007cd8:	08007c7d 	.word	0x08007c7d
 8007cdc:	08007d2b 	.word	0x08007d2b
 8007ce0:	08007c7d 	.word	0x08007c7d
 8007ce4:	08007c7d 	.word	0x08007c7d
 8007ce8:	08007dc1 	.word	0x08007dc1
 8007cec:	6833      	ldr	r3, [r6, #0]
 8007cee:	1d1a      	adds	r2, r3, #4
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	6032      	str	r2, [r6, #0]
 8007cf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e09c      	b.n	8007e3a <_printf_i+0x1e6>
 8007d00:	6833      	ldr	r3, [r6, #0]
 8007d02:	6820      	ldr	r0, [r4, #0]
 8007d04:	1d19      	adds	r1, r3, #4
 8007d06:	6031      	str	r1, [r6, #0]
 8007d08:	0606      	lsls	r6, r0, #24
 8007d0a:	d501      	bpl.n	8007d10 <_printf_i+0xbc>
 8007d0c:	681d      	ldr	r5, [r3, #0]
 8007d0e:	e003      	b.n	8007d18 <_printf_i+0xc4>
 8007d10:	0645      	lsls	r5, r0, #25
 8007d12:	d5fb      	bpl.n	8007d0c <_printf_i+0xb8>
 8007d14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d18:	2d00      	cmp	r5, #0
 8007d1a:	da03      	bge.n	8007d24 <_printf_i+0xd0>
 8007d1c:	232d      	movs	r3, #45	@ 0x2d
 8007d1e:	426d      	negs	r5, r5
 8007d20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d24:	4858      	ldr	r0, [pc, #352]	@ (8007e88 <_printf_i+0x234>)
 8007d26:	230a      	movs	r3, #10
 8007d28:	e011      	b.n	8007d4e <_printf_i+0xfa>
 8007d2a:	6821      	ldr	r1, [r4, #0]
 8007d2c:	6833      	ldr	r3, [r6, #0]
 8007d2e:	0608      	lsls	r0, r1, #24
 8007d30:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d34:	d402      	bmi.n	8007d3c <_printf_i+0xe8>
 8007d36:	0649      	lsls	r1, r1, #25
 8007d38:	bf48      	it	mi
 8007d3a:	b2ad      	uxthmi	r5, r5
 8007d3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d3e:	4852      	ldr	r0, [pc, #328]	@ (8007e88 <_printf_i+0x234>)
 8007d40:	6033      	str	r3, [r6, #0]
 8007d42:	bf14      	ite	ne
 8007d44:	230a      	movne	r3, #10
 8007d46:	2308      	moveq	r3, #8
 8007d48:	2100      	movs	r1, #0
 8007d4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d4e:	6866      	ldr	r6, [r4, #4]
 8007d50:	60a6      	str	r6, [r4, #8]
 8007d52:	2e00      	cmp	r6, #0
 8007d54:	db05      	blt.n	8007d62 <_printf_i+0x10e>
 8007d56:	6821      	ldr	r1, [r4, #0]
 8007d58:	432e      	orrs	r6, r5
 8007d5a:	f021 0104 	bic.w	r1, r1, #4
 8007d5e:	6021      	str	r1, [r4, #0]
 8007d60:	d04b      	beq.n	8007dfa <_printf_i+0x1a6>
 8007d62:	4616      	mov	r6, r2
 8007d64:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d68:	fb03 5711 	mls	r7, r3, r1, r5
 8007d6c:	5dc7      	ldrb	r7, [r0, r7]
 8007d6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d72:	462f      	mov	r7, r5
 8007d74:	42bb      	cmp	r3, r7
 8007d76:	460d      	mov	r5, r1
 8007d78:	d9f4      	bls.n	8007d64 <_printf_i+0x110>
 8007d7a:	2b08      	cmp	r3, #8
 8007d7c:	d10b      	bne.n	8007d96 <_printf_i+0x142>
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	07df      	lsls	r7, r3, #31
 8007d82:	d508      	bpl.n	8007d96 <_printf_i+0x142>
 8007d84:	6923      	ldr	r3, [r4, #16]
 8007d86:	6861      	ldr	r1, [r4, #4]
 8007d88:	4299      	cmp	r1, r3
 8007d8a:	bfde      	ittt	le
 8007d8c:	2330      	movle	r3, #48	@ 0x30
 8007d8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d96:	1b92      	subs	r2, r2, r6
 8007d98:	6122      	str	r2, [r4, #16]
 8007d9a:	f8cd a000 	str.w	sl, [sp]
 8007d9e:	464b      	mov	r3, r9
 8007da0:	aa03      	add	r2, sp, #12
 8007da2:	4621      	mov	r1, r4
 8007da4:	4640      	mov	r0, r8
 8007da6:	f7ff fee7 	bl	8007b78 <_printf_common>
 8007daa:	3001      	adds	r0, #1
 8007dac:	d14a      	bne.n	8007e44 <_printf_i+0x1f0>
 8007dae:	f04f 30ff 	mov.w	r0, #4294967295
 8007db2:	b004      	add	sp, #16
 8007db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db8:	6823      	ldr	r3, [r4, #0]
 8007dba:	f043 0320 	orr.w	r3, r3, #32
 8007dbe:	6023      	str	r3, [r4, #0]
 8007dc0:	4832      	ldr	r0, [pc, #200]	@ (8007e8c <_printf_i+0x238>)
 8007dc2:	2778      	movs	r7, #120	@ 0x78
 8007dc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007dc8:	6823      	ldr	r3, [r4, #0]
 8007dca:	6831      	ldr	r1, [r6, #0]
 8007dcc:	061f      	lsls	r7, r3, #24
 8007dce:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dd2:	d402      	bmi.n	8007dda <_printf_i+0x186>
 8007dd4:	065f      	lsls	r7, r3, #25
 8007dd6:	bf48      	it	mi
 8007dd8:	b2ad      	uxthmi	r5, r5
 8007dda:	6031      	str	r1, [r6, #0]
 8007ddc:	07d9      	lsls	r1, r3, #31
 8007dde:	bf44      	itt	mi
 8007de0:	f043 0320 	orrmi.w	r3, r3, #32
 8007de4:	6023      	strmi	r3, [r4, #0]
 8007de6:	b11d      	cbz	r5, 8007df0 <_printf_i+0x19c>
 8007de8:	2310      	movs	r3, #16
 8007dea:	e7ad      	b.n	8007d48 <_printf_i+0xf4>
 8007dec:	4826      	ldr	r0, [pc, #152]	@ (8007e88 <_printf_i+0x234>)
 8007dee:	e7e9      	b.n	8007dc4 <_printf_i+0x170>
 8007df0:	6823      	ldr	r3, [r4, #0]
 8007df2:	f023 0320 	bic.w	r3, r3, #32
 8007df6:	6023      	str	r3, [r4, #0]
 8007df8:	e7f6      	b.n	8007de8 <_printf_i+0x194>
 8007dfa:	4616      	mov	r6, r2
 8007dfc:	e7bd      	b.n	8007d7a <_printf_i+0x126>
 8007dfe:	6833      	ldr	r3, [r6, #0]
 8007e00:	6825      	ldr	r5, [r4, #0]
 8007e02:	6961      	ldr	r1, [r4, #20]
 8007e04:	1d18      	adds	r0, r3, #4
 8007e06:	6030      	str	r0, [r6, #0]
 8007e08:	062e      	lsls	r6, r5, #24
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	d501      	bpl.n	8007e12 <_printf_i+0x1be>
 8007e0e:	6019      	str	r1, [r3, #0]
 8007e10:	e002      	b.n	8007e18 <_printf_i+0x1c4>
 8007e12:	0668      	lsls	r0, r5, #25
 8007e14:	d5fb      	bpl.n	8007e0e <_printf_i+0x1ba>
 8007e16:	8019      	strh	r1, [r3, #0]
 8007e18:	2300      	movs	r3, #0
 8007e1a:	6123      	str	r3, [r4, #16]
 8007e1c:	4616      	mov	r6, r2
 8007e1e:	e7bc      	b.n	8007d9a <_printf_i+0x146>
 8007e20:	6833      	ldr	r3, [r6, #0]
 8007e22:	1d1a      	adds	r2, r3, #4
 8007e24:	6032      	str	r2, [r6, #0]
 8007e26:	681e      	ldr	r6, [r3, #0]
 8007e28:	6862      	ldr	r2, [r4, #4]
 8007e2a:	2100      	movs	r1, #0
 8007e2c:	4630      	mov	r0, r6
 8007e2e:	f7f8 f9cf 	bl	80001d0 <memchr>
 8007e32:	b108      	cbz	r0, 8007e38 <_printf_i+0x1e4>
 8007e34:	1b80      	subs	r0, r0, r6
 8007e36:	6060      	str	r0, [r4, #4]
 8007e38:	6863      	ldr	r3, [r4, #4]
 8007e3a:	6123      	str	r3, [r4, #16]
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e42:	e7aa      	b.n	8007d9a <_printf_i+0x146>
 8007e44:	6923      	ldr	r3, [r4, #16]
 8007e46:	4632      	mov	r2, r6
 8007e48:	4649      	mov	r1, r9
 8007e4a:	4640      	mov	r0, r8
 8007e4c:	47d0      	blx	sl
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d0ad      	beq.n	8007dae <_printf_i+0x15a>
 8007e52:	6823      	ldr	r3, [r4, #0]
 8007e54:	079b      	lsls	r3, r3, #30
 8007e56:	d413      	bmi.n	8007e80 <_printf_i+0x22c>
 8007e58:	68e0      	ldr	r0, [r4, #12]
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	4298      	cmp	r0, r3
 8007e5e:	bfb8      	it	lt
 8007e60:	4618      	movlt	r0, r3
 8007e62:	e7a6      	b.n	8007db2 <_printf_i+0x15e>
 8007e64:	2301      	movs	r3, #1
 8007e66:	4632      	mov	r2, r6
 8007e68:	4649      	mov	r1, r9
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	47d0      	blx	sl
 8007e6e:	3001      	adds	r0, #1
 8007e70:	d09d      	beq.n	8007dae <_printf_i+0x15a>
 8007e72:	3501      	adds	r5, #1
 8007e74:	68e3      	ldr	r3, [r4, #12]
 8007e76:	9903      	ldr	r1, [sp, #12]
 8007e78:	1a5b      	subs	r3, r3, r1
 8007e7a:	42ab      	cmp	r3, r5
 8007e7c:	dcf2      	bgt.n	8007e64 <_printf_i+0x210>
 8007e7e:	e7eb      	b.n	8007e58 <_printf_i+0x204>
 8007e80:	2500      	movs	r5, #0
 8007e82:	f104 0619 	add.w	r6, r4, #25
 8007e86:	e7f5      	b.n	8007e74 <_printf_i+0x220>
 8007e88:	08008635 	.word	0x08008635
 8007e8c:	08008646 	.word	0x08008646

08007e90 <memmove>:
 8007e90:	4288      	cmp	r0, r1
 8007e92:	b510      	push	{r4, lr}
 8007e94:	eb01 0402 	add.w	r4, r1, r2
 8007e98:	d902      	bls.n	8007ea0 <memmove+0x10>
 8007e9a:	4284      	cmp	r4, r0
 8007e9c:	4623      	mov	r3, r4
 8007e9e:	d807      	bhi.n	8007eb0 <memmove+0x20>
 8007ea0:	1e43      	subs	r3, r0, #1
 8007ea2:	42a1      	cmp	r1, r4
 8007ea4:	d008      	beq.n	8007eb8 <memmove+0x28>
 8007ea6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eae:	e7f8      	b.n	8007ea2 <memmove+0x12>
 8007eb0:	4402      	add	r2, r0
 8007eb2:	4601      	mov	r1, r0
 8007eb4:	428a      	cmp	r2, r1
 8007eb6:	d100      	bne.n	8007eba <memmove+0x2a>
 8007eb8:	bd10      	pop	{r4, pc}
 8007eba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ebe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ec2:	e7f7      	b.n	8007eb4 <memmove+0x24>

08007ec4 <_sbrk_r>:
 8007ec4:	b538      	push	{r3, r4, r5, lr}
 8007ec6:	4d06      	ldr	r5, [pc, #24]	@ (8007ee0 <_sbrk_r+0x1c>)
 8007ec8:	2300      	movs	r3, #0
 8007eca:	4604      	mov	r4, r0
 8007ecc:	4608      	mov	r0, r1
 8007ece:	602b      	str	r3, [r5, #0]
 8007ed0:	f7f9 fb62 	bl	8001598 <_sbrk>
 8007ed4:	1c43      	adds	r3, r0, #1
 8007ed6:	d102      	bne.n	8007ede <_sbrk_r+0x1a>
 8007ed8:	682b      	ldr	r3, [r5, #0]
 8007eda:	b103      	cbz	r3, 8007ede <_sbrk_r+0x1a>
 8007edc:	6023      	str	r3, [r4, #0]
 8007ede:	bd38      	pop	{r3, r4, r5, pc}
 8007ee0:	200007c4 	.word	0x200007c4

08007ee4 <_realloc_r>:
 8007ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee8:	4607      	mov	r7, r0
 8007eea:	4614      	mov	r4, r2
 8007eec:	460d      	mov	r5, r1
 8007eee:	b921      	cbnz	r1, 8007efa <_realloc_r+0x16>
 8007ef0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef4:	4611      	mov	r1, r2
 8007ef6:	f7ff bc5b 	b.w	80077b0 <_malloc_r>
 8007efa:	b92a      	cbnz	r2, 8007f08 <_realloc_r+0x24>
 8007efc:	f7ff fbec 	bl	80076d8 <_free_r>
 8007f00:	4625      	mov	r5, r4
 8007f02:	4628      	mov	r0, r5
 8007f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f08:	f000 f81a 	bl	8007f40 <_malloc_usable_size_r>
 8007f0c:	4284      	cmp	r4, r0
 8007f0e:	4606      	mov	r6, r0
 8007f10:	d802      	bhi.n	8007f18 <_realloc_r+0x34>
 8007f12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f16:	d8f4      	bhi.n	8007f02 <_realloc_r+0x1e>
 8007f18:	4621      	mov	r1, r4
 8007f1a:	4638      	mov	r0, r7
 8007f1c:	f7ff fc48 	bl	80077b0 <_malloc_r>
 8007f20:	4680      	mov	r8, r0
 8007f22:	b908      	cbnz	r0, 8007f28 <_realloc_r+0x44>
 8007f24:	4645      	mov	r5, r8
 8007f26:	e7ec      	b.n	8007f02 <_realloc_r+0x1e>
 8007f28:	42b4      	cmp	r4, r6
 8007f2a:	4622      	mov	r2, r4
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	bf28      	it	cs
 8007f30:	4632      	movcs	r2, r6
 8007f32:	f7ff fbc3 	bl	80076bc <memcpy>
 8007f36:	4629      	mov	r1, r5
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f7ff fbcd 	bl	80076d8 <_free_r>
 8007f3e:	e7f1      	b.n	8007f24 <_realloc_r+0x40>

08007f40 <_malloc_usable_size_r>:
 8007f40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f44:	1f18      	subs	r0, r3, #4
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bfbc      	itt	lt
 8007f4a:	580b      	ldrlt	r3, [r1, r0]
 8007f4c:	18c0      	addlt	r0, r0, r3
 8007f4e:	4770      	bx	lr

08007f50 <_init>:
 8007f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f52:	bf00      	nop
 8007f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f56:	bc08      	pop	{r3}
 8007f58:	469e      	mov	lr, r3
 8007f5a:	4770      	bx	lr

08007f5c <_fini>:
 8007f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5e:	bf00      	nop
 8007f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f62:	bc08      	pop	{r3}
 8007f64:	469e      	mov	lr, r3
 8007f66:	4770      	bx	lr
