Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Nov 25 10:52:39 2025
| Host              : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Design_2_wrapper_timing_summary_routed.rpt -pb Design_2_wrapper_timing_summary_routed.pb -rpx Design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Design_2_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-2     Warning           Asynchronous driver check                                         836         
TIMING-18  Warning           Missing input or output delay                                     107         
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name            5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5094)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17557)
5. checking no_input_delay (106)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5094)
---------------------------
 There are 5094 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17557)
----------------------------------------------------
 There are 17557 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (106)
--------------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.494        0.000                      0                  591        0.042        0.000                      0                  591        1.958        0.000                       0                   297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.494        0.000                      0                  591        0.042        0.000                      0                  591        1.958        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/data_splitter.index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.588ns (24.118%)  route 1.850ns (75.882%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 7.292 - 5.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.539ns (routing 1.345ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.292ns (routing 1.222ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.539     2.539    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y199        FDRE                                         r  Design_2_i/CU_top_0/U0/data_splitter.index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y199        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.620 r  Design_2_i/CU_top_0/U0/data_splitter.index_reg[1]/Q
                         net (fo=49, routed)          0.695     3.315    Design_2_i/CU_top_0/U0/data_splitter.index_reg_n_0_[1]
    SLICE_X26Y199        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.451 f  Design_2_i/CU_top_0/U0/data_splitter.index[5]_i_3/O
                         net (fo=10, routed)          0.531     3.982    Design_2_i/CU_top_0/U0/data_splitter.index[5]_i_3_n_0
    SLICE_X33Y199        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.032 r  Design_2_i/CU_top_0/U0/temp_i_8/O
                         net (fo=1, routed)           0.044     4.076    Design_2_i/CU_top_0/U0/temp_i_8_n_0
    SLICE_X33Y199        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.127 r  Design_2_i/CU_top_0/U0/temp_i_4/O
                         net (fo=1, routed)           0.140     4.267    Design_2_i/CU_top_0/U0/temp_i_4_n_0
    SLICE_X33Y200        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.391 r  Design_2_i/CU_top_0/U0/temp_i_2/O
                         net (fo=1, routed)           0.391     4.782    Design_2_i/CU_top_0/U0/temp_i_2_n_0
    SLICE_X26Y200        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.928 r  Design_2_i/CU_top_0/U0/temp_i_1/O
                         net (fo=1, routed)           0.049     4.977    Design_2_i/CU_top_0/U0/temp_i_1_n_0
    SLICE_X26Y200        FDRE                                         r  Design_2_i/CU_top_0/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.292     7.292    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y200        FDRE                                         r  Design_2_i/CU_top_0/U0/temp_reg/C
                         clock pessimism              0.190     7.482    
                         clock uncertainty           -0.035     7.446    
    SLICE_X26Y200        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.471    Design_2_i/CU_top_0/U0/temp_reg
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/data_splitter.index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.523ns (21.603%)  route 1.898ns (78.397%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.345ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.222ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.552     2.552    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y202        FDRE                                         r  Design_2_i/CU_top_0/U0/data_splitter.index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.631 r  Design_2_i/CU_top_0/U0/data_splitter.index_reg[2]/Q
                         net (fo=43, routed)          1.136     3.767    Design_2_i/CU_top_0/U0/data_splitter.index_reg_n_0_[2]
    SLICE_X27Y202        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     3.917 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_14/O
                         net (fo=5, routed)           0.365     4.282    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_14_n_0
    SLICE_X25Y197        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     4.379 r  Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_9/O
                         net (fo=1, routed)           0.089     4.468    Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_9_n_0
    SLICE_X25Y197        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.519 r  Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_2/O
                         net (fo=1, routed)           0.259     4.778    Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_2_n_0
    SLICE_X25Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.924 r  Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_1/O
                         net (fo=1, routed)           0.049     4.973    Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_1_n_0
    SLICE_X25Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.307     7.307    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[0]/C
                         clock pessimism              0.190     7.497    
                         clock uncertainty           -0.035     7.461    
    SLICE_X25Y197        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.486    Design_2_i/CU_top_0/U0/mapper_din_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.486    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/data_splitter.index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.597ns (25.021%)  route 1.789ns (74.979%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 7.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 1.345ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.222ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.541     2.541    Design_2_i/CU_top_0/U0/clk
    SLICE_X32Y199        FDRE                                         r  Design_2_i/CU_top_0/U0/data_splitter.index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y199        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.620 f  Design_2_i/CU_top_0/U0/data_splitter.index_reg[5]/Q
                         net (fo=12, routed)          0.522     3.142    Design_2_i/CU_top_0/U0/data_splitter.index_reg_n_0_[5]
    SLICE_X26Y202        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.241 r  Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_4/O
                         net (fo=18, routed)          0.545     3.786    Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_4_n_0
    SLICE_X24Y199        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.902 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_27/O
                         net (fo=2, routed)           0.305     4.207    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_27_n_0
    SLICE_X29Y199        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.329 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_18/O
                         net (fo=1, routed)           0.265     4.594    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_18_n_0
    SLICE_X26Y196        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.629 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_6/O
                         net (fo=1, routed)           0.103     4.732    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_6_n_0
    SLICE_X26Y196        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.878 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_1/O
                         net (fo=1, routed)           0.049     4.927    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_1_n_0
    SLICE_X26Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.296     7.296    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[1]/C
                         clock pessimism              0.190     7.486    
                         clock uncertainty           -0.035     7.450    
    SLICE_X26Y196        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.475    Design_2_i/CU_top_0/U0/mapper_din_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/splitter_case_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.521ns (22.030%)  route 1.844ns (77.970%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 7.301 - 5.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.562ns (routing 1.345ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.301ns (routing 1.222ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.562     2.562    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y202        FDPE                                         r  Design_2_i/CU_top_0/U0/splitter_case_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y202        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.641 f  Design_2_i/CU_top_0/U0/splitter_case_reg[0]/Q
                         net (fo=26, routed)          0.548     3.189    Design_2_i/CU_top_0/U0/splitter_case_reg_n_0_[0]
    SLICE_X33Y202        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.322 f  Design_2_i/CU_top_0/U0/data_splitter.index[5]_i_4/O
                         net (fo=9, routed)           0.408     3.730    Design_2_i/CU_top_0/U0/data_splitter.index[5]_i_4_n_0
    SLICE_X29Y199        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     3.765 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_13/O
                         net (fo=11, routed)          0.395     4.160    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_13_n_0
    SLICE_X25Y198        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     4.293 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_11/O
                         net (fo=4, routed)           0.197     4.490    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_11_n_0
    SLICE_X25Y198        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.580 r  Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_2/O
                         net (fo=1, routed)           0.224     4.804    Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_2_n_0
    SLICE_X27Y196        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.855 r  Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_1/O
                         net (fo=1, routed)           0.072     4.927    Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_1_n_0
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.301     7.301    Design_2_i/CU_top_0/U0/clk
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[3]/C
                         clock pessimism              0.189     7.490    
                         clock uncertainty           -0.035     7.455    
    SLICE_X27Y196        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.480    Design_2_i/CU_top_0/U0/mapper_din_data_reg[3]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/data_splitter.index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.362ns (15.543%)  route 1.967ns (84.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 7.304 - 5.000 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.345ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.304ns (routing 1.222ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.552     2.552    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y202        FDRE                                         r  Design_2_i/CU_top_0/U0/data_splitter.index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.631 f  Design_2_i/CU_top_0/U0/data_splitter.index_reg[2]/Q
                         net (fo=43, routed)          1.215     3.846    Design_2_i/CU_top_0/U0/data_splitter.index_reg_n_0_[2]
    SLICE_X27Y201        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.934 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7/O
                         net (fo=5, routed)           0.446     4.380    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7_n_0
    SLICE_X26Y197        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     4.476 r  Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_6/O
                         net (fo=1, routed)           0.234     4.710    Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_6_n_0
    SLICE_X24Y198        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     4.809 r  Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_1/O
                         net (fo=1, routed)           0.072     4.881    Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_1_n_0
    SLICE_X24Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.304     7.304    Design_2_i/CU_top_0/U0/clk
    SLICE_X24Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[2]/C
                         clock pessimism              0.190     7.494    
                         clock uncertainty           -0.035     7.458    
    SLICE_X24Y198        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.483    Design_2_i/CU_top_0/U0/mapper_din_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/splitter_case_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.578ns (25.712%)  route 1.670ns (74.288%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 7.294 - 5.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.562ns (routing 1.345ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.222ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.562     2.562    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y202        FDPE                                         r  Design_2_i/CU_top_0/U0/splitter_case_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y202        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.641 f  Design_2_i/CU_top_0/U0/splitter_case_reg[0]/Q
                         net (fo=26, routed)          0.548     3.189    Design_2_i/CU_top_0/U0/splitter_case_reg_n_0_[0]
    SLICE_X33Y202        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.322 f  Design_2_i/CU_top_0/U0/data_splitter.index[5]_i_4/O
                         net (fo=9, routed)           0.408     3.730    Design_2_i/CU_top_0/U0/data_splitter.index[5]_i_4_n_0
    SLICE_X29Y199        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     3.765 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_13/O
                         net (fo=11, routed)          0.395     4.160    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_13_n_0
    SLICE_X25Y198        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     4.293 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_11/O
                         net (fo=4, routed)           0.182     4.475    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_11_n_0
    SLICE_X26Y198        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.623 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_3/O
                         net (fo=1, routed)           0.087     4.710    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_3_n_0
    SLICE_X26Y198        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     4.760 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_1/O
                         net (fo=1, routed)           0.050     4.810    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_1_n_0
    SLICE_X26Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.294     7.294    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[4]/C
                         clock pessimism              0.190     7.484    
                         clock uncertainty           -0.035     7.448    
    SLICE_X26Y198        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.473    Design_2_i/CU_top_0/U0/mapper_din_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/data_splitter.index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.536ns (27.333%)  route 1.425ns (72.667%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 7.294 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 1.345ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.222ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.541     2.541    Design_2_i/CU_top_0/U0/clk
    SLICE_X32Y199        FDRE                                         r  Design_2_i/CU_top_0/U0/data_splitter.index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y199        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.620 f  Design_2_i/CU_top_0/U0/data_splitter.index_reg[5]/Q
                         net (fo=12, routed)          0.522     3.142    Design_2_i/CU_top_0/U0/data_splitter.index_reg_n_0_[5]
    SLICE_X26Y202        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.241 r  Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_4/O
                         net (fo=18, routed)          0.453     3.694    Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_4_n_0
    SLICE_X24Y199        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     3.804 r  Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_5/O
                         net (fo=5, routed)           0.255     4.059    Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_5_n_0
    SLICE_X26Y199        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.208 r  Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_3/O
                         net (fo=1, routed)           0.144     4.352    Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_3_n_0
    SLICE_X26Y200        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.451 r  Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_1/O
                         net (fo=1, routed)           0.051     4.502    Design_2_i/CU_top_0/U0/mapper_din_data[5]_i_1_n_0
    SLICE_X26Y200        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.294     7.294    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y200        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[5]/C
                         clock pessimism              0.190     7.484    
                         clock uncertainty           -0.035     7.448    
    SLICE_X26Y200        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.473    Design_2_i/CU_top_0/U0/mapper_din_data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.577ns (30.465%)  route 1.317ns (69.535%))
  Logic Levels:           5  (CARRY8=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 7.236 - 5.000 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.520ns (routing 1.345ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.222ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.520     2.520    Design_2_i/CU_top_0/U0/clk
    SLICE_X36Y155        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y155        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.599 f  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/Q
                         net (fo=3, routed)           1.037     3.636    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg_n_0_[12]
    SLICE_X37Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.735 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter[16]_i_7/O
                         net (fo=1, routed)           0.025     3.760    Design_2_i/CU_top_0/U0/payload_process.frame_counter[16]_i_7_n_0
    SLICE_X37Y157        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.923 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.949    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[16]_i_2_n_0
    SLICE_X37Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.964 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.990    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[24]_i_2_n_0
    SLICE_X37Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.066 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.137     4.203    Design_2_i/CU_top_0/U0/in14[26]
    SLICE_X37Y160        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.348 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter[26]_i_1/O
                         net (fo=1, routed)           0.066     4.414    Design_2_i/CU_top_0/U0/payload_process.frame_counter[26]_i_1_n_0
    SLICE_X37Y160        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.236     7.236    Design_2_i/CU_top_0/U0/clk
    SLICE_X37Y160        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[26]/C
                         clock pessimism              0.186     7.422    
                         clock uncertainty           -0.035     7.386    
    SLICE_X37Y160        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.411    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.560ns (29.661%)  route 1.328ns (70.339%))
  Logic Levels:           5  (CARRY8=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 7.236 - 5.000 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.520ns (routing 1.345ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.222ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.520     2.520    Design_2_i/CU_top_0/U0/clk
    SLICE_X36Y155        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y155        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.599 f  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/Q
                         net (fo=3, routed)           1.037     3.636    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg_n_0_[12]
    SLICE_X37Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.735 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter[16]_i_7/O
                         net (fo=1, routed)           0.025     3.760    Design_2_i/CU_top_0/U0/payload_process.frame_counter[16]_i_7_n_0
    SLICE_X37Y157        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.923 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.949    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[16]_i_2_n_0
    SLICE_X37Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.964 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.990    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[24]_i_2_n_0
    SLICE_X37Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.057 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.187     4.244    Design_2_i/CU_top_0/U0/in14[27]
    SLICE_X37Y160        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     4.381 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter[27]_i_1/O
                         net (fo=1, routed)           0.027     4.408    Design_2_i/CU_top_0/U0/payload_process.frame_counter[27]_i_1_n_0
    SLICE_X37Y160        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.236     7.236    Design_2_i/CU_top_0/U0/clk
    SLICE_X37Y160        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[27]/C
                         clock pessimism              0.186     7.422    
                         clock uncertainty           -0.035     7.386    
    SLICE_X37Y160        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     7.411    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.553ns (28.697%)  route 1.374ns (71.303%))
  Logic Levels:           5  (CARRY8=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 7.235 - 5.000 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.520ns (routing 1.345ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.235ns (routing 1.222ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.520     2.520    Design_2_i/CU_top_0/U0/clk
    SLICE_X36Y155        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y155        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.599 f  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[12]/Q
                         net (fo=3, routed)           1.037     3.636    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg_n_0_[12]
    SLICE_X37Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.735 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter[16]_i_7/O
                         net (fo=1, routed)           0.025     3.760    Design_2_i/CU_top_0/U0/payload_process.frame_counter[16]_i_7_n_0
    SLICE_X37Y157        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.923 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.949    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[16]_i_2_n_0
    SLICE_X37Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.964 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.990    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[24]_i_2_n_0
    SLICE_X37Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.046 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.242     4.288    Design_2_i/CU_top_0/U0/in14[25]
    SLICE_X36Y158        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     4.429 r  Design_2_i/CU_top_0/U0/payload_process.frame_counter[25]_i_1/O
                         net (fo=1, routed)           0.018     4.447    Design_2_i/CU_top_0/U0/payload_process.frame_counter[25]_i_1_n_0
    SLICE_X36Y158        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     5.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.235     7.235    Design_2_i/CU_top_0/U0/clk
    SLICE_X36Y158        FDCE                                         r  Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[25]/C
                         clock pessimism              0.231     7.466    
                         clock uncertainty           -0.035     7.430    
    SLICE_X36Y158        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     7.455    Design_2_i/CU_top_0/U0/payload_process.frame_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/start_data_splitter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/start_data_splitter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.395ns (routing 0.733ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.812ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.395     1.395    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y202        FDCE                                         r  Design_2_i/CU_top_0/U0/start_data_splitter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y202        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.434 r  Design_2_i/CU_top_0/U0/start_data_splitter_reg/Q
                         net (fo=2, routed)           0.025     1.459    Design_2_i/CU_top_0/U0/start_data_splitter
    SLICE_X33Y202        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.474 r  Design_2_i/CU_top_0/U0/start_data_splitter_i_1/O
                         net (fo=1, routed)           0.015     1.489    Design_2_i/CU_top_0/U0/start_data_splitter_i_1_n_0
    SLICE_X33Y202        FDCE                                         r  Design_2_i/CU_top_0/U0/start_data_splitter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.561     1.561    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y202        FDCE                                         r  Design_2_i/CU_top_0/U0/start_data_splitter_reg/C
                         clock pessimism             -0.160     1.401    
    SLICE_X33Y202        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.447    Design_2_i/CU_top_0/U0/start_data_splitter_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/symbol_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/symbol_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.400ns (routing 0.733ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.812ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.400     1.400    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y208        FDCE                                         r  Design_2_i/CU_top_0/U0/symbol_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y208        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.439 r  Design_2_i/CU_top_0/U0/symbol_counter_reg[4]/Q
                         net (fo=3, routed)           0.026     1.465    Design_2_i/CU_top_0/U0/symbol_counter_reg_n_0_[4]
    SLICE_X26Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.479 r  Design_2_i/CU_top_0/U0/symbol_counter[4]_i_1/O
                         net (fo=1, routed)           0.017     1.496    Design_2_i/CU_top_0/U0/symbol_counter[4]
    SLICE_X26Y208        FDCE                                         r  Design_2_i/CU_top_0/U0/symbol_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.567     1.567    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y208        FDCE                                         r  Design_2_i/CU_top_0/U0/symbol_counter_reg[4]/C
                         clock pessimism             -0.161     1.406    
    SLICE_X26Y208        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.452    Design_2_i/CU_top_0/U0/symbol_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.372ns (routing 0.733ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.812ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.372     1.372    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y159        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y159        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.411 r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.107     1.518    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB18_X3Y62         RAMB18E2                                     r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.610     1.610    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y62         RAMB18E2                                     r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.144     1.466    
    RAMB18_X3Y62         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.006     1.472    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.395ns (routing 0.733ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.812ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.395     1.395    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y233        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y233        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.434 r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/Q
                         net (fo=8, routed)           0.031     1.465    Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg_n_0_[1]
    SLICE_X33Y233        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.479 r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.495    Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt[1]_i_1_n_0
    SLICE_X33Y233        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.562     1.562    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y233        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/C
                         clock pessimism             -0.161     1.401    
    SLICE_X33Y233        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.447    Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.372ns (routing 0.733ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.812ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.372     1.372    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y160        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y160        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.410 r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/Q
                         net (fo=1, routed)           0.063     1.473    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg_n_0_[0]
    SLICE_X34Y160        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.536     1.536    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y160        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
                         clock pessimism             -0.158     1.378    
    SLICE_X34Y160        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.425    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.395ns (routing 0.733ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.812ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.395     1.395    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y233        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y233        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.434 r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/Q
                         net (fo=8, routed)           0.031     1.465    Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg_n_0_[1]
    SLICE_X33Y233        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.479 r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt[2]_i_1/O
                         net (fo=1, routed)           0.017     1.496    Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt[2]_i_1_n_0
    SLICE_X33Y233        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.562     1.562    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y233        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[2]/C
                         clock pessimism             -0.161     1.401    
    SLICE_X33Y233        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.447    Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/control_unit_process.i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/control_unit_process.i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.395ns (routing 0.733ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.812ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.395     1.395    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y231        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.434 r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[0]/Q
                         net (fo=4, routed)           0.025     1.459    Design_2_i/CU_top_0/U0/control_unit_process.i_reg_n_0_[0]
    SLICE_X33Y231        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.492 r  Design_2_i/CU_top_0/U0/control_unit_process.i[2]_i_1/O
                         net (fo=1, routed)           0.006     1.498    Design_2_i/CU_top_0/U0/control_unit_process.i[2]_i_1_n_0
    SLICE_X33Y231        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.561     1.561    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y231        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[2]/C
                         clock pessimism             -0.160     1.401    
    SLICE_X33Y231        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.448    Design_2_i/CU_top_0/U0/control_unit_process.i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/control_unit_process.i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/control_unit_process.i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.395ns (routing 0.733ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.812ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.395     1.395    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y231        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.434 r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[0]/Q
                         net (fo=4, routed)           0.025     1.459    Design_2_i/CU_top_0/U0/control_unit_process.i_reg_n_0_[0]
    SLICE_X33Y231        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     1.492 r  Design_2_i/CU_top_0/U0/control_unit_process.i[3]_i_2/O
                         net (fo=1, routed)           0.006     1.498    Design_2_i/CU_top_0/U0/control_unit_process.i[3]_i_2_n_0
    SLICE_X33Y231        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.561     1.561    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y231        FDCE                                         r  Design_2_i/CU_top_0/U0/control_unit_process.i_reg[3]/C
                         clock pessimism             -0.160     1.401    
    SLICE_X33Y231        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.448    Design_2_i/CU_top_0/U0/control_unit_process.i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.371ns (routing 0.733ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.812ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.371     1.371    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y157        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.410 r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=9, routed)           0.112     1.522    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[2]
    RAMB18_X3Y62         RAMB18E2                                     r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.610     1.610    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y62         RAMB18E2                                     r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.144     1.466    
    RAMB18_X3Y62         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.006     1.472    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.366ns (routing 0.733ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.812ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.366     1.366    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X32Y158        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.405 r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=6, routed)           0.027     1.432    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/Q[7]
    SLICE_X32Y158        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     1.465 r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__2/O
                         net (fo=1, routed)           0.006     1.471    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__2_n_0
    SLICE_X32Y158        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.527     1.527    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X32Y158        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.155     1.372    
    SLICE_X32Y158        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.419    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Design_2_i/CU_top_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X34Y230  Design_2_i/CU_top_0/U0/control_unit_enable_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X33Y233  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X33Y233  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X33Y233  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X33Y233  Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt_reg[3]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[2]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y62   Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X36Y157  Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.406ns  (logic 0.080ns (5.690%)  route 1.326ns (94.310%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           1.326     1.406    Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X26Y209        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.361ns  (logic 0.080ns (5.878%)  route 1.281ns (94.122%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           1.281     1.361    Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X24Y210        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.328ns  (logic 0.080ns (6.024%)  route 1.248ns (93.976%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           1.248     1.328    Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X24Y225        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.095ns  (logic 0.080ns (7.306%)  route 1.015ns (92.694%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           1.015     1.095    Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X24Y196        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.041ns (7.869%)  route 0.480ns (92.131%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.041 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           0.480     0.521    Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X24Y196        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.041ns (6.119%)  route 0.629ns (93.881%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.041 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           0.629     0.670    Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X24Y210        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.041ns (6.119%)  route 0.629ns (93.881%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.041 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           0.629     0.670    Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X24Y225        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.041ns (5.742%)  route 0.673ns (94.258%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE                         0.000     0.000 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C
    SLICE_X37Y150        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.041 r  Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/Q
                         net (fo=8, routed)           0.673     0.714    Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X26Y209        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.167ns (13.181%)  route 1.100ns (86.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.503     3.161    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y192        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.249 r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.597     3.846    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X34Y231        FDRE                                         r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.176ns (14.137%)  route 1.069ns (85.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.503     3.161    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y192        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     3.258 r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.566     3.824    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y223        FDRE                                         r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.053ns  (logic 0.147ns (13.960%)  route 0.906ns (86.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.501     3.159    Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     3.227 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.405     3.632    Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X27Y181        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.857ns  (logic 0.130ns (15.169%)  route 0.727ns (84.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.501     3.159    Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.210 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.226     3.436    Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y182        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.815ns  (logic 0.212ns (26.012%)  route 0.603ns (73.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.272     2.930    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X26Y193        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.063 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.331     3.394    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X26Y201        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.785ns  (logic 0.201ns (25.605%)  route 0.584ns (74.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.426     3.084    Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.206 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.158     3.364    Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y183        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.701ns  (logic 0.212ns (30.243%)  route 0.489ns (69.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.110     2.768    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X25Y187        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.901 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.379     3.280    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X21Y189        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.670ns  (logic 0.214ns (31.940%)  route 0.456ns (68.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.426     3.084    Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.219 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.030     3.249    Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y183        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.521ns  (logic 0.201ns (38.580%)  route 0.320ns (61.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.272     2.930    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X26Y193        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.052 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.048     3.100    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X26Y193        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.359ns  (logic 0.201ns (55.989%)  route 0.158ns (44.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.345ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.579     2.579    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.658 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.110     2.768    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X25Y187        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.890 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.048     2.938    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X25Y187        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.161ns  (logic 0.089ns (55.279%)  route 0.072ns (44.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.058     1.510    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X25Y187        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.560 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.014     1.574    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X25Y187        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.089ns (35.600%)  route 0.161ns (64.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.147     1.599    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X26Y193        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.649 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.014     1.663    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X26Y193        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.087ns (27.974%)  route 0.224ns (72.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.058     1.510    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X25Y187        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     1.558 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.166     1.724    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X21Y189        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.090ns (28.037%)  route 0.231ns (71.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.222     1.674    Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.725 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.009     1.734    Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y183        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.089ns (24.317%)  route 0.277ns (75.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.222     1.674    Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     1.724 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.055     1.779    Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y183        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.087ns (22.423%)  route 0.301ns (77.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.147     1.599    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X26Y193        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     1.647 r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.154     1.801    Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X26Y201        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.061ns (14.988%)  route 0.346ns (85.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.260     1.712    Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.734 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.086     1.820    Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y182        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.062ns (12.425%)  route 0.437ns (87.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.260     1.712    Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y183        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     1.735 r  Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.177     1.912    Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X27Y181        FDRE                                         r  Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.076ns (12.795%)  route 0.518ns (87.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.257     1.709    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y192        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.746 r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.261     2.007    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y223        FDRE                                         r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/start_fifos_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.074ns (12.052%)  route 0.540ns (87.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.733ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.413     1.413    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y187        FDCE                                         r  Design_2_i/CU_top_0/U0/start_fifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.452 f  Design_2_i/CU_top_0/U0/start_fifos_reg/Q
                         net (fo=10, routed)          0.257     1.709    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X31Y192        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.744 r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.283     2.027    Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X34Y231        FDRE                                         r  Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/fifo_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.810ns  (logic 0.177ns (21.852%)  route 0.633ns (78.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 1.345ns, distribution 1.202ns)
  Clock Net Delay (Destination): 2.291ns (routing 1.222ns, distribution 1.069ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.547     2.547    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y202        FDCE                                         r  Design_2_i/CU_top_0/U0/fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y202        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.627 f  Design_2_i/CU_top_0/U0/fifo_reset_reg/Q
                         net (fo=2, routed)           0.151     2.778    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X33Y199        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.875 r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.482     3.357    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X33Y180        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.291     2.291    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X33Y180        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/fifo_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.080ns (21.053%)  route 0.300ns (78.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.733ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.812ns, distribution 0.756ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.395     1.395    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y202        FDCE                                         r  Design_2_i/CU_top_0/U0/fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y202        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.435 f  Design_2_i/CU_top_0/U0/fifo_reset_reg/Q
                         net (fo=2, routed)           0.085     1.520    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X33Y199        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.560 r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.215     1.775    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X33Y180        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.568     1.568    Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X33Y180        FDRE                                         r  Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         15892 Endpoints
Min Delay         15892 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.776ns  (logic 2.909ns (26.995%)  route 7.867ns (73.005%))
  Logic Levels:           26  (CARRY8=14 FDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 f  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 f  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.806 f  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.832    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_0
    SLICE_X28Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.847 f  Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.873    Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2_n_0
    SLICE_X28Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     9.965 f  Design_2_i/block_interleaver_0/U0/row_size_reg[29]_i_2/CO[4]
                         net (fo=1, routed)           0.274    10.239    Design_2_i/block_interleaver_0/U0/row_size_reg[29]_i_2_n_3
    SLICE_X31Y203        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.397 r  Design_2_i/block_interleaver_0/U0/row_size[29]_i_1/O
                         net (fo=1, routed)           0.379    10.776    Design_2_i/block_interleaver_0/U0/row_size[29]_i_1_n_0
    SLICE_X29Y205        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.429ns  (logic 2.797ns (26.819%)  route 7.632ns (73.181%))
  Logic Levels:           24  (CARRY8=12 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     9.907 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/O[7]
                         net (fo=1, routed)           0.411    10.318    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_8
    SLICE_X27Y203        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.370 r  Design_2_i/block_interleaver_0/U0/row_size[16]_i_1/O
                         net (fo=1, routed)           0.059    10.429    Design_2_i/block_interleaver_0/U0/row_size[16]_i_1_n_0
    SLICE_X27Y203        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.355ns  (logic 2.882ns (27.832%)  route 7.473ns (72.168%))
  Logic Levels:           24  (CARRY8=12 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     9.894 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/O[6]
                         net (fo=1, routed)           0.252    10.146    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_9
    SLICE_X27Y203        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.296 r  Design_2_i/block_interleaver_0/U0/row_size[15]_i_1/O
                         net (fo=1, routed)           0.059    10.355    Design_2_i/block_interleaver_0/U0/row_size[15]_i_1_n_0
    SLICE_X27Y203        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.339ns  (logic 2.876ns (27.817%)  route 7.463ns (72.183%))
  Logic Levels:           26  (CARRY8=14 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.806 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.832    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_0
    SLICE_X28Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.847 r  Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.873    Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2_n_0
    SLICE_X28Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     9.940 r  Design_2_i/block_interleaver_0/U0/row_size_reg[29]_i_2/O[2]
                         net (fo=1, routed)           0.196    10.136    Design_2_i/block_interleaver_0/U0/row_size_reg[29]_i_2_n_13
    SLICE_X28Y206        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.286 r  Design_2_i/block_interleaver_0/U0/row_size[27]_i_1/O
                         net (fo=1, routed)           0.053    10.339    Design_2_i/block_interleaver_0/U0/row_size[27]_i_1_n_0
    SLICE_X28Y206        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 2.908ns (28.197%)  route 7.405ns (71.803%))
  Logic Levels:           25  (CARRY8=13 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.806 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.832    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_0
    SLICE_X28Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     9.948 r  Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2/O[7]
                         net (fo=1, routed)           0.150    10.098    Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2_n_8
    SLICE_X28Y206        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    10.246 r  Design_2_i/block_interleaver_0/U0/row_size[24]_i_1/O
                         net (fo=1, routed)           0.067    10.313    Design_2_i/block_interleaver_0/U0/row_size[24]_i_1_n_0
    SLICE_X28Y206        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.304ns  (logic 2.869ns (27.844%)  route 7.435ns (72.156%))
  Logic Levels:           24  (CARRY8=12 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.867 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.248    10.115    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_14
    SLICE_X27Y203        LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.164    10.279 r  Design_2_i/block_interleaver_0/U0/row_size[10]_i_1/O
                         net (fo=1, routed)           0.025    10.304    Design_2_i/block_interleaver_0/U0/row_size[10]_i_1_n_0
    SLICE_X27Y203        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 2.808ns (27.336%)  route 7.464ns (72.664%))
  Logic Levels:           24  (CARRY8=12 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.847 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.235    10.082    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_15
    SLICE_X27Y203        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    10.205 r  Design_2_i/block_interleaver_0/U0/row_size[9]_i_1/O
                         net (fo=1, routed)           0.067    10.272    Design_2_i/block_interleaver_0/U0/row_size[9]_i_1_n_0
    SLICE_X27Y203        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 2.863ns (27.891%)  route 7.402ns (72.109%))
  Logic Levels:           25  (CARRY8=13 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.806 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.832    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_0
    SLICE_X28Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     9.899 r  Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.156    10.055    Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2_n_13
    SLICE_X28Y206        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.207 r  Design_2_i/block_interleaver_0/U0/row_size[19]_i_1/O
                         net (fo=1, routed)           0.058    10.265    Design_2_i/block_interleaver_0/U0/row_size[19]_i_1_n_0
    SLICE_X28Y206        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 2.860ns (27.862%)  route 7.405ns (72.138%))
  Logic Levels:           26  (CARRY8=14 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.765 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.791    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_0
    SLICE_X28Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.806 r  Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.832    Design_2_i/block_interleaver_0/U0/row_size_reg[16]_i_2_n_0
    SLICE_X28Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.847 r  Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.873    Design_2_i/block_interleaver_0/U0/row_size_reg[24]_i_2_n_0
    SLICE_X28Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.949 r  Design_2_i/block_interleaver_0/U0/row_size_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.132    10.081    Design_2_i/block_interleaver_0/U0/row_size_reg[29]_i_2_n_14
    SLICE_X28Y206        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    10.206 r  Design_2_i/block_interleaver_0/U0/row_size[26]_i_1/O
                         net (fo=1, routed)           0.059    10.265    Design_2_i/block_interleaver_0/U0/row_size[26]_i_1_n_0
    SLICE_X28Y206        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 2.711ns (26.433%)  route 7.545ns (73.567%))
  Logic Levels:           23  (CARRY8=11 FDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y194        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/C
    SLICE_X27Y194        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Design_2_i/block_interleaver_0/U0/write_addr_reg[0]/Q
                         net (fo=84, routed)          0.551     0.629    Design_2_i/block_interleaver_0/U0/write_addr[0]
    SLICE_X28Y190        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     0.857 f  Design_2_i/block_interleaver_0/U0/p_0_in_carry/O[5]
                         net (fo=14, routed)          0.955     1.812    Design_2_i/block_interleaver_0/U0/in13[6]
    SLICE_X31Y198        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.960 r  Design_2_i/block_interleaver_0/U0/i__carry_i_26/O
                         net (fo=1, routed)           0.022     1.982    Design_2_i/block_interleaver_0/U0/i__carry_i_26_n_0
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.141 r  Design_2_i/block_interleaver_0/U0/i__carry_i_17/CO[7]
                         net (fo=1, routed)           0.026     2.167    Design_2_i/block_interleaver_0/U0/i__carry_i_17_n_0
    SLICE_X31Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.223 r  Design_2_i/block_interleaver_0/U0/i__carry_i_21/O[0]
                         net (fo=11, routed)          0.782     3.005    Design_2_i/block_interleaver_0/U0/i__carry_i_21_n_15
    SLICE_X28Y201        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.127 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_21/O
                         net (fo=16, routed)          0.554     3.681    Design_2_i/block_interleaver_0/U0/i__carry__0_i_21_n_0
    SLICE_X34Y198        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.804 r  Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0/O
                         net (fo=12, routed)          0.555     4.359    Design_2_i/block_interleaver_0/U0/i__carry__0_i_5__0_n_0
    SLICE_X28Y195        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.504 r  Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5/O
                         net (fo=1, routed)           0.025     4.529    Design_2_i/block_interleaver_0/U0/i___62_carry__0_i_5_n_0
    SLICE_X28Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.692 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.718    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__0_n_0
    SLICE_X28Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1/O[1]
                         net (fo=3, routed)           0.277     5.071    Design_2_i/block_interleaver_0/U0/_inferred__9/i___62_carry__1_n_14
    SLICE_X30Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.124 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21/O
                         net (fo=3, routed)           0.342     5.466    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_21_n_0
    SLICE_X30Y194        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.540 r  Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6/O
                         net (fo=1, routed)           0.684     6.224    Design_2_i/block_interleaver_0/U0/i___205_carry__1_i_6_n_0
    SLICE_X29Y195        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.369 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1/O[4]
                         net (fo=6, routed)           0.730     7.099    Design_2_i/block_interleaver_0/U0/_inferred__9/i___205_carry__1_n_11
    SLICE_X32Y200        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.198 r  Design_2_i/block_interleaver_0/U0/i___328_carry_i_5/O
                         net (fo=1, routed)           0.009     7.207    Design_2_i/block_interleaver_0/U0/i___328_carry_i_5_n_0
    SLICE_X32Y200        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.361 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry/CO[7]
                         net (fo=1, routed)           0.026     7.387    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry_n_0
    SLICE_X32Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.503 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0/O[7]
                         net (fo=3, routed)           0.249     7.752    Design_2_i/block_interleaver_0/U0/_inferred__9/i___328_carry__0_n_8
    SLICE_X31Y202        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.902 r  Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8/O
                         net (fo=1, routed)           0.526     8.428    Design_2_i/block_interleaver_0/U0/i___416_carry__1_i_8_n_0
    SLICE_X30Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133     8.561 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__1_n_0
    SLICE_X30Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     8.679 r  Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2/CO[6]
                         net (fo=1, routed)           0.193     8.872    Design_2_i/block_interleaver_0/U0/_inferred__9/i___416_carry__2_n_1
    SLICE_X31Y203        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.911 r  Design_2_i/block_interleaver_0/U0/row_size[28]_i_2/O
                         net (fo=58, routed)          0.335     9.246    Design_2_i/block_interleaver_0/U0/row_size[28]_i_2_n_0
    SLICE_X27Y202        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.369 r  Design_2_i/block_interleaver_0/U0/row_size[8]_i_3/O
                         net (fo=1, routed)           0.243     9.612    Design_2_i/block_interleaver_0/U0/row_size[8]_i_3_n_0
    SLICE_X28Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.110     9.722 r  Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.350    10.072    Design_2_i/block_interleaver_0/U0/row_size_reg[8]_i_2_n_15
    SLICE_X28Y201        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    10.197 r  Design_2_i/block_interleaver_0/U0/row_size[1]_i_1/O
                         net (fo=1, routed)           0.059    10.256    Design_2_i/block_interleaver_0/U0/row_size[1]_i_1_n_0
    SLICE_X28Y201        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y270        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][12]/C
    SLICE_X38Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][12]/Q
                         net (fo=2, routed)           0.034     0.073    Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][12]
    SLICE_X38Y270        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[1][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y271        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][13]/C
    SLICE_X38Y271        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][13]/Q
                         net (fo=2, routed)           0.034     0.073    Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][13]
    SLICE_X38Y271        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y270        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][8]/C
    SLICE_X36Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][8]/Q
                         net (fo=2, routed)           0.034     0.073    Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[2][8]
    SLICE_X36Y270        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[13][29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[12][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y261        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[13][29]/C
    SLICE_X38Y261        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[13][29]/Q
                         net (fo=1, routed)           0.035     0.074    Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[13][29]
    SLICE_X38Y261        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[12][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y260        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][13]/C
    SLICE_X40Y260        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][13]/Q
                         net (fo=2, routed)           0.035     0.074    Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][13]
    SLICE_X40Y260        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y263        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][25]/C
    SLICE_X40Y263        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][25]/Q
                         net (fo=1, routed)           0.035     0.074    Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][25]
    SLICE_X40Y263        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y264        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][28]/C
    SLICE_X40Y264        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][28]/Q
                         net (fo=1, routed)           0.035     0.074    Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][28]
    SLICE_X40Y264        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][2]/C
    SLICE_X40Y256        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][2]/Q
                         net (fo=2, routed)           0.035     0.074    Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][2]
    SLICE_X40Y256        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y259        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][4]/C
    SLICE_X40Y259        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][4]/Q
                         net (fo=2, routed)           0.035     0.074    Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][4]
    SLICE_X40Y259        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y260        FDCE                         0.000     0.000 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][9]/C
    SLICE_X38Y260        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][9]/Q
                         net (fo=2, routed)           0.035     0.074    Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[5][9]
    SLICE_X38Y260        FDCE                                         r  Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[4][9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay          1500 Endpoints
Min Delay          1500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/reminder_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.964ns  (logic 0.555ns (14.001%)  route 3.409ns (85.999%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.516     5.491    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     5.658 r  Design_2_i/block_interleaver_0/U0/reminder[3]_i_1/O
                         net (fo=34, routed)          0.914     6.572    Design_2_i/block_interleaver_0/U0/reminder[3]_i_1_n_0
    SLICE_X27Y206        FDRE                                         r  Design_2_i/block_interleaver_0/U0/reminder_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/reminder_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.964ns  (logic 0.555ns (14.001%)  route 3.409ns (85.999%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.516     5.491    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     5.658 r  Design_2_i/block_interleaver_0/U0/reminder[3]_i_1/O
                         net (fo=34, routed)          0.914     6.572    Design_2_i/block_interleaver_0/U0/reminder[3]_i_1_n_0
    SLICE_X27Y206        FDRE                                         r  Design_2_i/block_interleaver_0/U0/reminder_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/write_addr_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.837ns  (logic 0.551ns (14.360%)  route 3.286ns (85.640%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.559     5.534    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     5.697 r  Design_2_i/block_interleaver_0/U0/write_addr[31]_i_1/O
                         net (fo=32, routed)          0.748     6.445    Design_2_i/block_interleaver_0/U0/write_addr__0
    SLICE_X30Y191        FDCE                                         r  Design_2_i/block_interleaver_0/U0/write_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/write_addr_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.837ns  (logic 0.551ns (14.360%)  route 3.286ns (85.640%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.559     5.534    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     5.697 r  Design_2_i/block_interleaver_0/U0/write_addr[31]_i_1/O
                         net (fo=32, routed)          0.748     6.445    Design_2_i/block_interleaver_0/U0/write_addr__0
    SLICE_X30Y191        FDCE                                         r  Design_2_i/block_interleaver_0/U0/write_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/write_addr_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.837ns  (logic 0.551ns (14.360%)  route 3.286ns (85.640%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.559     5.534    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     5.697 r  Design_2_i/block_interleaver_0/U0/write_addr[31]_i_1/O
                         net (fo=32, routed)          0.748     6.445    Design_2_i/block_interleaver_0/U0/write_addr__0
    SLICE_X30Y191        FDCE                                         r  Design_2_i/block_interleaver_0/U0/write_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/write_addr_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.837ns  (logic 0.551ns (14.360%)  route 3.286ns (85.640%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.559     5.534    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     5.697 r  Design_2_i/block_interleaver_0/U0/write_addr[31]_i_1/O
                         net (fo=32, routed)          0.748     6.445    Design_2_i/block_interleaver_0/U0/write_addr__0
    SLICE_X30Y191        FDCE                                         r  Design_2_i/block_interleaver_0/U0/write_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/row_size_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.823ns  (logic 0.555ns (14.517%)  route 3.268ns (85.483%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.516     5.491    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     5.658 r  Design_2_i/block_interleaver_0/U0/reminder[3]_i_1/O
                         net (fo=34, routed)          0.773     6.431    Design_2_i/block_interleaver_0/U0/reminder[3]_i_1_n_0
    SLICE_X31Y202        FDRE                                         r  Design_2_i/block_interleaver_0/U0/row_size_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/write_addr_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.816ns  (logic 0.551ns (14.439%)  route 3.265ns (85.561%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.559     5.534    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     5.697 r  Design_2_i/block_interleaver_0/U0/write_addr[31]_i_1/O
                         net (fo=32, routed)          0.727     6.424    Design_2_i/block_interleaver_0/U0/write_addr__0
    SLICE_X29Y191        FDCE                                         r  Design_2_i/block_interleaver_0/U0/write_addr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/write_addr_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 0.551ns (14.447%)  route 3.263ns (85.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.559     5.534    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     5.697 r  Design_2_i/block_interleaver_0/U0/write_addr[31]_i_1/O
                         net (fo=32, routed)          0.725     6.422    Design_2_i/block_interleaver_0/U0/write_addr__0
    SLICE_X29Y191        FDCE                                         r  Design_2_i/block_interleaver_0/U0/write_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/block_interleaver_0/U0/write_addr_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.809ns  (logic 0.551ns (14.466%)  route 3.258ns (85.534%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.345ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.608     2.608    Design_2_i/CU_top_0/U0/clk
    SLICE_X38Y156        FDCE                                         r  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.689 f  Design_2_i/CU_top_0/U0/encoder_code_rate_reg[1]/Q
                         net (fo=170, routed)         1.795     4.484    Design_2_i/LDPC_encoder_0/U0/sel_code_rate[1]
    SLICE_X15Y199        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.641 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5/O
                         net (fo=2, routed)           0.184     4.825    Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0_i_5_n_0
    SLICE_X16Y198        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.975 r  Design_2_i/LDPC_encoder_0/U0/data_out_valid_INST_0/O
                         net (fo=7, routed)           0.559     5.534    Design_2_i/block_interleaver_0/U0/write_en
    SLICE_X28Y200        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     5.697 r  Design_2_i/block_interleaver_0/U0/write_addr[31]_i_1/O
                         net (fo=32, routed)          0.720     6.417    Design_2_i/block_interleaver_0/U0/write_addr__0
    SLICE_X29Y191        FDCE                                         r  Design_2_i/block_interleaver_0/U0/write_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_din_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.368ns (routing 0.733ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.368     1.368    Design_2_i/CU_top_0/U0/clk
    SLICE_X36Y151        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y151        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.407 r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[2]/Q
                         net (fo=1, routed)           0.051     1.458    Design_2_i/Scrambler_32bits_0/U0/data_in[3]
    SLICE_X36Y153        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     1.478 r  Design_2_i/Scrambler_32bits_0/U0/data_out[3]_i_1/O
                         net (fo=1, routed)           0.006     1.484    Design_2_i/Scrambler_32bits_0/U0/data_out[3]_i_1_n_0
    SLICE_X36Y153        FDCE                                         r  Design_2_i/Scrambler_32bits_0/U0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_seed_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.119ns  (logic 0.061ns (51.260%)  route 0.058ns (48.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.368ns (routing 0.733ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.368     1.368    Design_2_i/CU_top_0/U0/clk
    SLICE_X37Y153        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.405 r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[19]/Q
                         net (fo=1, routed)           0.049     1.454    Design_2_i/Scrambler_32bits_0/U0/seed[18]
    SLICE_X37Y154        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.024     1.478 r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed[18]_i_1/O
                         net (fo=1, routed)           0.009     1.487    Design_2_i/Scrambler_32bits_0/U0/p_1_in[18]
    SLICE_X37Y154        FDPE                                         r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_din_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/data_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.063ns (51.639%)  route 0.059ns (48.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.370ns (routing 0.733ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.370     1.370    Design_2_i/CU_top_0/U0/clk
    SLICE_X37Y155        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y155        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.409 r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[18]/Q
                         net (fo=1, routed)           0.050     1.459    Design_2_i/Scrambler_32bits_0/U0/data_in[19]
    SLICE_X37Y154        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     1.483 r  Design_2_i/Scrambler_32bits_0/U0/data_out[19]_i_1/O
                         net (fo=1, routed)           0.009     1.492    Design_2_i/Scrambler_32bits_0/U0/data_out[19]_i_1_n_0
    SLICE_X37Y154        FDCE                                         r  Design_2_i/Scrambler_32bits_0/U0/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_seed_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.058ns (48.333%)  route 0.062ns (51.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.733ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.375     1.375    Design_2_i/CU_top_0/U0/clk
    SLICE_X35Y152        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y152        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.412 r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[29]/Q
                         net (fo=1, routed)           0.056     1.468    Design_2_i/Scrambler_32bits_0/U0/seed[28]
    SLICE_X35Y154        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     1.489 r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed[28]_i_1/O
                         net (fo=1, routed)           0.006     1.495    Design_2_i/Scrambler_32bits_0/U0/p_1_in[28]
    SLICE_X35Y154        FDPE                                         r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_din_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/data_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.369ns (routing 0.733ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.369     1.369    Design_2_i/CU_top_0/U0/clk
    SLICE_X37Y153        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.408 r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[13]/Q
                         net (fo=1, routed)           0.051     1.459    Design_2_i/Scrambler_32bits_0/U0/data_in[14]
    SLICE_X36Y153        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.481 r  Design_2_i/Scrambler_32bits_0/U0/data_out[14]_i_1/O
                         net (fo=1, routed)           0.016     1.497    Design_2_i/Scrambler_32bits_0/U0/data_out[14]_i_1_n_0
    SLICE_X36Y153        FDCE                                         r  Design_2_i/Scrambler_32bits_0/U0/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_din_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/data_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.126ns  (logic 0.072ns (57.143%)  route 0.054ns (42.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.733ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.374     1.374    Design_2_i/CU_top_0/U0/clk
    SLICE_X36Y154        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y154        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.413 r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[14]/Q
                         net (fo=1, routed)           0.048     1.461    Design_2_i/Scrambler_32bits_0/U0/data_in[15]
    SLICE_X36Y153        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.494 r  Design_2_i/Scrambler_32bits_0/U0/data_out[15]_i_1/O
                         net (fo=1, routed)           0.006     1.500    Design_2_i/Scrambler_32bits_0/U0/data_out[15]_i_1_n_0
    SLICE_X36Y153        FDCE                                         r  Design_2_i/Scrambler_32bits_0/U0/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_seed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.124ns  (logic 0.071ns (57.258%)  route 0.053ns (42.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.733ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.376     1.376    Design_2_i/CU_top_0/U0/clk
    SLICE_X36Y152        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y152        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.415 r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[3]/Q
                         net (fo=1, routed)           0.047     1.462    Design_2_i/Scrambler_32bits_0/U0/seed[2]
    SLICE_X36Y153        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032     1.494 r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed[2]_i_1/O
                         net (fo=1, routed)           0.006     1.500    Design_2_i/Scrambler_32bits_0/U0/p_1_in[2]
    SLICE_X36Y153        FDPE                                         r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_seed_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.134ns  (logic 0.072ns (53.731%)  route 0.062ns (46.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.733ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.375     1.375    Design_2_i/CU_top_0/U0/clk
    SLICE_X35Y153        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.412 r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[25]/Q
                         net (fo=1, routed)           0.054     1.466    Design_2_i/Scrambler_32bits_0/U0/seed[24]
    SLICE_X35Y155        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.035     1.501 r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed[24]_i_1/O
                         net (fo=1, routed)           0.008     1.509    Design_2_i/Scrambler_32bits_0/U0/p_1_in[24]
    SLICE_X35Y155        FDPE                                         r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_din_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/data_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.075ns (56.391%)  route 0.058ns (43.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.733ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.376     1.376    Design_2_i/CU_top_0/U0/clk
    SLICE_X35Y153        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.415 r  Design_2_i/CU_top_0/U0/scrambler_din_data_reg[12]/Q
                         net (fo=1, routed)           0.050     1.465    Design_2_i/Scrambler_32bits_0/U0/data_in[13]
    SLICE_X35Y152        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     1.501 r  Design_2_i/Scrambler_32bits_0/U0/data_out[13]_i_1/O
                         net (fo=1, routed)           0.008     1.509    Design_2_i/Scrambler_32bits_0/U0/data_out[13]_i_1_n_0
    SLICE_X35Y152        FDCE                                         r  Design_2_i/Scrambler_32bits_0/U0/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Design_2_i/CU_top_0/U0/scrambler_seed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.074ns (50.685%)  route 0.072ns (49.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.367ns (routing 0.733ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.367     1.367    Design_2_i/CU_top_0/U0/clk
    SLICE_X37Y151        FDCE                                         r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.406 r  Design_2_i/CU_top_0/U0/scrambler_seed_reg[11]/Q
                         net (fo=1, routed)           0.051     1.457    Design_2_i/Scrambler_32bits_0/U0/seed[10]
    SLICE_X37Y152        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.492 r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed[10]_i_1/O
                         net (fo=1, routed)           0.021     1.513    Design_2_i/Scrambler_32bits_0/U0/p_1_in[10]
    SLICE_X37Y152        FDPE                                         r  Design_2_i/Scrambler_32bits_0/U0/tmp_seed_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           545 Endpoints
Min Delay           545 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_modulation_0[0]
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 1.064ns (15.938%)  route 5.612ns (84.062%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.307ns (routing 1.222ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW15                                              0.000     0.000 f  tx_modulation_0[0] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_0_IBUF[0]_inst/I
    AW15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.539     0.539 f  tx_modulation_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    tx_modulation_0_IBUF[0]_inst/OUT
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.539 f  tx_modulation_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          4.459     4.998    Design_2_i/CU_top_0/U0/tx_modulation[0]
    SLICE_X23Y197        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.097 f  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_19/O
                         net (fo=11, routed)          0.318     5.415    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_19_n_0
    SLICE_X26Y199        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     5.511 r  Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_23/O
                         net (fo=2, routed)           0.290     5.801    Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_23_n_0
    SLICE_X26Y195        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.950 r  Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_8/O
                         net (fo=1, routed)           0.237     6.187    Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_8_n_0
    SLICE_X25Y197        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     6.222 r  Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_2/O
                         net (fo=1, routed)           0.259     6.481    Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_2_n_0
    SLICE_X25Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.627 r  Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_1/O
                         net (fo=1, routed)           0.049     6.676    Design_2_i/CU_top_0/U0/mapper_din_data[0]_i_1_n_0
    SLICE_X25Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.307     2.307    Design_2_i/CU_top_0/U0/clk
    SLICE_X25Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[0]/C

Slack:                    inf
  Source:                 tx_modulation_0[0]
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.489ns  (logic 0.884ns (13.623%)  route 5.605ns (86.377%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.292ns (routing 1.222ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW15                                              0.000     0.000 r  tx_modulation_0[0] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_0_IBUF[0]_inst/I
    AW15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.539     0.539 r  tx_modulation_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    tx_modulation_0_IBUF[0]_inst/OUT
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.539 r  tx_modulation_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          4.459     4.998    Design_2_i/CU_top_0/U0/tx_modulation[0]
    SLICE_X23Y197        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.097 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_19/O
                         net (fo=11, routed)          0.360     5.457    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_19_n_0
    SLICE_X26Y200        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     5.506 r  Design_2_i/CU_top_0/U0/temp_i_5/O
                         net (fo=1, routed)           0.346     5.852    Design_2_i/CU_top_0/U0/temp_i_5_n_0
    SLICE_X33Y200        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.903 r  Design_2_i/CU_top_0/U0/temp_i_2/O
                         net (fo=1, routed)           0.391     6.294    Design_2_i/CU_top_0/U0/temp_i_2_n_0
    SLICE_X26Y200        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.440 r  Design_2_i/CU_top_0/U0/temp_i_1/O
                         net (fo=1, routed)           0.049     6.489    Design_2_i/CU_top_0/U0/temp_i_1_n_0
    SLICE_X26Y200        FDRE                                         r  Design_2_i/CU_top_0/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.292     2.292    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y200        FDRE                                         r  Design_2_i/CU_top_0/U0/temp_reg/C

Slack:                    inf
  Source:                 tx_modulation_0[2]
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.230ns  (logic 0.899ns (14.433%)  route 5.331ns (85.567%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.304ns (routing 1.222ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 r  tx_modulation_0[2] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_0_IBUF[2]_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 r  tx_modulation_0_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    tx_modulation_0_IBUF[2]_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 r  tx_modulation_0_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          4.283     4.824    Design_2_i/CU_top_0/U0/tx_modulation[2]
    SLICE_X25Y201        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     4.889 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_17/O
                         net (fo=3, routed)           0.296     5.185    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_17_n_0
    SLICE_X27Y201        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.283 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7/O
                         net (fo=5, routed)           0.446     5.729    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7_n_0
    SLICE_X26Y197        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     5.825 r  Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_6/O
                         net (fo=1, routed)           0.234     6.059    Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_6_n_0
    SLICE_X24Y198        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     6.158 r  Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_1/O
                         net (fo=1, routed)           0.072     6.230    Design_2_i/CU_top_0/U0/mapper_din_data[2]_i_1_n_0
    SLICE_X24Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.304     2.304    Design_2_i/CU_top_0/U0/clk
    SLICE_X24Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[2]/C

Slack:                    inf
  Source:                 tx_modulation_0[2]
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.161ns  (logic 1.077ns (17.483%)  route 5.084ns (82.517%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.296ns (routing 1.222ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  tx_modulation_0[2] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_0_IBUF[2]_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  tx_modulation_0_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    tx_modulation_0_IBUF[2]_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  tx_modulation_0_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          4.216     4.757    Design_2_i/CU_top_0/U0/tx_modulation[2]
    SLICE_X26Y199        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.855 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_24/O
                         net (fo=6, routed)           0.239     5.094    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_24_n_0
    SLICE_X24Y199        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.194 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_23/O
                         net (fo=6, routed)           0.349     5.543    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_23_n_0
    SLICE_X26Y200        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.692 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_14/O
                         net (fo=1, routed)           0.142     5.834    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_14_n_0
    SLICE_X26Y196        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.924 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_4/O
                         net (fo=1, routed)           0.089     6.013    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_4_n_0
    SLICE_X26Y196        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.112 r  Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_1/O
                         net (fo=1, routed)           0.049     6.161    Design_2_i/CU_top_0/U0/mapper_din_data[1]_i_1_n_0
    SLICE_X26Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.296     2.296    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[1]/C

Slack:                    inf
  Source:                 tx_modulation_0[2]
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.976ns (16.079%)  route 5.095ns (83.921%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.294ns (routing 1.222ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 r  tx_modulation_0[2] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_0_IBUF[2]_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 r  tx_modulation_0_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    tx_modulation_0_IBUF[2]_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 r  tx_modulation_0_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          4.283     4.824    Design_2_i/CU_top_0/U0/tx_modulation[2]
    SLICE_X25Y201        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     4.889 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_17/O
                         net (fo=3, routed)           0.296     5.185    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_17_n_0
    SLICE_X27Y201        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.283 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7/O
                         net (fo=5, routed)           0.413     5.696    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7_n_0
    SLICE_X26Y198        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.845 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_2/O
                         net (fo=1, routed)           0.053     5.898    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_2_n_0
    SLICE_X26Y198        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     6.021 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_1/O
                         net (fo=1, routed)           0.050     6.071    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_1_n_0
    SLICE_X26Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.294     2.294    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[4]/C

Slack:                    inf
  Source:                 tx_modulation_0[2]
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/mapper_din_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 0.924ns (15.415%)  route 5.071ns (84.585%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.301ns (routing 1.222ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 r  tx_modulation_0[2] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_0_IBUF[2]_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 r  tx_modulation_0_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    tx_modulation_0_IBUF[2]_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 r  tx_modulation_0_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          4.283     4.824    Design_2_i/CU_top_0/U0/tx_modulation[2]
    SLICE_X25Y201        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     4.889 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_17/O
                         net (fo=3, routed)           0.296     5.185    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_17_n_0
    SLICE_X27Y201        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.283 r  Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7/O
                         net (fo=5, routed)           0.240     5.523    Design_2_i/CU_top_0/U0/mapper_din_data[4]_i_7_n_0
    SLICE_X27Y196        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     5.621 r  Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_6/O
                         net (fo=1, routed)           0.180     5.801    Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_6_n_0
    SLICE_X27Y196        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.923 r  Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_1/O
                         net (fo=1, routed)           0.072     5.995    Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_1_n_0
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.301     2.301    Design_2_i/CU_top_0/U0/clk
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/mapper_din_data_reg[3]/C

Slack:                    inf
  Source:                 tx_modulation_0[2]
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/interleaver_din_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.911ns  (logic 0.798ns (13.503%)  route 5.113ns (86.497%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.287ns (routing 1.222ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 r  tx_modulation_0[2] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_0_IBUF[2]_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 r  tx_modulation_0_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    tx_modulation_0_IBUF[2]_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 r  tx_modulation_0_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          4.283     4.824    Design_2_i/CU_top_0/U0/tx_modulation[2]
    SLICE_X25Y201        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.875 r  Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_9/O
                         net (fo=9, routed)           0.404     5.279    Design_2_i/CU_top_0/U0/mapper_din_data[3]_i_9_n_0
    SLICE_X25Y200        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.315 r  Design_2_i/CU_top_0/U0/interleaver_din_ready_i_7/O
                         net (fo=1, routed)           0.231     5.546    Design_2_i/CU_top_0/U0/interleaver_din_ready_i_7_n_0
    SLICE_X27Y202        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.585 r  Design_2_i/CU_top_0/U0/interleaver_din_ready_i_5/O
                         net (fo=1, routed)           0.093     5.678    Design_2_i/CU_top_0/U0/interleaver_din_ready_i_5_n_0
    SLICE_X26Y202        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.713 r  Design_2_i/CU_top_0/U0/interleaver_din_ready_i_3/O
                         net (fo=1, routed)           0.087     5.800    Design_2_i/CU_top_0/U0/interleaver_din_ready_i_3_n_0
    SLICE_X26Y202        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     5.896 r  Design_2_i/CU_top_0/U0/interleaver_din_ready_i_2/O
                         net (fo=1, routed)           0.015     5.911    Design_2_i/CU_top_0/U0/interleaver_din_ready_i_2_n_0
    SLICE_X26Y202        FDCE                                         r  Design_2_i/CU_top_0/U0/interleaver_din_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.287     2.287    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y202        FDCE                                         r  Design_2_i/CU_top_0/U0/interleaver_din_ready_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/pilot_symbols_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 0.581ns (9.977%)  route 5.238ns (90.023%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.281ns (routing 1.222ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP15                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AP15                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.531     0.531 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.531    reset_IBUF_inst/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.531 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1707, routed)        4.390     4.921    Design_2_i/CU_top_0/U0/reset
    SLICE_X33Y222        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     4.971 r  Design_2_i/CU_top_0/U0/pilot_symbols[31]_i_1/O
                         net (fo=32, routed)          0.848     5.819    Design_2_i/CU_top_0/U0/pilot_symbols[31]_i_1_n_0
    SLICE_X33Y223        FDRE                                         r  Design_2_i/CU_top_0/U0/pilot_symbols_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.281     2.281    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y223        FDRE                                         r  Design_2_i/CU_top_0/U0/pilot_symbols_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/pilot_symbols_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 0.581ns (9.977%)  route 5.238ns (90.023%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.281ns (routing 1.222ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP15                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AP15                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.531     0.531 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.531    reset_IBUF_inst/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.531 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1707, routed)        4.390     4.921    Design_2_i/CU_top_0/U0/reset
    SLICE_X33Y222        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     4.971 r  Design_2_i/CU_top_0/U0/pilot_symbols[31]_i_1/O
                         net (fo=32, routed)          0.848     5.819    Design_2_i/CU_top_0/U0/pilot_symbols[31]_i_1_n_0
    SLICE_X33Y223        FDRE                                         r  Design_2_i/CU_top_0/U0/pilot_symbols_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.281     2.281    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y223        FDRE                                         r  Design_2_i/CU_top_0/U0/pilot_symbols_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Design_2_i/CU_top_0/U0/pilot_symbols_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 0.581ns (9.977%)  route 5.238ns (90.023%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.281ns (routing 1.222ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP15                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AP15                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.531     0.531 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.531    reset_IBUF_inst/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.531 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1707, routed)        4.390     4.921    Design_2_i/CU_top_0/U0/reset
    SLICE_X33Y222        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     4.971 r  Design_2_i/CU_top_0/U0/pilot_symbols[31]_i_1/O
                         net (fo=32, routed)          0.848     5.819    Design_2_i/CU_top_0/U0/pilot_symbols[31]_i_1_n_0
    SLICE_X33Y223        FDRE                                         r  Design_2_i/CU_top_0/U0/pilot_symbols_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        2.281     2.281    Design_2_i/CU_top_0/U0/clk
    SLICE_X33Y223        FDRE                                         r  Design_2_i/CU_top_0/U0/pilot_symbols_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.812ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y199        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[8]/C
    SLICE_X28Y199        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  Design_2_i/block_interleaver_0/U0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.065     0.103    Design_2_i/CU_top_0/U0/interleaver_dout_data[8]
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.571     1.571    Design_2_i/CU_top_0/U0/clk
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[8]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.812ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y199        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[13]/C
    SLICE_X28Y199        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  Design_2_i/block_interleaver_0/U0/data_out_reg[13]/Q
                         net (fo=1, routed)           0.066     0.105    Design_2_i/CU_top_0/U0/interleaver_dout_data[13]
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.571     1.571    Design_2_i/CU_top_0/U0/clk
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[13]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.037ns (32.174%)  route 0.078ns (67.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.812ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[5]/C
    SLICE_X27Y197        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  Design_2_i/block_interleaver_0/U0/data_out_reg[5]/Q
                         net (fo=1, routed)           0.078     0.115    Design_2_i/CU_top_0/U0/interleaver_dout_data[5]
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.577     1.577    Design_2_i/CU_top_0/U0/clk
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[5]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.812ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y199        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[10]/C
    SLICE_X28Y199        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  Design_2_i/block_interleaver_0/U0/data_out_reg[10]/Q
                         net (fo=1, routed)           0.076     0.115    Design_2_i/CU_top_0/U0/interleaver_dout_data[10]
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.571     1.571    Design_2_i/CU_top_0/U0/clk
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[10]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.812ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y199        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[7]/C
    SLICE_X28Y199        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  Design_2_i/block_interleaver_0/U0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.078     0.116    Design_2_i/CU_top_0/U0/interleaver_dout_data[7]
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.571     1.571    Design_2_i/CU_top_0/U0/clk
    SLICE_X28Y198        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[7]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.037ns (29.600%)  route 0.088ns (70.400%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.812ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[19]/C
    SLICE_X27Y198        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  Design_2_i/block_interleaver_0/U0/data_out_reg[19]/Q
                         net (fo=1, routed)           0.088     0.125    Design_2_i/CU_top_0/U0/interleaver_dout_data[19]
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.577     1.577    Design_2_i/CU_top_0/U0/clk
    SLICE_X27Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[19]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.812ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[3]/C
    SLICE_X27Y197        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  Design_2_i/block_interleaver_0/U0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.087     0.126    Design_2_i/CU_top_0/U0/interleaver_dout_data[3]
    SLICE_X26Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.575     1.575    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[3]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.038ns (29.921%)  route 0.089ns (70.079%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.812ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[4]/C
    SLICE_X27Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  Design_2_i/block_interleaver_0/U0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.089     0.127    Design_2_i/CU_top_0/U0/interleaver_dout_data[4]
    SLICE_X26Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.575     1.575    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y197        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[4]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.038ns (29.687%)  route 0.090ns (70.312%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.578ns (routing 0.812ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y199        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[11]/C
    SLICE_X28Y199        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  Design_2_i/block_interleaver_0/U0/data_out_reg[11]/Q
                         net (fo=1, routed)           0.090     0.128    Design_2_i/CU_top_0/U0/interleaver_dout_data[11]
    SLICE_X28Y200        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.578     1.578    Design_2_i/CU_top_0/U0/clk
    SLICE_X28Y200        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[11]/C

Slack:                    inf
  Source:                 Design_2_i/block_interleaver_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Design_2_i/CU_top_0/U0/splitter_data_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.038ns (29.687%)  route 0.090ns (70.312%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.812ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDCE                         0.000     0.000 r  Design_2_i/block_interleaver_0/U0/data_out_reg[1]/C
    SLICE_X27Y197        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  Design_2_i/block_interleaver_0/U0/data_out_reg[1]/Q
                         net (fo=1, routed)           0.090     0.128    Design_2_i/CU_top_0/U0/interleaver_dout_data[1]
    SLICE_X26Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=5535, routed)        1.575     1.575    Design_2_i/CU_top_0/U0/clk
    SLICE_X26Y196        FDCE                                         r  Design_2_i/CU_top_0/U0/splitter_data_in_reg[1]/C





