# vsim -voptargs="+acc" work.tb -l ./vsim.txt -wlf ./vsim.wlf 
# Start time: 18:40:21 on Mar 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# Loading work.dual_port_RAM(fast)
# ** Warning: (vsim-3015) ./design/design.v(136): [PCDPC] - Port size (4) does not match connection size (3) for port 'waddr'. The port definition is at: ./design/design.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/dual_port_RAM File: ./design/design.v
# ** Warning: (vsim-3015) ./design/design.v(136): [PCDPC] - Port size (4) does not match connection size (3) for port 'raddr'. The port definition is at: ./design/design.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/dual_port_RAM File: ./design/design.v
# This is testbench: expected result is wfull=32'H00000001, rempty=32'H00000000, rdata=8'H01, but the actual result is wfull=32'H1, rempty=32'H0, rdata=8'Hxx; please fix the error
# ** Note: $finish    : ./design/tb.v(74)
#    Time: 560 ns  Iteration: 0  Instance: /tb
# End time: 18:40:22 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
