/******************************************************************************
 *
 * Name:	auto_ciu_reg_define.h
 * Project:	KING FISHER CIU Registers
 * Version:	$Revision: 1.4 $
 * Date:	$Date: 2014-04-22 16:24:01-07 $
 * Purpose:	Defines and Macros for the KING FISHER CIU Registers
 *
 ******************************************************************************/

/******************************************************************************
 *
 *	(C)Copyright 2005 - 2014 Marvell.
 *
 *	This program is free software; you can redistribute it and/or modify
 *	it under the terms of the GNU General Public License as published by
 *	the Free Software Foundation; either version 2 of the License, or
 *	(at your option) any later version.
 *	The information in this file is provided "AS IS" without warranty.
 *
 ******************************************************************************/

/******************************************************************************
 *
 * This file was automatically generated by reg.pl (Rev. 1.37) using
 *	regs_ciu.csv (Rev. 1.49)
 *	
 *
 ******************************************************************************/

/******************************************************************************
 *
 * History:
 * $Log: top_cardiac0#boot_CPU2_A1#sim#test#src#auto_ciu_reg_define.h,v $
 * Revision 1.4  2014-04-22 16:24:01-07  hrainnie
 * ...No comments entered during checkin...
 *
 *
 ********* PLEASE INSERT THE CVS HISTORY OF THE PREVIOUS VERSION HERE. *********
 *******************************************************************************/

#ifndef	__INC_SKY3HW_H
#define	__INC_SKY3HW_H


#define BIT_0 (1 << 0)
#define BIT_1 (1 << 1)
#define BIT_2 (1 << 2)
#define BIT_3 (1 << 3)
#define BIT_4 (1 << 4)
#define BIT_5 (1 << 5)
#define BIT_6 (1 << 6)
#define BIT_7 (1 << 7)
#define BIT_8 (1 << 8)
#define BIT_9 (1 << 9)
#define BIT_10 (1 << 10)
#define BIT_11 (1 << 11)
#define BIT_12 (1 << 12)
#define BIT_13 (1 << 13)
#define BIT_14 (1 << 14)
#define BIT_15 (1 << 15)
#define BIT_16 (1 << 16)
#define BIT_17 (1 << 17)
#define BIT_18 (1 << 18)
#define BIT_19 (1 << 19)
#define BIT_20 (1 << 20)
#define BIT_21 (1 << 21)
#define BIT_22 (1 << 22)
#define BIT_23 (1 << 23)
#define BIT_24 (1 << 24)
#define BIT_25 (1 << 25)
#define BIT_26 (1 << 26)
#define BIT_27 (1 << 27)
#define BIT_28 (1 << 28)
#define BIT_29 (1 << 29)
#define BIT_30 (1 << 30)
#define BIT_31 (1 << 31)

#define SHIFT0(Val)  (Val)
#define SHIFT1(Val)  ((Val) << 1)
#define SHIFT2(Val)  ((Val) << 2)
#define SHIFT3(Val)  ((Val) << 3)
#define SHIFT4(Val)  ((Val) << 4)
#define SHIFT5(Val)  ((Val) << 5)
#define SHIFT6(Val)  ((Val) << 6)
#define SHIFT7(Val)  ((Val) << 7)
#define SHIFT8(Val)  ((Val) << 8)
#define SHIFT9(Val)  ((Val) << 9)
#define SHIFT10(Val) ((Val) << 10)
#define SHIFT11(Val) ((Val) << 11)
#define SHIFT12(Val) ((Val) << 12)
#define SHIFT13(Val) ((Val) << 13)
#define SHIFT14(Val) ((Val) << 14)
#define SHIFT15(Val) ((Val) << 15)
#define SHIFT16(Val) ((Val) << 16)
#define SHIFT17(Val) ((Val) << 17)
#define SHIFT18(Val) ((Val) << 18)
#define SHIFT19(Val) ((Val) << 19)
#define SHIFT20(Val) ((Val) << 20)
#define SHIFT21(Val) ((Val) << 21)
#define SHIFT22(Val) ((Val) << 22)
#define SHIFT23(Val) ((Val) << 23)
#define SHIFT24(Val) ((Val) << 24)
#define SHIFT25(Val) ((Val) << 25)
#define SHIFT26(Val) ((Val) << 26)
#define SHIFT27(Val) ((Val) << 27)
#define SHIFT28(Val) ((Val) << 28)
#define SHIFT29(Val) ((Val) << 29)
#define SHIFT30(Val) ((Val) << 30)
#define SHIFT31(Val) ((Val) << 31)


/*
 *
 *	THE BASE ADDRESSES
 *
 */

/*
 *
 *	THE REGISTER DEFINES
 *
 */
#define	CIU_STRAP_RDBK					  0x80002000 + 0x000	/* 32 bit	Strap Readback */
#define	CIU_STRAP_SW					  0x80002000 + 0x004	/* 32 bit	Software Strap
												 *			Override
												 */
#define	CIU_STRAP_ECO_CTRL				  0x80002000 + 0x07C	/* 32 bit	Strap ECO */
#define	CIU_CHIP_INFO					  0x80002000 + 0x080	/* 32 bit	Chip Information */
#define	CIU_CHIP_REV					  0x80002000 + 0x084	/* 32 bit	CIU Revision */
#define	CIU_CHIP_ECO_CTRL				  0x80002000 + 0x0FC	/* 32 bit	Chip ECO Control */
#define	CIU_CLK_ENABLE					  0x80002000 + 0x100	/* 32 bit	Clock Enable  */
#define	CIU_CLK_ENABLE2					  0x80002000 + 0x104	/* 32 bit	Clock enable2 */
#define	CIU_CLK_ENABLE3					  0x80002000 + 0x108	/* 32 bit	Clock Enable 3 */
#define	CIU_CLK_ENABLE4					  0x80002000 + 0x10C	/* 32 bit	Clock Enable 4 */
#define	CIU_CLK_ENABLE5					  0x80002000 + 0x110	/* 32 bit	Clock Enable 5 */
#define	CIU_CLK_CPU1CLK_CTRL			  0x80002000 + 0x114	/* 32 bit	CPU1_AHB1 Clock
												 *			Control
												 */
#define	CIU_CLK_SYSCLK_CTRL				  0x80002000 + 0x118	/* 32 bit	SYS Clock Control */
#define	CIU_CLK_AEUCLK_CTRL				  0x80002000 + 0x11C	/* 32 bit	AEU Clock Control */
#define	CIU_CLK_CPU2CLK_CTRL			  0x80002000 + 0x120	/* 32 bit	CPU2_AHB2 Clock
												 *			Control
												 */
#define	CIU_CLK_UARTCLK_CTRL			  0x80002000 + 0x124	/* 32 bit	UART Clock Control */
#define	CIU_CLK_LBU2_RTU2_CTRL			  0x80002000 + 0x128	/* 32 bit	LBU2 RTU2 Clock
												 *			Control
												 */
#define	CIU_CLK_RTU_NCO_CTRL			  0x80002000 + 0x12C	/* 32 bit	RTU NCO Clock
												 *			Control
												 */
#define	CIU_CLK_LBU1_RTU1_CTRL			  0x80002000 + 0x130	/* 32 bit	LBU1 RTU1 Clock
												 *			Control
												 */
#define	CIU_CLK_SOCCLK_CTRL				  0x80002000 + 0x134	/* 32 bit	SOC Clock Control */
#define	CIU_CLK_SLEEPCLK_CTRL			  0x80002000 + 0x138	/* 32 bit	Sleep Clock Control */
#define	CIU_CLK_CP15_DIS1				  0x80002000 + 0x13C	/* 32 bit	Clock Auto Shut-off
												 *			Enable1
												 */
#define	CIU_CLK_CP15_DIS2				  0x80002000 + 0x140	/* 32 bit	Clock Auto Shut-off
												 *			Enable2
												 */
#define	CIU_CLK_CP15_DIS3				  0x80002000 + 0x144	/* 32 bit	Clock Auto Shut-off
												 *			Enable3
												 */
#define	CIU_CLK_BCA_CLK_CTRL			  0x80002000 + 0x148	/* 32 bit	BCA NCO Clock
												 *			Control
												 */
#define	CIU_CLK_ECO_CTRL				  0x80002000 + 0x17C	/* 32 bit	Clock ECO Control */
#define	CIU_RST_SW1						  0x80002000 + 0x180	/* 32 bit	Software Module
												 *			Reset
												 */
#define	CIU_RST_SW2						  0x80002000 + 0x184	/* 32 bit	Software Module
												 *			Reset
												 */
#define	CIU_RST_SW3						  0x80002000 + 0x188	/* 32 bit	Software Module
												 *			Reset
												 */
#define	CIU_RST_ECO_CTRL				  0x80002000 + 0x1FC	/* 32 bit	Reset ECO Control */
#define	CIU_MEM_WRTC1					  0x80002000 + 0x200	/* 32 bit	Memory WRTC Control1 */
#define	CIU_MEM_WRTC2					  0x80002000 + 0x204	/* 32 bit	Memory WRTC Control2 */
#define	CIU_MEM_WRTC3					  0x80002000 + 0x208	/* 32 bit	Memory WRTC Control
												 *			3 
												 */
#define	CIU_MEM_WRTC4					  0x80002000 + 0x20C	/* 32 bit	Memory WRTC Control
												 *			4 
												 */
#define	CIU_MEM_PWDN1					  0x80002000 + 0x210	/* 32 bit	Memory Powerdown
												 *			Control
												 */
#define	CIU_MEM_PWDN2					  0x80002000 + 0x214	/* 32 bit	Memory Powerdown
												 *			Control
												 */
#define	CIU_MEM_PWDN3					  0x80002000 + 0x218	/* 32 bit	Memory Powerdown
												 *			Control
												 */
#define	CIU_MEM_CTRL					  0x80002000 + 0x21C	/* 32 bit	Memory Control */
#define	CIU_SMU1_DBG_STAT0				  0x80002000 + 0x220	/* 32 bit	SMU1 debug register0 */
#define	CIU_SMU1_DBG_STAT1				  0x80002000 + 0x224	/* 32 bit	SMU1 debug register1 */
#define	CIU_SMU1_DBG_STAT2				  0x80002000 + 0x228	/* 32 bit	SMU1 debug register2 */
#define	CIU_MEM_CARTC					  0x80002000 + 0x22C	/* 32 bit	Memory CARTC Control */
#define	CIU_MEM_ECO_CTRL				  0x80002000 + 0x27C	/* 32 bit	Memory ECO Control */
#define	CIU1_INT_MASK					  0x80002000 + 0x280	/* 32 bit	CIU1 Interrupt Mask */
#define	CIU1_INT_SELECT					  0x80002000 + 0x284	/* 32 bit	CIU1 Interrupt
												 *			Select
												 */
#define	CIU1_INT_EVENT_MASK				  0x80002000 + 0x288	/* 32 bit	CIU1 Interrupt
												 *			Event Mask
												 */
#define	CIU1_INT_STATUS					  0x80002000 + 0x28C	/* 32 bit	CIU1 Interrupt
												 *			Status
												 */
#define	CIU_INT_HOST_CTRL				  0x80002000 + 0x290	/* 32 bit	Host Interrupt
												 *			Control
												 */
#define	CIU_BCA_INT_MASK				  0x80002000 + 0x294	/* 32 bit	BCA Interrupt Mask */
#define	CIU_BCA_INT_SELECT				  0x80002000 + 0x298	/* 32 bit	BCA Interrupt Select */
#define	CIU_BCA_INT_EVENT_MASK			  0x80002000 + 0x29C	/* 32 bit	BCA Interrupt Event
												 *			Mask
												 */
#define	CIU_BCA_INT_STATUS				  0x80002000 + 0x2A0	/* 32 bit	BCA Interrupt Status */
#define	CIU2_INT_MASK					  0x80002000 + 0x2A4	/* 32 bit	CIU2 Interrupt Mask */
#define	CIU2_INT_SELECT					  0x80002000 + 0x2A8	/* 32 bit	CIU2 Interrupt
												 *			Select
												 */
#define	CIU2_INT_EVENT_MASK				  0x80002000 + 0x2AC	/* 32 bit	CIU2 Interrupt
												 *			Event Mask
												 */
#define	CIU2_INT_STATUS					  0x80002000 + 0x2B0	/* 32 bit	CIU2 Interrupt
												 *			Status
												 */
#define	CPU1_ERR_INT_MASK				  0x80002000 + 0x2B4	/* 32 bit	CPU1 ERR Interrupt
												 *			Mask
												 */
#define	CPU1_ERR_INT_SELECT				  0x80002000 + 0x2B8	/* 32 bit	CPU1 ERR Interrupt
												 *			Clear Select
												 */
#define	CPU1_ERR_INT_EVENT_MASK			  0x80002000 + 0x2BC	/* 32 bit	CPU1 ERR Interrupt
												 *			Event Mask
												 */
#define	CPU1_ERR_INT_STATUS				  0x80002000 + 0x2C0	/* 32 bit	CPU1 ERR Interrupt
												 *			Status
												 */
#define	CPU2_ERR_INT_MASK				  0x80002000 + 0x2C4	/* 32 bit	CPU2 ERR Interrupt
												 *			Mask
												 */
#define	CPU2_ERR_INT_SELECT				  0x80002000 + 0x2C8	/* 32 bit	CPU2 ERR Interrupt
												 *			Clear Select
												 */
#define	CPU2_ERR_INT_EVENT_MASK			  0x80002000 + 0x2CC	/* 32 bit	CPU2 ERR Interrupt
												 *			Event Mask
												 */
#define	CPU2_ERR_INT_STATUS				  0x80002000 + 0x2D0	/* 32 bit	CPU2 ERR Interrupt
												 *			Status
												 */
#define	V3TU_INT_MASK					  0x80002000 + 0x2D4	/* 32 bit	V3TU Interrupt Mask */
#define	V3TU_INT_SELECT					  0x80002000 + 0x2D8	/* 32 bit	V3TU Interrupt
												 *			Clear Select
												 */
#define	V3TU_INT_EVENT_MASK				  0x80002000 + 0x2DC	/* 32 bit	V3TU Interrupt
												 *			Event Mask
												 */
#define	V3TU_INT_STATUS					  0x80002000 + 0x2E0	/* 32 bit	V3TU Interrupt
												 *			Status
												 */
#define	CIU_INT_ECO_CTRL				  0x80002000 + 0x2FC	/* 32 bit	Interrupt ECO
												 *			Control
												 */
#define	CIU_PAD_VREG_VSENSOR_CTRL		  0x80002000 + 0x300	/* 32 bit	Vsensor and Vreg
												 *			Pad Control
												 */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL	  0x80002000 + 0x304	/* 32 bit	SD Vsensor and Vreg
												 *			Pad Control
												 */
#define	CIU_PAD_TR_SW_CONFIG			  0x80002000 + 0x308	/* 32 bit	TR Switch Pad
												 *			Software
												 *			Configuration
												 */
#define	CIU_PAD_TR_SW_SLP_CONFIG		  0x80002000 + 0x30C	/* 32 bit	TR Switch Pad Sleep
												 *			Mode Configuration
												 */
#define	CIU_PAD_SLP_EN					  0x80002000 + 0x310	/* 32 bit	Pad Sleep Mode
												 *			Enable
												 */
#define	CIU_PAD_PU_PD_EN1				  0x80002000 + 0x314	/* 32 bit	Pad Pull-up
												 *			Pull-down Enable1
												 */
#define	CIU_PAD_PU_PD_EN2				  0x80002000 + 0x318	/* 32 bit	Pad Pull-up
												 *			Pull-down Enable2
												 */
#define	CIU_PAD_PU_PD_EN3				  0x80002000 + 0x31C	/* 32 bit	Pad Pull-up
												 *			Pull-down Enable3
												 */
#define	CIU_PAD_SLP_PU_PD_DIS1			  0x80002000 + 0x320	/* 32 bit	Pad Sleep Pullup
												 *			and Pulldown
												 *			Disable1
												 */
#define	CIU_PAD_SLP_PU_PD_DIS2			  0x80002000 + 0x324	/* 32 bit	Pad Sleep Pullup
												 *			and Pulldown
												 *			Disable2
												 */
#define	CIU_PAD_SLEW_RATE				  0x80002000 + 0x328	/* 32 bit	PAD Slew Rate
												 *			Control
												 */
#define	CIU_PAD_PWRDOWN_CTRL0			  0x80002000 + 0x32C	/* 32 bit	Pad Power-down
												 *			Control 0 
												 */
#define	CIU_PAD_PWRDOWN_CTRL1			  0x80002000 + 0x330	/* 32 bit	Pad Power-down
												 *			Control 1 
												 */
#define	CIU_PAD_PWRDOWN_CTRL2			  0x80002000 + 0x334	/* 32 bit	Pad Power-down
												 *			Control 2 
												 */
#define	CIU_PAD_PWRDOWN_CTRL3			  0x80002000 + 0x338	/* 32 bit	Pad Power-down
												 *			Control 3 
												 */
#define	CIU_PAD_PWRDOWN_CTRL4			  0x80002000 + 0x33C	/* 32 bit	Pad Power-down
												 *			Control 4 
												 */
#define	CIU_PAD_GPIO					  0x80002000 + 0x340	/* 32 bit	GPIO Enable */
#define	CIU_PAD_CONFIG0					  0x80002000 + 0x344	/* 32 bit	Misc pad control0 */
#define	CIU_PAD_CONFIG1					  0x80002000 + 0x348	/* 32 bit	Misc pad control1 */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL	  0x80002000 + 0x34C	/* 32 bit	RF Vsensor and Vreg
												 *			Pad Control
												 */
#define	CIU_PAD_PWRDOWN_CTRL5			  0x80002000 + 0x350	/* 32 bit	Pad Power-down
												 *			Control 5 
												 */
#define	CIU_PAD_ECO_CTRL				  0x80002000 + 0x37C	/* 32 bit	Pad ECO Control */
#define	CIU_DRO_CTRL					  0x80002000 + 0x380	/* 32 bit	DRO Control */
#define	CIU_DRO1_CNT					  0x80002000 + 0x384	/* 32 bit	DRO 1 Counter Read
												 *			back
												 */
#define	CIU_DRO2_CNT					  0x80002000 + 0x388	/* 32 bit	DRO 2 Counter Read
												 *			back
												 */
#define	CIU_DRO3_CNT					  0x80002000 + 0x38C	/* 32 bit	DRO 3 Counter Read
												 *			back
												 */
#define	CIU_DRO4_CNT					  0x80002000 + 0x390	/* 32 bit	DRO 4 Counter Read
												 *			back
												 */
#define	CIU_TST_REDBIST_CTRL			  0x80002000 + 0x400	/* 32 bit	Redundant BIST
												 *			Control
												 */
#define	CIU_TST_MBIST_READY				  0x80002000 + 0x404	/* 32 bit	MBIST Status
												 *			(BIST_READY)
												 */
#define	CIU_TST_MBIST_FAIL				  0x80002000 + 0x408	/* 32 bit	MBIST Status
												 *			(BIST_FAIL)
												 */
#define	CIU_TST_MBIST_CTRL				  0x80002000 + 0x40C	/* 32 bit	MBIST Control */
#define	CIU_TST_BSCAN_CTRL				  0x80002000 + 0x410	/* 32 bit	Boundary Scan
												 *			Control
												 */
#define	CIU_TST_TSTBUS_MUX1				  0x80002000 + 0x414	/* 32 bit	Testbus Mux Select 1 */
#define	CIU_TST_TSTBUS_MUX2				  0x80002000 + 0x418	/* 32 bit	Testbus Mux Select 2 */
#define	CIU_TST_TSTBUS_MUX3				  0x80002000 + 0x41C	/* 32 bit	Testbus Mux Select 3 */
#define	CIU_TST_TSTBUS_CTRL1			  0x80002000 + 0x420	/* 32 bit	Testbux Mux Control1 */
#define	CIU_TST_TSTBUS_CTRL2			  0x80002000 + 0x424	/* 32 bit	Testbux Mux Control2 */
#define	CIU_TST_TSTBUS_CTRL3			  0x80002000 + 0x428	/* 32 bit	Testbux Mux Control3 */
#define	CIU_TST_TSTBUS_CTRL4			  0x80002000 + 0x42C	/* 32 bit	Testbux Mux Control4 */
#define	CIU_TST_CTRL					  0x80002000 + 0x430	/* 32 bit	Test Control */
#define	CIU_TST_MBIST_READY2			  0x80002000 + 0x434	/* 32 bit	MBIST Status
												 *			(BIST_READY 2)
												 */
#define	CIU_TST_MBIST_FAIL2				  0x80002000 + 0x438	/* 32 bit	MBIST Status
												 *			(BIST_FAIL 2)
												 */
#define	CIU_TST_MBIST_READY3			  0x80002000 + 0x43C	/* 32 bit	MBIST Status
												 *			(BIST_READY 3)
												 */
#define	CIU_TST_MBIST_FAIL3				  0x80002000 + 0x440	/* 32 bit	MBIST Status
												 *			(BIST_FAIL 3)
												 */
#define	CIU_TST_ECO_CTRL				  0x80002000 + 0x47C	/* 32 bit	Test ECO Control */
#define	CIU_NFC_CTRL					  0x80002000 + 0x600	/* 32 bit	NFC Control and
												 *			Status
												 */
#define	CIU_NFC_EXTRA_PORT				  0x80002000 + 0x604	/* 32 bit	NFC Extra Port
												 *			Connection
												 */
#define	CIU_NFC_ECO_CTRL				  0x80002000 + 0x67C	/* 32 bit	NFC ECO Control */
#define	CIU_LBC_CTRL					  0x80002000 + 0x680	/* 32 bit	LBC Control and
												 *			Status
												 */
#define	CIU_LBC_SLPCLK_NCO				  0x80002000 + 0x684	/* 32 bit	LBC NCO Step for
												 *			Sleep Clock
												 */
#define	CIU_LBC_REFCLK_NCO				  0x80002000 + 0x688	/* 32 bit	LBC NCO Step for
												 *			Ref Clock
												 */
#define	CIU_LBC_REFCLK_NCO_2			  0x80002000 + 0x68C	/* 32 bit	LBC NCO Step 2 for
												 *			Ref Clock
												 */
#define	CIU_BLE_CTRL					  0x80002000 + 0x700	/* 32 bit	BLE Control and
												 *			Status
												 */
#define	CIU_BLE_SYS_T1_TBL				  0x80002000 + 0x704	/* 32 bit	BLE System Clock
												 *			Dynamic Table For
												 *			T1
												 */
#define	CIU_BLE_SYS_T3_TBL				  0x80002000 + 0x708	/* 32 bit	BLE System Clock
												 *			Dynamic Table For
												 *			T3
												 */
#define	CIU_BLE_SYS_REF_TBL				  0x80002000 + 0x70C	/* 32 bit	BLE System Clock
												 *			Dynamic Table for
												 *			Ref
												 */
#define	CIU_BLE_SYS_CLK_NCO_GEN			  0x80002000 + 0x710	/* 32 bit	BLE System Clock
												 *			NCO Mode Control
												 */
#define	CIU_PCIE_CTRL					  0x80002000 + 0x780	/* 32 bit	CIU PCIE Control
												 *			register
												 */
#define	CIU_APU_BYPASS0					  0x80002000 + 0x800	/* 32 bit	APU Bypass0 */
#define	CIU_APU_PWR_CTRL_BYPASS0		  0x80002000 + 0x804	/* 32 bit	APU power control
												 *			Bypass Register 0 
												 */
#define	CIU_APU_PWR_CTRL_BYPASS1		  0x80002000 + 0x808	/* 32 bit	APU power control
												 *			Bypass Register 1 
												 */
#define	CIU_APU_PWR_CTRL_BYPASS2		  0x80002000 + 0x80C	/* 32 bit	APU power control
												 *			Bypass Register 2 
												 */
#define	CIU_APU_PWR_CTRL_BYPASS3		  0x80002000 + 0x810	/* 32 bit	APU power control
												 *			Bypass Register 3 
												 */
#define	CIU_APU_BYPASS1					  0x80002000 + 0x814	/* 32 bit	APU Bypass Register
												 *			1 
												 */
#define	CIU_APU_BYPASS2					  0x80002000 + 0x818	/* 32 bit	APU Bypass Register
												 *			2 
												 */
#define	CIU_APU_BYPASS3					  0x80002000 + 0x81C	/* 32 bit	APU Bypass Register
												 *			3 
												 */
#define	CIU_APU_CTRL					  0x80002000 + 0x820	/* 32 bit	APU Control */
#define	CIU_APU_STATUS					  0x80002000 + 0x824	/* 32 bit	APU Status Register */
#define	CIU_APU_ECO_CTRL				  0x80002000 + 0x87C	/* 32 bit	APU ECO Control */
#define	CIU_CAU_EXTRA_PORT				  0x80002000 + 0x880	/* 32 bit	CAU Extra Port
												 *			Connections
												 */
#define	CIU_CAU_BYPASS					  0x80002000 + 0x884	/* 32 bit	CAU Bypass */
#define	CIU_CAU_CTRL					  0x80002000 + 0x888	/* 32 bit	CAU Control */
#define	CIU_CAU_CLK_REPEATER_CTRL		  0x80002000 + 0x88C	/* 32 bit	CAU CLK repeater
												 *			control
												 */
#define	CIU_CAU_SLV_CTRL				  0x80002000 + 0x890	/* 32 bit	CAU Slave control */
#define	CIU_CAU_CLK_REPEATER_CTRL1		  0x80002000 + 0x894	/* 32 bit	CAU CLK repeater
												 *			control1
												 */
#define	CIU_CAU_CLK_REPEATER_CTRL2		  0x80002000 + 0x898	/* 32 bit	CAU CLK repeater
												 *			control2
												 */
#define	CIU_CAU_ECO_CTRL				  0x80002000 + 0x8FC	/* 32 bit	CAU ECO Control */
#define	CIU_LDO_EXTRA_PORT				  0x80002000 + 0x900	/* 32 bit	LDO Extra Port
												 *			Connections
												 */
#define	CIU_LDO_LV_CTRL					  0x80002000 + 0x904	/* 32 bit	LV LDO Control */
#define	CIU_LDO_LVLDO12V_CTRL			  0x80002000 + 0x908	/* 32 bit	LVLDO12 Control */
#define	CIU_LDO_VBAT33V_CTRL			  0x80002000 + 0x90C	/* 32 bit	VBAT33V LDO Control */
#define	CIU_LDO_TIMING_CTRL				  0x80002000 + 0x910	/* 32 bit	LDO Timing Control */
#define	CIU_BUCK11_CTRL					  0x80002000 + 0x914	/* 32 bit	BUCK V11 Control */
#define	CIU_BUCK11_CTRL1				  0x80002000 + 0x918	/* 32 bit	BUCK V11 Contrl1 */
#define	CIU_BUCK11_CTRL2				  0x80002000 + 0x91C	/* 32 bit	BUCK V11 Contrl2 */
#define	CIU_BUCK18_CTRL					  0x80002000 + 0x920	/* 32 bit	BUCK V18 Control */
#define	CIU_BUCK18_CTRL1				  0x80002000 + 0x924	/* 32 bit	BUCK V18 Control1 */
#define	CIU_BUCK18_CTRL2				  0x80002000 + 0x928	/* 32 bit	BUCK V18 Control2 */
#define	CIU_LDO_LV_CTRL2				  0x80002000 + 0x92C	/* 32 bit	LV LDO Control 2 */
#define	CIU_LDO_VBAT33V_CTRL2			  0x80002000 + 0x930	/* 32 bit	VBAT33V LDO Control
												 *			2 
												 */
#define	CIU_V3TU_CTRL					  0x80002000 + 0x934	/* 32 bit	V3TU Control */
#define	CIU_V3TU_CTRL2					  0x80002000 + 0x938	/* 32 bit	V3TU Control2 */
#define	CIU_BUCK18_CTRL3				  0x80002000 + 0x93C	/* 32 bit	BUCK V18 Control3 */
#define	CIU_BUCK11_CTRL3				  0x80002000 + 0x940	/* 32 bit	BUCK V11 Control3 */
#define	CIU_LDO_ECO_CTRL				  0x80002000 + 0x97C	/* 32 bit	LDO ECO Control */
#define	CIU_ABU_STRT_PRIORITY			  0x80002000 + 0x980	/* 32 bit	ABU Start Priority */
#define	CIU_ABU_DLTA_PRIORITY			  0x80002000 + 0x984	/* 32 bit	ABU Delta Priority */
#define	CIU_ABU_DLTA_PRIORITY2			  0x80002000 + 0x988	/* 32 bit	ABU Delta Priority 2 */
#define	CIU_ABU_CLK_TBL					  0x80002000 + 0x98C	/* 32 bit	Sys Clock Dynamic
												 *			Clocking Table
												 */
#define	CIU_ABU_DEBUG_DATA				  0x80002000 + 0x990	/* 32 bit	ABU Debug Data */
#define	CIU_ABU_CTRL0					  0x80002000 + 0x994	/* 32 bit	ABU Control */
#define	CIU_ABU_ECO_CTRL				  0x80002000 + 0x9FC	/* 32 bit	ABU ECO Control */
#define	CIU_AHB1_AHB2_TO_CLEAR			  0x80002000 + 0xA00	/* 32 bit	AHB1 AHB2 timeout
												 *			logic clear
												 *			register
												 */
#define	CIU_ARB_TO_LAST_ADDR			  0x80002000 + 0xA04	/* 32 bit	AHB Timeout Last
												 *			Address
												 */
#define	CIU_ARB_TO_CUR_ADDR				  0x80002000 + 0xA08	/* 32 bit	AHB Current Timeout
												 *			Address
												 */
#define	CIU_ARB_CTRL					  0x80002000 + 0xA0C	/* 32 bit	AHB ARB Control */
#define	CIU_AHB2_TO_LAST_ADDR			  0x80002000 + 0xA10	/* 32 bit	AHB2 Timeout Last
												 *			Address
												 */
#define	CIU_AHB2_TO_CUR_ADDR			  0x80002000 + 0xA14	/* 32 bit	AHB2 Current
												 *			Timeout Address
												 */
#define	CIU_AHB2_TO_CTRL				  0x80002000 + 0xA18	/* 32 bit	AHB2 ARB Control */
#define	CIU_AHB2_SMU1_ACCESS_ADDR		  0x80002000 + 0xA1C	/* 32 bit	AHB2 to SMU1
												 *			Accessible Address
												 */
#define	CIU_AHB2_SMU1_ACCESS_MASK		  0x80002000 + 0xA20	/* 32 bit	AHB2 to SMU1
												 *			Accessible Mask
												 */
#define	CIU_ARB_ECO_CTRL				  0x80002000 + 0xA7C	/* 32 bit	ARB ECO Control */
#define	CIU_CPU_FETCH_SADDR				  0x80002000 + 0xA80	/* 32 bit	reserved  */
#define	CIU_CPU_FETCH_EADDR				  0x80002000 + 0xA84	/* 32 bit	reserved  */
#define	CIU_CPU_DYN_CLK_CTRL			  0x80002000 + 0xA88	/* 32 bit	Dynamic CPU Clock
												 *			Control
												 */
#define	CIU_CPU_T1_CLK_TBL1				  0x80002000 + 0xA8C	/* 32 bit	reserved  */
#define	CIU_CPU_T1_CLK_TBL2				  0x80002000 + 0xA90	/* 32 bit	reserved  */
#define	CIU_CPU_DYN_DLY					  0x80002000 + 0xA94	/* 32 bit	reserved  */
#define	CIU_CPU_DYN_CPUCLK_MONITOR		  0x80002000 + 0xA98	/* 32 bit	Dynamic ahb clock
												 *			Monitor
												 */
#define	CIU_CPU_DYN_SYSCLK_MONITOR		  0x80002000 + 0xA9C	/* 32 bit	Dynamic sysclk
												 *			Monitor
												 */
#define	CIU_CPU_T3_CLK_TBL1				  0x80002000 + 0xAA0	/* 32 bit	reserved  */
#define	CIU_CPU_T3_CLK_TBL2				  0x80002000 + 0xAA4	/* 32 bit	reserved  */
#define	CIU_CPU_REF_CLK_TBL1			  0x80002000 + 0xAA8	/* 32 bit	reserved  */
#define	CIU_CPU_REF_CLK_TBL2			  0x80002000 + 0xAAC	/* 32 bit	reserved  */
#define	CIU_CPU_CPU1_CTRL				  0x80002000 + 0xAB0	/* 32 bit	CPU1 control
												 *			register
												 */
#define	CIU_CPU_CPU2_CTRL				  0x80002000 + 0xAB4	/* 32 bit	CPU2 control
												 *			register
												 */
#define	CIU_CPU_CPU1_MSG_CTRL			  0x80002000 + 0xAB8	/* 32 bit	CPU1 message
												 *			register
												 */
#define	CIU_CPU_CPU2_MSG_CTRL			  0x80002000 + 0xABC	/* 32 bit	CPU2 message
												 *			register
												 */
#define	CIU_CPU_CPU1_ACCESS_CTRL		  0x80002000 + 0xAC0	/* 32 bit	CPU1 access control
												 *			register
												 */
#define	CIU_CPU_CPU2_ACCESS_CTRL		  0x80002000 + 0xAC4	/* 32 bit	CPU2 access control
												 *			register
												 */
#define	CIU_CPU_CPU1_DBG_STAT0			  0x80002000 + 0xAC8	/* 32 bit	CPU1 debug register0 */
#define	CIU_CPU_CPU1_DBG_STAT1			  0x80002000 + 0xACC	/* 32 bit	CPU1 debug register1 */
#define	CIU_CPU_CPU1_DBG_STAT2			  0x80002000 + 0xAD0	/* 32 bit	CPU1 debug register2 */
#define	CIU_CPU_CPU1_DBG_STAT3			  0x80002000 + 0xAD4	/* 32 bit	CPU1 debug register3 */
#define	CIU_CPU1_CPU2_FW_DWLD_CTRL		  0x80002000 + 0xAD8	/* 32 bit	CPUs FW dwld
												 *			control register
												 */
#define	CIU_CPU_COMM0					  0x80002000 + 0xADC	/* 32 bit	CPU Communication
												 *			reserved0
												 */
#define	CIU_CPU_COMM1					  0x80002000 + 0xAE0	/* 32 bit	CPU Communication
												 *			reserved1
												 */
#define	CIU_CPU_ECO_CTRL				  0x80002000 + 0xAFC	/* 32 bit	CPU ECO Control */
#define	CIU_RFU_CTRL					  0x80002000 + 0xB00	/* 32 bit	RFU Control and
												 *			Status
												 */
#define	CIU_RFU_EXTRA_PORT				  0x80002000 + 0xB04	/* 32 bit	RFU Extra Port
												 *			Connection
												 */
#define	CIU_RFU_ECO_CTRL				  0x80002000 + 0xB7C	/* 32 bit	RFU ECO Control */
#define	CIU_BRF_CTRL					  0x80002000 + 0xB80	/* 32 bit	BRF Control and
												 *			Status
												 */
#define	CIU_BRF_EXTRA_PORT				  0x80002000 + 0xB84	/* 32 bit	BRF Extra Port
												 *			Connection
												 */
#define	CIU_BRF_ECO_CTRL				  0x80002000 + 0xBFC	/* 32 bit	BRF ECO Control */
#define	CIU_FM_CTRL1					  0x80002000 + 0xC00	/* 32 bit	FM Control1 Register */
#define	CIU_FM_CTRL2					  0x80002000 + 0xC04	/* 32 bit	FM Control2 Register */
#define	CIU_FM_EXTRA_PORT				  0x80002000 + 0xC08	/* 32 bit	FM Extra Port
												 *			Connection
												 */
#define	CIU_FM_ECO_CTRL					  0x80002000 + 0xC7C	/* 32 bit	FM ECO Control */
#define	CIU_BBUD_CTRL					  0x80002000 + 0xD00	/* 32 bit	BBUD Control
												 *			Register
												 */
#define	CIU_BBUD_EXTRA_PORT				  0x80002000 + 0xD04	/* 32 bit	BBUD Extra Port
												 *			Connection
												 */
#define	CIU_BBUD_ECO_CTRL				  0x80002000 + 0xD7C	/* 32 bit	BBUD ECO Control */
#define	CIU_AIU_CTRL					  0x80002000 + 0xD80	/* 32 bit	AIU Control Register */
#define	CIU_AIU_ECO_CTRL				  0x80002000 + 0xDFC	/* 32 bit	AIU ECO Control */
#define	CIU_PSW_VD2_RDY					  0x80002000 + 0xE00	/* 32 bit	Power Switch
												 *			VD2_RDY Status
												 */
#define	CIU_PSW_ECO_CTRL				  0x80002000 + 0xE7C	/* 32 bit	Power Switch ECO
												 *			Control
												 */
#define	CIU_CBU_CTRL					  0x80002000 + 0xE80	/* 32 bit	CBU (GBUS and AHB
												 *			Interface) Control
												 */
#define	CIU_CBU_CTRL2					  0x80002000 + 0xE84	/* 32 bit	CBU (GBUS and AHB
												 *			Interface)
												 *			Control 2 
												 */
#define	CIU_CBU_DBG_CTRL				  0x80002000 + 0xE88	/* 32 bit	CBU Debug Control */
#define	CIU_CBU_ECO_CTRL				  0x80002000 + 0xEFC	/* 32 bit	CBU ECO Control */
#define	CIU_BTU_CTRL					  0x80002000 + 0xF00	/* 32 bit	BTU Control and
												 *			Status
												 */
#define	CIU_BT_PS						  0x80002000 + 0xF04	/* 32 bit	BT Clock Power Save */
#define	CIU_BT_PS2						  0x80002000 + 0xF08	/* 32 bit	BT Clock Power Save
												 *			2 
												 */
#define	CIU_BT_REF_CTRL					  0x80002000 + 0xF0C	/* 32 bit	BT Ref Control */
#define	CIU_BT_LPO_CTRL					  0x80002000 + 0xF10	/* 32 bit	BT LPO Control */
#define	CIU_BTU_ECO_CTRL				  0x80002000 + 0xF7C	/* 32 bit	BTU ECO Control */
#define	CIU_USB_ECO_CTRL				  0x80002000 + 0xFFC	/* 32 bit	USB ECO Control */

/*
 *
 *	THE BIT DEFINES
 *
 */
/*	CIU_STRAP_RDBK					0x000	Strap Readback */
/*		Bit(s) CIU_STRAP_RDBK_RSRV_31_24 reserved */
#define	CIU_STRAP_RDBK_REF_CLK_RATE_MSK				SHIFT20(0xf)	/* ref_clk_rate */
#define	CIU_STRAP_RDBK_REF_CLK_RATE_BASE			20
/*		Bit(s) CIU_STRAP_RDBK_RSRV_19_16 reserved */
#define	CIU_STRAP_RDBK_EXT_PA_BOND					BIT_15			/* ext_pa_bond */
#define	CIU_STRAP_RDBK_QFN_BOND						BIT_14			/* qfn_bond */
/*		Bit(s) CIU_STRAP_RDBK_RSRV_13_11 reserved */
/* config_test_mode */
#define	CIU_STRAP_RDBK_CONFIG_TEST_MODE_MSK			SHIFT7(0xf)		
#define	CIU_STRAP_RDBK_CONFIG_TEST_MODE_BASE		7
/* config_test_en */
#define	CIU_STRAP_RDBK_CONFIG_TEST_EN				BIT_6			
#define	CIU_STRAP_RDBK_XOSC_SEL_MSK					SHIFT4(0x3)		/* xosc_sel */
#define	CIU_STRAP_RDBK_XOSC_SEL_BASE				4
/* ref_clk_detect */
#define	CIU_STRAP_RDBK_REF_CLK_DETECT				BIT_3			
/*		Bit(s) CIU_STRAP_RDBK_RSRV_2 reserved */
#define	CIU_STRAP_RDBK_HOST_MSK						SHIFT0(0x3)		/* host */
#define	CIU_STRAP_RDBK_HOST_BASE					0

/*	CIU_STRAP_SW					0x004	Software Strap Override */
#define	CIU_STRAP_SW_ENABLE						BIT_31			/* enable */
/*		Bit(s) CIU_STRAP_SW_RSRV_30_24 reserved */
#define	CIU_STRAP_SW_REF_CLK_RATE_MSK			SHIFT20(0xf)	/* ref_clk_rate */
#define	CIU_STRAP_SW_REF_CLK_RATE_BASE			20
/*		Bit(s) CIU_STRAP_SW_RSRV_19_15 reserved */
#define	CIU_STRAP_SW_QFN_BOND					BIT_14			/* qfn_bond */
/*		Bit(s) CIU_STRAP_SW_RSRV_13_11 reserved */
#define	CIU_STRAP_SW_CONFIG_TEST_MODE_MSK		SHIFT7(0xf)		/* config_test_mode */
#define	CIU_STRAP_SW_CONFIG_TEST_MODE_BASE		7
#define	CIU_STRAP_SW_CONFIG_TEST_EN				BIT_6			/* config_test_en */
#define	CIU_STRAP_SW_XOSC_SEL_MSK				SHIFT4(0x3)		/* xosc_sel */
#define	CIU_STRAP_SW_XOSC_SEL_BASE				4
/*		Bit(s) CIU_STRAP_SW_RSRV_3_2 reserved */
#define	CIU_STRAP_SW_HOST_MSK					SHIFT0(0x3)		/* host */
#define	CIU_STRAP_SW_HOST_BASE					0

/*	CIU_STRAP_ECO_CTRL				0x07C	Strap ECO */
#define	CIU_STRAP_ECO_CTRL_ECO_BITS_MSK			SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_STRAP_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_CHIP_INFO					0x080	Chip Information */
/*		Bit(s) CIU_CHIP_INFO_RSRV_31_17 reserved */
#define	CIU_CHIP_INFO_SDIO_BOND				BIT_16			/* sdio_bond */
#define	CIU_CHIP_INFO_ID_MSK				SHIFT8(0xff)	/* id */
#define	CIU_CHIP_INFO_ID_BASE				8
#define	CIU_CHIP_INFO_REV_NUM_MSK			SHIFT0(0xff)	/* rev_num */
#define	CIU_CHIP_INFO_REV_NUM_BASE			0

/*	CIU_CHIP_REV					0x084	CIU Revision */
/*		Bit(s) CIU_CHIP_REV_RSRV_31_16 reserved */
#define	CIU_CHIP_REV_CIU_IP_REVISION_MSK		SHIFT0(0xffff)	/* ciu_ip_revision */
#define	CIU_CHIP_REV_CIU_IP_REVISION_BASE		0

/*	CIU_CHIP_ECO_CTRL				0x0FC	Chip ECO Control */
#define	CIU_CHIP_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_CHIP_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_CLK_ENABLE					0x100	Clock Enable */
#define	CIU_CLK_ENABLE_APU_DVFS_CLK_EN					BIT_31	/* apu_dvfs_clk_en */
#define	CIU_CLK_ENABLE_CIU_SYS_CLK_EN					BIT_30	/* ciu_sys_clk_en */
#define	CIU_CLK_ENABLE_SDU_SYS_CLK_EN					BIT_29	/* sdu_sys_clk_en */
#define	CIU_CLK_ENABLE_EU_SYS_CLK_EN					BIT_28	/* eu_sys_clk_en */
#define	CIU_CLK_ENABLE_DCU_SYS_CLK_EN					BIT_27	/* dcu_sys_clk_en */
#define	CIU_CLK_ENABLE_MCU_SYS_CLK_EN					BIT_26	/* mcu_sys_clk_en */
#define	CIU_CLK_ENABLE_V3TU_ADC_CLK_EN					BIT_25	/* v3tu_adc_clk_en */
#define	CIU_CLK_ENABLE_ABU_SYS_CLK_EN					BIT_24	/* abu_sys_clk_en */
/*		Bit(s) CIU_CLK_ENABLE_RSRV_23 reserved */
#define	CIU_CLK_ENABLE_EU_CORE_CLK_EN					BIT_22	/* eu_core_clk_en */
#define	CIU_CLK_ENABLE_BBUD_PCLK_EN						BIT_21	/* bbud_pclk_en */
/* lbu1_lsbif_clk_en */
#define	CIU_CLK_ENABLE_LBU1_LSBIF_CLK_EN				BIT_20	
#define	CIU_CLK_ENABLE_CSU_CLK_EN						BIT_19	/* csu_clk_en */
#define	CIU_CLK_ENABLE_GPU_CLK_EN						BIT_18	/* gpu_clk_en */
#define	CIU_CLK_ENABLE_EFU_SYS_CLK_EN					BIT_17	/* efu_sys_clk_en */
#define	CIU_CLK_ENABLE_W1_CLK_EN						BIT_16	/* w1_clk_en */
#define	CIU_CLK_ENABLE_APU_REF_CLK_EN					BIT_15	/* apu_ref_clk_en */
#define	CIU_CLK_ENABLE_APU_CAL_CLK_EN					BIT_14	/* apu_cal_clk_en */
#define	CIU_CLK_ENABLE_APU_SLPCLK_EN					BIT_13	/* apu_slpclk_en */
#define	CIU_CLK_ENABLE_APU_AHB_CLK_EN					BIT_12	/* apu_ahb_clk_en */
#define	CIU_CLK_ENABLE_LBU1_AHB_CLK_EN					BIT_11	/* lbu1_ahb_clk_en */
#define	CIU_CLK_ENABLE_EU_AHB_CLK_EN					BIT_10	/* eu_ahb_clk_en */
#define	CIU_CLK_ENABLE_SMU1_AHB_CLK_EN					BIT_9	/* smu1_ahb_clk_en */
#define	CIU_CLK_ENABLE_RTU1_AHB_CLK_EN					BIT_8	/* rtu1_ahb_clk_en */
#define	CIU_CLK_ENABLE_V3TU_AHB_CLK_EN					BIT_7	/* v3tu_ahb_clk_en */
/* smu1_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE_SMU1_DYN_CLK_GATING_DIS			BIT_6	
/* bru_ahb1_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE_BRU_AHB1_DYN_CLK_GATING_DIS		BIT_5	
/*		Bit(s) CIU_CLK_ENABLE_RSRV_4 reserved */
/*		Bit(s) CIU_CLK_ENABLE_RSRV_3 reserved */
/*		Bit(s) CIU_CLK_ENABLE_RSRV_2 reserved */
/* bru_ahb1_addr_mask_dis */
#define	CIU_CLK_ENABLE_BRU_AHB1_ADDR_MASK_DIS			BIT_1	
/* bist_ahb1_clk_gating_en */
#define	CIU_CLK_ENABLE_BIST_AHB1_CLK_GATING_EN			BIT_0	

/*	CIU_CLK_ENABLE2					0x104	Clock enable2 */
#define	CIU_CLK_ENABLE2_SIU_DBG_CLK_EN			BIT_31			/* siu_dbg_clk_en */
#define	CIU_CLK_ENABLE2_A2A_AHB1_CLK_EN			BIT_30			/* a2a_ahb1_clk_en */
#define	CIU_CLK_ENABLE2_SMU1_TOP_CLK_EN			BIT_29			/* smu1_top_clk_en */
#define	CIU_CLK_ENABLE2_HPU1_CIU_CLK_EN			BIT_28			/* hpu1_ciu_clk_en */
#define	CIU_CLK_ENABLE2_RFU_PCLK_EN				BIT_27			/* rfu_pclk_en */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_26_22 reserved */
#define	CIU_CLK_ENABLE2_BR_AHB1_CLK_EN_MSK		SHIFT16(0x3f)	/* br_ahb1_clk_en */
#define	CIU_CLK_ENABLE2_BR_AHB1_CLK_EN_BASE		16
#define	CIU_CLK_ENABLE2_BCA_MWS_CLK_EN			BIT_15			/* bca_mws_clk_en */
#define	CIU_CLK_ENABLE2_BCA_CLK_EN				BIT_14			/* bca_clk_en */
#define	CIU_CLK_ENABLE2_BCA_AHB_CLK_EN			BIT_13			/* bca_ahb_clk_en */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_12 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_11 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_10 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_9 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_8 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_7 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_6 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_5 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_4 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_3 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_2 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_1 reserved */
/*		Bit(s) CIU_CLK_ENABLE2_RSRV_0 reserved */

/*	CIU_CLK_ENABLE3					0x108	Clock Enable 3 */
/* smu1_mem_sys_clk_en */
#define	CIU_CLK_ENABLE3_SMU1_MEM_SYS_CLK_EN					BIT_31			
/* smu1_port3_sys_clk_en */
#define	CIU_CLK_ENABLE3_SMU1_PORT3_SYS_CLK_EN				BIT_30			
/* smu1_port2_sys_clk_en */
#define	CIU_CLK_ENABLE3_SMU1_PORT2_SYS_CLK_EN				BIT_29			
/* smu1_port1_sys_clk_en */
#define	CIU_CLK_ENABLE3_SMU1_PORT1_SYS_CLK_EN				BIT_28			
/* smu1_bank_seg_clk_en */
#define	CIU_CLK_ENABLE3_SMU1_BANK_SEG_CLK_EN_MSK			SHIFT16(0xfff)	
#define	CIU_CLK_ENABLE3_SMU1_BANK_SEG_CLK_EN_BASE			16
/* dtcm_ahb1_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE3_DTCM_AHB1_DYN_CLK_GATING_DIS		BIT_15			
/* itcm_ahb1_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE3_ITCM_AHB1_DYN_CLK_GATING_DIS		BIT_14			
/* itcm_ahb1_clk_en */
#define	CIU_CLK_ENABLE3_ITCM_AHB1_CLK_EN_MSK				SHIFT8(0x3f)	
#define	CIU_CLK_ENABLE3_ITCM_AHB1_CLK_EN_BASE				8
/*		Bit(s) CIU_CLK_ENABLE3_RSRV_7 reserved */
/* rtu1_clk_en */
#define	CIU_CLK_ENABLE3_RTU1_CLK_EN							BIT_6			
/*		Bit(s) CIU_CLK_ENABLE3_RSRV_5_0 reserved */

/*	CIU_CLK_ENABLE4					0x10C	Clock Enable 4 */
/* ahb2_clk_force_en */
#define	CIU_CLK_ENABLE4_AHB2_CLK_FORCE_EN					BIT_31	
#define	CIU_CLK_ENABLE4_RTU2_CLK_EN							BIT_30	/* rtu2_clk_en */
/* siu3_dbg_clk_en */
#define	CIU_CLK_ENABLE4_SIU3_DBG_CLK_EN						BIT_29	
/* lbu3_lsbif_clk_en */
#define	CIU_CLK_ENABLE4_LBU3_LSBIF_CLK_EN					BIT_28	
/* lbu3_ahb_clk_en */
#define	CIU_CLK_ENABLE4_LBU3_AHB_CLK_EN						BIT_27	
/* smu2_top_clk_en */
#define	CIU_CLK_ENABLE4_SMU2_TOP_CLK_EN						BIT_26	
/* fmu_ahb_clk_en */
#define	CIU_CLK_ENABLE4_FMU_AHB_CLK_EN						BIT_25	
#define	CIU_CLK_ENABLE4_DBUS_CLK_EN							BIT_24	/* dbus_clk_en */
/* ble_8m_clk_en */
#define	CIU_CLK_ENABLE4_BLE_8M_CLK_EN						BIT_23	
/* ble_aeu_clk_en */
#define	CIU_CLK_ENABLE4_BLE_AEU_CLK_EN						BIT_22	
/* ble_sys_clk_en */
#define	CIU_CLK_ENABLE4_BLE_SYS_CLK_EN						BIT_21	
/* ble_ahb_clk_en */
#define	CIU_CLK_ENABLE4_BLE_AHB_CLK_EN						BIT_20	
/* hpu2_ciu_clk_en */
#define	CIU_CLK_ENABLE4_HPU2_CIU_CLK_EN						BIT_19	
/* lbu2_lsbif_clk_en */
#define	CIU_CLK_ENABLE4_LBU2_LSBIF_CLK_EN					BIT_18	
/* lbu2_ahb_clk_en */
#define	CIU_CLK_ENABLE4_LBU2_AHB_CLK_EN						BIT_17	
/* smu2_ahb_clk_en */
#define	CIU_CLK_ENABLE4_SMU2_AHB_CLK_EN						BIT_16	
/* smu2_sys_clk_en */
#define	CIU_CLK_ENABLE4_SMU2_SYS_CLK_EN						BIT_15	
#define	CIU_CLK_ENABLE4_SIU_CLK_EN							BIT_14	/* siu_clk_en */
/* btu_ahb_clk_en */
#define	CIU_CLK_ENABLE4_BTU_AHB_CLK_EN						BIT_13	
/* aiu_ahb_clk_en */
#define	CIU_CLK_ENABLE4_AIU_AHB_CLK_EN						BIT_12	
/* bt_lpo_clk_en */
#define	CIU_CLK_ENABLE4_BT_LPO_CLK_EN						BIT_11	
#define	CIU_CLK_ENABLE4_BT_4MCLK_EN							BIT_10	/* bt_4mclk_en */
#define	CIU_CLK_ENABLE4_BT_ECLK_EN							BIT_9	/* bt_eclk_en */
/* ebram_bist_clk_en */
#define	CIU_CLK_ENABLE4_EBRAM_BIST_CLK_EN					BIT_8	
#define	CIU_CLK_ENABLE4_CSU2_CLK_EN							BIT_7	/* csu2_clk_en */
/* a2a_ahb2_clk_en */
#define	CIU_CLK_ENABLE4_A2A_AHB2_CLK_EN						BIT_6	
/* smu2_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE4_SMU2_DYN_CLK_GATING_DIS				BIT_5	
/* bru_ahb2_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE4_BRU_AHB2_DYN_CLK_GATING_DIS			BIT_4	
/* dtcm_ahb2_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE4_DTCM_AHB2_DYN_CLK_GATING_DIS		BIT_3	
/* itcm_ahb2_dyn_clk_gating_dis */
#define	CIU_CLK_ENABLE4_ITCM_AHB2_DYN_CLK_GATING_DIS		BIT_2	
/* bru_ahb2_addr_mask_dis */
#define	CIU_CLK_ENABLE4_BRU_AHB2_ADDR_MASK_DIS				BIT_1	
/* bist_ahb2_clk_gating_en */
#define	CIU_CLK_ENABLE4_BIST_AHB2_CLK_GATING_EN				BIT_0	

/*	CIU_CLK_ENABLE5					0x110	Clock Enable 5 */
/*		Bit(s) CIU_CLK_ENABLE5_RSRV_31_26 reserved */
/* smu2_bank_clk_en */
#define	CIU_CLK_ENABLE5_SMU2_BANK_CLK_EN_MSK		SHIFT24(0x3)	
#define	CIU_CLK_ENABLE5_SMU2_BANK_CLK_EN_BASE		24
/*		Bit(s) CIU_CLK_ENABLE5_RSRV_23_19 reserved */
/* br_ahb2_clk_en */
#define	CIU_CLK_ENABLE5_BR_AHB2_CLK_EN_MSK			SHIFT8(0x7ff)	
#define	CIU_CLK_ENABLE5_BR_AHB2_CLK_EN_BASE			8
/*		Bit(s) CIU_CLK_ENABLE5_RSRV_7_3 reserved */
/* itcm_ahb2_clk_en */
#define	CIU_CLK_ENABLE5_ITCM_AHB2_CLK_EN_MSK		SHIFT0(0x7)		
#define	CIU_CLK_ENABLE5_ITCM_AHB2_CLK_EN_BASE		0

/*	CIU_CLK_CPU1CLK_CTRL			0x114	CPU1_AHB1 Clock Control */
/*		Bit(s) CIU_CLK_CPU1CLK_CTRL_RSRV_31_20 reserved */
#define	CIU_CLK_CPU1CLK_CTRL_REF_FREQ_SEL_MSK		SHIFT16(0xf)	/* ref_freq_sel */
#define	CIU_CLK_CPU1CLK_CTRL_REF_FREQ_SEL_BASE		16
/*		Bit(s) CIU_CLK_CPU1CLK_CTRL_RSRV_15_13 reserved */
/*		Bit(s) CIU_CLK_CPU1CLK_CTRL_RSRV_12 reserved */
/*		Bit(s) CIU_CLK_CPU1CLK_CTRL_RSRV_11_8 reserved */
#define	CIU_CLK_CPU1CLK_CTRL_T2_FREQ_SEL_MSK		SHIFT4(0xf)		/* t2_freq_sel */
#define	CIU_CLK_CPU1CLK_CTRL_T2_FREQ_SEL_BASE		4
#define	CIU_CLK_CPU1CLK_CTRL_T1_FREQ_SEL_MSK		SHIFT0(0xf)		/* t1_freq_sel */
#define	CIU_CLK_CPU1CLK_CTRL_T1_FREQ_SEL_BASE		0

/*	CIU_CLK_SYSCLK_CTRL				0x118	SYS Clock Control */
/*		Bit(s) CIU_CLK_SYSCLK_CTRL_RSRV_31_21 reserved */
/* sysclk_ahb1clk_sync */
#define	CIU_CLK_SYSCLK_CTRL_SYSCLK_AHB1CLK_SYNC		BIT_20			
#define	CIU_CLK_SYSCLK_CTRL_REF_FREQ_SEL_MSK		SHIFT16(0xf)	/* ref_freq_sel */
#define	CIU_CLK_SYSCLK_CTRL_REF_FREQ_SEL_BASE		16
/*		Bit(s) CIU_CLK_SYSCLK_CTRL_RSRV_15_13 reserved */
#define	CIU_CLK_SYSCLK_CTRL_TBG_SEL					BIT_12			/* tbg_sel */
/*		Bit(s) CIU_CLK_SYSCLK_CTRL_RSRV_11_8 reserved */
#define	CIU_CLK_SYSCLK_CTRL_T2_FREQ_SEL_MSK			SHIFT4(0xf)		/* t2_freq_sel */
#define	CIU_CLK_SYSCLK_CTRL_T2_FREQ_SEL_BASE		4
#define	CIU_CLK_SYSCLK_CTRL_T1_FREQ_SEL_MSK			SHIFT0(0xf)		/* t1_freq_sel */
#define	CIU_CLK_SYSCLK_CTRL_T1_FREQ_SEL_BASE		0

/*	CIU_CLK_AEUCLK_CTRL				0x11C	AEU Clock Control */
/*		Bit(s) CIU_CLK_AEUCLK_CTRL_RSRV_31_16 reserved */
/*		Bit(s) CIU_CLK_AEUCLK_CTRL_RSRV_15 reserved */
/*		Bit(s) CIU_CLK_AEUCLK_CTRL_RSRV_14_13 reserved */
/*		Bit(s) CIU_CLK_AEUCLK_CTRL_RSRV_12 reserved */
/*		Bit(s) CIU_CLK_AEUCLK_CTRL_RSRV_11_8 reserved */
/*		Bit(s) CIU_CLK_AEUCLK_CTRL_RSRV_7_4 reserved */
/*		Bit(s) CIU_CLK_AEUCLK_CTRL_RSRV_3_0 reserved */

/*	CIU_CLK_CPU2CLK_CTRL			0x120	CPU2_AHB2 Clock Control */
/*		Bit(s) CIU_CLK_CPU2CLK_CTRL_RSRV_31_20 reserved */
#define	CIU_CLK_CPU2CLK_CTRL_REF_FREQ_SEL_MSK		SHIFT16(0xf)	/* ref_freq_sel */
#define	CIU_CLK_CPU2CLK_CTRL_REF_FREQ_SEL_BASE		16
/*		Bit(s) CIU_CLK_CPU2CLK_CTRL_RSRV_15_4 reserved */
#define	CIU_CLK_CPU2CLK_CTRL_T1_FREQ_SEL_MSK		SHIFT0(0xf)		/* t1_freq_sel */
#define	CIU_CLK_CPU2CLK_CTRL_T1_FREQ_SEL_BASE		0

/*	CIU_CLK_UARTCLK_CTRL			0x124	UART Clock Control */
/* nco_step_size */
#define	CIU_CLK_UARTCLK_CTRL_NCO_STEP_SIZE_MSK		SHIFT7(0x1ffffff)	
#define	CIU_CLK_UARTCLK_CTRL_NCO_STEP_SIZE_BASE		7
/*		Bit(s) CIU_CLK_UARTCLK_CTRL_RSRV_6_4 reserved */
#define	CIU_CLK_UARTCLK_CTRL_TBG_SEL_MSK			SHIFT1(0x7)			/* tbg_sel */
#define	CIU_CLK_UARTCLK_CTRL_TBG_SEL_BASE			1
/* refclk_sel */
#define	CIU_CLK_UARTCLK_CTRL_REFCLK_SEL				BIT_0				

/*	CIU_CLK_LBU2_RTU2_CTRL			0x128	LBU2 RTU2 Clock Control */
/*		Bit(s) CIU_CLK_LBU2_RTU2_CTRL_RSRV_31_16 reserved */
/* rtu2_dbg_clk_ctrl */
#define	CIU_CLK_LBU2_RTU2_CTRL_RTU2_DBG_CLK_CTRL				BIT_15			
/* siu3_dbg_clk_sel */
#define	CIU_CLK_LBU2_RTU2_CTRL_SIU3_DBG_CLK_SEL_MSK				SHIFT13(0x3)	
#define	CIU_CLK_LBU2_RTU2_CTRL_SIU3_DBG_CLK_SEL_BASE			13
/* rtu2_use_ref_clk */
#define	CIU_CLK_LBU2_RTU2_CTRL_RTU2_USE_REF_CLK					BIT_12			
/* rtu2_timer1_use_slp_clk */
#define	CIU_CLK_LBU2_RTU2_CTRL_RTU2_TIMER1_USE_SLP_CLK			BIT_11			
/*		Bit(s) CIU_CLK_LBU2_RTU2_CTRL_RSRV_10_7 reserved */
/* lbu2_high_baud_sel */
#define	CIU_CLK_LBU2_RTU2_CTRL_LBU2_HIGH_BAUD_SEL				BIT_6			
/* lbu2_clk_scale_factor */
#define	CIU_CLK_LBU2_RTU2_CTRL_LBU2_CLK_SCALE_FACTOR_MSK		SHIFT3(0x7)		
#define	CIU_CLK_LBU2_RTU2_CTRL_LBU2_CLK_SCALE_FACTOR_BASE		3
/* lbu2_clk_scale_en */
#define	CIU_CLK_LBU2_RTU2_CTRL_LBU2_CLK_SCALE_EN				BIT_2			
/* lbu2_use_refclk */
#define	CIU_CLK_LBU2_RTU2_CTRL_LBU2_USE_REFCLK					BIT_1			
/* force_lbu2_clk_from_pll */
#define	CIU_CLK_LBU2_RTU2_CTRL_FORCE_LBU2_CLK_FROM_PLL			BIT_0			

/*	CIU_CLK_RTU_NCO_CTRL			0x12C	RTU NCO Clock Control */
#define	CIU_CLK_RTU_NCO_CTRL_RTU_NCO_STEP_MSK		SHIFT16(0xffff)	/* rtu_nco_step */
#define	CIU_CLK_RTU_NCO_CTRL_RTU_NCO_STEP_BASE		16
/*		Bit(s) CIU_CLK_RTU_NCO_CTRL_RSRV_15_3 reserved */
/* rtu_nco_enable */
#define	CIU_CLK_RTU_NCO_CTRL_RTU_NCO_ENABLE			BIT_2			
/* rtu_nco_out_sel */
#define	CIU_CLK_RTU_NCO_CTRL_RTU_NCO_OUT_SEL		BIT_1			
/* rtu_ref_clk_sel */
#define	CIU_CLK_RTU_NCO_CTRL_RTU_REF_CLK_SEL		BIT_0			

/*	CIU_CLK_LBU1_RTU1_CTRL			0x130	LBU1 RTU1 Clock Control */
/*		Bit(s) CIU_CLK_LBU1_RTU1_CTRL_RSRV_31_16 reserved */
/* rtu1_dbg_clk_ctrl */
#define	CIU_CLK_LBU1_RTU1_CTRL_RTU1_DBG_CLK_CTRL				BIT_15			
/* siu_dbg_clk_sel */
#define	CIU_CLK_LBU1_RTU1_CTRL_SIU_DBG_CLK_SEL_MSK				SHIFT13(0x3)	
#define	CIU_CLK_LBU1_RTU1_CTRL_SIU_DBG_CLK_SEL_BASE				13
/* rtu1_use_ref_clk */
#define	CIU_CLK_LBU1_RTU1_CTRL_RTU1_USE_REF_CLK					BIT_12			
/* rtu1_timer1_use_slp_clk */
#define	CIU_CLK_LBU1_RTU1_CTRL_RTU1_TIMER1_USE_SLP_CLK			BIT_11			
/*		Bit(s) CIU_CLK_LBU1_RTU1_CTRL_RSRV_10_8 reserved */
/* lbu1_div_by_2_sel */
#define	CIU_CLK_LBU1_RTU1_CTRL_LBU1_DIV_BY_2_SEL				BIT_7			
/* lbu1_high_baud_sel */
#define	CIU_CLK_LBU1_RTU1_CTRL_LBU1_HIGH_BAUD_SEL				BIT_6			
/* lbu1_clk_scale_factor */
#define	CIU_CLK_LBU1_RTU1_CTRL_LBU1_CLK_SCALE_FACTOR_MSK		SHIFT3(0x7)		
#define	CIU_CLK_LBU1_RTU1_CTRL_LBU1_CLK_SCALE_FACTOR_BASE		3
/* lbu1_clk_scale_en */
#define	CIU_CLK_LBU1_RTU1_CTRL_LBU1_CLK_SCALE_EN				BIT_2			
/* lbu1_use_refclk */
#define	CIU_CLK_LBU1_RTU1_CTRL_LBU1_USE_REFCLK					BIT_1			
/* force_lbu1_clk_from_pll */
#define	CIU_CLK_LBU1_RTU1_CTRL_FORCE_LBU1_CLK_FROM_PLL			BIT_0			

/*	CIU_CLK_SOCCLK_CTRL				0x134	SOC Clock Control */
/* port3_sync_mode */
#define	CIU_CLK_SOCCLK_CTRL_PORT3_SYNC_MODE				BIT_31			
/* port2_sync_mode */
#define	CIU_CLK_SOCCLK_CTRL_PORT2_SYNC_MODE				BIT_30			
/* port1_sync_mode */
#define	CIU_CLK_SOCCLK_CTRL_PORT1_SYNC_MODE				BIT_29			
/* port0_sync_mode */
#define	CIU_CLK_SOCCLK_CTRL_PORT0_SYNC_MODE				BIT_28			
/*		Bit(s) CIU_CLK_SOCCLK_CTRL_RSRV_27_25 reserved */
/* smu1_clk_sel */
#define	CIU_CLK_SOCCLK_CTRL_SMU1_CLK_SEL				BIT_24			
/*		Bit(s) CIU_CLK_SOCCLK_CTRL_RSRV_23_22 reserved */
/* req_count */
#define	CIU_CLK_SOCCLK_CTRL_REQ_COUNT_MSK				SHIFT16(0x3f)	
#define	CIU_CLK_SOCCLK_CTRL_REQ_COUNT_BASE				16
/*		Bit(s) CIU_CLK_SOCCLK_CTRL_RSRV_15 reserved */
/* soc_clk_use_refclk */
#define	CIU_CLK_SOCCLK_CTRL_SOC_CLK_USE_REFCLK			BIT_14			
/* pm_clk_tbg_sel */
#define	CIU_CLK_SOCCLK_CTRL_PM_CLK_TBG_SEL				BIT_13			
/* pm_clk_sel */
#define	CIU_CLK_SOCCLK_CTRL_PM_CLK_SEL					BIT_12			
/* apu_cal_clk_sel */
#define	CIU_CLK_SOCCLK_CTRL_APU_CAL_CLK_SEL				BIT_11			
/* apu_const_cal_clk_sel */
#define	CIU_CLK_SOCCLK_CTRL_APU_CONST_CAL_CLK_SEL		BIT_10			
/* v18a_sleep_mode_pd_en */
#define	CIU_CLK_SOCCLK_CTRL_V18A_SLEEP_MODE_PD_EN		BIT_9			
/*		Bit(s) CIU_CLK_SOCCLK_CTRL_RSRV_8_0 reserved */

/*	CIU_CLK_SLEEPCLK_CTRL			0x138	Sleep Clock Control */
/*		Bit(s) CIU_CLK_SLEEPCLK_CTRL_RSRV_31 reserved */
/*		Bit(s) CIU_CLK_SLEEPCLK_CTRL_RSRV_30 reserved */
/* int_sleep_clk_sel */
#define	CIU_CLK_SLEEPCLK_CTRL_INT_SLEEP_CLK_SEL				BIT_29				
/* refclk_sleep_clk_sel */
#define	CIU_CLK_SLEEPCLK_CTRL_REFCLK_SLEEP_CLK_SEL			BIT_28				
/*		Bit(s) CIU_CLK_SLEEPCLK_CTRL_RSRV_27_26 reserved */
/* nco_sleep_clk_sel */
#define	CIU_CLK_SLEEPCLK_CTRL_NCO_SLEEP_CLK_SEL				BIT_25				
/*		Bit(s) CIU_CLK_SLEEPCLK_CTRL_RSRV_24 reserved */
/* sleep_clk_nco_mval */
#define	CIU_CLK_SLEEPCLK_CTRL_SLEEP_CLK_NCO_MVAL_MSK		SHIFT0(0xffffff)	
#define	CIU_CLK_SLEEPCLK_CTRL_SLEEP_CLK_NCO_MVAL_BASE		0

/*	CIU_CLK_CP15_DIS1				0x13C	Clock Auto Shut-off Enable1 */
/*		Bit(s) CIU_CLK_CP15_DIS1_RSRV_31_21 reserved */
#define	CIU_CLK_CP15_DIS1_APU_AHB_CLK			BIT_20			/* apu_ahb_clk */
#define	CIU_CLK_CP15_DIS1_GAE_AHB_CLK			BIT_19			/* gae_ahb_clk */
#define	CIU_CLK_CP15_DIS1_DEC_AHB1_CLK			BIT_18			/* dec_ahb1_clk */
#define	CIU_CLK_CP15_DIS1_ARB_AHB1_CLK			BIT_17			/* arb_ahb1_clk */
/*		Bit(s) CIU_CLK_CP15_DIS1_RSRV_16 reserved */
/*		Bit(s) CIU_CLK_CP15_DIS1_RSRV_15 reserved */
/*		Bit(s) CIU_CLK_CP15_DIS1_RSRV_14_6 reserved */
#define	CIU_CLK_CP15_DIS1_BR_AHB1_CLK_MSK		SHIFT0(0x3f)	/* br_ahb1_clk */
#define	CIU_CLK_CP15_DIS1_BR_AHB1_CLK_BASE		0

/*	CIU_CLK_CP15_DIS2				0x140	Clock Auto Shut-off Enable2 */
/*		Bit(s) CIU_CLK_CP15_DIS2_RSRV_31_17 reserved */
/* dtcm_ahb1_clk */
#define	CIU_CLK_CP15_DIS2_DTCM_AHB1_CLK				BIT_16			
/*		Bit(s) CIU_CLK_CP15_DIS2_RSRV_15_14 reserved */
/* itcm_ahb1_clk */
#define	CIU_CLK_CP15_DIS2_ITCM_AHB1_CLK_MSK			SHIFT8(0x3f)	
#define	CIU_CLK_CP15_DIS2_ITCM_AHB1_CLK_BASE		8
/*		Bit(s) CIU_CLK_CP15_DIS2_RSRV_7_6 reserved */
/*		Bit(s) CIU_CLK_CP15_DIS2_RSRV_5_0 reserved */

/*	CIU_CLK_CP15_DIS3				0x144	Clock Auto Shut-off Enable3 */
#define	CIU_CLK_CP15_DIS3_BLE_AHB_CLK				BIT_31			/* ble_ahb_clk */
#define	CIU_CLK_CP15_DIS3_BTU_AHB_CLK				BIT_30			/* btu_ahb_clk */
#define	CIU_CLK_CP15_DIS3_LBU2_AHB_CLK				BIT_29			/* lbu2_ahb_clk */
#define	CIU_CLK_CP15_DIS3_DEC_AHB2_CLK				BIT_28			/* dec_ahb2_clk */
#define	CIU_CLK_CP15_DIS3_ARB_AHB2_CLK				BIT_27			/* arb_ahb2_clk */
/* dtcm_ahb2_clk */
#define	CIU_CLK_CP15_DIS3_DTCM_AHB2_CLK				BIT_26			
#define	CIU_CLK_CP15_DIS3_AIU_AHB_CLK				BIT_25			/* aiu_ahb_clk */
#define	CIU_CLK_CP15_DIS3_FMU_AHB_CLK				BIT_24			/* fmu_ahb_clk */
/*		Bit(s) CIU_CLK_CP15_DIS3_RSRV_23_21 reserved */
#define	CIU_CLK_CP15_DIS3_LBU3_AHB_CLK				BIT_20			/* lbu3_ahb_clk */
/* itcm_ahb2_clk */
#define	CIU_CLK_CP15_DIS3_ITCM_AHB2_CLK_MSK			SHIFT16(0xf)	
#define	CIU_CLK_CP15_DIS3_ITCM_AHB2_CLK_BASE		16
/*		Bit(s) CIU_CLK_CP15_DIS3_RSRV_15_11 reserved */
#define	CIU_CLK_CP15_DIS3_BR_AHB2_CLK_MSK			SHIFT0(0x7ff)	/* br_ahb2_clk */
#define	CIU_CLK_CP15_DIS3_BR_AHB2_CLK_BASE			0

/*	CIU_CLK_BCA_CLK_CTRL			0x148	BCA NCO Clock Control */
#define	CIU_CLK_BCA_CLK_CTRL_BCA_NCO_STEP_MSK		SHIFT16(0xffff)	/* bca_nco_step */
#define	CIU_CLK_BCA_CLK_CTRL_BCA_NCO_STEP_BASE		16
/*		Bit(s) CIU_CLK_BCA_CLK_CTRL_RSRV_15_3 reserved */
/* bca_nco_enable */
#define	CIU_CLK_BCA_CLK_CTRL_BCA_NCO_ENABLE			BIT_2			
/* bca_nco_out_sel */
#define	CIU_CLK_BCA_CLK_CTRL_BCA_NCO_OUT_SEL		BIT_1			
/* bca_ref_clk_sel */
#define	CIU_CLK_BCA_CLK_CTRL_BCA_REF_CLK_SEL		BIT_0			

/*	CIU_CLK_ECO_CTRL				0x17C	Clock ECO Control */
#define	CIU_CLK_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_CLK_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_RST_SW1						0x180	Software Module Reset */
/*		Bit(s) CIU_RST_SW1_RSRV_31 reserved */
#define	CIU_RST_SW1_BCA_CLK_				BIT_30	/* bca_clk_ */
#define	CIU_RST_SW1_EU_CORE_CLK_			BIT_29	/* eu_core_clk_ */
#define	CIU_RST_SW1_MCU_MCLK_				BIT_28	/* mcu_mclk_ */
#define	CIU_RST_SW1_APU_SLP_CLK_			BIT_27	/* apu_slp_clk_ */
#define	CIU_RST_SW1_APU_AHB_CLK_			BIT_26	/* apu_ahb_clk_ */
#define	CIU_RST_SW1_RFU_PR_					BIT_25	/* rfu_pr_ */
#define	CIU_RST_SW1_BBU_DSP_				BIT_24	/* bbu_dsp_ */
#define	CIU_RST_SW1_PSU_CONFIG_RST			BIT_23	/* psu_config_rst */
#define	CIU_RST_SW1_BCA_AHB1_CLK_			BIT_22	/* bca_ahb1_clk_ */
#define	CIU_RST_SW1_APU_REF_CLK_			BIT_21	/* apu_ref_clk_ */
#define	CIU_RST_SW1_LBU1_					BIT_20	/* lbu1_ */
#define	CIU_RST_SW1_BRU_AHB1_CLK_			BIT_19	/* bru_ahb1_clk_ */
#define	CIU_RST_SW1_DEC_AHB1_CLK_			BIT_18	/* dec_ahb1_clk_ */
#define	CIU_RST_SW1_ARB_AHB1_CLK_			BIT_17	/* arb_ahb1_clk_ */
#define	CIU_RST_SW1_ABU_SYS_CLK_			BIT_16	/* abu_sys_clk_ */
#define	CIU_RST_SW1_MCU_SYS_CLK_			BIT_15	/* mcu_sys_clk_ */
/*		Bit(s) CIU_RST_SW1_RSRV_14 reserved */
#define	CIU_RST_SW1_DCU_SYS_CLK_			BIT_13	/* dcu_sys_clk_ */
#define	CIU_RST_SW1_CIU_SYS_CLK_			BIT_12	/* ciu_sys_clk_ */
#define	CIU_RST_SW1_CIU_REG_SCLK_			BIT_11	/* ciu_reg_sclk_ */
#define	CIU_RST_SW1_CIU1_AHB_CLK_			BIT_10	/* ciu1_ahb_clk_ */
#define	CIU_RST_SW1_EU_AHB_CLK_				BIT_9	/* eu_ahb_clk_ */
#define	CIU_RST_SW1_EU_SYS_CLK_				BIT_8	/* eu_sys_clk_ */
#define	CIU_RST_SW1_SMU1_TM_RST_			BIT_7	/* smu1_tm_rst_ */
#define	CIU_RST_SW1_SMU1_PORT1_SYS_CLK_		BIT_6	/* smu1_port1_sys_clk_ */
#define	CIU_RST_SW1_SMU1_PORT2_SYS_CLK_		BIT_5	/* smu1_port2_sys_clk_ */
#define	CIU_RST_SW1_SMU1_PORT3_SYS_CLK_		BIT_4	/* smu1_port3_sys_clk_ */
#define	CIU_RST_SW1_SMU1_MEM_CLK_			BIT_3	/* smu1_mem_clk_ */
#define	CIU_RST_SW1_SMU1_AHB_CLK_			BIT_2	/* smu1_ahb_clk_ */
#define	CIU_RST_SW1_A2A_AHB1_				BIT_1	/* a2a_ahb1_ */
#define	CIU_RST_SW1_HPU1_					BIT_0	/* hpu1_ */

/*	CIU_RST_SW2						0x184	Software Module Reset */
/*		Bit(s) CIU_RST_SW2_RSRV_31 reserved */
#define	CIU_RST_SW2_CPU1_RST_					BIT_30			/* cpu1_rst_ */
/* wd1_cpu1_rst_disable */
#define	CIU_RST_SW2_WD1_CPU1_RST_DISABLE		BIT_29			
/* wd1_chip_rst_disable */
#define	CIU_RST_SW2_WD1_CHIP_RST_DISABLE		BIT_28			
/*		Bit(s) CIU_RST_SW2_RSRV_27_26 reserved */
#define	CIU_RST_SW2_SDU_						BIT_25			/* sdu_ */
#define	CIU_RST_SW2_SDU_SYS_CLK_				BIT_24			/* sdu_sys_clk_ */
/*		Bit(s) CIU_RST_SW2_RSRV_23_21 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_20 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_19 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_18 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_17 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_16 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_15_12 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_11 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_10 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_9 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_8 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_7 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_6 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_5 reserved */
/*		Bit(s) CIU_RST_SW2_RSRV_4_3 reserved */
#define	CIU_RST_SW2_V3TU_						BIT_2			/* v3tu_ */
#define	CIU_RST_SW2_DRO_						BIT_1			/* dro_ */
#define	CIU_RST_SW2_W1_CLK_						BIT_0			/* w1_clk_ */

/*	CIU_RST_SW3						0x188	Software Module Reset */
/*		Bit(s) CIU_RST_SW3_RSRV_31_30 reserved */
/* wd2_cpu2_rst_disable */
#define	CIU_RST_SW3_WD2_CPU2_RST_DISABLE		BIT_29			
/* wd2_chip_rst_disable */
#define	CIU_RST_SW3_WD2_CHIP_RST_DISABLE		BIT_28			
#define	CIU_RST_SW3_LBC_CLK_					BIT_27			/* lbc_clk_ */
#define	CIU_RST_SW3_BRF_PR_						BIT_26			/* brf_pr_ */
#define	CIU_RST_SW3_FM_							BIT_25			/* fm_ */
#define	CIU_RST_SW3_NFC_						BIT_24			/* nfc_ */
#define	CIU_RST_SW3_LBU3_						BIT_23			/* lbu3_ */
#define	CIU_RST_SW3_CIU2_AHB_CLK_				BIT_22			/* ciu2_ahb_clk_ */
#define	CIU_RST_SW3_LBU2_						BIT_21			/* lbu2_ */
#define	CIU_RST_SW3_HPU2_						BIT_20			/* hpu2_ */
/*		Bit(s) CIU_RST_SW3_RSRV_19_18 reserved */
#define	CIU_RST_SW3_SMU2_SYS_CLK_				BIT_17			/* smu2_sys_clk_ */
#define	CIU_RST_SW3_SMU2_AHB_CLK_				BIT_16			/* smu2_ahb_clk_ */
#define	CIU_RST_SW3_NFC_AHB_CLK_				BIT_15			/* nfc_ahb_clk_ */
#define	CIU_RST_SW3_FMU_AHB_CLK_				BIT_14			/* fmu_ahb_clk_ */
#define	CIU_RST_SW3_AIU_AHB_CLK_				BIT_13			/* aiu_ahb_clk_ */
#define	CIU_RST_SW3_AIU_MCLK_					BIT_12			/* aiu_mclk_ */
/*		Bit(s) CIU_RST_SW3_RSRV_11_10 reserved */
#define	CIU_RST_SW3_BRU_AHB2_CLK_				BIT_9			/* bru_ahb2_clk_ */
#define	CIU_RST_SW3_DEC_AHB2_CLK_				BIT_8			/* dec_ahb2_clk_ */
#define	CIU_RST_SW3_ARB_AHB2_CLK_				BIT_7			/* arb_ahb2_clk_ */
#define	CIU_RST_SW3_A2A_AHB2_					BIT_6			/* a2a_ahb2_ */
#define	CIU_RST_SW3_CPU2_TCM_					BIT_5			/* cpu2_tcm_ */
#define	CIU_RST_SW3_CPU2_CORE_					BIT_4			/* cpu2_core_ */
#define	CIU_RST_SW3_BLE_CPU_					BIT_3			/* ble_cpu_ */
#define	CIU_RST_SW3_BT_COMMON_					BIT_2			/* bt_common_ */
#define	CIU_RST_SW3_BLE_SOC_					BIT_1			/* ble_soc_ */
#define	CIU_RST_SW3_BTU_AHB_CLK_				BIT_0			/* btu_ahb_clk_ */

/*	CIU_RST_ECO_CTRL				0x1FC	Reset ECO Control */
#define	CIU_RST_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_RST_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_MEM_WRTC1					0x200	Memory WRTC Control1 */
#define	CIU_MEM_WRTC1_CPU1_BPM_WTC_MSK			SHIFT30(0x3)	/* cpu1_bpm_wtc */
#define	CIU_MEM_WRTC1_CPU1_BPM_WTC_BASE			30
#define	CIU_MEM_WRTC1_CPU1_BPM_RTC_MSK			SHIFT28(0x3)	/* cpu1_bpm_rtc */
#define	CIU_MEM_WRTC1_CPU1_BPM_RTC_BASE			28
/*		Bit(s) CIU_MEM_WRTC1_RSRV_27_26 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_25_24 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_23_22 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_21_20 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_19_18 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_17_16 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_15_14 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_13_12 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_11_10 reserved */
/*		Bit(s) CIU_MEM_WRTC1_RSRV_9_8 reserved */
#define	CIU_MEM_WRTC1_CPU1_DTCM_WTC_MSK			SHIFT6(0x3)		/* cpu1_dtcm_wtc */
#define	CIU_MEM_WRTC1_CPU1_DTCM_WTC_BASE		6
#define	CIU_MEM_WRTC1_CPU1_DTCM_RTC_MSK			SHIFT4(0x3)		/* cpu1_dtcm_rtc */
#define	CIU_MEM_WRTC1_CPU1_DTCM_RTC_BASE		4
#define	CIU_MEM_WRTC1_CPU1_ITCM_WTC_MSK			SHIFT2(0x3)		/* cpu1_itcm_wtc */
#define	CIU_MEM_WRTC1_CPU1_ITCM_WTC_BASE		2
#define	CIU_MEM_WRTC1_CPU1_ITCM_RTC_MSK			SHIFT0(0x3)		/* cpu1_itcm_rtc */
#define	CIU_MEM_WRTC1_CPU1_ITCM_RTC_BASE		0

/*	CIU_MEM_WRTC2					0x204	Memory WRTC Control2 */
#define	CIU_MEM_WRTC2_SMU1_SEG0_WTC_MSK			SHIFT30(0x3)	/* smu1_seg0_wtc */
#define	CIU_MEM_WRTC2_SMU1_SEG0_WTC_BASE		30
/*		Bit(s) CIU_MEM_WRTC2_RSRV_29_28 reserved */
#define	CIU_MEM_WRTC2_SMU1_SEG0_RTC_MSK			SHIFT26(0x3)	/* smu1_seg0_rtc */
#define	CIU_MEM_WRTC2_SMU1_SEG0_RTC_BASE		26
/*		Bit(s) CIU_MEM_WRTC2_RSRV_25_24 reserved */
#define	CIU_MEM_WRTC2_R2P_WTC_MSK				SHIFT22(0x3)	/* r2p_wtc */
#define	CIU_MEM_WRTC2_R2P_WTC_BASE				22
#define	CIU_MEM_WRTC2_R2P_RTC_MSK				SHIFT20(0x3)	/* r2p_rtc */
#define	CIU_MEM_WRTC2_R2P_RTC_BASE				20
#define	CIU_MEM_WRTC2_R1P_WTC_MSK				SHIFT18(0x3)	/* r1p_wtc */
#define	CIU_MEM_WRTC2_R1P_WTC_BASE				18
#define	CIU_MEM_WRTC2_R1P_RTC_MSK				SHIFT16(0x3)	/* r1p_rtc */
#define	CIU_MEM_WRTC2_R1P_RTC_BASE				16
#define	CIU_MEM_WRTC2_SMU1_WTC_MSK				SHIFT14(0x3)	/* smu1_wtc */
#define	CIU_MEM_WRTC2_SMU1_WTC_BASE				14
#define	CIU_MEM_WRTC2_SMU1_RTC_MSK				SHIFT12(0x3)	/* smu1_rtc */
#define	CIU_MEM_WRTC2_SMU1_RTC_BASE				12
/*		Bit(s) CIU_MEM_WRTC2_RSRV_11_10 reserved */
/*		Bit(s) CIU_MEM_WRTC2_RSRV_9_8 reserved */
/*		Bit(s) CIU_MEM_WRTC2_RSRV_7_6 reserved */
/*		Bit(s) CIU_MEM_WRTC2_RSRV_5_4 reserved */
/*		Bit(s) CIU_MEM_WRTC2_RSRV_3_2 reserved */
/*		Bit(s) CIU_MEM_WRTC2_RSRV_1_0 reserved */

/*	CIU_MEM_WRTC3					0x208	Memory WRTC Control 3 */
/*		Bit(s) CIU_MEM_WRTC3_RSRV_31_14 reserved */
/* ble_rom_rtc_ref */
#define	CIU_MEM_WRTC3_BLE_ROM_RTC_REF_MSK		SHIFT12(0x3)		
#define	CIU_MEM_WRTC3_BLE_ROM_RTC_REF_BASE		12
/*		Bit(s) CIU_MEM_WRTC3_RSRV_11 reserved */
#define	CIU_MEM_WRTC3_BLE_ROM_RTC_MSK			SHIFT8(0x7)			/* ble_rom_rtc */
#define	CIU_MEM_WRTC3_BLE_ROM_RTC_BASE			8
/*		Bit(s) CIU_MEM_WRTC3_RSRV_7_6 reserved */
/* weu_rom_rtc_ref */
#define	CIU_MEM_WRTC3_WEU_ROM_RTC_REF_MSK		SHIFT4(0x3)			
#define	CIU_MEM_WRTC3_WEU_ROM_RTC_REF_BASE		4
/*		Bit(s) CIU_MEM_WRTC3_RSRV_3 reserved */
#define	CIU_MEM_WRTC3_WEU_ROM_RTC_MSK			SHIFT0(0x7)			/* weu_rom_rtc */
#define	CIU_MEM_WRTC3_WEU_ROM_RTC_BASE			0

/*	CIU_MEM_WRTC4					0x20C	Memory WRTC Control 4 */
/*		Bit(s) CIU_MEM_WRTC4_RSRV_31_30 reserved */
#define	CIU_MEM_WRTC4_BLE_WTC_MSK				SHIFT28(0x3)	/* ble_wtc */
#define	CIU_MEM_WRTC4_BLE_WTC_BASE				28
#define	CIU_MEM_WRTC4_BLE_RTC_MSK				SHIFT26(0x3)	/* ble_rtc */
#define	CIU_MEM_WRTC4_BLE_RTC_BASE				26
#define	CIU_MEM_WRTC4_CPU2_BPM_WTC_MSK			SHIFT24(0x3)	/* cpu2_bpm_wtc */
#define	CIU_MEM_WRTC4_CPU2_BPM_WTC_BASE			24
#define	CIU_MEM_WRTC4_CPU2_BPM_RTC_MSK			SHIFT22(0x3)	/* cpu2_bpm_rtc */
#define	CIU_MEM_WRTC4_CPU2_BPM_RTC_BASE			22
#define	CIU_MEM_WRTC4_BTU_WTC_MSK				SHIFT20(0x3)	/* btu_wtc */
#define	CIU_MEM_WRTC4_BTU_WTC_BASE				20
#define	CIU_MEM_WRTC4_BTU_RTC_MSK				SHIFT18(0x3)	/* btu_rtc */
#define	CIU_MEM_WRTC4_BTU_RTC_BASE				18
#define	CIU_MEM_WRTC4_CPU2_BRU_RTC_REF_MSK		SHIFT16(0x3)	/* cpu2_bru_rtc_ref */
#define	CIU_MEM_WRTC4_CPU2_BRU_RTC_REF_BASE		16
/*		Bit(s) CIU_MEM_WRTC4_RSRV_15 reserved */
#define	CIU_MEM_WRTC4_CPU2_BRU_RTC_MSK			SHIFT12(0x7)	/* cpu2_bru_rtc */
#define	CIU_MEM_WRTC4_CPU2_BRU_RTC_BASE			12
#define	CIU_MEM_WRTC4_SMU2_WTC_MSK				SHIFT10(0x3)	/* smu2_wtc */
#define	CIU_MEM_WRTC4_SMU2_WTC_BASE				10
#define	CIU_MEM_WRTC4_SMU2_RTC_MSK				SHIFT8(0x3)		/* smu2_rtc */
#define	CIU_MEM_WRTC4_SMU2_RTC_BASE				8
#define	CIU_MEM_WRTC4_CPU2_DTCM_WTC_MSK			SHIFT6(0x3)		/* cpu2_dtcm_wtc */
#define	CIU_MEM_WRTC4_CPU2_DTCM_WTC_BASE		6
#define	CIU_MEM_WRTC4_CPU2_DTCM_RTC_MSK			SHIFT4(0x3)		/* cpu2_dtcm_rtc */
#define	CIU_MEM_WRTC4_CPU2_DTCM_RTC_BASE		4
#define	CIU_MEM_WRTC4_CPU2_ITCM_WTC_MSK			SHIFT2(0x3)		/* cpu2_itcm_wtc */
#define	CIU_MEM_WRTC4_CPU2_ITCM_WTC_BASE		2
#define	CIU_MEM_WRTC4_CPU2_ITCM_RTC_MSK			SHIFT0(0x3)		/* cpu2_itcm_rtc */
#define	CIU_MEM_WRTC4_CPU2_ITCM_RTC_BASE		0

/*	CIU_MEM_PWDN1					0x210	Memory Powerdown Control */
#define	CIU_MEM_PWDN1_PFU_BYPASS_EN				BIT_31	/* pfu_bypass_en */
#define	CIU_MEM_PWDN1_SIU_DBG_BYPASS_EN			BIT_30	/* siu_dbg_bypass_en */
#define	CIU_MEM_PWDN1_MCU_BYPASS_EN				BIT_29	/* mcu_bypass_en */
#define	CIU_MEM_PWDN1_SDU_BYPASS_EN				BIT_28	/* sdu_bypass_en */
#define	CIU_MEM_PWDN1_WEU_BYPASS_EN				BIT_27	/* weu_bypass_en */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_26 reserved */
#define	CIU_MEM_PWDN1_SMU1_BYPASS_EN			BIT_25	/* smu1_bypass_en */
#define	CIU_MEM_PWDN1_BRU_AHB1_BYPASS_EN		BIT_24	/* bru_ahb1_bypass_en */
#define	CIU_MEM_PWDN1_CPU1_BPM_BYPASS_EN		BIT_23	/* cpu1_bpm_bypass_en */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_22 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_21 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_20 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_19 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_18 reserved */
#define	CIU_MEM_PWDN1_CPU1_ITCM_BYPASS_EN		BIT_17	/* cpu1_itcm_bypass_en */
#define	CIU_MEM_PWDN1_CPU1_DTCM_BYPASS_EN		BIT_16	/* cpu1_dtcm_bypass_en */
#define	CIU_MEM_PWDN1_PFU_BYPASS_VAL			BIT_15	/* pfu_bypass_val */
#define	CIU_MEM_PWDN1_SIU_DBG_BYPASS_VAL		BIT_14	/* siu_dbg_bypass_val */
#define	CIU_MEM_PWDN1_MCU_BYPASS_VAL			BIT_13	/* mcu_bypass_val */
#define	CIU_MEM_PWDN1_SDU_BYPASS_VAL			BIT_12	/* sdu_bypass_val */
#define	CIU_MEM_PWDN1_WEU_BYPASS_VAL			BIT_11	/* weu_bypass_val */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_10 reserved */
#define	CIU_MEM_PWDN1_SMU1_BYPASS_VAL			BIT_9	/* smu1_bypass_val */
#define	CIU_MEM_PWDN1_BRU_AHB1_BYPASS_VAL		BIT_8	/* bru_ahb1_bypass_val */
#define	CIU_MEM_PWDN1_CPU1_BPM_BYPASS_VAL		BIT_7	/* cpu1_bpm_bypass_val */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_6 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_5 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_4 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_3 reserved */
/*		Bit(s) CIU_MEM_PWDN1_RSRV_2 reserved */
#define	CIU_MEM_PWDN1_CPU1_ITCM_BYPASS_VAL		BIT_1	/* cpu1_itcm_bypass_val */
#define	CIU_MEM_PWDN1_CPU1_DTCM_BYPASS_VAL		BIT_0	/* cpu1_dtcm_bypass_val */

/*	CIU_MEM_PWDN2					0x214	Memory Powerdown Control */
/*		Bit(s) CIU_MEM_PWDN2_RSRV_31_19 reserved */
/*		Bit(s) CIU_MEM_PWDN2_RSRV_18 reserved */
#define	CIU_MEM_PWDN2_OTP_BYPASS_EN			BIT_17			/* otp_bypass_en */
/*		Bit(s) CIU_MEM_PWDN2_RSRV_16 reserved */
/*		Bit(s) CIU_MEM_PWDN2_RSRV_15_3 reserved */
/*		Bit(s) CIU_MEM_PWDN2_RSRV_2 reserved */
#define	CIU_MEM_PWDN2_OTP_BYPASS_VAL		BIT_1			/* otp_bypass_val */
/*		Bit(s) CIU_MEM_PWDN2_RSRV_0 reserved */

/*	CIU_MEM_PWDN3					0x218	Memory Powerdown Control */
/*		Bit(s) CIU_MEM_PWDN3_RSRV_31_24 reserved */
/* siu3_dbg_bypass_en */
#define	CIU_MEM_PWDN3_SIU3_DBG_BYPASS_EN		BIT_23			
#define	CIU_MEM_PWDN3_BTU_BYPASS_EN				BIT_22			/* btu_bypass_en */
#define	CIU_MEM_PWDN3_SIU_BYPASS_EN				BIT_21			/* siu_bypass_en */
#define	CIU_MEM_PWDN3_SMU2_BYPASS_EN			BIT_20			/* smu2_bypass_en */
/* cpu2_bpm_bypass_en */
#define	CIU_MEM_PWDN3_CPU2_BPM_BYPASS_EN		BIT_19			
/* cpu2_itcm_bypass_en */
#define	CIU_MEM_PWDN3_CPU2_ITCM_BYPASS_EN		BIT_18			
/* cpu2_dtcm_bypass_en */
#define	CIU_MEM_PWDN3_CPU2_DTCM_BYPASS_EN		BIT_17			
/* cpu2_bru_bypass_en */
#define	CIU_MEM_PWDN3_CPU2_BRU_BYPASS_EN		BIT_16			
/*		Bit(s) CIU_MEM_PWDN3_RSRV_15_8 reserved */
/* siu3_dbg_bypass_val */
#define	CIU_MEM_PWDN3_SIU3_DBG_BYPASS_VAL		BIT_7			
#define	CIU_MEM_PWDN3_BTU_BYPASS_VAL			BIT_6			/* btu_bypass_val */
#define	CIU_MEM_PWDN3_SIU_BYPASS_VAL			BIT_5			/* siu_bypass_val */
#define	CIU_MEM_PWDN3_SMU2_BYPASS_VAL			BIT_4			/* smu2_bypass_val */
/* cpu2_bpm_bypass_val */
#define	CIU_MEM_PWDN3_CPU2_BPM_BYPASS_VAL		BIT_3			
/* cpu2_itcm_bypass_val */
#define	CIU_MEM_PWDN3_CPU2_ITCM_BYPASS_VAL		BIT_2			
/* cpu2_dtcm_bypass_val */
#define	CIU_MEM_PWDN3_CPU2_DTCM_BYPASS_VAL		BIT_1			
/* cpu2_bru_bypass_val */
#define	CIU_MEM_PWDN3_CPU2_BRU_BYPASS_VAL		BIT_0			

/*	CIU_MEM_CTRL					0x21C	Memory Control */
/*		Bit(s) CIU_MEM_CTRL_RSRV_31_19 reserved */
/* smu2_rdfifo_en */
#define	CIU_MEM_CTRL_SMU2_RDFIFO_EN					BIT_18			
/* smu2_wrfifo_en */
#define	CIU_MEM_CTRL_SMU2_WRFIFO_EN					BIT_17			
/* smu2_sw_flush_ */
#define	CIU_MEM_CTRL_SMU2_SW_FLUSH_					BIT_16			
/*		Bit(s) CIU_MEM_CTRL_RSRV_15_7 reserved */
/* smu1_bypass_flush_atread */
#define	CIU_MEM_CTRL_SMU1_BYPASS_FLUSH_ATREAD		BIT_6			
/* smu1_debug_on */
#define	CIU_MEM_CTRL_SMU1_DEBUG_ON					BIT_5			
/* smu1_burst_limit_8 */
#define	CIU_MEM_CTRL_SMU1_BURST_LIMIT_8				BIT_4			
/* smu1_rdfifo_prefetch_en */
#define	CIU_MEM_CTRL_SMU1_RDFIFO_PREFETCH_EN		BIT_3			
/*		Bit(s) CIU_MEM_CTRL_RSRV_2 reserved */
/*		Bit(s) CIU_MEM_CTRL_RSRV_1 reserved */
/* smu1_sw_flush_ */
#define	CIU_MEM_CTRL_SMU1_SW_FLUSH_					BIT_0			

/*	CIU_SMU1_DBG_STAT0				0x220	SMU1 debug register0 */
/* smu1_dbg_stat0 */
#define	CIU_SMU1_DBG_STAT0_SMU1_DBG_STAT0_MSK		SHIFT0(0xffffffff)	
#define	CIU_SMU1_DBG_STAT0_SMU1_DBG_STAT0_BASE		0

/*	CIU_SMU1_DBG_STAT1				0x224	SMU1 debug register1 */
/* smu1_dbg_stat1 */
#define	CIU_SMU1_DBG_STAT1_SMU1_DBG_STAT1_MSK		SHIFT0(0xffffffff)	
#define	CIU_SMU1_DBG_STAT1_SMU1_DBG_STAT1_BASE		0

/*	CIU_SMU1_DBG_STAT2				0x228	SMU1 debug register2 */
/* smu1_dbg_stat2 */
#define	CIU_SMU1_DBG_STAT2_SMU1_DBG_STAT2_MSK		SHIFT0(0xffffffff)	
#define	CIU_SMU1_DBG_STAT2_SMU1_DBG_STAT2_BASE		0

/*	CIU_MEM_CARTC					0x22C	Memory CARTC Control */
/*		Bit(s) CIU_MEM_CARTC_RSRV_31_6 reserved */
/* cpu1_bru_rtc_ref */
#define	CIU_MEM_CARTC_CPU1_BRU_RTC_REF_MSK		SHIFT4(0x3)			
#define	CIU_MEM_CARTC_CPU1_BRU_RTC_REF_BASE		4
/*		Bit(s) CIU_MEM_CARTC_RSRV_3 reserved */
#define	CIU_MEM_CARTC_CPU1_BRU_RTC_MSK			SHIFT0(0x7)			/* cpu1_bru_rtc */
#define	CIU_MEM_CARTC_CPU1_BRU_RTC_BASE			0

/*	CIU_MEM_ECO_CTRL				0x27C	Memory ECO Control */
#define	CIU_MEM_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_MEM_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU1_INT_MASK					0x280	CIU1 Interrupt Mask */
#define	CIU1_INT_MASK_MASK_MSK		SHIFT0(0xffffffff)	/* mask */
#define	CIU1_INT_MASK_MASK_BASE		0

/*	CIU1_INT_SELECT					0x284	CIU1 Interrupt Select */
#define	CIU1_INT_SELECT_SEL_MSK			SHIFT0(0xffffffff)	/* sel */
#define	CIU1_INT_SELECT_SEL_BASE		0

/*	CIU1_INT_EVENT_MASK				0x288	CIU1 Interrupt Event Mask */
#define	CIU1_INT_EVENT_MASK_MASK_MSK		SHIFT0(0xffffffff)	/* mask */
#define	CIU1_INT_EVENT_MASK_MASK_BASE		0

/*	CIU1_INT_STATUS					0x28C	CIU1 Interrupt Status */
#define	CIU1_INT_STATUS_CIU_ISR_MSK			SHIFT0(0xffffffff)	/* ciu_isr */
#define	CIU1_INT_STATUS_CIU_ISR_BASE		0

/*	CIU_INT_HOST_CTRL				0x290	Host Interrupt Control */
/*		Bit(s) CIU_INT_HOST_CTRL_RSRV_31_2 reserved */
/* hi_soft_rst_sel */
#define	CIU_INT_HOST_CTRL_HI_SOFT_RST_SEL						BIT_1				
/* uart_rx_idle_state_detect_mode */
#define	CIU_INT_HOST_CTRL_UART_RX_IDLE_STATE_DETECT_MODE		BIT_0				

/*	CIU_BCA_INT_MASK				0x294	BCA Interrupt Mask */
#define	CIU_BCA_INT_MASK_IMR_MSK		SHIFT0(0xffffffff)	/* imr */
#define	CIU_BCA_INT_MASK_IMR_BASE		0

/*	CIU_BCA_INT_SELECT				0x298	BCA Interrupt Select */
#define	CIU_BCA_INT_SELECT_RSR_MSK		SHIFT0(0xffffffff)	/* rsr */
#define	CIU_BCA_INT_SELECT_RSR_BASE		0

/*	CIU_BCA_INT_EVENT_MASK			0x29C	BCA Interrupt Event Mask */
#define	CIU_BCA_INT_EVENT_MASK_SMR_MSK		SHIFT0(0xffffffff)	/* smr */
#define	CIU_BCA_INT_EVENT_MASK_SMR_BASE		0

/*	CIU_BCA_INT_STATUS				0x2A0	BCA Interrupt Status */
#define	CIU_BCA_INT_STATUS_ISR_MSK		SHIFT0(0xffffffff)	/* isr */
#define	CIU_BCA_INT_STATUS_ISR_BASE		0

/*	CIU2_INT_MASK					0x2A4	CIU2 Interrupt Mask */
#define	CIU2_INT_MASK_MASK_MSK		SHIFT0(0xffffffff)	/* mask */
#define	CIU2_INT_MASK_MASK_BASE		0

/*	CIU2_INT_SELECT					0x2A8	CIU2 Interrupt Select */
#define	CIU2_INT_SELECT_SEL_MSK			SHIFT0(0xffffffff)	/* sel */
#define	CIU2_INT_SELECT_SEL_BASE		0

/*	CIU2_INT_EVENT_MASK				0x2AC	CIU2 Interrupt Event Mask */
#define	CIU2_INT_EVENT_MASK_MASK_MSK		SHIFT0(0xffffffff)	/* mask */
#define	CIU2_INT_EVENT_MASK_MASK_BASE		0

/*	CIU2_INT_STATUS					0x2B0	CIU2 Interrupt Status */
#define	CIU2_INT_STATUS_CIU_ISR_MSK			SHIFT0(0xffffffff)	/* ciu_isr */
#define	CIU2_INT_STATUS_CIU_ISR_BASE		0

/*	CPU1_ERR_INT_MASK				0x2B4	CPU1 ERR Interrupt Mask */
/*		Bit(s) CPU1_ERR_INT_MASK_RSRV_31_8 reserved */
#define	CPU1_ERR_INT_MASK_MASK_MSK				SHIFT0(0xff)		/* mask */
#define	CPU1_ERR_INT_MASK_MASK_BASE				0

/*	CPU1_ERR_INT_SELECT				0x2B8	CPU1 ERR Interrupt Clear Select */
/*		Bit(s) CPU1_ERR_INT_SELECT_RSRV_31_8 reserved */
#define	CPU1_ERR_INT_SELECT_SEL_MSK				SHIFT0(0xff)		/* sel */
#define	CPU1_ERR_INT_SELECT_SEL_BASE			0

/*	CPU1_ERR_INT_EVENT_MASK			0x2BC	CPU1 ERR Interrupt Event Mask */
/*		Bit(s) CPU1_ERR_INT_EVENT_MASK_RSRV_31_8 reserved */
#define	CPU1_ERR_INT_EVENT_MASK_MASK_MSK			SHIFT0(0xff)		/* mask */
#define	CPU1_ERR_INT_EVENT_MASK_MASK_BASE			0

/*	CPU1_ERR_INT_STATUS				0x2C0	CPU1 ERR Interrupt Status */
/*		Bit(s) CPU1_ERR_INT_STATUS_RSRV_31_8 reserved */
#define	CPU1_ERR_INT_STATUS_ERR_ISR_MSK			SHIFT0(0xff)		/* err_isr */
#define	CPU1_ERR_INT_STATUS_ERR_ISR_BASE		0

/*	CPU2_ERR_INT_MASK				0x2C4	CPU2 ERR Interrupt Mask */
/*		Bit(s) CPU2_ERR_INT_MASK_RSRV_31_8 reserved */
#define	CPU2_ERR_INT_MASK_MASK_MSK				SHIFT0(0xff)		/* mask */
#define	CPU2_ERR_INT_MASK_MASK_BASE				0

/*	CPU2_ERR_INT_SELECT				0x2C8	CPU2 ERR Interrupt Clear Select */
/*		Bit(s) CPU2_ERR_INT_SELECT_RSRV_31_8 reserved */
#define	CPU2_ERR_INT_SELECT_SEL_MSK				SHIFT0(0xff)		/* sel */
#define	CPU2_ERR_INT_SELECT_SEL_BASE			0

/*	CPU2_ERR_INT_EVENT_MASK			0x2CC	CPU2 ERR Interrupt Event Mask */
/*		Bit(s) CPU2_ERR_INT_EVENT_MASK_RSRV_31_8 reserved */
#define	CPU2_ERR_INT_EVENT_MASK_MASK_MSK			SHIFT0(0xff)		/* mask */
#define	CPU2_ERR_INT_EVENT_MASK_MASK_BASE			0

/*	CPU2_ERR_INT_STATUS				0x2D0	CPU2 ERR Interrupt Status */
/*		Bit(s) CPU2_ERR_INT_STATUS_RSRV_31_8 reserved */
#define	CPU2_ERR_INT_STATUS_ERR_ISR_MSK			SHIFT0(0xff)		/* err_isr */
#define	CPU2_ERR_INT_STATUS_ERR_ISR_BASE		0

/*	V3TU_INT_MASK					0x2D4	V3TU Interrupt Mask */
/*		Bit(s) V3TU_INT_MASK_RSRV_31_8 reserved */
#define	V3TU_INT_MASK_MASK_MSK				SHIFT0(0xff)		/* mask */
#define	V3TU_INT_MASK_MASK_BASE				0

/*	V3TU_INT_SELECT					0x2D8	V3TU Interrupt Clear Select */
/*		Bit(s) V3TU_INT_SELECT_RSRV_31_8 reserved */
#define	V3TU_INT_SELECT_SEL_MSK				SHIFT0(0xff)		/* sel */
#define	V3TU_INT_SELECT_SEL_BASE			0

/*	V3TU_INT_EVENT_MASK				0x2DC	V3TU Interrupt Event Mask */
/*		Bit(s) V3TU_INT_EVENT_MASK_RSRV_31_8 reserved */
#define	V3TU_INT_EVENT_MASK_MASK_MSK			SHIFT0(0xff)		/* mask */
#define	V3TU_INT_EVENT_MASK_MASK_BASE			0

/*	V3TU_INT_STATUS					0x2E0	V3TU Interrupt Status */
/*		Bit(s) V3TU_INT_STATUS_RSRV_31_8 reserved */
#define	V3TU_INT_STATUS_ERR_ISR_MSK			SHIFT0(0xff)		/* err_isr */
#define	V3TU_INT_STATUS_ERR_ISR_BASE		0

/*	CIU_INT_ECO_CTRL				0x2FC	Interrupt ECO Control */
#define	CIU_INT_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_INT_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_PAD_VREG_VSENSOR_CTRL		0x300	Vsensor and Vreg Pad Control */
/*		Bit(s) CIU_PAD_VREG_VSENSOR_CTRL_RSRV_31_15 reserved */
/* vsensor_detect */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_DETECT			BIT_14				
/* v25en_core */
#define	CIU_PAD_VREG_VSENSOR_CTRL_V25EN_CORE				BIT_13				
/* vsensor_vthresh */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_VTHRESH			BIT_12				
/* vsensor_test */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_TEST_MSK			SHIFT9(0x7)			
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_TEST_BASE			9
/* vsensor_te */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_TE				BIT_8				
/* vsensor_clk_12 */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_CLK_12			BIT_7				
/* vsensor_disable_12 */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_DISABLE_12		BIT_6				
/* vsensor_v18en_12_in */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_V18EN_12_IN		BIT_5				
/* vsensor_bypass */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VSENSOR_BYPASS			BIT_4				
/* vio_reg2_ctrl_en */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VIO_REG2_CTRL_EN			BIT_3				
/* vio_reg2_enb */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VIO_REG2_ENB				BIT_2				
/* vio_reg1_ctrl_en */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VIO_REG1_CTRL_EN			BIT_1				
/* vio_reg1_enb */
#define	CIU_PAD_VREG_VSENSOR_CTRL_VIO_REG1_ENB				BIT_0				

/*	CIU_PAD_SD_VREG_VSENSOR_CTRL	0x304	SD Vsensor and Vreg Pad Control */
/*		Bit(s) CIU_PAD_SD_VREG_VSENSOR_CTRL_RSRV_31_15 reserved */
/* vsensor_detect */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_DETECT				BIT_14				
/* v25en_core */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_V25EN_CORE					BIT_13				
/* vsensor_vthresh */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_VTHRESH			BIT_12				
/* vsensor_test */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_TEST_MSK			SHIFT9(0x7)			
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_TEST_BASE			9
/* vsensor_te */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_TE					BIT_8				
/* vsensor_clk_12 */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_CLK_12				BIT_7				
/* vsensor_disable_12 */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_DISABLE_12			BIT_6				
/* vsensor_v18en_12_in */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_V18EN_12_IN		BIT_5				
/* vsensor_bypass */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VSENSOR_BYPASS				BIT_4				
/*		Bit(s) CIU_PAD_SD_VREG_VSENSOR_CTRL_RSRV_3 reserved */
/*		Bit(s) CIU_PAD_SD_VREG_VSENSOR_CTRL_RSRV_2 reserved */
/* vio_reg_ctrl_en */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VIO_REG_CTRL_EN			BIT_1				
/* vio_reg_enb */
#define	CIU_PAD_SD_VREG_VSENSOR_CTRL_VIO_REG_ENB				BIT_0				

/*	CIU_PAD_TR_SW_CONFIG			0x308	TR Switch Pad Software
 *											Configuration
 */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_31_27 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_26 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_25 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_24 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_23 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_22 reserved */
#define	CIU_PAD_TR_SW_CONFIG_TR2_P_SW_VAL			BIT_21			/* tr2_p_sw_val */
#define	CIU_PAD_TR_SW_CONFIG_TR2_N_SW_VAL			BIT_20			/* tr2_n_sw_val */
#define	CIU_PAD_TR_SW_CONFIG_TR_N_SW_VAL			BIT_19			/* tr_n_sw_val */
#define	CIU_PAD_TR_SW_CONFIG_TR_P_SW_VAL			BIT_18			/* tr_p_sw_val */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_17_16 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_15_14 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_13_12 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_11_10 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_9_8 reserved */
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_7 reserved */
/* tr2_p_sw_bypass */
#define	CIU_PAD_TR_SW_CONFIG_TR2_P_SW_BYPASS		BIT_6			
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_5 reserved */
/* tr2_n_sw_bypass */
#define	CIU_PAD_TR_SW_CONFIG_TR2_N_SW_BYPASS		BIT_4			
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_3 reserved */
/* tr_n_sw_bypass */
#define	CIU_PAD_TR_SW_CONFIG_TR_N_SW_BYPASS			BIT_2			
/*		Bit(s) CIU_PAD_TR_SW_CONFIG_RSRV_1 reserved */
/* tr_p_sw_bypass */
#define	CIU_PAD_TR_SW_CONFIG_TR_P_SW_BYPASS			BIT_0			

/*	CIU_PAD_TR_SW_SLP_CONFIG		0x30C	TR Switch Pad Sleep Mode
 *											Configuration
 */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_31_18 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_17 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_16 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_15 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_14 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_13 reserved */
/* tr2_p_slp_val */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR2_P_SLP_VAL			BIT_12			
/* tr2_n_slp_val */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR2_N_SLP_VAL			BIT_11			
/* tr_n_slp_val */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR_N_SLP_VAL			BIT_10			
/* tr_p_slp_val */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR_P_SLP_VAL			BIT_9			
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_8 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_7 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_6 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_5 reserved */
/*		Bit(s) CIU_PAD_TR_SW_SLP_CONFIG_RSRV_4 reserved */
/* tr2_p_slp_en */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR2_P_SLP_EN			BIT_3			
/* tr2_n_slp_en */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR2_N_SLP_EN			BIT_2			
/* tr_n_slp_en */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR_N_SLP_EN			BIT_1			
/* tr_p_slp_en */
#define	CIU_PAD_TR_SW_SLP_CONFIG_TR_P_SLP_EN			BIT_0			

/*	CIU_PAD_SLP_EN					0x310	Pad Sleep Mode Enable */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_31_20 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_19 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_18 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_17 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_16 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_15 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_14 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_13 reserved */
/*		Bit(s) CIU_PAD_SLP_EN_RSRV_12 reserved */
#define	CIU_PAD_SLP_EN_GPIO17_SLP_EN		BIT_11			/* gpio17_slp_en */
#define	CIU_PAD_SLP_EN_GPIO14_SLP_EN		BIT_10			/* gpio14_slp_en */
#define	CIU_PAD_SLP_EN_GPIO13_SLP_EN		BIT_9			/* gpio13_slp_en */
#define	CIU_PAD_SLP_EN_GPIO11_SLP_EN		BIT_8			/* gpio11_slp_en */
#define	CIU_PAD_SLP_EN_GPIO8_SLP_EN			BIT_7			/* gpio8_slp_en */
#define	CIU_PAD_SLP_EN_GPIO7_SLP_EN			BIT_6			/* gpio7_slp_en */
#define	CIU_PAD_SLP_EN_GPIO6_SLP_EN			BIT_5			/* gpio6_slp_en */
#define	CIU_PAD_SLP_EN_GPIO5_SLP_EN			BIT_4			/* gpio5_slp_en */
#define	CIU_PAD_SLP_EN_GPIO4_SLP_EN			BIT_3			/* gpio4_slp_en */
#define	CIU_PAD_SLP_EN_GPIO3_SLP_EN			BIT_2			/* gpio3_slp_en */
#define	CIU_PAD_SLP_EN_GPIO2_SLP_EN			BIT_1			/* gpio2_slp_en */
#define	CIU_PAD_SLP_EN_GPIO1_SLP_EN			BIT_0			/* gpio1_slp_en */

/*	CIU_PAD_PU_PD_EN1				0x314	Pad Pull-up Pull-down Enable1 */
/* gpio24_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO24_PU_PD_EN_MSK		SHIFT30(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO24_PU_PD_EN_BASE		30
/* gpio22_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO22_PU_PD_EN_MSK		SHIFT28(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO22_PU_PD_EN_BASE		28
/* gpio21_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO21_PU_PD_EN_MSK		SHIFT26(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO21_PU_PD_EN_BASE		26
/* gpio19_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO19_PU_PD_EN_MSK		SHIFT24(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO19_PU_PD_EN_BASE		24
/* gpio18_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO18_PU_PD_EN_MSK		SHIFT22(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO18_PU_PD_EN_BASE		22
/* gpio17_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO17_PU_PD_EN_MSK		SHIFT20(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO17_PU_PD_EN_BASE		20
/* gpio16_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO16_PU_PD_EN_MSK		SHIFT18(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO16_PU_PD_EN_BASE		18
/* gpio15_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO15_PU_PD_EN_MSK		SHIFT16(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO15_PU_PD_EN_BASE		16
/* gpio14_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO14_PU_PD_EN_MSK		SHIFT14(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO14_PU_PD_EN_BASE		14
/* gpio12_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO12_PU_PD_EN_MSK		SHIFT12(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO12_PU_PD_EN_BASE		12
/* gpio10_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO10_PU_PD_EN_MSK		SHIFT10(0x3)	
#define	CIU_PAD_PU_PD_EN1_GPIO10_PU_PD_EN_BASE		10
/* gpio9_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO9_PU_PD_EN_MSK		SHIFT8(0x3)		
#define	CIU_PAD_PU_PD_EN1_GPIO9_PU_PD_EN_BASE		8
/* gpio7_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO7_PU_PD_EN_MSK		SHIFT6(0x3)		
#define	CIU_PAD_PU_PD_EN1_GPIO7_PU_PD_EN_BASE		6
/* gpio6_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO6_PU_PD_EN_MSK		SHIFT4(0x3)		
#define	CIU_PAD_PU_PD_EN1_GPIO6_PU_PD_EN_BASE		4
/* gpio5_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO5_PU_PD_EN_MSK		SHIFT2(0x3)		
#define	CIU_PAD_PU_PD_EN1_GPIO5_PU_PD_EN_BASE		2
/* gpio4_pu_pd_en */
#define	CIU_PAD_PU_PD_EN1_GPIO4_PU_PD_EN_MSK		SHIFT0(0x3)		
#define	CIU_PAD_PU_PD_EN1_GPIO4_PU_PD_EN_BASE		0

/*	CIU_PAD_PU_PD_EN2				0x318	Pad Pull-up Pull-down Enable2 */
/* sd_d0_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_SD_D0_PU_PD_EN_MSK		SHIFT30(0x3)	
#define	CIU_PAD_PU_PD_EN2_SD_D0_PU_PD_EN_BASE		30
/* sd_cmd_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_SD_CMD_PU_PD_EN_MSK		SHIFT28(0x3)	
#define	CIU_PAD_PU_PD_EN2_SD_CMD_PU_PD_EN_BASE		28
/* sd_clk_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_SD_CLK_PU_PD_EN_MSK		SHIFT26(0x3)	
#define	CIU_PAD_PU_PD_EN2_SD_CLK_PU_PD_EN_BASE		26
/* atest7_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST7_PU_PD_EN_MSK		SHIFT24(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST7_PU_PD_EN_BASE		24
/* atest6_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST6_PU_PD_EN_MSK		SHIFT22(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST6_PU_PD_EN_BASE		22
/* atest5_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST5_PU_PD_EN_MSK		SHIFT20(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST5_PU_PD_EN_BASE		20
/* atest4_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST4_PU_PD_EN_MSK		SHIFT18(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST4_PU_PD_EN_BASE		18
/* atest3_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST3_PU_PD_EN_MSK		SHIFT16(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST3_PU_PD_EN_BASE		16
/* atest2_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST2_PU_PD_EN_MSK		SHIFT14(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST2_PU_PD_EN_BASE		14
/* atest1_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST1_PU_PD_EN_MSK		SHIFT12(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST1_PU_PD_EN_BASE		12
/* atest0_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_ATEST0_PU_PD_EN_MSK		SHIFT10(0x3)	
#define	CIU_PAD_PU_PD_EN2_ATEST0_PU_PD_EN_BASE		10
#define	CIU_PAD_PU_PD_EN2_TMS_PU_PD_EN_MSK			SHIFT8(0x3)		/* tms_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_TMS_PU_PD_EN_BASE			8
#define	CIU_PAD_PU_PD_EN2_TDO_PU_PD_EN_MSK			SHIFT6(0x3)		/* tdo_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_TDO_PU_PD_EN_BASE			6
#define	CIU_PAD_PU_PD_EN2_TDI_PU_PD_EN_MSK			SHIFT4(0x3)		/* tdi_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_TDI_PU_PD_EN_BASE			4
/* tclk_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_TCLK_PU_PD_EN_MSK			SHIFT2(0x3)		
#define	CIU_PAD_PU_PD_EN2_TCLK_PU_PD_EN_BASE		2
/* slp_clk_pu_pd_en */
#define	CIU_PAD_PU_PD_EN2_SLP_CLK_PU_PD_EN_MSK		SHIFT0(0x3)		
#define	CIU_PAD_PU_PD_EN2_SLP_CLK_PU_PD_EN_BASE		0

/*	CIU_PAD_PU_PD_EN3				0x31C	Pad Pull-up Pull-down Enable3 */
/*		Bit(s) CIU_PAD_PU_PD_EN3_RSRV_31_6 reserved */
/* sd_d3_pu_pd_en */
#define	CIU_PAD_PU_PD_EN3_SD_D3_PU_PD_EN_MSK		SHIFT4(0x3)			
#define	CIU_PAD_PU_PD_EN3_SD_D3_PU_PD_EN_BASE		4
/* sd_d2_pu_pd_en */
#define	CIU_PAD_PU_PD_EN3_SD_D2_PU_PD_EN_MSK		SHIFT2(0x3)			
#define	CIU_PAD_PU_PD_EN3_SD_D2_PU_PD_EN_BASE		2
/* sd_d1_pu_pd_en */
#define	CIU_PAD_PU_PD_EN3_SD_D1_PU_PD_EN_MSK		SHIFT0(0x3)			
#define	CIU_PAD_PU_PD_EN3_SD_D1_PU_PD_EN_BASE		0

/*	CIU_PAD_SLP_PU_PD_DIS1			0x320	Pad Sleep Pullup and Pulldown
 *											Disable1
 */
#define	CIU_PAD_SLP_PU_PD_DIS1_SD_D0_PU_PD_DIS			BIT_31	/* sd_d0_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_SD_CMD_PU_PD_DIS			BIT_30	/* sd_cmd_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_SD_CLK_PU_PD_DIS			BIT_29	/* sd_clk_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST7_PU_PD_DIS			BIT_28	/* atest7_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST6_PU_PD_DIS			BIT_27	/* atest6_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST5_PU_PD_DIS			BIT_26	/* atest5_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST4_PU_PD_DIS			BIT_25	/* atest4_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST3_PU_PD_DIS			BIT_24	/* atest3_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST2_PU_PD_DIS			BIT_23	/* atest2_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST1_PU_PD_DIS			BIT_22	/* atest1_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_ATEST0_PU_PD_DIS			BIT_21	/* atest0_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_TMS_PU_PD_DIS			BIT_20	/* tms_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_TDO_PU_PD_DIS			BIT_19	/* tdo_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_TDI_PU_PD_DIS			BIT_18	/* tdi_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_TCLK_PU_PD_DIS			BIT_17	/* tclk_pu_pd_dis */
/* slp_clk_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_SLP_CLK_PU_PD_DIS		BIT_16	
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO24_PU_PD_DIS			BIT_15	/* gpio24_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO22_PU_PD_DIS			BIT_14	/* gpio22_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO21_PU_PD_DIS			BIT_13	/* gpio21_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO19_PU_PD_DIS			BIT_12	/* gpio19_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO18_PU_PD_DIS			BIT_11	/* gpio18_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO17_PU_PD_DIS			BIT_10	/* gpio17_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO16_PU_PD_DIS			BIT_9	/* gpio16_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO15_PU_PD_DIS			BIT_8	/* gpio15_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO14_PU_PD_DIS			BIT_7	/* gpio14_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO12_PU_PD_DIS			BIT_6	/* gpio12_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO10_PU_PD_DIS			BIT_5	/* gpio10_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO9_PU_PD_DIS			BIT_4	/* gpio9_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO7_PU_PD_DIS			BIT_3	/* gpio7_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO6_PU_PD_DIS			BIT_2	/* gpio6_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO5_PU_PD_DIS			BIT_1	/* gpio5_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS1_GPIO4_PU_PD_DIS			BIT_0	/* gpio4_pu_pd_dis */

/*	CIU_PAD_SLP_PU_PD_DIS2			0x324	Pad Sleep Pullup and Pulldown
 *											Disable2
 */
/*		Bit(s) CIU_PAD_SLP_PU_PD_DIS2_RSRV_31_3 reserved */
/* sd_d3_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS2_SD_D3_PU_PD_DIS		BIT_2				
/* sd_d2_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS2_SD_D2_PU_PD_DIS		BIT_1				
/* sd_d1_pu_pd_dis */
#define	CIU_PAD_SLP_PU_PD_DIS2_SD_D1_PU_PD_DIS		BIT_0				

/*	CIU_PAD_SLEW_RATE				0x328	PAD Slew Rate Control */
/*		Bit(s) CIU_PAD_SLEW_RATE_RSRV_31_18 reserved */
#define	CIU_PAD_SLEW_RATE_RF_CNTL_SR_MSK		SHIFT16(0x3)	/* rf_cntl_sr */
#define	CIU_PAD_SLEW_RATE_RF_CNTL_SR_BASE		16
/*		Bit(s) CIU_PAD_SLEW_RATE_RSRV_15_14 reserved */
#define	CIU_PAD_SLEW_RATE_SDIO_SR_MSK			SHIFT12(0x3)	/* sdio_sr */
#define	CIU_PAD_SLEW_RATE_SDIO_SR_BASE			12
#define	CIU_PAD_SLEW_RATE_GPIO_SR_MSK			SHIFT10(0x3)	/* gpio_sr */
#define	CIU_PAD_SLEW_RATE_GPIO_SR_BASE			10
#define	CIU_PAD_SLEW_RATE_PCM_I2S_SR_MSK		SHIFT8(0x3)		/* pcm_i2s_sr */
#define	CIU_PAD_SLEW_RATE_PCM_I2S_SR_BASE		8
#define	CIU_PAD_SLEW_RATE_GPIO0_SR_MSK			SHIFT6(0x3)		/* gpio0_sr */
#define	CIU_PAD_SLEW_RATE_GPIO0_SR_BASE			6
#define	CIU_PAD_SLEW_RATE_EEPROM_SR_MSK			SHIFT4(0x3)		/* eeprom_sr */
#define	CIU_PAD_SLEW_RATE_EEPROM_SR_BASE		4
#define	CIU_PAD_SLEW_RATE_JTAG_SR_MSK			SHIFT2(0x3)		/* jtag_sr */
#define	CIU_PAD_SLEW_RATE_JTAG_SR_BASE			2
#define	CIU_PAD_SLEW_RATE_ATEST_SR_MSK			SHIFT0(0x3)		/* atest_sr */
#define	CIU_PAD_SLEW_RATE_ATEST_SR_BASE			0

/*	CIU_PAD_PWRDOWN_CTRL0			0x32C	Pad Power-down Control 0 */
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_31 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO7_PD_SEL_MSK		SHIFT28(0x7)	/* gpio7_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO7_PD_SEL_BASE		28
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_27 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO6_PD_SEL_MSK		SHIFT24(0x7)	/* gpio6_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO6_PD_SEL_BASE		24
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_23 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO5_PD_SEL_MSK		SHIFT20(0x7)	/* gpio5_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO5_PD_SEL_BASE		20
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_19 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO4_PD_SEL_MSK		SHIFT16(0x7)	/* gpio4_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO4_PD_SEL_BASE		16
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_15 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO3_PD_SEL_MSK		SHIFT12(0x7)	/* gpio3_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO3_PD_SEL_BASE		12
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_11 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO2_PD_SEL_MSK		SHIFT8(0x7)		/* gpio2_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO2_PD_SEL_BASE		8
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_7 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO1_PD_SEL_MSK		SHIFT4(0x7)		/* gpio1_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO1_PD_SEL_BASE		4
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL0_RSRV_3 reserved */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO0_PD_SEL_MSK		SHIFT0(0x7)		/* gpio0_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL0_GPIO0_PD_SEL_BASE		0

/*	CIU_PAD_PWRDOWN_CTRL1			0x330	Pad Power-down Control 1 */
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_31 reserved */
/* gpio15_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO15_PD_SEL_MSK			SHIFT28(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO15_PD_SEL_BASE		28
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_27 reserved */
/* gpio14_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO14_PD_SEL_MSK			SHIFT24(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO14_PD_SEL_BASE		24
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_23 reserved */
/* gpio13_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO13_PD_SEL_MSK			SHIFT20(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO13_PD_SEL_BASE		20
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_19 reserved */
/* gpio12_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO12_PD_SEL_MSK			SHIFT16(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO12_PD_SEL_BASE		16
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_15 reserved */
/* gpio11_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO11_PD_SEL_MSK			SHIFT12(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO11_PD_SEL_BASE		12
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_11 reserved */
/* gpio10_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO10_PD_SEL_MSK			SHIFT8(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO10_PD_SEL_BASE		8
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_7 reserved */
/* gpio9_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO9_PD_SEL_MSK			SHIFT4(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO9_PD_SEL_BASE			4
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL1_RSRV_3 reserved */
/* gpio8_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO8_PD_SEL_MSK			SHIFT0(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL1_GPIO8_PD_SEL_BASE			0

/*	CIU_PAD_PWRDOWN_CTRL2			0x334	Pad Power-down Control 2 */
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_31 reserved */
/* gpio23_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO23_PD_SEL_MSK			SHIFT28(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO23_PD_SEL_BASE		28
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_27 reserved */
/* gpio22_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO22_PD_SEL_MSK			SHIFT24(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO22_PD_SEL_BASE		24
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_23 reserved */
/* gpio21_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO21_PD_SEL_MSK			SHIFT20(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO21_PD_SEL_BASE		20
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_19 reserved */
/* gpio20_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO20_PD_SEL_MSK			SHIFT16(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO20_PD_SEL_BASE		16
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_15 reserved */
/* gpio19_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO19_PD_SEL_MSK			SHIFT12(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO19_PD_SEL_BASE		12
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_11 reserved */
/* gpio18_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO18_PD_SEL_MSK			SHIFT8(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO18_PD_SEL_BASE		8
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_7 reserved */
/* gpio17_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO17_PD_SEL_MSK			SHIFT4(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO17_PD_SEL_BASE		4
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL2_RSRV_3 reserved */
/* gpio16_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO16_PD_SEL_MSK			SHIFT0(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL2_GPIO16_PD_SEL_BASE		0

/*	CIU_PAD_PWRDOWN_CTRL3			0x338	Pad Power-down Control 3 */
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL3_RSRV_31_28 reserved */
#define	CIU_PAD_PWRDOWN_CTRL3_LATCH					BIT_27			/* latch */
#define	CIU_PAD_PWRDOWN_CTRL3_TR7_N_PD_SEL_MSK		SHIFT24(0x7)	/* tr7_n_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR7_N_PD_SEL_BASE		24
#define	CIU_PAD_PWRDOWN_CTRL3_TR6_N_PD_SEL_MSK		SHIFT21(0x7)	/* tr6_n_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR6_N_PD_SEL_BASE		21
#define	CIU_PAD_PWRDOWN_CTRL3_TR5_N_PD_SEL_MSK		SHIFT18(0x7)	/* tr5_n_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR5_N_PD_SEL_BASE		18
#define	CIU_PAD_PWRDOWN_CTRL3_TR4_N_PD_SEL_MSK		SHIFT15(0x7)	/* tr4_n_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR4_N_PD_SEL_BASE		15
#define	CIU_PAD_PWRDOWN_CTRL3_TR3_N_PD_SEL_MSK		SHIFT12(0x7)	/* tr3_n_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR3_N_PD_SEL_BASE		12
#define	CIU_PAD_PWRDOWN_CTRL3_TR2_P_PD_SEL_MSK		SHIFT9(0x7)		/* tr2_p_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR2_P_PD_SEL_BASE		9
#define	CIU_PAD_PWRDOWN_CTRL3_TR2_N_PD_SEL_MSK		SHIFT6(0x7)		/* tr2_n_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR2_N_PD_SEL_BASE		6
#define	CIU_PAD_PWRDOWN_CTRL3_TR_P_PD_SEL_MSK		SHIFT3(0x7)		/* tr_p_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR_P_PD_SEL_BASE		3
#define	CIU_PAD_PWRDOWN_CTRL3_TR_N_PD_SEL_MSK		SHIFT0(0x7)		/* tr_n_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL3_TR_N_PD_SEL_BASE		0

/*	CIU_PAD_PWRDOWN_CTRL4			0x33C	Pad Power-down Control 4 */
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL4_RSRV_31 reserved */
/* tms_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL4_TMS_PD_SEL_MSK			SHIFT28(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL4_TMS_PD_SEL_BASE			28
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL4_RSRV_27 reserved */
/* tdi_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL4_TDI_PD_SEL_MSK			SHIFT24(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL4_TDI_PD_SEL_BASE			24
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL4_RSRV_23 reserved */
/* tdo_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL4_TDO_PD_SEL_MSK			SHIFT20(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL4_TDO_PD_SEL_BASE			20
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL4_RSRV_19 reserved */
/* tclk_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL4_TCLK_PD_SEL_MSK			SHIFT16(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL4_TCLK_PD_SEL_BASE			16
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL4_RSRV_15_11 reserved */
/* pa_pe_g_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL4_PA_PE_G_PD_SEL_MSK		SHIFT8(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL4_PA_PE_G_PD_SEL_BASE		8
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL4_RSRV_7 reserved */
/* pa_pe_a_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL4_PA_PE_A_PD_SEL_MSK		SHIFT4(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL4_PA_PE_A_PD_SEL_BASE		4
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL4_RSRV_3 reserved */
/* gpio24_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL4_GPIO24_PD_SEL_MSK			SHIFT0(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL4_GPIO24_PD_SEL_BASE		0

/*	CIU_PAD_GPIO					0x340	GPIO Enable */
/*		Bit(s) CIU_PAD_GPIO_RSRV_31_25 reserved */
#define	CIU_PAD_GPIO_ENABLE_MSK				SHIFT0(0x1ffffff)	/* enable */
#define	CIU_PAD_GPIO_ENABLE_BASE			0

/*	CIU_PAD_CONFIG0					0x344	Misc pad control0 */
/*		Bit(s) CIU_PAD_CONFIG0_RSRV_31 reserved */
/* alt_tr2_mode */
#define	CIU_PAD_CONFIG0_ALT_TR2_MODE					BIT_30			
/* sd_d3_pu_ctrl */
#define	CIU_PAD_CONFIG0_SD_D3_PU_CTRL					BIT_29			
/* bt_dbg_uart_mode_4pin */
#define	CIU_PAD_CONFIG0_BT_DBG_UART_MODE_4PIN			BIT_28			
/* wlan_dbg_uart_mode_4pin */
#define	CIU_PAD_CONFIG0_WLAN_DBG_UART_MODE_4PIN			BIT_27			
/* bt_dbg_uart_mode */
#define	CIU_PAD_CONFIG0_BT_DBG_UART_MODE				BIT_26			
/* wlan_dbg_uart_mode */
#define	CIU_PAD_CONFIG0_WLAN_DBG_UART_MODE				BIT_25			
#define	CIU_PAD_CONFIG0_LED_MODE						BIT_24			/* led_mode */
/* bt_lte_coex_mode */
#define	CIU_PAD_CONFIG0_BT_LTE_COEX_MODE				BIT_23			
/* bt_3d_glass_mode */
#define	CIU_PAD_CONFIG0_BT_3D_GLASS_MODE				BIT_22			
/* i2c_slave_mode */
#define	CIU_PAD_CONFIG0_I2C_SLAVE_MODE					BIT_21			
/* ngff_mode */
#define	CIU_PAD_CONFIG0_NGFF_MODE						BIT_20			
/* psu_stdalone */
#define	CIU_PAD_CONFIG0_PSU_STDALONE					BIT_19			
/* ext_btu_mode */
#define	CIU_PAD_CONFIG0_EXT_BTU_MODE					BIT_18			
/* ext_brf_mode */
#define	CIU_PAD_CONFIG0_EXT_BRF_MODE					BIT_17			
/* brf_stdalone_data_if_en */
#define	CIU_PAD_CONFIG0_BRF_STDALONE_DATA_IF_EN			BIT_16			
/* brf_w3_soc_master_sel */
#define	CIU_PAD_CONFIG0_BRF_W3_SOC_MASTER_SEL			BIT_15			
/* nfc_stdalone */
#define	CIU_PAD_CONFIG0_NFC_STDALONE					BIT_14			
/* eeprom_toggle_w3w4_mode_en */
#define	CIU_PAD_CONFIG0_EEPROM_TOGGLE_W3W4_MODE_EN		BIT_13			
/* eeprom_sel_default_val */
#define	CIU_PAD_CONFIG0_EEPROM_SEL_DEFAULT_VAL			BIT_12			
/* brf_stdalone */
#define	CIU_PAD_CONFIG0_BRF_STDALONE					BIT_11			
/* cau_stdalone */
#define	CIU_PAD_CONFIG0_CAU_STDALONE					BIT_10			
/* rfu_stdalone */
#define	CIU_PAD_CONFIG0_RFU_STDALONE					BIT_9			
/* fm_stdalone */
#define	CIU_PAD_CONFIG0_FM_STDALONE						BIT_8			
/*		Bit(s) CIU_PAD_CONFIG0_RSRV_7 reserved */
/* xosc_od_en */
#define	CIU_PAD_CONFIG0_XOSC_OD_EN						BIT_6			
/*		Bit(s) CIU_PAD_CONFIG0_RSRV_5_1 reserved */
/* qfn_bond_pu_en */
#define	CIU_PAD_CONFIG0_QFN_BOND_PU_EN					BIT_0			

/*	CIU_PAD_CONFIG1					0x348	Misc pad control1 */
/* atest_dis_stdalone_mode_7_0 */
#define	CIU_PAD_CONFIG1_ATEST_DIS_STDALONE_MODE_7_0_MSK			SHIFT24(0xff)	
#define	CIU_PAD_CONFIG1_ATEST_DIS_STDALONE_MODE_7_0_BASE		24
/*		Bit(s) CIU_PAD_CONFIG1_RSRV_23_21 reserved */
/* aiu_i2c_en */
#define	CIU_PAD_CONFIG1_AIU_I2C_EN								BIT_20			
/* pad_xosc_en_sel */
#define	CIU_PAD_CONFIG1_PAD_XOSC_EN_SEL							BIT_19			
/* i2c_host_irq_en */
#define	CIU_PAD_CONFIG1_I2C_HOST_IRQ_EN							BIT_18			
/* i2s_set2_tristate_en */
#define	CIU_PAD_CONFIG1_I2S_SET2_TRISTATE_EN					BIT_17			
/* pcm_i2s_set1_tristate_en */
#define	CIU_PAD_CONFIG1_PCM_I2S_SET1_TRISTATE_EN				BIT_16			
/*		Bit(s) CIU_PAD_CONFIG1_RSRV_15_14 reserved */
/* i2s_mst_cclk_en */
#define	CIU_PAD_CONFIG1_I2S_MST_CCLK_EN							BIT_13			
/* pcm_mst_cclk_en */
#define	CIU_PAD_CONFIG1_PCM_MST_CCLK_EN							BIT_12			
/* i2s_set1_set2_en */
#define	CIU_PAD_CONFIG1_I2S_SET1_SET2_EN						BIT_11			
/* fm_i2s_en */
#define	CIU_PAD_CONFIG1_FM_I2S_EN								BIT_10			
/* aiu_i2s_en */
#define	CIU_PAD_CONFIG1_AIU_I2S_EN								BIT_9			
/* bt_pcm_en */
#define	CIU_PAD_CONFIG1_BT_PCM_EN								BIT_8			
/* atest_en_7_0 */
#define	CIU_PAD_CONFIG1_ATEST_EN_7_0_MSK						SHIFT0(0xff)	
#define	CIU_PAD_CONFIG1_ATEST_EN_7_0_BASE						0

/*	CIU_PAD_RF_VREG_VSENSOR_CTRL	0x34C	RF Vsensor and Vreg Pad Control */
/*		Bit(s) CIU_PAD_RF_VREG_VSENSOR_CTRL_RSRV_31_15 reserved */
/* vsensor_detect */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_DETECT				BIT_14				
/* v25en_core */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_V25EN_CORE					BIT_13				
/* vsensor_vthresh */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_VTHRESH			BIT_12				
/* vsensor_test */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_TEST_MSK			SHIFT9(0x7)			
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_TEST_BASE			9
/* vsensor_te */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_TE					BIT_8				
/* vsensor_clk_12 */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_CLK_12				BIT_7				
/* vsensor_disable_12 */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_DISABLE_12			BIT_6				
/* vsensor_v18en_12_in */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_V18EN_12_IN		BIT_5				
/* vsensor_bypass */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VSENSOR_BYPASS				BIT_4				
/*		Bit(s) CIU_PAD_RF_VREG_VSENSOR_CTRL_RSRV_3 reserved */
/*		Bit(s) CIU_PAD_RF_VREG_VSENSOR_CTRL_RSRV_2 reserved */
/* vio_reg_ctrl_en */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VIO_REG_CTRL_EN			BIT_1				
/* vio_reg_enb */
#define	CIU_PAD_RF_VREG_VSENSOR_CTRL_VIO_REG_ENB				BIT_0				

/*	CIU_PAD_PWRDOWN_CTRL5			0x350	Pad Power-down Control 5 */
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_31 reserved */
/* atest7_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST7_PD_SEL_MSK			SHIFT28(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST7_PD_SEL_BASE		28
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_27 reserved */
/* atest6_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST6_PD_SEL_MSK			SHIFT24(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST6_PD_SEL_BASE		24
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_23 reserved */
/* atest5_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST5_PD_SEL_MSK			SHIFT20(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST5_PD_SEL_BASE		20
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_19 reserved */
/* atest4_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST4_PD_SEL_MSK			SHIFT16(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST4_PD_SEL_BASE		16
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_15 reserved */
/* atest3_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST3_PD_SEL_MSK			SHIFT12(0x7)	
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST3_PD_SEL_BASE		12
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_11 reserved */
/* atest2_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST2_PD_SEL_MSK			SHIFT8(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST2_PD_SEL_BASE		8
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_7 reserved */
/* atest1_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST1_PD_SEL_MSK			SHIFT4(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST1_PD_SEL_BASE		4
/*		Bit(s) CIU_PAD_PWRDOWN_CTRL5_RSRV_3 reserved */
/* atest0_pd_sel */
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST0_PD_SEL_MSK			SHIFT0(0x7)		
#define	CIU_PAD_PWRDOWN_CTRL5_ATEST0_PD_SEL_BASE		0

/*	CIU_PAD_ECO_CTRL				0x37C	Pad ECO Control */
#define	CIU_PAD_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_PAD_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_DRO_CTRL					0x380	DRO Control */
/* dro_count_limit */
#define	CIU_DRO_CTRL_DRO_COUNT_LIMIT_MSK		SHIFT4(0xfffffff)	
#define	CIU_DRO_CTRL_DRO_COUNT_LIMIT_BASE		4
/*		Bit(s) CIU_DRO_CTRL_RSRV_3_2 reserved */
/* dro_clk_gate_en */
#define	CIU_DRO_CTRL_DRO_CLK_GATE_EN			BIT_1				
#define	CIU_DRO_CTRL_DRO_EN						BIT_0				/* dro_en */

/*	CIU_DRO1_CNT					0x384	DRO 1 Counter Read back */
#define	CIU_DRO1_CNT_DRO1_CNT_MSK		SHIFT0(0xffffffff)	/* dro1_cnt */
#define	CIU_DRO1_CNT_DRO1_CNT_BASE		0

/*	CIU_DRO2_CNT					0x388	DRO 2 Counter Read back */
#define	CIU_DRO2_CNT_DRO2_CNT_MSK		SHIFT0(0xffffffff)	/* dro2_cnt */
#define	CIU_DRO2_CNT_DRO2_CNT_BASE		0

/*	CIU_DRO3_CNT					0x38C	DRO 3 Counter Read back */
#define	CIU_DRO3_CNT_DRO3_CNT_MSK		SHIFT0(0xffffffff)	/* dro3_cnt */
#define	CIU_DRO3_CNT_DRO3_CNT_BASE		0

/*	CIU_DRO4_CNT					0x390	DRO 4 Counter Read back */
#define	CIU_DRO4_CNT_DRO4_CNT_MSK		SHIFT0(0xffffffff)	/* dro4_cnt */
#define	CIU_DRO4_CNT_DRO4_CNT_BASE		0

/*	CIU_TST_REDBIST_CTRL			0x400	Redundant BIST Control */
/*		Bit(s) CIU_TST_REDBIST_CTRL_RSRV_31_5 reserved */
/* stepdownreg_en */
#define	CIU_TST_REDBIST_CTRL_STEPDOWNREG_EN			BIT_4				
/*		Bit(s) CIU_TST_REDBIST_CTRL_RSRV_3 reserved */
/* redbist_mode_en */
#define	CIU_TST_REDBIST_CTRL_REDBIST_MODE_EN		BIT_2				
/* redbist_sel */
#define	CIU_TST_REDBIST_CTRL_REDBIST_SEL_MSK		SHIFT0(0x3)			
#define	CIU_TST_REDBIST_CTRL_REDBIST_SEL_BASE		0

/*	CIU_TST_MBIST_READY				0x404	MBIST Status (BIST_READY) */
#define	CIU_TST_MBIST_READY_BIST_READY_MSK		SHIFT0(0xffffffff)	/* bist_ready */
#define	CIU_TST_MBIST_READY_BIST_READY_BASE		0

/*	CIU_TST_MBIST_FAIL				0x408	MBIST Status (BIST_FAIL) */
#define	CIU_TST_MBIST_FAIL_BIST_FAIL_MSK		SHIFT0(0xffffffff)	/* bist_fail */
#define	CIU_TST_MBIST_FAIL_BIST_FAIL_BASE		0

/*	CIU_TST_MBIST_CTRL				0x40C	MBIST Control */
/*		Bit(s) CIU_TST_MBIST_CTRL_RSRV_31_3 reserved */
/* mbist_en_bypass_en */
#define	CIU_TST_MBIST_CTRL_MBIST_EN_BYPASS_EN		BIT_2				
/* mbist_rowcol_ctrl */
#define	CIU_TST_MBIST_CTRL_MBIST_ROWCOL_CTRL		BIT_1				
/* mbist_en_bypass_val */
#define	CIU_TST_MBIST_CTRL_MBIST_EN_BYPASS_VAL		BIT_0				

/*	CIU_TST_BSCAN_CTRL				0x410	Boundary Scan Control */
/*		Bit(s) CIU_TST_BSCAN_CTRL_RSRV_31_0 reserved */

/*	CIU_TST_TSTBUS_MUX1				0x414	Testbus Mux Select 1 */
/* sel_gpio7_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO7_TESTBUS_MSK		SHIFT28(0xf)	
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO7_TESTBUS_BASE		28
/* sel_gpio6_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO6_TESTBUS_MSK		SHIFT24(0xf)	
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO6_TESTBUS_BASE		24
/* sel_gpio5_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO5_TESTBUS_MSK		SHIFT20(0xf)	
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO5_TESTBUS_BASE		20
/* sel_gpio4_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO4_TESTBUS_MSK		SHIFT16(0xf)	
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO4_TESTBUS_BASE		16
/* sel_gpio3_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO3_TESTBUS_MSK		SHIFT12(0xf)	
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO3_TESTBUS_BASE		12
/* sel_gpio2_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO2_TESTBUS_MSK		SHIFT8(0xf)		
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO2_TESTBUS_BASE		8
/* sel_gpio1_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO1_TESTBUS_MSK		SHIFT4(0xf)		
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO1_TESTBUS_BASE		4
/* sel_gpio0_testbus */
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO0_TESTBUS_MSK		SHIFT0(0xf)		
#define	CIU_TST_TSTBUS_MUX1_SEL_GPIO0_TESTBUS_BASE		0

/*	CIU_TST_TSTBUS_MUX2				0x418	Testbus Mux Select 2 */
/* sel_gpio15_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO15_TESTBUS_MSK		SHIFT28(0xf)	
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO15_TESTBUS_BASE		28
/* sel_gpio14_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO14_TESTBUS_MSK		SHIFT24(0xf)	
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO14_TESTBUS_BASE		24
/* sel_gpio13_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO13_TESTBUS_MSK		SHIFT20(0xf)	
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO13_TESTBUS_BASE		20
/* sel_gpio12_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO12_TESTBUS_MSK		SHIFT16(0xf)	
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO12_TESTBUS_BASE		16
/* sel_gpio11_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO11_TESTBUS_MSK		SHIFT12(0xf)	
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO11_TESTBUS_BASE		12
/* sel_gpio10_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO10_TESTBUS_MSK		SHIFT8(0xf)		
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO10_TESTBUS_BASE		8
/* sel_gpio9_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO9_TESTBUS_MSK		SHIFT4(0xf)		
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO9_TESTBUS_BASE		4
/* sel_gpio8_testbus */
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO8_TESTBUS_MSK		SHIFT0(0xf)		
#define	CIU_TST_TSTBUS_MUX2_SEL_GPIO8_TESTBUS_BASE		0

/*	CIU_TST_TSTBUS_MUX3				0x41C	Testbus Mux Select 3 */
/*		Bit(s) CIU_TST_TSTBUS_MUX3_RSRV_31_0 reserved */

/*	CIU_TST_TSTBUS_CTRL1			0x420	Testbux Mux Control1 */
/*		Bit(s) CIU_TST_TSTBUS_CTRL1_RSRV_31_30 reserved */
/* bitsel_en */
#define	CIU_TST_TSTBUS_CTRL1_BITSEL_EN					BIT_29			
#define	CIU_TST_TSTBUS_CTRL1_SHFT_SEL_MSK				SHIFT24(0x1f)	/* shft_sel */
#define	CIU_TST_TSTBUS_CTRL1_SHFT_SEL_BASE				24
/*		Bit(s) CIU_TST_TSTBUS_CTRL1_RSRV_23_4 reserved */
/* remap_sel */
#define	CIU_TST_TSTBUS_CTRL1_REMAP_SEL_MSK				SHIFT1(0x7)		
#define	CIU_TST_TSTBUS_CTRL1_REMAP_SEL_BASE				1
/* bca_ahb_if_testbus_sel */
#define	CIU_TST_TSTBUS_CTRL1_BCA_AHB_IF_TESTBUS_SEL		BIT_0			

/*	CIU_TST_TSTBUS_CTRL2			0x424	Testbux Mux Control2 */
/*		Bit(s) CIU_TST_TSTBUS_CTRL2_RSRV_31_29 reserved */
/* amu12_hpu12_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_AMU12_HPU12_TESTBUS_MUXSEL		BIT_28			
/* extend_testbus_en */
#define	CIU_TST_TSTBUS_CTRL2_EXTEND_TESTBUS_EN_MSK			SHIFT26(0x3)	
#define	CIU_TST_TSTBUS_CTRL2_EXTEND_TESTBUS_EN_BASE			26
/* amu_hpu_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_AMU_HPU_TESTBUS_MUXSEL			BIT_25			
/* uart_pins_testbus_relocate */
#define	CIU_TST_TSTBUS_CTRL2_UART_PINS_TESTBUS_RELOCATE		BIT_24			
/* bca_if_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_BCA_IF_TESTBUS_MUXSEL			BIT_23			
/* lbu_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_LBU_TESTBUS_MUXSEL				BIT_22			
/* smu_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_SMU_TESTBUS_MUXSEL				BIT_21			
/*		Bit(s) CIU_TST_TSTBUS_CTRL2_RSRV_20 reserved */
/* cau_otp_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_CAU_OTP_TESTBUS_MUXSEL			BIT_19			
/* clk_out_en_alt */
#define	CIU_TST_TSTBUS_CTRL2_CLK_OUT_EN_ALT					BIT_18			
/* clk_out_en */
#define	CIU_TST_TSTBUS_CTRL2_CLK_OUT_EN						BIT_17			
/* clk_out_page_sel */
#define	CIU_TST_TSTBUS_CTRL2_CLK_OUT_PAGE_SEL				BIT_16			
/* clk_out_sel */
#define	CIU_TST_TSTBUS_CTRL2_CLK_OUT_SEL_MSK				SHIFT12(0xf)	
#define	CIU_TST_TSTBUS_CTRL2_CLK_OUT_SEL_BASE				12
/* bt_lpo_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_BT_LPO_TESTBUS_MUXSEL			BIT_11			
/* abu_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_ABU_TESTBUS_MUXSEL_MSK			SHIFT8(0x7)		
#define	CIU_TST_TSTBUS_CTRL2_ABU_TESTBUS_MUXSEL_BASE		8
/* arb_aiu_testbus_mux */
#define	CIU_TST_TSTBUS_CTRL2_ARB_AIU_TESTBUS_MUX			BIT_7			
/* hiu2_hiu_testbus_muxsel */
#define	CIU_TST_TSTBUS_CTRL2_HIU2_HIU_TESTBUS_MUXSEL		BIT_6			
/* smu_debug_sel */
#define	CIU_TST_TSTBUS_CTRL2_SMU_DEBUG_SEL_MSK				SHIFT3(0x7)		
#define	CIU_TST_TSTBUS_CTRL2_SMU_DEBUG_SEL_BASE				3
/* por_mon_sel */
#define	CIU_TST_TSTBUS_CTRL2_POR_MON_SEL_MSK				SHIFT0(0x7)		
#define	CIU_TST_TSTBUS_CTRL2_POR_MON_SEL_BASE				0

/*	CIU_TST_TSTBUS_CTRL3			0x428	Testbux Mux Control3 */
/*		Bit(s) CIU_TST_TSTBUS_CTRL3_RSRV_31_16 reserved */
/* testbus_page_sel */
#define	CIU_TST_TSTBUS_CTRL3_TESTBUS_PAGE_SEL_MSK		SHIFT0(0xffff)	
#define	CIU_TST_TSTBUS_CTRL3_TESTBUS_PAGE_SEL_BASE		0

/*	CIU_TST_TSTBUS_CTRL4			0x42C	Testbux Mux Control4 */
/* testbus_en */
#define	CIU_TST_TSTBUS_CTRL4_TESTBUS_EN_MSK			SHIFT0(0xffffffff)	
#define	CIU_TST_TSTBUS_CTRL4_TESTBUS_EN_BASE		0

/*	CIU_TST_CTRL					0x430	Test Control */
/*		Bit(s) CIU_TST_CTRL_RSRV_31_25 reserved */
#define	CIU_TST_CTRL_BRF_TEST_MODE_EN		BIT_24			/* brf_test_mode_en */
/*		Bit(s) CIU_TST_CTRL_RSRV_23 reserved */
#define	CIU_TST_CTRL_GBUS_ARB_TIMEOUT		BIT_22			/* gbus_arb_timeout */
#define	CIU_TST_CTRL_BBU_TEST_MODE_EN		BIT_21			/* bbu_test_mode_en */
/*		Bit(s) CIU_TST_CTRL_RSRV_20 reserved */
#define	CIU_TST_CTRL_UART_SIN_STATUS		BIT_19			/* uart_sin_status */
#define	CIU_TST_CTRL_JTAG_ARM_BYPASS		BIT_18			/* jtag_arm_bypass */
#define	CIU_TST_CTRL_JTAG_BLE_BYPASS		BIT_17			/* jtag_ble_bypass */
#define	CIU_TST_CTRL_SDIO_TEST_EN			BIT_16			/* sdio_test_en */
/*		Bit(s) CIU_TST_CTRL_RSRV_15_1 reserved */
#define	CIU_TST_CTRL_RBIST_DONE				BIT_0			/* rbist_done */

/*	CIU_TST_MBIST_READY2			0x434	MBIST Status (BIST_READY 2) */
/* bist_ready */
#define	CIU_TST_MBIST_READY2_BIST_READY_MSK			SHIFT0(0xffffffff)	
#define	CIU_TST_MBIST_READY2_BIST_READY_BASE		0

/*	CIU_TST_MBIST_FAIL2				0x438	MBIST Status (BIST_FAIL 2) */
#define	CIU_TST_MBIST_FAIL2_BIST_FAIL_MSK		SHIFT0(0xffffffff)	/* bist_fail */
#define	CIU_TST_MBIST_FAIL2_BIST_FAIL_BASE		0

/*	CIU_TST_MBIST_READY3			0x43C	MBIST Status (BIST_READY 3) */
/*		Bit(s) CIU_TST_MBIST_READY3_RSRV_31_9 reserved */
/* bist_ready */
#define	CIU_TST_MBIST_READY3_BIST_READY_MSK			SHIFT0(0x1ff)		
#define	CIU_TST_MBIST_READY3_BIST_READY_BASE		0

/*	CIU_TST_MBIST_FAIL3				0x440	MBIST Status (BIST_FAIL 3) */
/*		Bit(s) CIU_TST_MBIST_FAIL3_RSRV_31_9 reserved */
#define	CIU_TST_MBIST_FAIL3_BIST_FAIL_MSK		SHIFT0(0x1ff)		/* bist_fail */
#define	CIU_TST_MBIST_FAIL3_BIST_FAIL_BASE		0

/*	CIU_TST_ECO_CTRL				0x47C	Test ECO Control */
#define	CIU_TST_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_TST_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_NFC_CTRL					0x600	NFC Control and Status */
/*		Bit(s) CIU_NFC_CTRL_RSRV_31_1 reserved */
/* nfc_strong_car_int_status */
#define	CIU_NFC_CTRL_NFC_STRONG_CAR_INT_STATUS		BIT_0				

/*	CIU_NFC_EXTRA_PORT				0x604	NFC Extra Port Connection */
/*		Bit(s) CIU_NFC_EXTRA_PORT_RSRV_31_4 reserved */
/* soc_nfc_extra */
#define	CIU_NFC_EXTRA_PORT_SOC_NFC_EXTRA_MSK		SHIFT0(0xf)			
#define	CIU_NFC_EXTRA_PORT_SOC_NFC_EXTRA_BASE		0

/*	CIU_NFC_ECO_CTRL				0x67C	NFC ECO Control */
#define	CIU_NFC_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_NFC_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_LBC_CTRL					0x680	LBC Control and Status */
/*		Bit(s) CIU_LBC_CTRL_RSRV_31_16 reserved */
/* lbc_sleep_bypass_cnt */
#define	CIU_LBC_CTRL_LBC_SLEEP_BYPASS_CNT_MSK		SHIFT8(0xff)	
#define	CIU_LBC_CTRL_LBC_SLEEP_BYPASS_CNT_BASE		8
/*		Bit(s) CIU_LBC_CTRL_RSRV_7 reserved */
/* lbc_debug_ctrl */
#define	CIU_LBC_CTRL_LBC_DEBUG_CTRL_MSK				SHIFT5(0x3)		
#define	CIU_LBC_CTRL_LBC_DEBUG_CTRL_BASE			5
/*		Bit(s) CIU_LBC_CTRL_RSRV_4 reserved */
/*		Bit(s) CIU_LBC_CTRL_RSRV_3 reserved */
#define	CIU_LBC_CTRL_LBC_NCO_SEL_MSK				SHIFT1(0x3)		/* lbc_nco_sel */
#define	CIU_LBC_CTRL_LBC_NCO_SEL_BASE				1
#define	CIU_LBC_CTRL_LBC_NCO_EN						BIT_0			/* lbc_nco_en */

/*	CIU_LBC_SLPCLK_NCO				0x684	LBC NCO Step for Sleep Clock */
#define	CIU_LBC_SLPCLK_NCO_STEP_MSK			SHIFT0(0xffffffff)	/* step */
#define	CIU_LBC_SLPCLK_NCO_STEP_BASE		0

/*	CIU_LBC_REFCLK_NCO				0x688	LBC NCO Step for Ref Clock */
#define	CIU_LBC_REFCLK_NCO_STEP_MSK			SHIFT0(0xffffffff)	/* step */
#define	CIU_LBC_REFCLK_NCO_STEP_BASE		0

/*	CIU_LBC_REFCLK_NCO_2			0x68C	LBC NCO Step 2 for Ref Clock */
#define	CIU_LBC_REFCLK_NCO_2_STEP_MSK		SHIFT0(0xffffffff)	/* step */
#define	CIU_LBC_REFCLK_NCO_2_STEP_BASE		0

/*	CIU_BLE_CTRL					0x700	BLE Control and Status */
/*		Bit(s) CIU_BLE_CTRL_RSRV_31_16 reserved */
/* ble_sys_clk_mux_ctrl */
#define	CIU_BLE_CTRL_BLE_SYS_CLK_MUX_CTRL_MSK		SHIFT12(0xf)	
#define	CIU_BLE_CTRL_BLE_SYS_CLK_MUX_CTRL_BASE		12
/* bt_aes_clk_freq_sel */
#define	CIU_BLE_CTRL_BT_AES_CLK_FREQ_SEL_MSK		SHIFT8(0xf)		
#define	CIU_BLE_CTRL_BT_AES_CLK_FREQ_SEL_BASE		8
/*		Bit(s) CIU_BLE_CTRL_RSRV_7 reserved */
/* ble_4m_clk_mode_sel */
#define	CIU_BLE_CTRL_BLE_4M_CLK_MODE_SEL			BIT_6			
/* ble_sys_clk_dyn_ctrl */
#define	CIU_BLE_CTRL_BLE_SYS_CLK_DYN_CTRL			BIT_5			
/* ble_aes_nco_mode */
#define	CIU_BLE_CTRL_BLE_AES_NCO_MODE				BIT_4			
/* ble_sys_nco_cutoff */
#define	CIU_BLE_CTRL_BLE_SYS_NCO_CUTOFF_MSK			SHIFT0(0xf)		
#define	CIU_BLE_CTRL_BLE_SYS_NCO_CUTOFF_BASE		0

/*	CIU_BLE_SYS_T1_TBL				0x704	BLE System Clock Dynamic Table For
 *											T1
 */
#define	CIU_BLE_SYS_T1_TBL_SEL_MSK		SHIFT0(0xffffffff)	/* sel */
#define	CIU_BLE_SYS_T1_TBL_SEL_BASE		0

/*	CIU_BLE_SYS_T3_TBL				0x708	BLE System Clock Dynamic Table For
 *											T3
 */
#define	CIU_BLE_SYS_T3_TBL_SEL_MSK		SHIFT0(0xffffffff)	/* sel */
#define	CIU_BLE_SYS_T3_TBL_SEL_BASE		0

/*	CIU_BLE_SYS_REF_TBL				0x70C	BLE System Clock Dynamic Table for
 *											Ref
 */
#define	CIU_BLE_SYS_REF_TBL_SEL_MSK			SHIFT0(0xffffffff)	/* sel */
#define	CIU_BLE_SYS_REF_TBL_SEL_BASE		0

/*	CIU_BLE_SYS_CLK_NCO_GEN			0x710	BLE System Clock NCO Mode Control */
/*		Bit(s) CIU_BLE_SYS_CLK_NCO_GEN_RSRV_31_18 reserved */
#define	CIU_BLE_SYS_CLK_NCO_GEN_EN					BIT_17			/* en */
#define	CIU_BLE_SYS_CLK_NCO_GEN_RANGE_SEL			BIT_16			/* range_sel */
#define	CIU_BLE_SYS_CLK_NCO_GEN_MVAL_MSK			SHIFT0(0xffff)	/* mval */
#define	CIU_BLE_SYS_CLK_NCO_GEN_MVAL_BASE			0

/*	CIU_PCIE_CTRL					0x780	CIU PCIE Control register */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_31_09 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_8 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_7 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_6 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_5 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_4 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_3 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_2 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_1 reserved */
/*		Bit(s) CIU_PCIE_CTRL_RSRV_0 reserved */

/*	CIU_APU_BYPASS0					0x800	APU Bypass0 */
/* rfu_pa_pe_g_bypass_val */
#define	CIU_APU_BYPASS0_RFU_PA_PE_G_BYPASS_VAL						BIT_31		
/* rfu_pa_pe_a_bypass_val */
#define	CIU_APU_BYPASS0_RFU_PA_PE_A_BYPASS_VAL						BIT_30		
/* rfu_pe2_bypass_val */
#define	CIU_APU_BYPASS0_RFU_PE2_BYPASS_VAL							BIT_29		
/* rfu_pe1_bypass_val */
#define	CIU_APU_BYPASS0_RFU_PE1_BYPASS_VAL							BIT_28		
/* rx_pe_bypass_val */
#define	CIU_APU_BYPASS0_RX_PE_BYPASS_VAL							BIT_27		
/* tx_pe_bypass_val */
#define	CIU_APU_BYPASS0_TX_PE_BYPASS_VAL							BIT_26		
/*		Bit(s) CIU_APU_BYPASS0_RSRV_25 reserved */
/* tbg_t1_t3_btu_clk_en_bypass_val */
#define	CIU_APU_BYPASS0_TBG_T1_T3_BTU_CLK_EN_BYPASS_VAL				BIT_24		
/* tbg_t1_t3_mac_clk_en_bypass_val */
#define	CIU_APU_BYPASS0_TBG_T1_T3_MAC_CLK_EN_BYPASS_VAL				BIT_23		
/* tbg_t1_t3_bbu_clk_en_bypass_val */
#define	CIU_APU_BYPASS0_TBG_T1_T3_BBU_CLK_EN_BYPASS_VAL				BIT_22		
/* tbg_t1_t3_soc_clk_en_bypass_val */
#define	CIU_APU_BYPASS0_TBG_T1_T3_SOC_CLK_EN_BYPASS_VAL				BIT_21		
/* t2_pi_pdb_bypass_val */
#define	CIU_APU_BYPASS0_T2_PI_PDB_BYPASS_VAL						BIT_20		
/* tbg_t2_pdb_bypass_val */
#define	CIU_APU_BYPASS0_TBG_T2_PDB_BYPASS_VAL						BIT_19		
/* t1_pi_pdb_bypass_val */
#define	CIU_APU_BYPASS0_T1_PI_PDB_BYPASS_VAL						BIT_18		
/* tbg_t1_pdb_bypass_val */
#define	CIU_APU_BYPASS0_TBG_T1_PDB_BYPASS_VAL						BIT_17		
/* c2p_xosc_en_bypass_val */
#define	CIU_APU_BYPASS0_C2P_XOSC_EN_BYPASS_VAL						BIT_16		
/* rfu_pa_pe_g_bypass_en */
#define	CIU_APU_BYPASS0_RFU_PA_PE_G_BYPASS_EN						BIT_15		
/* rfu_pa_pe_a_bypass_en */
#define	CIU_APU_BYPASS0_RFU_PA_PE_A_BYPASS_EN						BIT_14		
/* rfu_pe2_bypass_en */
#define	CIU_APU_BYPASS0_RFU_PE2_BYPASS_EN							BIT_13		
/* rfu_pe1_bypass_en */
#define	CIU_APU_BYPASS0_RFU_PE1_BYPASS_EN							BIT_12		
/* rx_pe_bypass_en */
#define	CIU_APU_BYPASS0_RX_PE_BYPASS_EN								BIT_11		
/* tx_pe_bypass_en */
#define	CIU_APU_BYPASS0_TX_PE_BYPASS_EN								BIT_10		
/* tbg_t1_t3_btu_clk_en_bypass_sel */
#define	CIU_APU_BYPASS0_TBG_T1_T3_BTU_CLK_EN_BYPASS_SEL_MSK			SHIFT8(0x3)	
#define	CIU_APU_BYPASS0_TBG_T1_T3_BTU_CLK_EN_BYPASS_SEL_BASE		8
/* tbg_t1_t3_mac_clk_en_bypass_en */
#define	CIU_APU_BYPASS0_TBG_T1_T3_MAC_CLK_EN_BYPASS_EN				BIT_7		
/* tbg_t1_t3_bbu_clk_en_bypass_en */
#define	CIU_APU_BYPASS0_TBG_T1_T3_BBU_CLK_EN_BYPASS_EN				BIT_6		
/* tbg_t1_t3_soc_clk_en_bypass_en */
#define	CIU_APU_BYPASS0_TBG_T1_T3_SOC_CLK_EN_BYPASS_EN				BIT_5		
/* t2_pi_pdb_bypass_en */
#define	CIU_APU_BYPASS0_T2_PI_PDB_BYPASS_EN							BIT_4		
/* tbg_t2_pdb_bypass_en */
#define	CIU_APU_BYPASS0_TBG_T2_PDB_BYPASS_EN						BIT_3		
/* t1_pi_pdb_bypass_en */
#define	CIU_APU_BYPASS0_T1_PI_PDB_BYPASS_EN							BIT_2		
/* tbg_t1_pdb_bypass_en */
#define	CIU_APU_BYPASS0_TBG_T1_PDB_BYPASS_EN						BIT_1		
/* c2p_xosc_en_bypass_en */
#define	CIU_APU_BYPASS0_C2P_XOSC_EN_BYPASS_EN						BIT_0		

/*	CIU_APU_PWR_CTRL_BYPASS0		0x804	APU power control Bypass Register 0 */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS0_RSRV_31_26 reserved */
/* bbud_sram_pd_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_SRAM_PD_BYPASS_EN					BIT_25			
/* bbud_sram_pd_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_SRAM_PD_BYPASS_VAL				BIT_24			
/* soc_bbud_non_udr_rst_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_BBUD_NON_UDR_RST_BYPASS_EN			BIT_23			
/* soc_bbud_non_udr_rst_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_BBUD_NON_UDR_RST_BYPASS_VAL		BIT_22			
/* bbud_iso_en_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_ISO_EN_BYPASS_EN					BIT_21			
/* bbud_iso_en_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_ISO_EN_BYPASS_VAL					BIT_20			
/* bbud_fwbar_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_FWBAR_BYPASS_EN					BIT_19			
/* bbud_fwbar_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_FWBAR_BYPASS_VAL					BIT_18			
/* bbud_psw_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_PSW_BYPASS_EN						BIT_17			
/* bbud_psw_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_BBUD_PSW_BYPASS_VAL					BIT_16			
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS0_RSRV_15_8 reserved */
/* soc_clk_div_rstb_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_CLK_DIV_RSTB_BYPASS_EN				BIT_7			
/* soc_clk_div_rstb_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_CLK_DIV_RSTB_BYPASS_VAL			BIT_6			
/* soc_iso_en_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_ISO_EN_BYPASS_EN					BIT_5			
/* soc_iso_en_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_ISO_EN_BYPASS_VAL					BIT_4			
/* soc_fwbar_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_FWBAR_BYPASS_EN					BIT_3			
/* soc_fwbar_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_FWBAR_BYPASS_VAL					BIT_2			
/* soc_psw_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_PSW_BYPASS_EN						BIT_1			
/* soc_psw_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS0_SOC_PSW_BYPASS_VAL						BIT_0			

/*	CIU_APU_PWR_CTRL_BYPASS1		0x808	APU power control Bypass Register 1 */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS1_RSRV_31_26 reserved */
/* brf_sram_pd_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_SRAM_PD_BYPASS_EN				BIT_25			
/* brf_sram_pd_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_SRAM_PD_BYPASS_VAL				BIT_24			
/* brf_clk_div_rstb_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_CLK_DIV_RSTB_BYPASS_EN			BIT_23			
/* brf_clk_div_rstb_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_CLK_DIV_RSTB_BYPASS_VAL		BIT_22			
/* brf_iso_en_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_ISO_EN_BYPASS_EN				BIT_21			
/* brf_iso_en_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_ISO_EN_BYPASS_VAL				BIT_20			
/* brf_fwbar_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_FWBAR_BYPASS_EN				BIT_19			
/* brf_fwbar_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_FWBAR_BYPASS_VAL				BIT_18			
/* brf_psw_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_PSW_BYPASS_EN					BIT_17			
/* brf_psw_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_BRF_PSW_BYPASS_VAL					BIT_16			
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS1_RSRV_15_10 reserved */
/* rfu_sram_pd_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_SRAM_PD_BYPASS_EN				BIT_9			
/* rfu_sram_pd_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_SRAM_PD_BYPASS_VAL				BIT_8			
/* rfu_clk_div_rstb_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_CLK_DIV_RSTB_BYPASS_EN			BIT_7			
/* rfu_clk_div_rstb_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_CLK_DIV_RSTB_BYPASS_VAL		BIT_6			
/* rfu_iso_en_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_ISO_EN_BYPASS_EN				BIT_5			
/* rfu_iso_en_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_ISO_EN_BYPASS_VAL				BIT_4			
/* rfu_fwbar_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_FWBAR_BYPASS_EN				BIT_3			
/* rfu_fwbar_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_FWBAR_BYPASS_VAL				BIT_2			
/* rfu_psw_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_PSW_BYPASS_EN					BIT_1			
/* rfu_psw_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS1_RFU_PSW_BYPASS_VAL					BIT_0			

/*	CIU_APU_PWR_CTRL_BYPASS2		0x80C	APU power control Bypass Register 2 */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS2_RSRV_31_26 reserved */
/* nfc_sram_pd_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_SRAM_PD_BYPASS_EN					BIT_25			
/* nfc_sram_pd_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_SRAM_PD_BYPASS_VAL					BIT_24			
/* nfc_clk_div_rstb_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_CLK_DIV_RSTB_BYPASS_EN				BIT_23			
/* nfc_clk_div_rstb_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_CLK_DIV_RSTB_BYPASS_VAL			BIT_22			
/* nfc_iso_en_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_ISO_EN_BYPASS_EN					BIT_21			
/* nfc_iso_en_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_ISO_EN_BYPASS_VAL					BIT_20			
/* nfc_fwbar_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_FWBAR_BYPASS_EN					BIT_19			
/* nfc_fwbar_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_FWBAR_BYPASS_VAL					BIT_18			
/* nfc_psw_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_PSW_BYPASS_EN						BIT_17			
/* nfc_psw_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_NFC_PSW_BYPASS_VAL						BIT_16			
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS2_RSRV_15_10 reserved */
/* wlan_pd_sram_pd_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_SRAM_PD_BYPASS_EN				BIT_9			
/* wlan_pd_sram_pd_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_SRAM_PD_BYPASS_VAL				BIT_8			
/* wlan_pd_clk_div_rstb_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_CLK_DIV_RSTB_BYPASS_EN			BIT_7			
/* wlan_pd_clk_div_rstb_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_CLK_DIV_RSTB_BYPASS_VAL		BIT_6			
/* wlan_pd_iso_en_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_ISO_EN_BYPASS_EN				BIT_5			
/* wlan_pd_iso_en_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_ISO_EN_BYPASS_VAL				BIT_4			
/* wlan_pd_fwbar_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_FWBAR_BYPASS_EN				BIT_3			
/* wlan_pd_fwbar_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_FWBAR_BYPASS_VAL				BIT_2			
/* wlan_pd_psw_bypass_en */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_PSW_BYPASS_EN					BIT_1			
/* wlan_pd_psw_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS2_WLAN_PD_PSW_BYPASS_VAL					BIT_0			

/*	CIU_APU_PWR_CTRL_BYPASS3		0x810	APU power control Bypass Register 3 */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_31_20 reserved */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_19_18 reserved */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_17 reserved */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_16 reserved */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_15_6 reserved */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_5 reserved */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_4 reserved */
/*		Bit(s) CIU_APU_PWR_CTRL_BYPASS3_RSRV_3_2 reserved */
/* fm_iso_en_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS3_FM_ISO_EN_BYPASS_VAL		BIT_1			
/* fm_psw_bypass_val */
#define	CIU_APU_PWR_CTRL_BYPASS3_FM_PSW_BYPASS_VAL			BIT_0			

/*	CIU_APU_BYPASS1					0x814	APU Bypass Register 1 */
/* soc_clk_en_t2_bypass_val */
#define	CIU_APU_BYPASS1_SOC_CLK_EN_T2_BYPASS_VAL		BIT_31			
/* soc_clk_en_t2_bypass_en */
#define	CIU_APU_BYPASS1_SOC_CLK_EN_T2_BYPASS_EN			BIT_30			
/* apu_wl_rf_clk_en_bypass_val */
#define	CIU_APU_BYPASS1_APU_WL_RF_CLK_EN_BYPASS_VAL		BIT_29			
/* apu_wl_rf_clk_en_bypass_en */
#define	CIU_APU_BYPASS1_APU_WL_RF_CLK_EN_BYPASS_EN		BIT_28			
/* slna_clk_en_bypass_val */
#define	CIU_APU_BYPASS1_SLNA_CLK_EN_BYPASS_VAL			BIT_27			
/* slna_clk_en_bypass_en */
#define	CIU_APU_BYPASS1_SLNA_CLK_EN_BYPASS_EN			BIT_26			
/* fm_cpu_clk_sel_bypass_val */
#define	CIU_APU_BYPASS1_FM_CPU_CLK_SEL_BYPASS_VAL		BIT_25			
/* fm_cpu_clk_bypass_en */
#define	CIU_APU_BYPASS1_FM_CPU_CLK_BYPASS_EN			BIT_24			
/* fm_mclk_en_bypass_val */
#define	CIU_APU_BYPASS1_FM_MCLK_EN_BYPASS_VAL			BIT_23			
/* fm_mclk_en_bypass_en */
#define	CIU_APU_BYPASS1_FM_MCLK_EN_BYPASS_EN			BIT_22			
/*		Bit(s) CIU_APU_BYPASS1_RSRV_21_20 reserved */
/* bca_clk_en_bypass_val */
#define	CIU_APU_BYPASS1_BCA_CLK_EN_BYPASS_VAL			BIT_19			
/* bca_clk_en_bypass_en */
#define	CIU_APU_BYPASS1_BCA_CLK_EN_BYPASS_EN			BIT_18			
/* brf_clk_en_bypass_val */
#define	CIU_APU_BYPASS1_BRF_CLK_EN_BYPASS_VAL			BIT_17			
/* brf_clk_en_bypass_en */
#define	CIU_APU_BYPASS1_BRF_CLK_EN_BYPASS_EN			BIT_16			
/* bt_aes_clk_en_bypass_val */
#define	CIU_APU_BYPASS1_BT_AES_CLK_EN_BYPASS_VAL		BIT_15			
/* bt_aes_clk_en_bypass_en */
#define	CIU_APU_BYPASS1_BT_AES_CLK_EN_BYPASS_EN			BIT_14			
/* ble_sys_clk_en_bypass_val */
#define	CIU_APU_BYPASS1_BLE_SYS_CLK_EN_BYPASS_VAL		BIT_13			
/* ble_sys_clk_en_bypass_en */
#define	CIU_APU_BYPASS1_BLE_SYS_CLK_EN_BYPASS_EN		BIT_12			
/* apu_ciu1_int_bypass */
#define	CIU_APU_BYPASS1_APU_CIU1_INT_BYPASS				BIT_11			
/* pll_override_bypass */
#define	CIU_APU_BYPASS1_PLL_OVERRIDE_BYPASS				BIT_10			
/* pe1_dyn_bypass */
#define	CIU_APU_BYPASS1_PE1_DYN_BYPASS					BIT_9			
/* rxpe_dyn_bypass */
#define	CIU_APU_BYPASS1_RXPE_DYN_BYPASS					BIT_8			
/* soc_cau_xosc_en_bp_val */
#define	CIU_APU_BYPASS1_SOC_CAU_XOSC_EN_BP_VAL			BIT_7			
/* soc_cau_xosc_en_bp_en */
#define	CIU_APU_BYPASS1_SOC_CAU_XOSC_EN_BP_EN			BIT_6			
/* bbud_t2_req_bypass_val */
#define	CIU_APU_BYPASS1_BBUD_T2_REQ_BYPASS_VAL			BIT_5			
/* bbud_t2_req_bypass_en */
#define	CIU_APU_BYPASS1_BBUD_T2_REQ_BYPASS_EN			BIT_4			
/* bbud_p2_req_bypass_val */
#define	CIU_APU_BYPASS1_BBUD_P2_REQ_BYPASS_VAL			BIT_3			
/* bbud_p2_req_bypass_en */
#define	CIU_APU_BYPASS1_BBUD_P2_REQ_BYPASS_EN			BIT_2			
/* bbud_p1_req_bypass_val */
#define	CIU_APU_BYPASS1_BBUD_P1_REQ_BYPASS_VAL			BIT_1			
/* bbud_p1_req_bypass_en */
#define	CIU_APU_BYPASS1_BBUD_P1_REQ_BYPASS_EN			BIT_0			

/*	CIU_APU_BYPASS2					0x818	APU Bypass Register 2 */
/*		Bit(s) CIU_APU_BYPASS2_RSRV_31_25 reserved */
/* apu_ciu2_int_bypass */
#define	CIU_APU_BYPASS2_APU_CIU2_INT_BYPASS				BIT_24			
/*		Bit(s) CIU_APU_BYPASS2_RSRV_23_20 reserved */
/* bt_aes_clk_sel_bypass_val */
#define	CIU_APU_BYPASS2_BT_AES_CLK_SEL_BYPASS_VAL		BIT_19			
/* bt_aes_clk_sel_bypass_en */
#define	CIU_APU_BYPASS2_BT_AES_CLK_SEL_BYPASS_EN		BIT_18			
/* ble_sys_ref_sel_bypass_val */
#define	CIU_APU_BYPASS2_BLE_SYS_REF_SEL_BYPASS_VAL		BIT_17			
/* ble_sys_ref_sel_bypass_en */
#define	CIU_APU_BYPASS2_BLE_SYS_REF_SEL_BYPASS_EN		BIT_16			
/* ble_sys_clk_sel_bypass_val */
#define	CIU_APU_BYPASS2_BLE_SYS_CLK_SEL_BYPASS_VAL		BIT_15			
/* ble_sys_clk_sel_bypass_en */
#define	CIU_APU_BYPASS2_BLE_SYS_CLK_SEL_BYPASS_EN		BIT_14			
/* t3_pi2_pdb_bypass_val */
#define	CIU_APU_BYPASS2_T3_PI2_PDB_BYPASS_VAL			BIT_13			
/* t3_pi2_pdb_bypass_en */
#define	CIU_APU_BYPASS2_T3_PI2_PDB_BYPASS_EN			BIT_12			
/* t3_pi1_pdb_bypass_val */
#define	CIU_APU_BYPASS2_T3_PI1_PDB_BYPASS_VAL			BIT_11			
/* t3_pi1_pdb_bypass_en */
#define	CIU_APU_BYPASS2_T3_PI1_PDB_BYPASS_EN			BIT_10			
/* tbg_t3_pdb_bypass_val */
#define	CIU_APU_BYPASS2_TBG_T3_PDB_BYPASS_VAL			BIT_9			
/* tbg_t3_pdb_bypass_en */
#define	CIU_APU_BYPASS2_TBG_T3_PDB_BYPASS_EN			BIT_8			
/* soc_clk_tbg_sel_bp_val */
#define	CIU_APU_BYPASS2_SOC_CLK_TBG_SEL_BP_VAL			BIT_7			
/* soc_clk_tbg_sel_bp_en */
#define	CIU_APU_BYPASS2_SOC_CLK_TBG_SEL_BP_EN			BIT_6			
/*		Bit(s) CIU_APU_BYPASS2_RSRV_5_0 reserved */

/*	CIU_APU_BYPASS3					0x81C	APU Bypass Register 3 */
/*		Bit(s) CIU_APU_BYPASS3_RSRV_31_30 reserved */
/* cau_t1_365p7_clk_div_en_bypass_val */
#define	CIU_APU_BYPASS3_CAU_T1_365P7_CLK_DIV_EN_BYPASS_VAL		BIT_29			
/* cau_t1_365p7_clk_div_en_bypass_en */
#define	CIU_APU_BYPASS3_CAU_T1_365P7_CLK_DIV_EN_BYPASS_EN		BIT_28			
/* cau_t1_320_clk_div_en_bypass_val */
#define	CIU_APU_BYPASS3_CAU_T1_320_CLK_DIV_EN_BYPASS_VAL		BIT_27			
/* cau_t1_320_clk_div_en_bypass_en */
#define	CIU_APU_BYPASS3_CAU_T1_320_CLK_DIV_EN_BYPASS_EN			BIT_26			
/* cau_t1_256_clk_div_en_bypass_val */
#define	CIU_APU_BYPASS3_CAU_T1_256_CLK_DIV_EN_BYPASS_VAL		BIT_25			
/* cau_t1_256_clk_div_en_bypass_en */
#define	CIU_APU_BYPASS3_CAU_T1_256_CLK_DIV_EN_BYPASS_EN			BIT_24			
/* cau_t1_213p3_clk_div_en_bypass_val */
#define	CIU_APU_BYPASS3_CAU_T1_213P3_CLK_DIV_EN_BYPASS_VAL		BIT_23			
/* cau_t1_213p3_clk_div_en_bypass_en */
#define	CIU_APU_BYPASS3_CAU_T1_213P3_CLK_DIV_EN_BYPASS_EN		BIT_22			
/*		Bit(s) CIU_APU_BYPASS3_RSRV_21 reserved */
/*		Bit(s) CIU_APU_BYPASS3_RSRV_20 reserved */
/*		Bit(s) CIU_APU_BYPASS3_RSRV_19 reserved */
/*		Bit(s) CIU_APU_BYPASS3_RSRV_18 reserved */
/* slna_bbud_brf_bypass_val */
#define	CIU_APU_BYPASS3_SLNA_BBUD_BRF_BYPASS_VAL				BIT_17			
/* slna_bbud_brf_bypass_en */
#define	CIU_APU_BYPASS3_SLNA_BBUD_BRF_BYPASS_EN					BIT_16			
/* spsram_rst_bypass_val */
#define	CIU_APU_BYPASS3_SPSRAM_RST_BYPASS_VAL					BIT_15			
/* spsram_rst_bypass_en */
#define	CIU_APU_BYPASS3_SPSRAM_RST_BYPASS_EN					BIT_14			
/* wlan_clk_div_en_bypass_val */
#define	CIU_APU_BYPASS3_WLAN_CLK_DIV_EN_BYPASS_VAL				BIT_13			
/* wlan_clk_div_en_bypass_en */
#define	CIU_APU_BYPASS3_WLAN_CLK_DIV_EN_BYPASS_EN				BIT_12			
/* wlan_pd_clk_en_bypass_val */
#define	CIU_APU_BYPASS3_WLAN_PD_CLK_EN_BYPASS_VAL				BIT_11			
/* wlan_pd_clk_en_bypass_en */
#define	CIU_APU_BYPASS3_WLAN_PD_CLK_EN_BYPASS_EN				BIT_10			
/*		Bit(s) CIU_APU_BYPASS3_RSRV_9 reserved */
/*		Bit(s) CIU_APU_BYPASS3_RSRV_8 reserved */
/*		Bit(s) CIU_APU_BYPASS3_RSRV_7_6 reserved */
/* sys_clk_en_bypass_val */
#define	CIU_APU_BYPASS3_SYS_CLK_EN_BYPASS_VAL					BIT_5			
/* sys_clk_en_bypass_en */
#define	CIU_APU_BYPASS3_SYS_CLK_EN_BYPASS_EN					BIT_4			
/* nfc_ahb_clk_en_bypass_val */
#define	CIU_APU_BYPASS3_NFC_AHB_CLK_EN_BYPASS_VAL				BIT_3			
/* nfc_ahb_clk_en_bypass_en */
#define	CIU_APU_BYPASS3_NFC_AHB_CLK_EN_BYPASS_EN				BIT_2			
/* soc_clk_en2_T1_bypass_val */
#define	CIU_APU_BYPASS3_SOC_CLK_EN2_T1_BYPASS_VAL				BIT_1			
/* soc_clk_en2_T1_bypass_en */
#define	CIU_APU_BYPASS3_SOC_CLK_EN2_T1_BYPASS_EN				BIT_0			

/*	CIU_APU_CTRL					0x820	APU Control */
/*		Bit(s) CIU_APU_CTRL_RSRV_31_15 reserved */
/* nfc_sram_pd_method_sel */
#define	CIU_APU_CTRL_NFC_SRAM_PD_METHOD_SEL			BIT_14				
/* brf_sram_pd_method_sel */
#define	CIU_APU_CTRL_BRF_SRAM_PD_METHOD_SEL			BIT_13				
/* rfu_sram_pd_method_sel */
#define	CIU_APU_CTRL_RFU_SRAM_PD_METHOD_SEL			BIT_12				
/* soc_pa_pe_g_en */
#define	CIU_APU_CTRL_SOC_PA_PE_G_EN					BIT_11				
/* soc_pa_pe_a_en */
#define	CIU_APU_CTRL_SOC_PA_PE_A_EN					BIT_10				
/* soc_pa_pe_en */
#define	CIU_APU_CTRL_SOC_PA_PE_EN					BIT_9				
/* brf_int_wakeup */
#define	CIU_APU_CTRL_BRF_INT_WAKEUP					BIT_8				
/* apu_host_wkup */
#define	CIU_APU_CTRL_APU_HOST_WKUP					BIT_7				
/* isu_wkup_in_use */
#define	CIU_APU_CTRL_ISU_WKUP_IN_USE				BIT_6				
/*		Bit(s) CIU_APU_CTRL_RSRV_5 reserved */
/* force_btu_wakeup */
#define	CIU_APU_CTRL_FORCE_BTU_WAKEUP				BIT_4				
/* apu_refclk_div_sel */
#define	CIU_APU_CTRL_APU_REFCLK_DIV_SEL_MSK			SHIFT0(0xf)			
#define	CIU_APU_CTRL_APU_REFCLK_DIV_SEL_BASE		0

/*	CIU_APU_STATUS					0x824	APU Status Register */
/*		Bit(s) CIU_APU_STATUS_RSRV_31_4 reserved */
/* soc_clk_tbg_sel */
#define	CIU_APU_STATUS_SOC_CLK_TBG_SEL			BIT_3				
/* soc_clk_t3_ref_sel */
#define	CIU_APU_STATUS_SOC_CLK_T3_REF_SEL		BIT_2				
/* btu_clk_tbg_sel */
#define	CIU_APU_STATUS_BTU_CLK_TBG_SEL			BIT_1				
/* brf_clk_tbg_sel */
#define	CIU_APU_STATUS_BRF_CLK_TBG_SEL			BIT_0				

/*	CIU_APU_ECO_CTRL				0x87C	APU ECO Control */
#define	CIU_APU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_APU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_CAU_EXTRA_PORT				0x880	CAU Extra Port Connections */
/*		Bit(s) CIU_CAU_EXTRA_PORT_RSRV_31_8 reserved */
/* soc_bbua_extra */
#define	CIU_CAU_EXTRA_PORT_SOC_BBUA_EXTRA_MSK		SHIFT4(0xf)			
#define	CIU_CAU_EXTRA_PORT_SOC_BBUA_EXTRA_BASE		4
/* soc_cau_extra */
#define	CIU_CAU_EXTRA_PORT_SOC_CAU_EXTRA_MSK		SHIFT0(0xf)			
#define	CIU_CAU_EXTRA_PORT_SOC_CAU_EXTRA_BASE		0

/*	CIU_CAU_BYPASS					0x884	CAU Bypass */
/*		Bit(s) CIU_CAU_BYPASS_RSRV_31_0 reserved */

/*	CIU_CAU_CTRL					0x888	CAU Control */
/*		Bit(s) CIU_CAU_CTRL_RSRV_31_24 reserved */
/* cau_low_temp_thr_int_status */
#define	CIU_CAU_CTRL_CAU_LOW_TEMP_THR_INT_STATUS		BIT_23			
/* cau_high_temp_thr_int_status */
#define	CIU_CAU_CTRL_CAU_HIGH_TEMP_THR_INT_STATUS		BIT_22			
/* cau_pll_busy */
#define	CIU_CAU_CTRL_CAU_PLL_BUSY						BIT_21			
/*		Bit(s) CIU_CAU_CTRL_RSRV_20_13 reserved */
/* cau_bbu_csu_cs_sel */
#define	CIU_CAU_CTRL_CAU_BBU_CSU_CS_SEL					BIT_12			
/* cau_refclk_sel */
#define	CIU_CAU_CTRL_CAU_REFCLK_SEL						BIT_11			
/*		Bit(s) CIU_CAU_CTRL_RSRV_10 reserved */
/* rfu_mcu_pll_clk_sel */
#define	CIU_CAU_CTRL_RFU_MCU_PLL_CLK_SEL				BIT_9			
/* cau_saradc_start */
#define	CIU_CAU_CTRL_CAU_SARADC_START					BIT_8			
/* cau_saradc_pu */
#define	CIU_CAU_CTRL_CAU_SARADC_PU						BIT_7			
/* cau_tsen_pd */
#define	CIU_CAU_CTRL_CAU_TSEN_PD						BIT_6			
/*		Bit(s) CIU_CAU_CTRL_RSRV_5 reserved */
/* xosc_en_delay_cnt */
#define	CIU_CAU_CTRL_XOSC_EN_DELAY_CNT_MSK				SHIFT0(0x1f)	
#define	CIU_CAU_CTRL_XOSC_EN_DELAY_CNT_BASE				0

/*	CIU_CAU_CLK_REPEATER_CTRL		0x88C	CAU CLK repeater control */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_31_30 reserved */
/* dac_clk_buf_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_DAC_CLK_BUF_STRCTL_MSK				SHIFT28(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL_DAC_CLK_BUF_STRCTL_BASE				28
/* adc_320_176_clk_buf_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_ADC_320_176_CLK_BUF_STRCTL_MSK		SHIFT26(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL_ADC_320_176_CLK_BUF_STRCTL_BASE		26
/* adc_clk_buf_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_ADC_CLK_BUF_STRCTL_MSK				SHIFT24(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL_ADC_CLK_BUF_STRCTL_BASE				24
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_23_22 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_21_20 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_19_18 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_17_16 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_15_14 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_13_12 reserved */
/* brf_ref_clk_buf1_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_REF_CLK_BUF1_STRCTL_MSK			SHIFT10(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_REF_CLK_BUF1_STRCTL_BASE			10
/* brf_ref_clk_buf0_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_REF_CLK_BUF0_STRCTL_MSK			SHIFT8(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_REF_CLK_BUF0_STRCTL_BASE			8
/* brf_pll_clk_buf3_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_PLL_CLK_BUF3_STRCTL_MSK			SHIFT6(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_PLL_CLK_BUF3_STRCTL_BASE			6
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL_RSRV_5_4 reserved */
/* brf_pll_clk_buf1_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_PLL_CLK_BUF1_STRCTL_MSK			SHIFT2(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_PLL_CLK_BUF1_STRCTL_BASE			2
/* brf_pll_clk_buf0_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_PLL_CLK_BUF0_STRCTL_MSK			SHIFT0(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL_BRF_PLL_CLK_BUF0_STRCTL_BASE			0

/*	CIU_CAU_SLV_CTRL				0x890	CAU Slave control */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_31_10 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_9 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_8 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_7 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_6_5 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_4 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_3 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_2 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_1 reserved */
/*		Bit(s) CIU_CAU_SLV_CTRL_RSRV_0 reserved */

/*	CIU_CAU_CLK_REPEATER_CTRL1		0x894	CAU CLK repeater control1 */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_31_30 reserved */
/* dac_clk_buf_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_DAC_CLK_BUF_VDDCTL_MSK				SHIFT28(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL1_DAC_CLK_BUF_VDDCTL_BASE				28
/* adc_320_176_clk_buf_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_ADC_320_176_CLK_BUF_VDDCTL_MSK		SHIFT26(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL1_ADC_320_176_CLK_BUF_VDDCTL_BASE		26
/* adc_clk_buf_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_ADC_CLK_BUF_VDDCTL_MSK				SHIFT24(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL1_ADC_CLK_BUF_VDDCTL_BASE				24
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_23_22 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_21_20 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_19_18 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_17_16 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_15_14 reserved */
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_13_12 reserved */
/* brf_ref_clk_buf1_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_REF_CLK_BUF1_VDDCTL_MSK			SHIFT10(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_REF_CLK_BUF1_VDDCTL_BASE			10
/* brf_ref_clk_buf0_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_REF_CLK_BUF0_VDDCTL_MSK			SHIFT8(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_REF_CLK_BUF0_VDDCTL_BASE			8
/* brf_pll_clk_buf3_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_PLL_CLK_BUF3_VDDCTL_MSK			SHIFT6(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_PLL_CLK_BUF3_VDDCTL_BASE			6
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL1_RSRV_5_4 reserved */
/* brf_pll_clk_buf1_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_PLL_CLK_BUF1_VDDCTL_MSK			SHIFT2(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_PLL_CLK_BUF1_VDDCTL_BASE			2
/* brf_pll_clk_buf0_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_PLL_CLK_BUF0_VDDCTL_MSK			SHIFT0(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL1_BRF_PLL_CLK_BUF0_VDDCTL_BASE			0

/*	CIU_CAU_CLK_REPEATER_CTRL2		0x898	CAU CLK repeater control2 */
/* fm_lo_ref_clk_buf3_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF3_VDDCTL_MSK		SHIFT30(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF3_VDDCTL_BASE		30
/* fm_lo_ref_clk_buf2_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF2_VDDCTL_MSK		SHIFT28(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF2_VDDCTL_BASE		28
/* fm_lo_ref_clk_buf1_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF1_VDDCTL_MSK		SHIFT26(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF1_VDDCTL_BASE		26
/* fm_lo_ref_clk_buf0_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF0_VDDCTL_MSK		SHIFT24(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF0_VDDCTL_BASE		24
/* fm_lo_ref_clk_buf3_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF3_STRCTL_MSK		SHIFT22(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF3_STRCTL_BASE		22
/* fm_lo_ref_clk_buf2_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF2_STRCTL_MSK		SHIFT20(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF2_STRCTL_BASE		20
/* fm_lo_ref_clk_buf1_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF1_STRCTL_MSK		SHIFT18(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF1_STRCTL_BASE		18
/* fm_lo_ref_clk_buf0_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF0_STRCTL_MSK		SHIFT16(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_FM_LO_REF_CLK_BUF0_STRCTL_BASE		16
/* nfc_ref_clk_buf3_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF3_VDDCTL_MSK			SHIFT14(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF3_VDDCTL_BASE			14
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL2_RSRV_13_12 reserved */
/* nfc_ref_clk_buf1_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF1_VDDCTL_MSK			SHIFT10(0x3)	
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF1_VDDCTL_BASE			10
/* nfc_ref_clk_buf0_vddctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF0_VDDCTL_MSK			SHIFT8(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF0_VDDCTL_BASE			8
/* nfc_ref_clk_buf3_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF3_STRCTL_MSK			SHIFT6(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF3_STRCTL_BASE			6
/*		Bit(s) CIU_CAU_CLK_REPEATER_CTRL2_RSRV_5_4 reserved */
/* nfc_ref_clk_buf1_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF1_STRCTL_MSK			SHIFT2(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF1_STRCTL_BASE			2
/* nfc_ref_clk_buf0_strctl */
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF0_STRCTL_MSK			SHIFT0(0x3)		
#define	CIU_CAU_CLK_REPEATER_CTRL2_NFC_REF_CLK_BUF0_STRCTL_BASE			0

/*	CIU_CAU_ECO_CTRL				0x8FC	CAU ECO Control */
#define	CIU_CAU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_CAU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_LDO_EXTRA_PORT				0x900	LDO Extra Port Connections */
/*		Bit(s) CIU_LDO_EXTRA_PORT_RSRV_31_20 reserved */
/*		Bit(s) CIU_LDO_EXTRA_PORT_RSRV_19_16 reserved */
/*		Bit(s) CIU_LDO_EXTRA_PORT_RSRV_15_14 reserved */
/*		Bit(s) CIU_LDO_EXTRA_PORT_RSRV_13_8 reserved */
/*		Bit(s) CIU_LDO_EXTRA_PORT_RSRV_7_0 reserved */

/*	CIU_LDO_LV_CTRL					0x904	LV LDO Control */
/*		Bit(s) CIU_LDO_LV_CTRL_RSRV_31_0 reserved */

/*	CIU_LDO_LVLDO12V_CTRL			0x908	LVLDO12 Control */
/* stay_at_main */
#define	CIU_LDO_LVLDO12V_CTRL_STAY_AT_MAIN				BIT_31			
/* backup_en_bypass_val */
#define	CIU_LDO_LVLDO12V_CTRL_BACKUP_EN_BYPASS_VAL		BIT_30			
/* lpbg_pd_bypass_val */
#define	CIU_LDO_LVLDO12V_CTRL_LPBG_PD_BYPASS_VAL		BIT_29			
/* main_pd_bypass_val */
#define	CIU_LDO_LVLDO12V_CTRL_MAIN_PD_BYPASS_VAL		BIT_28			
#define	CIU_LDO_LVLDO12V_CTRL_LOW_TIA_MSK				SHIFT26(0x3)	/* low_tia */
#define	CIU_LDO_LVLDO12V_CTRL_LOW_TIA_BASE				26
/* main_pd_bypass_en */
#define	CIU_LDO_LVLDO12V_CTRL_MAIN_PD_BYPASS_EN			BIT_25			
/* backup_en_bypass_en */
#define	CIU_LDO_LVLDO12V_CTRL_BACKUP_EN_BYPASS_EN		BIT_24			
/* lpbg_pd_bypass_en */
#define	CIU_LDO_LVLDO12V_CTRL_LPBG_PD_BYPASS_EN			BIT_23			
/* fbias_low_gm */
#define	CIU_LDO_LVLDO12V_CTRL_FBIAS_LOW_GM_MSK			SHIFT21(0x3)	
#define	CIU_LDO_LVLDO12V_CTRL_FBIAS_LOW_GM_BASE			21
#define	CIU_LDO_LVLDO12V_CTRL_LEAK_CNT_MSK				SHIFT19(0x3)	/* leak_cnt */
#define	CIU_LDO_LVLDO12V_CTRL_LEAK_CNT_BASE				19
/* rgain_sel */
#define	CIU_LDO_LVLDO12V_CTRL_RGAIN_SEL_MSK				SHIFT17(0x3)	
#define	CIU_LDO_LVLDO12V_CTRL_RGAIN_SEL_BASE			17
#define	CIU_LDO_LVLDO12V_CTRL_RTIA_SEL_MSK				SHIFT15(0x3)	/* rtia_sel */
#define	CIU_LDO_LVLDO12V_CTRL_RTIA_SEL_BASE				15
/* atest_sel */
#define	CIU_LDO_LVLDO12V_CTRL_ATEST_SEL_MSK				SHIFT12(0x7)	
#define	CIU_LDO_LVLDO12V_CTRL_ATEST_SEL_BASE			12
#define	CIU_LDO_LVLDO12V_CTRL_ATEST_EN					BIT_11			/* atest_en */
#define	CIU_LDO_LVLDO12V_CTRL_VBG_TRIM_MSK				SHIFT8(0x7)		/* vbg_trim */
#define	CIU_LDO_LVLDO12V_CTRL_VBG_TRIM_BASE				8
#define	CIU_LDO_LVLDO12V_CTRL_LEVEL_MSK					SHIFT4(0xf)		/* level */
#define	CIU_LDO_LVLDO12V_CTRL_LEVEL_BASE				4
/* backup_level */
#define	CIU_LDO_LVLDO12V_CTRL_BACKUP_LEVEL_MSK			SHIFT1(0x7)		
#define	CIU_LDO_LVLDO12V_CTRL_BACKUP_LEVEL_BASE			1
#define	CIU_LDO_LVLDO12V_CTRL_SW_PD						BIT_0			/* sw_pd */

/*	CIU_LDO_VBAT33V_CTRL			0x90C	VBAT33V LDO Control */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_31_30 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_29_28 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_27_26 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_25_24 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_23_22 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_21_19 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_18 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_17 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_16 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_15 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_14_12 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_11_9 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_8_4 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_3 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_2 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_1 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL_RSRV_0 reserved */

/*	CIU_LDO_TIMING_CTRL				0x910	LDO Timing Control */
/*		Bit(s) CIU_LDO_TIMING_CTRL_RSRV_31_16 reserved */
/* vbatldo_backup_en_dis_bypass */
#define	CIU_LDO_TIMING_CTRL_VBATLDO_BACKUP_EN_DIS_BYPASS_MSK		SHIFT13(0x7)	
#define	CIU_LDO_TIMING_CTRL_VBATLDO_BACKUP_EN_DIS_BYPASS_BASE		13
/* lvldo_backup_en_dis_bypass */
#define	CIU_LDO_TIMING_CTRL_LVLDO_BACKUP_EN_DIS_BYPASS				BIT_12			
/* backup_en_delay_cnt */
#define	CIU_LDO_TIMING_CTRL_BACKUP_EN_DELAY_CNT_MSK					SHIFT4(0xff)	
#define	CIU_LDO_TIMING_CTRL_BACKUP_EN_DELAY_CNT_BASE				4
/* main_pd_delay_cnt */
#define	CIU_LDO_TIMING_CTRL_MAIN_PD_DELAY_CNT_MSK					SHIFT2(0x3)		
#define	CIU_LDO_TIMING_CTRL_MAIN_PD_DELAY_CNT_BASE					2
/* backup_en_delay_en */
#define	CIU_LDO_TIMING_CTRL_BACKUP_EN_DELAY_EN						BIT_1			
/* main_pd_delay_en */
#define	CIU_LDO_TIMING_CTRL_MAIN_PD_DELAY_EN						BIT_0			

/*	CIU_BUCK11_CTRL					0x914	BUCK V11 Control */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_31 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_30_28 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_27_26 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_25 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_24_20 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_19_15 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_14 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_13 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_12 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_11 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_10 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_9_8 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_7 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_6_2 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_1 reserved */
/*		Bit(s) CIU_BUCK11_CTRL_RSRV_0 reserved */

/*	CIU_BUCK11_CTRL1				0x918	BUCK V11 Contrl1 */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_31_28 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_27 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_26_23 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_22 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_21_18 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_17 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_16_14 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_13_12 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_11 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_10_8 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_7 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_6_4 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_3 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_2 reserved */
/*		Bit(s) CIU_BUCK11_CTRL1_RSRV_1_0 reserved */

/*	CIU_BUCK11_CTRL2				0x91C	BUCK V11 Contrl2 */
/*		Bit(s) CIU_BUCK11_CTRL2_RSRV_31_24 reserved */
/*		Bit(s) CIU_BUCK11_CTRL2_RSRV_23_16 reserved */
/*		Bit(s) CIU_BUCK11_CTRL2_RSRV_15_8 reserved */
/*		Bit(s) CIU_BUCK11_CTRL2_RSRV_7_0 reserved */

/*	CIU_BUCK18_CTRL					0x920	BUCK V18 Control */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_31 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_30_28 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_27_26 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_25 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_24_20 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_19 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_18_15 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_14 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_13 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_12 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_11 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_10 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_9_8 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_7 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_6_2 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_1 reserved */
/*		Bit(s) CIU_BUCK18_CTRL_RSRV_0 reserved */

/*	CIU_BUCK18_CTRL1				0x924	BUCK V18 Control1 */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_31_22 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_21_18 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_17 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_16_14 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_13_12 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_11 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_10_8 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_7 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_6_4 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_3 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_2 reserved */
/*		Bit(s) CIU_BUCK18_CTRL1_RSRV_1_0 reserved */

/*	CIU_BUCK18_CTRL2				0x928	BUCK V18 Control2 */
/*		Bit(s) CIU_BUCK18_CTRL2_RSRV_31_24 reserved */
/*		Bit(s) CIU_BUCK18_CTRL2_RSRV_23_16 reserved */
/*		Bit(s) CIU_BUCK18_CTRL2_RSRV_15_8 reserved */
/*		Bit(s) CIU_BUCK18_CTRL2_RSRV_7_0 reserved */

/*	CIU_LDO_LV_CTRL2				0x92C	LV LDO Control 2 */
/*		Bit(s) CIU_LDO_LV_CTRL2_RSRV_31_6 reserved */
/* ldo_glu_xosc_bypass_en */
#define	CIU_LDO_LV_CTRL2_LDO_GLU_XOSC_BYPASS_EN		BIT_5				
/* ldo_glu_xosc_val */
#define	CIU_LDO_LV_CTRL2_LDO_GLU_XOSC_VAL			BIT_4				
/*		Bit(s) CIU_LDO_LV_CTRL2_RSRV_3_0 reserved */

/*	CIU_LDO_VBAT33V_CTRL2			0x930	VBAT33V LDO Control 2 */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_31_30 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_29 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_28 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_27_20 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_19_17 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_16 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_15_13 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_12 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_11_9 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_8 reserved */
/*		Bit(s) CIU_LDO_VBAT33V_CTRL2_RSRV_7_0 reserved */

/*	CIU_V3TU_CTRL					0x934	V3TU Control */
#define	CIU_V3TU_CTRL_NFC_PA_FALL_EN		BIT_31			/* nfc_pa_fall_en */
#define	CIU_V3TU_CTRL_RFU_PA_FALL_EN		BIT_30			/* rfu_pa_fall_en */
#define	CIU_V3TU_CTRL_NFC_PROTECT_EN		BIT_29			/* nfc_protect_en */
#define	CIU_V3TU_CTRL_RFU_PROTECT_EN		BIT_28			/* rfu_protect_en */
#define	CIU_V3TU_CTRL_UPDATE_RATE_SEL		BIT_27			/* update_rate_sel */
#define	CIU_V3TU_CTRL_UPDATE_EN				BIT_26			/* update_en */
#define	CIU_V3TU_CTRL_SAMPLE_RATE_SEL		BIT_25			/* sample_rate_sel */
#define	CIU_V3TU_CTRL_LDO33_OFST_MSK		SHIFT23(0x3)	/* ldo33_ofst */
#define	CIU_V3TU_CTRL_LDO33_OFST_BASE		23
/*		Bit(s) CIU_V3TU_CTRL_RSRV_22_18 reserved */
#define	CIU_V3TU_CTRL_TIMER_UPDATE_EN		BIT_17			/* timer_update_en */
#define	CIU_V3TU_CTRL_BYPASS_EN				BIT_16			/* bypass_en */
#define	CIU_V3TU_CTRL_OS_LDO33_MSK			SHIFT12(0xf)	/* os_ldo33 */
#define	CIU_V3TU_CTRL_OS_LDO33_BASE			12
#define	CIU_V3TU_CTRL_OS_VBAT_MSK			SHIFT8(0xf)		/* os_vbat */
#define	CIU_V3TU_CTRL_OS_VBAT_BASE			8
#define	CIU_V3TU_CTRL_VMIN_MSK				SHIFT5(0x7)		/* vmin */
#define	CIU_V3TU_CTRL_VMIN_BASE				5
#define	CIU_V3TU_CTRL_VMAX_MSK				SHIFT2(0x7)		/* vmax */
#define	CIU_V3TU_CTRL_VMAX_BASE				2
#define	CIU_V3TU_CTRL_VOFFSET_MSK			SHIFT0(0x3)		/* voffset */
#define	CIU_V3TU_CTRL_VOFFSET_BASE			0

/*	CIU_V3TU_CTRL2					0x938	V3TU Control2 */
/*		Bit(s) CIU_V3TU_CTRL2_RSRV_31_29 reserved */
#define	CIU_V3TU_CTRL2_V_HIGH_THLD_MSK			SHIFT23(0x3f)	/* v_high_thld */
#define	CIU_V3TU_CTRL2_V_HIGH_THLD_BASE			23
#define	CIU_V3TU_CTRL2_V_LOW_THLD_MSK			SHIFT17(0x3f)	/* v_low_thld */
#define	CIU_V3TU_CTRL2_V_LOW_THLD_BASE			17
#define	CIU_V3TU_CTRL2_RFU_HIT_TIMER_MSK		SHIFT14(0x7)	/* rfu_hit_timer */
#define	CIU_V3TU_CTRL2_RFU_HIT_TIMER_BASE		14
#define	CIU_V3TU_CTRL2_V3TU_CODE_MSK			SHIFT9(0x1f)	/* v3tu_code */
#define	CIU_V3TU_CTRL2_V3TU_CODE_BASE			9
#define	CIU_V3TU_CTRL2_VBAT_CODE_MSK			SHIFT3(0x3f)	/* vbat_code */
#define	CIU_V3TU_CTRL2_VBAT_CODE_BASE			3
/*		Bit(s) CIU_V3TU_CTRL2_RSRV_2 reserved */
#define	CIU_V3TU_CTRL2_DYN_CLK_CTRL_EN			BIT_1			/* dyn_clk_ctrl_en */
/*		Bit(s) CIU_V3TU_CTRL2_RSRV_0 reserved */

/*	CIU_BUCK18_CTRL3				0x93C	BUCK V18 Control3 */
/*		Bit(s) CIU_BUCK18_CTRL3_RSRV_31_24 reserved */
/*		Bit(s) CIU_BUCK18_CTRL3_RSRV_23_16 reserved */
/*		Bit(s) CIU_BUCK18_CTRL3_RSRV_15_8 reserved */
/*		Bit(s) CIU_BUCK18_CTRL3_RSRV_7_0 reserved */

/*	CIU_BUCK11_CTRL3				0x940	BUCK V11 Control3 */
/*		Bit(s) CIU_BUCK11_CTRL3_RSRV_31_24 reserved */
/*		Bit(s) CIU_BUCK11_CTRL3_RSRV_23_16 reserved */
/*		Bit(s) CIU_BUCK11_CTRL3_RSRV_15_8 reserved */
/*		Bit(s) CIU_BUCK11_CTRL3_RSRV_7_0 reserved */

/*	CIU_LDO_ECO_CTRL				0x97C	LDO ECO Control */
#define	CIU_LDO_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_LDO_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_ABU_STRT_PRIORITY			0x980	ABU Start Priority */
/* startPriority76543210 */
#define	CIU_ABU_STRT_PRIORITY_STARTPRIORITY76543210_MSK			SHIFT0(0xffffffff)	
#define	CIU_ABU_STRT_PRIORITY_STARTPRIORITY76543210_BASE		0

/*	CIU_ABU_DLTA_PRIORITY			0x984	ABU Delta Priority */
/* deltaPriority3210 */
#define	CIU_ABU_DLTA_PRIORITY_DELTAPRIORITY3210_MSK			SHIFT0(0xffffffff)	
#define	CIU_ABU_DLTA_PRIORITY_DELTAPRIORITY3210_BASE		0

/*	CIU_ABU_DLTA_PRIORITY2			0x988	ABU Delta Priority 2 */
/* deltaPriority7654 */
#define	CIU_ABU_DLTA_PRIORITY2_DELTAPRIORITY7654_MSK		SHIFT0(0xffffffff)	
#define	CIU_ABU_DLTA_PRIORITY2_DELTAPRIORITY7654_BASE		0

/*	CIU_ABU_CLK_TBL					0x98C	Sys Clock Dynamic Clocking Table */
/* sysclk_trans_reqcnt_7 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_7_MSK		SHIFT28(0xf)	
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_7_BASE		28
/* sysclk_trans_reqcnt_6 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_6_MSK		SHIFT24(0xf)	
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_6_BASE		24
/* sysclk_trans_reqcnt_5 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_5_MSK		SHIFT20(0xf)	
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_5_BASE		20
/* sysclk_trans_reqcnt_4 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_4_MSK		SHIFT16(0xf)	
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_4_BASE		16
/* sysclk_trans_reqcnt_3 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_3_MSK		SHIFT12(0xf)	
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_3_BASE		12
/* sysclk_trans_reqcnt_2 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_2_MSK		SHIFT8(0xf)		
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_2_BASE		8
/* sysclk_trans_reqcnt_1 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_1_MSK		SHIFT4(0xf)		
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_1_BASE		4
/* sysclk_trans_reqcnt_0 */
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_0_MSK		SHIFT0(0xf)		
#define	CIU_ABU_CLK_TBL_SYSCLK_TRANS_REQCNT_0_BASE		0

/*	CIU_ABU_DEBUG_DATA				0x990	ABU Debug Data */
/* debug_rdwr_data */
#define	CIU_ABU_DEBUG_DATA_DEBUG_RDWR_DATA_MSK		SHIFT0(0xffffffff)	
#define	CIU_ABU_DEBUG_DATA_DEBUG_RDWR_DATA_BASE		0

/*	CIU_ABU_CTRL0					0x994	ABU Control */
/*		Bit(s) CIU_ABU_CTRL0_RSRV_31_14 reserved */
/* abu_debug_rdwr_ctrl */
#define	CIU_ABU_CTRL0_ABU_DEBUG_RDWR_CTRL			BIT_13				
/* hw_abu_reg_sel */
#define	CIU_ABU_CTRL0_HW_ABU_REG_SEL				BIT_12				
/* abu_debug_addr_index */
#define	CIU_ABU_CTRL0_ABU_DEBUG_ADDR_INDEX_MSK		SHIFT4(0xff)		
#define	CIU_ABU_CTRL0_ABU_DEBUG_ADDR_INDEX_BASE		4
/* gbus_fair_arb_en */
#define	CIU_ABU_CTRL0_GBUS_FAIR_ARB_EN				BIT_3				
/*		Bit(s) CIU_ABU_CTRL0_RSRV_2 reserved */
/* abstop_ack */
#define	CIU_ABU_CTRL0_ABSTOP_ACK					BIT_1				
/* abstop_req */
#define	CIU_ABU_CTRL0_ABSTOP_REQ					BIT_0				

/*	CIU_ABU_ECO_CTRL				0x9FC	ABU ECO Control */
#define	CIU_ABU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_ABU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_AHB1_AHB2_TO_CLEAR			0xA00	AHB1 AHB2 timeout logic clear
 *											register
 */
/*		Bit(s) CIU_AHB1_AHB2_TO_CLEAR_RSRV_31_9 reserved */
/* ahb2_timeout_clear */
#define	CIU_AHB1_AHB2_TO_CLEAR_AHB2_TIMEOUT_CLEAR		BIT_8				
/*		Bit(s) CIU_AHB1_AHB2_TO_CLEAR_RSRV_7_1 reserved */
/* ahb1_timeout_clear */
#define	CIU_AHB1_AHB2_TO_CLEAR_AHB1_TIMEOUT_CLEAR		BIT_0				

/*	CIU_ARB_TO_LAST_ADDR			0xA04	AHB Timeout Last Address */
#define	CIU_ARB_TO_LAST_ADDR_ADDRESS_MSK		SHIFT0(0xffffffff)	/* address */
#define	CIU_ARB_TO_LAST_ADDR_ADDRESS_BASE		0

/*	CIU_ARB_TO_CUR_ADDR				0xA08	AHB Current Timeout Address */
#define	CIU_ARB_TO_CUR_ADDR_ADDRESS_MSK			SHIFT0(0xffffffff)	/* address */
#define	CIU_ARB_TO_CUR_ADDR_ADDRESS_BASE		0

/*	CIU_ARB_CTRL					0xA0C	AHB ARB Control */
/* arb_timeout_mode */
#define	CIU_ARB_CTRL_ARB_TIMEOUT_MODE_MSK			SHIFT30(0x3)	
#define	CIU_ARB_CTRL_ARB_TIMEOUT_MODE_BASE			30
/*		Bit(s) CIU_ARB_CTRL_RSRV_29_16 reserved */
/* ahb2_access_dis */
#define	CIU_ARB_CTRL_AHB2_ACCESS_DIS				BIT_15			
/* ble_hlock_dis */
#define	CIU_ARB_CTRL_BLE_HLOCK_DIS					BIT_14			
/* last_to_master_id */
#define	CIU_ARB_CTRL_LAST_TO_MASTER_ID_MSK			SHIFT11(0x7)	
#define	CIU_ARB_CTRL_LAST_TO_MASTER_ID_BASE			11
/* current_to_master_id */
#define	CIU_ARB_CTRL_CURRENT_TO_MASTER_ID_MSK		SHIFT8(0x7)		
#define	CIU_ARB_CTRL_CURRENT_TO_MASTER_ID_BASE		8
/* last_to_slave_id */
#define	CIU_ARB_CTRL_LAST_TO_SLAVE_ID_MSK			SHIFT4(0xf)		
#define	CIU_ARB_CTRL_LAST_TO_SLAVE_ID_BASE			4
/* current_to_slave_id */
#define	CIU_ARB_CTRL_CURRENT_TO_SLAVE_ID_MSK		SHIFT0(0xf)		
#define	CIU_ARB_CTRL_CURRENT_TO_SLAVE_ID_BASE		0

/*	CIU_AHB2_TO_LAST_ADDR			0xA10	AHB2 Timeout Last Address */
#define	CIU_AHB2_TO_LAST_ADDR_ADDRESS_MSK		SHIFT0(0xffffffff)	/* address */
#define	CIU_AHB2_TO_LAST_ADDR_ADDRESS_BASE		0

/*	CIU_AHB2_TO_CUR_ADDR			0xA14	AHB2 Current Timeout Address */
#define	CIU_AHB2_TO_CUR_ADDR_ADDRESS_MSK		SHIFT0(0xffffffff)	/* address */
#define	CIU_AHB2_TO_CUR_ADDR_ADDRESS_BASE		0

/*	CIU_AHB2_TO_CTRL				0xA18	AHB2 ARB Control */
/* ahb2_timeout_mode */
#define	CIU_AHB2_TO_CTRL_AHB2_TIMEOUT_MODE_MSK			SHIFT30(0x3)	
#define	CIU_AHB2_TO_CTRL_AHB2_TIMEOUT_MODE_BASE			30
/*		Bit(s) CIU_AHB2_TO_CTRL_RSRV_29_17 reserved */
/* ahb2_smu1_mem_prot_dis */
#define	CIU_AHB2_TO_CTRL_AHB2_SMU1_MEM_PROT_DIS			BIT_16			
/* last_to_master_id */
#define	CIU_AHB2_TO_CTRL_LAST_TO_MASTER_ID_MSK			SHIFT12(0xf)	
#define	CIU_AHB2_TO_CTRL_LAST_TO_MASTER_ID_BASE			12
/* current_to_master_id */
#define	CIU_AHB2_TO_CTRL_CURRENT_TO_MASTER_ID_MSK		SHIFT8(0xf)		
#define	CIU_AHB2_TO_CTRL_CURRENT_TO_MASTER_ID_BASE		8
/* last_to_slave_id */
#define	CIU_AHB2_TO_CTRL_LAST_TO_SLAVE_ID_MSK			SHIFT4(0xf)		
#define	CIU_AHB2_TO_CTRL_LAST_TO_SLAVE_ID_BASE			4
/* current_to_slave_id */
#define	CIU_AHB2_TO_CTRL_CURRENT_TO_SLAVE_ID_MSK		SHIFT0(0xf)		
#define	CIU_AHB2_TO_CTRL_CURRENT_TO_SLAVE_ID_BASE		0

/*	CIU_AHB2_SMU1_ACCESS_ADDR		0xA1C	AHB2 to SMU1 Accessible Address */
/* ahb2_smu1_access_addr */
#define	CIU_AHB2_SMU1_ACCESS_ADDR_AHB2_SMU1_ACCESS_ADDR_MSK			SHIFT0(0xffffffff)	
#define	CIU_AHB2_SMU1_ACCESS_ADDR_AHB2_SMU1_ACCESS_ADDR_BASE		0

/*	CIU_AHB2_SMU1_ACCESS_MASK		0xA20	AHB2 to SMU1 Accessible Mask */
/* ahb2_smu1_access_mask */
#define	CIU_AHB2_SMU1_ACCESS_MASK_AHB2_SMU1_ACCESS_MASK_MSK			SHIFT0(0xffffffff)	
#define	CIU_AHB2_SMU1_ACCESS_MASK_AHB2_SMU1_ACCESS_MASK_BASE		0

/*	CIU_ARB_ECO_CTRL				0xA7C	ARB ECO Control */
#define	CIU_ARB_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_ARB_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_CPU_FETCH_SADDR				0xA80	reserved */
/*		Bit(s) CIU_CPU_FETCH_SADDR_RSRV_31_0 reserved */

/*	CIU_CPU_FETCH_EADDR				0xA84	reserved */
/*		Bit(s) CIU_CPU_FETCH_EADDR_RSRV_31_0 reserved */

/*	CIU_CPU_DYN_CLK_CTRL			0xA88	Dynamic CPU Clock Control */
/*		Bit(s) CIU_CPU_DYN_CLK_CTRL_RSRV_31 reserved */
/* dyn_cpu2_ctrl_dis */
#define	CIU_CPU_DYN_CLK_CTRL_DYN_CPU2_CTRL_DIS		BIT_30				
/* dyn_sys_ctrl_dis */
#define	CIU_CPU_DYN_CLK_CTRL_DYN_SYS_CTRL_DIS		BIT_29				
/* dyn_cpu1_ctrl_dis */
#define	CIU_CPU_DYN_CLK_CTRL_DYN_CPU1_CTRL_DIS		BIT_28				
/*		Bit(s) CIU_CPU_DYN_CLK_CTRL_RSRV_27_0 reserved */

/*	CIU_CPU_T1_CLK_TBL1				0xA8C	reserved */
/*		Bit(s) CIU_CPU_T1_CLK_TBL1_RSRV_31_0 reserved */

/*	CIU_CPU_T1_CLK_TBL2				0xA90	reserved */
/*		Bit(s) CIU_CPU_T1_CLK_TBL2_RSRV_31_0 reserved */

/*	CIU_CPU_DYN_DLY					0xA94	reserved */
/*		Bit(s) CIU_CPU_DYN_DLY_RSRV_31_0 reserved */

/*	CIU_CPU_DYN_CPUCLK_MONITOR		0xA98	Dynamic ahb clock Monitor */
/*		Bit(s) CIU_CPU_DYN_CPUCLK_MONITOR_RSRV_31_28 reserved */
/* dyn_cpu2_clk_mon_ref */
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU2_CLK_MON_REF_MSK			SHIFT24(0xf)	
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU2_CLK_MON_REF_BASE		24
/*		Bit(s) CIU_CPU_DYN_CPUCLK_MONITOR_RSRV_23_20 reserved */
/* dyn_cpu2_clk_mon_t1 */
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU2_CLK_MON_T1_MSK			SHIFT16(0xf)	
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU2_CLK_MON_T1_BASE			16
/*		Bit(s) CIU_CPU_DYN_CPUCLK_MONITOR_RSRV_15_12 reserved */
/* dyn_cpu1_clk_mon_ref */
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU1_CLK_MON_REF_MSK			SHIFT8(0xf)		
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU1_CLK_MON_REF_BASE		8
/* dyn_cpu1_clk_mon_t2 */
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU1_CLK_MON_T2_MSK			SHIFT4(0xf)		
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU1_CLK_MON_T2_BASE			4
/* dyn_cpu1_clk_mon_t1 */
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU1_CLK_MON_T1_MSK			SHIFT0(0xf)		
#define	CIU_CPU_DYN_CPUCLK_MONITOR_DYN_CPU1_CLK_MON_T1_BASE			0

/*	CIU_CPU_DYN_SYSCLK_MONITOR		0xA9C	Dynamic sysclk Monitor */
/*		Bit(s) CIU_CPU_DYN_SYSCLK_MONITOR_RSRV_31_16 reserved */
/* dyn_sysclk_mon_ref */
#define	CIU_CPU_DYN_SYSCLK_MONITOR_DYN_SYSCLK_MON_REF_MSK		SHIFT12(0xf)	
#define	CIU_CPU_DYN_SYSCLK_MONITOR_DYN_SYSCLK_MON_REF_BASE		12
/* dyn_sysclk_mon_t2 */
#define	CIU_CPU_DYN_SYSCLK_MONITOR_DYN_SYSCLK_MON_T2_MSK		SHIFT8(0xf)		
#define	CIU_CPU_DYN_SYSCLK_MONITOR_DYN_SYSCLK_MON_T2_BASE		8
/*		Bit(s) CIU_CPU_DYN_SYSCLK_MONITOR_RSRV_7_4 reserved */
/* dyn_sysclk_mon_t1 */
#define	CIU_CPU_DYN_SYSCLK_MONITOR_DYN_SYSCLK_MON_T1_MSK		SHIFT0(0xf)		
#define	CIU_CPU_DYN_SYSCLK_MONITOR_DYN_SYSCLK_MON_T1_BASE		0

/*	CIU_CPU_T3_CLK_TBL1				0xAA0	reserved */
/*		Bit(s) CIU_CPU_T3_CLK_TBL1_RSRV_31_0 reserved */

/*	CIU_CPU_T3_CLK_TBL2				0xAA4	reserved */
/*		Bit(s) CIU_CPU_T3_CLK_TBL2_RSRV_31_0 reserved */

/*	CIU_CPU_REF_CLK_TBL1			0xAA8	reserved */
/*		Bit(s) CIU_CPU_REF_CLK_TBL1_RSRV_31_0 reserved */

/*	CIU_CPU_REF_CLK_TBL2			0xAAC	reserved */
/*		Bit(s) CIU_CPU_REF_CLK_TBL2_RSRV_31_0 reserved */

/*	CIU_CPU_CPU1_CTRL				0xAB0	CPU1 control register */
/*		Bit(s) CIU_CPU_CPU1_CTRL_RSRV_31_18 reserved */
/* cpu1_jtag_chain_bypass */
#define	CIU_CPU_CPU1_CTRL_CPU1_JTAG_CHAIN_BYPASS		BIT_17			
/*		Bit(s) CIU_CPU_CPU1_CTRL_RSRV_16 reserved */
/*		Bit(s) CIU_CPU_CPU1_CTRL_RSRV_15_5 reserved */
/* itcm_bk0_wr_en */
#define	CIU_CPU_CPU1_CTRL_ITCM_BK0_WR_EN				BIT_4			
#define	CIU_CPU_CPU1_CTRL_VINITHI						BIT_3			/* vinithi */
/*		Bit(s) CIU_CPU_CPU1_CTRL_RSRV_2 reserved */
/*		Bit(s) CIU_CPU_CPU1_CTRL_RSRV_1 reserved */
/*		Bit(s) CIU_CPU_CPU1_CTRL_RSRV_0 reserved */

/*	CIU_CPU_CPU2_CTRL				0xAB4	CPU2 control register */
/*		Bit(s) CIU_CPU_CPU2_CTRL_RSRV_31_4 reserved */
/* ble_cpu_jtag_chain_bypass */
#define	CIU_CPU_CPU2_CTRL_BLE_CPU_JTAG_CHAIN_BYPASS		BIT_3				
/* cpu2_jtag_chain_bypass */
#define	CIU_CPU_CPU2_CTRL_CPU2_JTAG_CHAIN_BYPASS		BIT_2				
/* itcm_bk0_wr_en */
#define	CIU_CPU_CPU2_CTRL_ITCM_BK0_WR_EN				BIT_1				
/* vinithi */
#define	CIU_CPU_CPU2_CTRL_VINITHI						BIT_0				

/*	CIU_CPU_CPU1_MSG_CTRL			0xAB8	CPU1 message register */
/*		Bit(s) CIU_CPU_CPU1_MSG_CTRL_RSRV_31_9 reserved */
/* cpu1_msg_process_done */
#define	CIU_CPU_CPU1_MSG_CTRL_CPU1_MSG_PROCESS_DONE		BIT_8				
/*		Bit(s) CIU_CPU_CPU1_MSG_CTRL_RSRV_7_1 reserved */
/* cpu1_msg_rdy */
#define	CIU_CPU_CPU1_MSG_CTRL_CPU1_MSG_RDY				BIT_0				

/*	CIU_CPU_CPU2_MSG_CTRL			0xABC	CPU2 message register */
/*		Bit(s) CIU_CPU_CPU2_MSG_CTRL_RSRV_31_9 reserved */
/* cpu2_msg_process_done */
#define	CIU_CPU_CPU2_MSG_CTRL_CPU2_MSG_PROCESS_DONE		BIT_8				
/*		Bit(s) CIU_CPU_CPU2_MSG_CTRL_RSRV_7_1 reserved */
/* cpu2_msg_rdy */
#define	CIU_CPU_CPU2_MSG_CTRL_CPU2_MSG_RDY				BIT_0				

/*	CIU_CPU_CPU1_ACCESS_CTRL		0xAC0	CPU1 access control register */
/* cpu1_access_ctrl */
#define	CIU_CPU_CPU1_ACCESS_CTRL_CPU1_ACCESS_CTRL_MSK		SHIFT0(0xffffffff)	
#define	CIU_CPU_CPU1_ACCESS_CTRL_CPU1_ACCESS_CTRL_BASE		0

/*	CIU_CPU_CPU2_ACCESS_CTRL		0xAC4	CPU2 access control register */
/* cpu2_access_ctrl */
#define	CIU_CPU_CPU2_ACCESS_CTRL_CPU2_ACCESS_CTRL_MSK		SHIFT0(0xffffffff)	
#define	CIU_CPU_CPU2_ACCESS_CTRL_CPU2_ACCESS_CTRL_BASE		0

/*	CIU_CPU_CPU1_DBG_STAT0			0xAC8	CPU1 debug register0 */
/*		Bit(s) CIU_CPU_CPU1_DBG_STAT0_RSRV_31_0 reserved */

/*	CIU_CPU_CPU1_DBG_STAT1			0xACC	CPU1 debug register1 */
/*		Bit(s) CIU_CPU_CPU1_DBG_STAT1_RSRV_31_0 reserved */

/*	CIU_CPU_CPU1_DBG_STAT2			0xAD0	CPU1 debug register2 */
/*		Bit(s) CIU_CPU_CPU1_DBG_STAT2_RSRV_31_0 reserved */

/*	CIU_CPU_CPU1_DBG_STAT3			0xAD4	CPU1 debug register3 */
/*		Bit(s) CIU_CPU_CPU1_DBG_STAT3_RSRV_31_0 reserved */

/*	CIU_CPU1_CPU2_FW_DWLD_CTRL		0xAD8	CPUs FW dwld control register */
/* chip_init_done */
#define	CIU_CPU1_CPU2_FW_DWLD_CTRL_CHIP_INIT_DONE			BIT_31			
/*		Bit(s) CIU_CPU1_CPU2_FW_DWLD_CTRL_RSRV_30_17 reserved */
/* cpu2_fw_dwld_done */
#define	CIU_CPU1_CPU2_FW_DWLD_CTRL_CPU2_FW_DWLD_DONE		BIT_16			
/*		Bit(s) CIU_CPU1_CPU2_FW_DWLD_CTRL_RSRV_15_9 reserved */
/* parallel_dwld */
#define	CIU_CPU1_CPU2_FW_DWLD_CTRL_PARALLEL_DWLD			BIT_8			
/*		Bit(s) CIU_CPU1_CPU2_FW_DWLD_CTRL_RSRV_7_1 reserved */
/* fw_dwld_info_valid */
#define	CIU_CPU1_CPU2_FW_DWLD_CTRL_FW_DWLD_INFO_VALID		BIT_0			

/*	CIU_CPU_COMM0					0xADC	CPU Communication reserved0 */
#define	CIU_CPU_COMM0_CPU_COMM0_MSK			SHIFT0(0xffffffff)	/* cpu_comm0 */
#define	CIU_CPU_COMM0_CPU_COMM0_BASE		0

/*	CIU_CPU_COMM1					0xAE0	CPU Communication reserved1 */
#define	CIU_CPU_COMM1_CPU_COMM1_MSK			SHIFT0(0xffffffff)	/* cpu_comm1 */
#define	CIU_CPU_COMM1_CPU_COMM1_BASE		0

/*	CIU_CPU_ECO_CTRL				0xAFC	CPU ECO Control */
#define	CIU_CPU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_CPU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_RFU_CTRL					0xB00	RFU Control and Status */
#define	CIU_RFU_CTRL_RFU_CHIP_RDY			BIT_31				/* rfu_chip_rdy */
/*		Bit(s) CIU_RFU_CTRL_RSRV_30_3 reserved */
#define	CIU_RFU_CTRL_APB_DWORD_SEL			BIT_2				/* apb_dword_sel */
#define	CIU_RFU_CTRL_APB_EN					BIT_1				/* apb_en */
/* rfu_dpd_int_status */
#define	CIU_RFU_CTRL_RFU_DPD_INT_STATUS		BIT_0				

/*	CIU_RFU_EXTRA_PORT				0xB04	RFU Extra Port Connection */
/*		Bit(s) CIU_RFU_EXTRA_PORT_RSRV_31_16 reserved */
/*		Bit(s) CIU_RFU_EXTRA_PORT_RSRV_15_8 reserved */
/* soc_rfu_extra_a */
#define	CIU_RFU_EXTRA_PORT_SOC_RFU_EXTRA_A_MSK		SHIFT0(0xff)	
#define	CIU_RFU_EXTRA_PORT_SOC_RFU_EXTRA_A_BASE		0

/*	CIU_RFU_ECO_CTRL				0xB7C	RFU ECO Control */
#define	CIU_RFU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_RFU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_BRF_CTRL					0xB80	BRF Control and Status */
#define	CIU_BRF_CTRL_BRF_CHIP_RDY		BIT_31				/* brf_chip_rdy */
/*		Bit(s) CIU_BRF_CTRL_RSRV_30_0 reserved */

/*	CIU_BRF_EXTRA_PORT				0xB84	BRF Extra Port Connection */
/*		Bit(s) CIU_BRF_EXTRA_PORT_RSRV_31_4 reserved */
/* soc_brf_extra */
#define	CIU_BRF_EXTRA_PORT_SOC_BRF_EXTRA_MSK		SHIFT0(0xf)			
#define	CIU_BRF_EXTRA_PORT_SOC_BRF_EXTRA_BASE		0

/*	CIU_BRF_ECO_CTRL				0xBFC	BRF ECO Control */
#define	CIU_BRF_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_BRF_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_FM_CTRL1					0xC00	FM Control1 Register */
/*		Bit(s) CIU_FM_CTRL1_RSRV_31_2 reserved */
#define	CIU_FM_CTRL1_FM_PD_SCLB				BIT_1				/* fm_pd_sclb */
#define	CIU_FM_CTRL1_FM_FORCE_EXT_CLK		BIT_0				/* fm_force_ext_clk */

/*	CIU_FM_CTRL2					0xC04	FM Control2 Register */
#define	CIU_FM_CTRL2_FMI_EN							BIT_31			/* fmi_en */
/*		Bit(s) CIU_FM_CTRL2_RSRV_30_25 reserved */
#define	CIU_FM_CTRL2_PLL_LRCLK_EN					BIT_24			/* pll_lrclk_en */
/* i2s_cclk_src_sel */
#define	CIU_FM_CTRL2_I2S_CCLK_SRC_SEL				BIT_23			
/* i2s_cclk_ref_sel */
#define	CIU_FM_CTRL2_I2S_CCLK_REF_SEL				BIT_22			
#define	CIU_FM_CTRL2_MCLK_SRC_SEL					BIT_21			/* mclk_src_sel */
/*		Bit(s) CIU_FM_CTRL2_RSRV_20_19 reserved */
/* uart_use_fm_clk */
#define	CIU_FM_CTRL2_UART_USE_FM_CLK				BIT_18			
/* fmu_fm_lrclk_src */
#define	CIU_FM_CTRL2_FMU_FM_LRCLK_SRC				BIT_17			
/* fmu_lrclk_src */
#define	CIU_FM_CTRL2_FMU_LRCLK_SRC					BIT_16			
/*		Bit(s) CIU_FM_CTRL2_RSRV_15 reserved */
#define	CIU_FM_CTRL2_I2S_MODE						BIT_14			/* i2s_mode */
/*		Bit(s) CIU_FM_CTRL2_RSRV_13 reserved */
/* fm_codec_clk_sel */
#define	CIU_FM_CTRL2_FM_CODEC_CLK_SEL				BIT_12			
/* fm_radio_mode */
#define	CIU_FM_CTRL2_FM_RADIO_MODE					BIT_11			
/* fmu_lrclk_src1 */
#define	CIU_FM_CTRL2_FMU_LRCLK_SRC1					BIT_10			
/* host_bclk_lrclk_sel */
#define	CIU_FM_CTRL2_HOST_BCLK_LRCLK_SEL			BIT_9			
/*		Bit(s) CIU_FM_CTRL2_RSRV_8 reserved */
/* aiu_bclk_lrclk_sel */
#define	CIU_FM_CTRL2_AIU_BCLK_LRCLK_SEL				BIT_7			
/*		Bit(s) CIU_FM_CTRL2_RSRV_6 reserved */
/* fm_lp_mode_clk_src */
#define	CIU_FM_CTRL2_FM_LP_MODE_CLK_SRC				BIT_5			
/* fm_lp_mode_pre_div_clk_sel */
#define	CIU_FM_CTRL2_FM_LP_MODE_PRE_DIV_CLK_SEL		BIT_4			
/* fm_lp_mode_clk_div */
#define	CIU_FM_CTRL2_FM_LP_MODE_CLK_DIV_MSK			SHIFT1(0x7)		
#define	CIU_FM_CTRL2_FM_LP_MODE_CLK_DIV_BASE		1
/*		Bit(s) CIU_FM_CTRL2_RSRV_0 reserved */

/*	CIU_FM_EXTRA_PORT				0xC08	FM Extra Port Connection */
/*		Bit(s) CIU_FM_EXTRA_PORT_RSRV_31_4 reserved */
#define	CIU_FM_EXTRA_PORT_SOC_FM_EXTRA_MSK		SHIFT0(0xf)			/* soc_fm_extra */
#define	CIU_FM_EXTRA_PORT_SOC_FM_EXTRA_BASE		0

/*	CIU_FM_ECO_CTRL					0xC7C	FM ECO Control */
#define	CIU_FM_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_FM_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_BBUD_CTRL					0xD00	BBUD Control Register */
/*		Bit(s) CIU_BBUD_CTRL_RSRV_31_2 reserved */
#define	CIU_BBUD_CTRL_APB_DWORD_SEL			BIT_1				/* apb_dword_sel */
#define	CIU_BBUD_CTRL_APB_EN				BIT_0				/* apb_en */

/*	CIU_BBUD_EXTRA_PORT				0xD04	BBUD Extra Port Connection */
/*		Bit(s) CIU_BBUD_EXTRA_PORT_RSRV_31_8 reserved */
/* soc_bbud_extra */
#define	CIU_BBUD_EXTRA_PORT_SOC_BBUD_EXTRA_MSK		SHIFT0(0xff)		
#define	CIU_BBUD_EXTRA_PORT_SOC_BBUD_EXTRA_BASE		0

/*	CIU_BBUD_ECO_CTRL				0xD7C	BBUD ECO Control */
#define	CIU_BBUD_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_BBUD_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_AIU_CTRL					0xD80	AIU Control Register */
/* aiu_mclk_nco_step_size */
#define	CIU_AIU_CTRL_AIU_MCLK_NCO_STEP_SIZE_MSK			SHIFT8(0xffffff)	
#define	CIU_AIU_CTRL_AIU_MCLK_NCO_STEP_SIZE_BASE		8
/*		Bit(s) CIU_AIU_CTRL_RSRV_7_6 reserved */
/* aiu_mclk_sel */
#define	CIU_AIU_CTRL_AIU_MCLK_SEL						BIT_5				
/* aiu_mclk_nco_input_sel */
#define	CIU_AIU_CTRL_AIU_MCLK_NCO_INPUT_SEL				BIT_4				
/* aiu_mclk_nco_type */
#define	CIU_AIU_CTRL_AIU_MCLK_NCO_TYPE					BIT_3				
/* aiu_mclk_nco_en */
#define	CIU_AIU_CTRL_AIU_MCLK_NCO_EN					BIT_2				
/*		Bit(s) CIU_AIU_CTRL_RSRV_1_0 reserved */

/*	CIU_AIU_ECO_CTRL				0xDFC	AIU ECO Control */
#define	CIU_AIU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_AIU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_PSW_VD2_RDY					0xE00	Power Switch VD2_RDY Status */
/*		Bit(s) CIU_PSW_VD2_RDY_RSRV_31_26 reserved */
#define	CIU_PSW_VD2_RDY_PSW_STATUS_MSK		SHIFT0(0x3ffffff)	/* psw_status */
#define	CIU_PSW_VD2_RDY_PSW_STATUS_BASE		0

/*	CIU_PSW_ECO_CTRL				0xE7C	Power Switch ECO Control */
#define	CIU_PSW_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_PSW_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_CBU_CTRL					0xE80	CBU (GBUS and AHB Interface)
 *											Control
 */
/*		Bit(s) CIU_CBU_CTRL_RSRV_31_13 reserved */
/*		Bit(s) CIU_CBU_CTRL_RSRV_12 reserved */
#define	CIU_CBU_CTRL_AHBERROR				BIT_11				/* ahbError */
#define	CIU_CBU_CTRL_GBBEERROR				BIT_10				/* gbBeError */
/*		Bit(s) CIU_CBU_CTRL_RSRV_9_6 reserved */
#define	CIU_CBU_CTRL_AHBSLVRETRYEN			BIT_5				/* ahbSlvRetryEn */
#define	CIU_CBU_CTRL_REG_RD_DLY_EN			BIT_4				/* reg_rd_dly_en */
#define	CIU_CBU_CTRL_AGRSVRDTM				BIT_3				/* agrsvRdTm */
/* ignrPciRdWaterMark */
#define	CIU_CBU_CTRL_IGNRPCIRDWATERMARK		BIT_2				
#define	CIU_CBU_CTRL_ASYNCMODE				BIT_1				/* asyncMode */
#define	CIU_CBU_CTRL_PINGPONGMODE			BIT_0				/* pingPongMode */

/*	CIU_CBU_CTRL2					0xE84	CBU (GBUS and AHB Interface)
 *											Control 2
 */
#define	CIU_CBU_CTRL2_WRWATERMARKREG_MSK		SHIFT20(0xfff)	/* wrWaterMarkReg */
#define	CIU_CBU_CTRL2_WRWATERMARKREG_BASE		20
#define	CIU_CBU_CTRL2_INCRWRSIZE_MSK			SHIFT16(0xf)	/* incrWrSize */
#define	CIU_CBU_CTRL2_INCRWRSIZE_BASE			16
#define	CIU_CBU_CTRL2_RDWATERMARKREG_MSK		SHIFT4(0xfff)	/* rdWaterMarkReg */
#define	CIU_CBU_CTRL2_RDWATERMARKREG_BASE		4
#define	CIU_CBU_CTRL2_INCRRDSIZE_MSK			SHIFT0(0xf)		/* incrRdSize */
#define	CIU_CBU_CTRL2_INCRRDSIZE_BASE			0

/*	CIU_CBU_DBG_CTRL				0xE88	CBU Debug Control */
/*		Bit(s) CIU_CBU_DBG_CTRL_RSRV_31_0 reserved */

/*	CIU_CBU_ECO_CTRL				0xEFC	CBU ECO Control */
#define	CIU_CBU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_CBU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_BTU_CTRL					0xF00	BTU Control and Status */
/* btu_mc_wakeup */
#define	CIU_BTU_CTRL_BTU_MC_WAKEUP				BIT_31				
/*		Bit(s) CIU_BTU_CTRL_RSRV_30_7 reserved */
/* dbus_clk_mode_sel */
#define	CIU_BTU_CTRL_DBUS_CLK_MODE_SEL			BIT_6				
/* bt_dbus_clk_sel */
#define	CIU_BTU_CTRL_BT_DBUS_CLK_SEL_MSK		SHIFT4(0x3)			
#define	CIU_BTU_CTRL_BT_DBUS_CLK_SEL_BASE		4
#define	CIU_BTU_CTRL_BT_CLK_SEL_MSK				SHIFT2(0x3)			/* bt_clk_sel */
#define	CIU_BTU_CTRL_BT_CLK_SEL_BASE			2
/* dbus_high_speed_sel */
#define	CIU_BTU_CTRL_DBUS_HIGH_SPEED_SEL		BIT_1				
/* btu_cipher_en */
#define	CIU_BTU_CTRL_BTU_CIPHER_EN				BIT_0				

/*	CIU_BT_PS						0xF04	BT Clock Power Save */
/*		Bit(s) CIU_BT_PS_RSRV_31_30 reserved */
/* btu_4m_clk_nco_mode */
#define	CIU_BT_PS_BTU_4M_CLK_NCO_MODE				BIT_29				
/*		Bit(s) CIU_BT_PS_RSRV_28 reserved */
/* btu_4m_nco_refclk_prediv_en */
#define	CIU_BT_PS_BTU_4M_NCO_REFCLK_PREDIV_EN		BIT_27				
/* btu_4m_clk_nco_en */
#define	CIU_BT_PS_BTU_4M_CLK_NCO_EN					BIT_26				
/* btu_4m_clk_nco_step_ctrl */
#define	CIU_BT_PS_BTU_4M_CLK_NCO_STEP_CTRL_MSK		SHIFT0(0x3ffffff)	
#define	CIU_BT_PS_BTU_4M_CLK_NCO_STEP_CTRL_BASE		0

/*	CIU_BT_PS2						0xF08	BT Clock Power Save 2 */
/*		Bit(s) CIU_BT_PS2_RSRV_31_28 reserved */
/* bt_pcm_clk_tbg_nco_sel */
#define	CIU_BT_PS2_BT_PCM_CLK_TBG_NCO_SEL		BIT_27				
/* bt_pcm_clk_nco_en */
#define	CIU_BT_PS2_BT_PCM_CLK_NCO_EN			BIT_26				
/* bt_pcm_clk_nco_mval */
#define	CIU_BT_PS2_BT_PCM_CLK_NCO_MVAL_MSK		SHIFT0(0x3ffffff)	
#define	CIU_BT_PS2_BT_PCM_CLK_NCO_MVAL_BASE		0

/*	CIU_BT_REF_CTRL					0xF0C	BT Ref Control */
/*		Bit(s) CIU_BT_REF_CTRL_RSRV_31_18 reserved */
#define	CIU_BT_REF_CTRL_NCO_GEN_MSK			SHIFT2(0xffff)	/* nco_gen */
#define	CIU_BT_REF_CTRL_NCO_GEN_BASE		2
#define	CIU_BT_REF_CTRL_NCO_SEL				BIT_1			/* nco_sel */
#define	CIU_BT_REF_CTRL_NCO_EN				BIT_0			/* nco_en */

/*	CIU_BT_LPO_CTRL					0xF10	BT LPO Control */
/*		Bit(s) CIU_BT_LPO_CTRL_RSRV_31_26 reserved */
#define	CIU_BT_LPO_CTRL_SEL_MSK				SHIFT24(0x3)		/* sel */
#define	CIU_BT_LPO_CTRL_SEL_BASE			24
/*		Bit(s) CIU_BT_LPO_CTRL_RSRV_23_0 reserved */

/*	CIU_BTU_ECO_CTRL				0xF7C	BTU ECO Control */
#define	CIU_BTU_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_BTU_ECO_CTRL_ECO_BITS_BASE		0

/*	CIU_USB_ECO_CTRL				0xFFC	USB ECO Control */
#define	CIU_USB_ECO_CTRL_ECO_BITS_MSK		SHIFT0(0xffffffff)	/* eco_bits */
#define	CIU_USB_ECO_CTRL_ECO_BITS_BASE		0



/* -------------------- */


#endif	/* __INC_SKY3HW_H */
#define CIU_NUM_REGS 235
