$date
	Mon Oct  3 20:59:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX16to1_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [15:0] $end
$scope module MUX $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [15:0] $end
$var wire 2 & ft [1:0] $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( w [7:0] $end
$var reg 1 ) f $end
$upscope $end
$scope module stage1 $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [7:0] $end
$var reg 1 , f $end
$upscope $end
$scope module stage2 $end
$var wire 1 - s $end
$var wire 2 . w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
0-
0,
b0 +
b0 *
1)
b1 (
b0 '
b1 &
b1 %
b0 $
b1 #
b0 "
1!
$end
#20
0)
b10 &
b10 .
1,
b111 '
b111 *
1-
b0 (
b10000000 +
b1111 "
b1111 $
b1000000000000000 #
b1000000000000000 %
#40
1!
1)
b1 &
b1 .
0,
b10 '
b10 *
0-
b100 (
b0 +
b10 "
b10 $
b100 #
b100 %
#60
0)
b10 &
b10 .
1,
b101 '
b101 *
1-
b0 (
b100000 +
b1101 "
b1101 $
b10000000000000 #
b10000000000000 %
#80
