/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 240 144)
	(text "block-writer-variant-write-to-ram" (rect 5 0 192 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 112 25 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "ADDR[15..0]" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "ADDR[15..0]" (rect 21 27 90 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "IN[15..0]" (rect 0 0 46 14)(font "Arial" (font_size 8)))
		(text "IN[15..0]" (rect 21 43 67 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "REQ" (rect 0 0 24 14)(font "Arial" (font_size 8)))
		(text "REQ" (rect 21 59 45 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "RAM_RDY" (rect 0 0 60 14)(font "Arial" (font_size 8)))
		(text "RAM_RDY" (rect 21 75 81 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "CLK" (rect 0 0 23 14)(font "Arial" (font_size 8)))
		(text "CLK" (rect 21 91 44 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 224 32)
		(output)
		(text "RAM_ADDR[15..0]" (rect 0 0 103 14)(font "Arial" (font_size 8)))
		(text "RAM_ADDR[15..0]" (rect 100 27 203 41)(font "Arial" (font_size 8)))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "RAM_OUT[15..0]" (rect 0 0 94 14)(font "Arial" (font_size 8)))
		(text "RAM_OUT[15..0]" (rect 109 43 203 57)(font "Arial" (font_size 8)))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 224 64)
		(output)
		(text "RAM_REQ" (rect 0 0 59 14)(font "Arial" (font_size 8)))
		(text "RAM_REQ" (rect 144 59 203 73)(font "Arial" (font_size 8)))
		(line (pt 224 64)(pt 208 64)(line_width 1))
	)
	(port
		(pt 224 80)
		(output)
		(text "RDY" (rect 0 0 25 14)(font "Arial" (font_size 8)))
		(text "RDY" (rect 178 75 203 89)(font "Arial" (font_size 8)))
		(line (pt 224 80)(pt 208 80)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 208 112)(line_width 1))
	)
)
