-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_SinglePortRAM_generic_block6.vhd
-- Created: 2023-08-04 11:27:08
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_SinglePortRAM_generic_block6
-- Source Path: amc_model_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 5/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_SinglePortRAM_generic_block6 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_src_SinglePortRAM_generic_block6;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_SinglePortRAM_generic_block6 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"affe", X"ddf6", X"2985", X"de2d", X"1032", X"3c25", X"3401", X"c9aa", X"fa8c", X"de23", X"eb0b", X"3937", X"06c0", X"f9a6",
                                                        X"7f69", X"cd4f", X"f088", X"cc9e", X"f0f8", X"7b5a", X"6142", X"d80c", X"f745", X"2b36", X"4740", X"1112", X"bf5c", X"7029",
                                                        X"3db5", X"61c9", X"e459", X"472f", X"2b0f", X"2d70", X"d662", X"435f", X"b168", X"df2b", X"f1a7", X"b77e", X"3269", X"f286",
                                                        X"ddff", X"0d65", X"2f18", X"69bf", X"ec1b", X"346d", X"e61f", X"45e9", X"5bfb", X"74a4", X"524a", X"e0c1", X"49c6", X"c5fa",
                                                        X"e14e", X"3ef9", X"051d", X"4b6b", X"5780", X"0d2c", X"e87a", X"0b95", X"21d5", X"5c69", X"3f70", X"5887", X"f00f", X"365f",
                                                        X"fc72", X"2a8b", X"5a84", X"3a55", X"a274", X"02e5", X"15bc", X"cdb4", X"30ef", X"04d9", X"5d98", X"5b28", X"37b8", X"361a",
                                                        X"fac5", X"5cd9", X"055a", X"eae4", X"d9f8", X"521d", X"cdda", X"cc05", X"5958", X"1a8d", X"ec6b", X"0054", X"5e2b", X"0000",
                                                        X"1b55", X"f6e5", X"cca5", X"c895", X"f4d8", X"dd00", X"dacf", X"e7ee", X"4697", X"fe26", X"254b", X"c904", X"51cd", X"b705",
                                                        X"532c", X"0f07", X"e3f2", X"23da", X"ea36", X"4614", X"af7b", X"dea9", X"d576", X"f94b", X"f279", X"ab70", X"f321", X"43cc",
                                                        X"2fc9", X"d996");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"d996";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

