Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 32aea3fb8a3d40ddafdd32c67aed616d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_regfile_behav xil_defaultlib.tb_regfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture rtl of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.tb_regfile
Built simulation snapshot tb_regfile_behav
