# Results
```
$ iverilog -o PositALU_tb.vvp PositALU_tb.sv PositALU.sv PositAddSub.sv PositMul.sv PositDiv.sv PositLogicalOps.sv PositDecoder.sv
$ vvp PositALU_tb.vvp
```
![image](https://github.com/user-attachments/assets/5a0cf4eb-6060-4f81-b29e-a3e5b161686e)
