static int\r\nF_1 ( const struct V_1 * V_2 , const char * V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nconst struct V_6 * V_7 , * V_8 , * V_9 ;\r\nchar V_10 [ 64 ] ;\r\nint V_11 ;\r\nsnprintf ( V_10 , sizeof( V_10 ) , L_1 , V_3 ) ;\r\nV_11 = F_2 ( V_2 -> V_12 , V_10 , & V_7 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nV_5 -> V_13 = F_3 ( V_7 -> V_14 , V_7 -> V_15 , V_16 ) ;\r\nF_4 ( V_7 ) ;\r\nif ( ! V_5 -> V_13 )\r\nreturn - V_17 ;\r\nsnprintf ( V_10 , sizeof( V_10 ) , L_2 , V_3 ) ;\r\nV_11 = F_2 ( V_2 -> V_12 , V_10 , & V_8 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nmemcpy ( & V_5 -> V_18 , V_8 -> V_14 , sizeof( V_5 -> V_18 ) ) ;\r\nV_5 -> V_19 = F_5 ( V_5 -> V_18 . V_20 + V_5 -> V_18 . V_21 , 256 ) ;\r\nF_4 ( V_8 ) ;\r\nsnprintf ( V_10 , sizeof( V_10 ) , L_3 , V_3 ) ;\r\nV_11 = F_2 ( V_2 -> V_12 , V_10 , & V_9 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nV_5 -> V_22 = V_9 -> V_15 ;\r\nV_5 -> V_9 = F_3 ( V_9 -> V_14 , V_9 -> V_15 , V_16 ) ;\r\nF_4 ( V_9 ) ;\r\nif ( ! V_5 -> V_9 )\r\nreturn - V_17 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_6 ( struct V_23 * V_24 ,\r\nstruct V_25 * V_26 , T_1 V_27 )\r\n{\r\nstruct V_28 * V_12 = V_26 -> V_29 -> V_12 ;\r\nT_1 V_30 = V_31 ;\r\nT_2 V_32 [ V_30 ] ;\r\nmemset ( V_32 , 0 , V_30 ) ;\r\nF_7 ( V_24 , V_32 ) ;\r\nF_8 ( V_26 , V_32 , V_27 , V_30 , 0 ) ;\r\nF_9 ( V_24 ) ;\r\nF_10 ( V_26 , 0x10 , 0xff ) ;\r\nF_11 ( V_12 , V_26 -> V_29 -> V_33 , true ) ;\r\nF_12 ( V_26 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_13 ( const struct V_34 * V_35 , struct V_4 * V_5 )\r\n{\r\nstruct V_36 * V_37 = V_35 -> V_2 . V_12 -> V_37 ;\r\nint V_11 ;\r\nV_11 = F_1 ( & V_35 -> V_2 , L_4 , V_5 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nV_11 = F_14 ( V_5 -> V_18 . V_38 , V_37 -> V_26 ,\r\nV_35 , & V_37 -> V_24 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_15 ( const struct V_39 * V_40 , const struct V_34 * V_35 )\r\n{\r\nstruct V_28 * V_12 = V_35 -> V_2 . V_12 ;\r\nstruct V_36 * V_37 = V_12 -> V_37 ;\r\nT_1 V_27 = V_37 -> V_26 -> V_14 . V_41 - V_31 ;\r\nint V_11 ;\r\nV_11 = F_6 ( V_37 -> V_24 , V_37 -> V_26 , V_27 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nF_16 ( & V_35 -> V_2 , L_5 ,\r\nV_42 [ V_40 -> V_43 ] ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_17 ( const struct V_34 * V_35 , struct V_4 * V_5 )\r\n{\r\nstruct V_44 * V_45 = V_35 -> V_2 . V_12 -> V_46 ;\r\nint V_11 ;\r\nV_11 = F_1 ( & V_35 -> V_2 , L_6 , V_5 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nV_11 = F_14 ( V_5 -> V_18 . V_38 , V_45 -> V_26 ,\r\nV_35 , & V_45 -> V_24 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_18 ( const struct V_39 * V_40 , const struct V_34 * V_35 )\r\n{\r\nconst struct V_1 * V_2 = & V_35 -> V_2 ;\r\nstruct V_28 * V_12 = V_2 -> V_12 ;\r\nstruct V_44 * V_45 = V_12 -> V_46 ;\r\nconst T_1 V_27 = 0x01000000 ;\r\nT_1 V_47 ;\r\nint V_11 ;\r\nV_11 = F_6 ( V_45 -> V_24 , V_45 -> V_26 , V_27 ) ;\r\nif ( V_11 )\r\nreturn V_11 ;\r\nF_19 (device, 1 ,\r\nif ((reg = nvkm_falcon_rd32(sb->boot_falcon, 0x100) & 0x30) != 0)\r\nbreak;\r\n) ;\r\nif ( V_47 & F_20 ( 4 ) ) {\r\nF_16 ( V_2 , L_7 ) ;\r\nF_12 ( V_35 -> V_43 ) ;\r\nF_19 (subdev->device, 1 ,\r\nif ((reg = nvkm_rd32(subdev->device,\r\nsb->boot_falcon->addr + 0x100)\r\n& 0x30) != 0)\r\nbreak;\r\n) ;\r\nif ( V_47 & F_20 ( 4 ) ) {\r\nF_21 ( V_2 , L_8 ,\r\nV_42 [ V_40 -> V_43 ] ) ;\r\nreturn - V_48 ;\r\n}\r\n}\r\nF_16 ( & V_35 -> V_2 , L_5 ,\r\nV_42 [ V_40 -> V_43 ] ) ;\r\nreturn 0 ;\r\n}
