[2025-09-18 10:18:34] START suite=qualcomm_srv trace=srv277_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv277_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2831909 heartbeat IPC: 3.531 cumulative IPC: 3.531 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5379071 cumulative IPC: 3.718 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5379071 cumulative IPC: 3.718 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5379072 heartbeat IPC: 3.926 cumulative IPC: 5 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 15238689 heartbeat IPC: 1.014 cumulative IPC: 1.014 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 25068779 heartbeat IPC: 1.017 cumulative IPC: 1.016 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 34802812 heartbeat IPC: 1.027 cumulative IPC: 1.02 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 44548663 heartbeat IPC: 1.026 cumulative IPC: 1.021 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 54340267 heartbeat IPC: 1.021 cumulative IPC: 1.021 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 64070051 heartbeat IPC: 1.028 cumulative IPC: 1.022 (Simulation time: 00 hr 08 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv277_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 73707464 heartbeat IPC: 1.038 cumulative IPC: 1.024 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 83406318 heartbeat IPC: 1.031 cumulative IPC: 1.025 (Simulation time: 00 hr 11 min 26 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 92919142 heartbeat IPC: 1.051 cumulative IPC: 1.028 (Simulation time: 00 hr 12 min 40 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 97229497 cumulative IPC: 1.028 (Simulation time: 00 hr 13 min 53 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 97229497 cumulative IPC: 1.028 (Simulation time: 00 hr 13 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv277_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 100000001 cycles: 97229497
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.46 Average ROB Occupancy at Mispredict: 29.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0494
BRANCH_INDIRECT: 0.3367
BRANCH_CONDITIONAL: 11.87
BRANCH_DIRECT_CALL: 0.3609
BRANCH_INDIRECT_CALL: 0.4902
BRANCH_RETURN: 0.3512


====Backend Stall Breakdown====
ROB_STALL: 216217
LQ_STALL: 0
SQ_STALL: 979347


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 153.37578
REPLAY_LOAD: 64.96758
NON_REPLAY_LOAD: 19.642529

== Total ==
ADDR_TRANS: 49387
REPLAY_LOAD: 26052
NON_REPLAY_LOAD: 140778

== Counts ==
ADDR_TRANS: 322
REPLAY_LOAD: 401
NON_REPLAY_LOAD: 7167

cpu0->cpu0_STLB TOTAL        ACCESS:    2102337 HIT:    2072469 MISS:      29868 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2102337 HIT:    2072469 MISS:      29868 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 186.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10042495 HIT:    8342251 MISS:    1700244 MSHR_MERGE:     111787
cpu0->cpu0_L2C LOAD         ACCESS:    7727027 HIT:    6393966 MISS:    1333061 MSHR_MERGE:      12668
cpu0->cpu0_L2C RFO          ACCESS:     592973 HIT:     460231 MISS:     132742 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     503982 HIT:     340169 MISS:     163813 MSHR_MERGE:      99119
cpu0->cpu0_L2C WRITE        ACCESS:    1150891 HIT:    1132224 MISS:      18667 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67622 HIT:      15661 MISS:      51961 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     771347 ISSUED:     275419 USEFUL:       6045 USELESS:      12610
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.01 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15011708 HIT:    7542858 MISS:    7468850 MSHR_MERGE:    1834225
cpu0->cpu0_L1I LOAD         ACCESS:   15011708 HIT:    7542858 MISS:    7468850 MSHR_MERGE:    1834225
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30419330 HIT:   25466025 MISS:    4953305 MSHR_MERGE:    1884593
cpu0->cpu0_L1D LOAD         ACCESS:   16551649 HIT:   13878086 MISS:    2673563 MSHR_MERGE:     581163
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     660399 HIT:     236503 MISS:     423896 MSHR_MERGE:     108180
cpu0->cpu0_L1D WRITE        ACCESS:   13133631 HIT:   11345533 MISS:    1788098 MSHR_MERGE:    1195124
cpu0->cpu0_L1D TRANSLATION  ACCESS:      73651 HIT:       5903 MISS:      67748 MSHR_MERGE:        126
cpu0->cpu0_L1D PREFETCH REQUESTED:     875365 ISSUED:     660398 USEFUL:      65672 USELESS:      46095
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12331778 HIT:   10242987 MISS:    2088791 MSHR_MERGE:    1051584
cpu0->cpu0_ITLB LOAD         ACCESS:   12331778 HIT:   10242987 MISS:    2088791 MSHR_MERGE:    1051584
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.44 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28344560 HIT:   26898039 MISS:    1446521 MSHR_MERGE:     381391
cpu0->cpu0_DTLB LOAD         ACCESS:   28344560 HIT:   26898039 MISS:    1446521 MSHR_MERGE:     381391
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.741 cycles
cpu0->LLC TOTAL        ACCESS:    1802829 HIT:    1698434 MISS:     104395 MSHR_MERGE:       4725
cpu0->LLC LOAD         ACCESS:    1320393 HIT:    1261088 MISS:      59305 MSHR_MERGE:        262
cpu0->LLC RFO          ACCESS:     132742 HIT:     127031 MISS:       5711 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      64694 HIT:      44587 MISS:      20107 MSHR_MERGE:       4463
cpu0->LLC WRITE        ACCESS:     233039 HIT:     232505 MISS:        534 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51961 HIT:      33223 MISS:      18738 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.81 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        767
  ROW_BUFFER_MISS:      98369
  AVG DBUS CONGESTED CYCLE: 4.059
Channel 0 WQ ROW_BUFFER_HIT:        870
  ROW_BUFFER_MISS:       7276
  FULL:          0
Channel 0 REFRESHES ISSUED:       8102

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       507022       534384       126113         9654
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8         2511         3672         2091
  STLB miss resolved @ L2C                0          767         3963         6659         5020
  STLB miss resolved @ LLC                0          680         6174        15670        12146
  STLB miss resolved @ MEM                0            0         2654         9333        14770

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190842        45652      1307476       220444          530
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          995          941           69
  STLB miss resolved @ L2C                0          635         3194         2890           41
  STLB miss resolved @ LLC                0           23         2963         3240          120
  STLB miss resolved @ MEM                0            0          625          644          226
[2025-09-18 10:32:28] END   suite=qualcomm_srv trace=srv277_ap (rc=0)
