Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Dec 18 20:40:25 2024
| Host         : Tim-Workstation running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7s25csga225-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 44
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 44         |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[0]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[1]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[2]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[3]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[4]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[5]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[6]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[7]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.111 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[0]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.234 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[10]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.234 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[11]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.234 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[8]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.234 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/addr_reg[9]/CE (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.288 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[1]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[2]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.470 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[3]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.620 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[4]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.636 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[6]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.710 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[7]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.731 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[5]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.735 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[8]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.751 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[10]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[11]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.846 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[9]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.849 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[12]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.865 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[14]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.939 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[15]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.960 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[13]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.964 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[16]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.980 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[18]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.054 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[19]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.075 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[17]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.079 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[20]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.095 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[22]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.169 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[23]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[21]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.194 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[24]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.210 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[26]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[27]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.305 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[25]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.310 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[28]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.326 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[30]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.400 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[31]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.421 ns between u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK (clocked by clk_out1_clock_wizard_clk_wiz_0_0) and u_ppc/count_reg[29]/D (clocked by clk_out1_clock_wizard_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


