----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.1
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2013 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from fp_acospi_double_s5
-- VHDL created on Thu Apr 18 10:18:40 2013


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

entity fp_acospi_double_s5 is
    port (
        a : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        q : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of fp_acospi_double_s5 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstBiasM2_uid6_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal ooPi_uid9_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal cstBias_uid22_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid23_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwFMwShift_uid24_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal cstBiasP1_uid26_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal shiftOutVal_uid54_acosX_uid8_fpArccosPiTest_q : std_logic_vector (6 downto 0);
    signal cst01pWShift_uid57_acosX_uid8_fpArccosPiTest_q : std_logic_vector (27 downto 0);
    signal pi_uid94_acosX_uid8_fpArccosPiTest_q : std_logic_vector (56 downto 0);
    signal pi2_uid111_acosX_uid8_fpArccosPiTest_q : std_logic_vector (55 downto 0);
    signal fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q : std_logic_vector(1 downto 0);
    signal xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expSum_uid183_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal expSum_uid183_rAcosPi_uid13_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal biasInc_uid184_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (12 downto 0);
    signal expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(14 downto 0);
    signal expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(14 downto 0);
    signal expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_o : std_logic_vector (14 downto 0);
    signal expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (13 downto 0);
    signal roundBitDetectionConstant_uid201_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal signR_uid211_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal signR_uid211_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal signR_uid211_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (31 downto 0);
    signal rightShiftStage0Idx2Pad64_uid249_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal rightShiftStage0Idx3_uid251_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (7 downto 0);
    signal rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (15 downto 0);
    signal rightShiftStage1Idx3Pad24_uid261_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (23 downto 0);
    signal rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (1 downto 0);
    signal rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (3 downto 0);
    signal rightShiftStage2Idx3Pad6_uid272_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (5 downto 0);
    signal vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal maxCountVal_uid332_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (6 downto 0);
    signal vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(9 downto 0);
    signal vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(9 downto 0);
    signal vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_o : std_logic_vector (9 downto 0);
    signal vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_cin : std_logic_vector (0 downto 0);
    signal vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c : std_logic_vector (0 downto 0);
    signal expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(1 downto 0);
    signal negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0Idx3Pad48_uid399_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (47 downto 0);
    signal rightShiftStage1Idx3Pad12_uid410_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal rightShiftStage2Idx3Pad3_uid421_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal rndBit_uid461_arcsinXO2XPolyEval_q : std_logic_vector (1 downto 0);
    signal rndBit_uid467_arcsinXO2XPolyEval_q : std_logic_vector (2 downto 0);
    signal InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(14 downto 0);
    signal expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(14 downto 0);
    signal expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o : std_logic_vector (14 downto 0);
    signal expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (13 downto 0);
    signal signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_pr : UNSIGNED (53 downto 0);
    signal topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (53 downto 0);
    signal sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector (26 downto 0);
    signal sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1 : std_logic_vector (53 downto 0);
    signal sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_pr : UNSIGNED (53 downto 0);
    signal sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (53 downto 0);
    signal prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_a : std_logic_vector (17 downto 0);
    signal prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_pr : SIGNED (36 downto 0);
    signal prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a : std_logic_vector (25 downto 0);
    signal prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a : std_logic_vector (33 downto 0);
    signal prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_pr : SIGNED (70 downto 0);
    signal prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_q : std_logic_vector (69 downto 0);
    signal topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_pr : UNSIGNED (53 downto 0);
    signal topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (53 downto 0);
    signal sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector (26 downto 0);
    signal sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1 : std_logic_vector (53 downto 0);
    signal sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_pr : UNSIGNED (53 downto 0);
    signal sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (53 downto 0);
    signal prodXY_uid776_pT1_uid624_arccosXO2PolyEval_a : std_logic_vector (17 downto 0);
    signal prodXY_uid776_pT1_uid624_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal prodXY_uid776_pT1_uid624_arccosXO2PolyEval_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid776_pT1_uid624_arccosXO2PolyEval_pr : SIGNED (36 downto 0);
    signal prodXY_uid776_pT1_uid624_arccosXO2PolyEval_q : std_logic_vector (35 downto 0);
    signal prodXY_uid779_pT2_uid630_arccosXO2PolyEval_a : std_logic_vector (25 downto 0);
    signal prodXY_uid779_pT2_uid630_arccosXO2PolyEval_b : std_logic_vector (27 downto 0);
    signal prodXY_uid779_pT2_uid630_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid779_pT2_uid630_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal prodXY_uid779_pT2_uid630_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid784_pT3_uid636_arccosXO2PolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid784_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid784_pT3_uid636_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid784_pT3_uid636_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid784_pT3_uid636_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid801_pT4_uid642_arccosXO2PolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid801_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid801_pT4_uid642_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid801_pT4_uid642_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid801_pT4_uid642_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid818_pT5_uid648_arccosXO2PolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid818_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid818_pT5_uid648_arccosXO2PolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid818_pT5_uid648_arccosXO2PolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid818_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid830_pT5_uid648_arccosXO2PolyEval_a : std_logic_vector (2 downto 0);
    signal sm0_uid830_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (2 downto 0);
    signal sm0_uid830_pT5_uid648_arccosXO2PolyEval_s1 : std_logic_vector (5 downto 0);
    signal sm0_uid830_pT5_uid648_arccosXO2PolyEval_pr : UNSIGNED (5 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid830_pT5_uid648_arccosXO2PolyEval_pr: signal is "logic";
    signal sm0_uid830_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (5 downto 0);
    signal prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_a : std_logic_vector (16 downto 0);
    signal prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_pr : SIGNED (34 downto 0);
    signal prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a : std_logic_vector (23 downto 0);
    signal prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_s1 : std_logic_vector (49 downto 0);
    signal prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_pr : SIGNED (50 downto 0);
    signal prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_q : std_logic_vector (49 downto 0);
    signal prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a : std_logic_vector (32 downto 0);
    signal prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_s1 : std_logic_vector (67 downto 0);
    signal prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_pr : SIGNED (68 downto 0);
    signal prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_q : std_logic_vector (67 downto 0);
    signal topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_a : std_logic_vector (26 downto 0);
    signal topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_pr : SIGNED (54 downto 0);
    signal topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_q : std_logic_vector (53 downto 0);
    signal memoryC0_uid426_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid426_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid426_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid426_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid426_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid426_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid427_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid427_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid427_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid427_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid427_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid427_arcsinXO2XTabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid429_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid429_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid429_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid429_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid429_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid429_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid430_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid430_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (7 downto 0);
    signal memoryC1_uid430_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid430_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid430_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (7 downto 0);
    signal memoryC1_uid430_arcsinXO2XTabGen_lutmem_q : std_logic_vector (7 downto 0);
    signal memoryC2_uid432_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid432_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid432_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid432_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid432_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid432_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid435_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid435_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (33 downto 0);
    signal memoryC3_uid435_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid435_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid435_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (33 downto 0);
    signal memoryC3_uid435_arcsinXO2XTabGen_lutmem_q : std_logic_vector (33 downto 0);
    signal memoryC4_uid437_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid437_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (25 downto 0);
    signal memoryC4_uid437_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid437_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid437_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (25 downto 0);
    signal memoryC4_uid437_arcsinXO2XTabGen_lutmem_q : std_logic_vector (25 downto 0);
    signal memoryC5_uid439_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid439_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (17 downto 0);
    signal memoryC5_uid439_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid439_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid439_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (17 downto 0);
    signal memoryC5_uid439_arcsinXO2XTabGen_lutmem_q : std_logic_vector (17 downto 0);
    signal memoryC0_uid608_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid608_arccosXO2TabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid608_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid608_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid608_arccosXO2TabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid608_arccosXO2TabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid609_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid609_arccosXO2TabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid609_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid609_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid609_arccosXO2TabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid609_arccosXO2TabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid611_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid611_arccosXO2TabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid611_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid611_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid611_arccosXO2TabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid611_arccosXO2TabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid612_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid612_arccosXO2TabGen_lutmem_ia : std_logic_vector (10 downto 0);
    signal memoryC1_uid612_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid612_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid612_arccosXO2TabGen_lutmem_iq : std_logic_vector (10 downto 0);
    signal memoryC1_uid612_arccosXO2TabGen_lutmem_q : std_logic_vector (10 downto 0);
    signal memoryC2_uid614_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid614_arccosXO2TabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid614_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid614_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid614_arccosXO2TabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid614_arccosXO2TabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC2_uid615_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid615_arccosXO2TabGen_lutmem_ia : std_logic_vector (0 downto 0);
    signal memoryC2_uid615_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid615_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid615_arccosXO2TabGen_lutmem_iq : std_logic_vector (0 downto 0);
    signal memoryC2_uid615_arccosXO2TabGen_lutmem_q : std_logic_vector (0 downto 0);
    signal memoryC3_uid617_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid617_arccosXO2TabGen_lutmem_ia : std_logic_vector (34 downto 0);
    signal memoryC3_uid617_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid617_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid617_arccosXO2TabGen_lutmem_iq : std_logic_vector (34 downto 0);
    signal memoryC3_uid617_arccosXO2TabGen_lutmem_q : std_logic_vector (34 downto 0);
    signal memoryC4_uid619_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid619_arccosXO2TabGen_lutmem_ia : std_logic_vector (25 downto 0);
    signal memoryC4_uid619_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid619_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid619_arccosXO2TabGen_lutmem_iq : std_logic_vector (25 downto 0);
    signal memoryC4_uid619_arccosXO2TabGen_lutmem_q : std_logic_vector (25 downto 0);
    signal memoryC5_uid621_arccosXO2TabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid621_arccosXO2TabGen_lutmem_ia : std_logic_vector (17 downto 0);
    signal memoryC5_uid621_arccosXO2TabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid621_arccosXO2TabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid621_arccosXO2TabGen_lutmem_iq : std_logic_vector (17 downto 0);
    signal memoryC5_uid621_arccosXO2TabGen_lutmem_q : std_logic_vector (17 downto 0);
    type multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a : multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a_type;
    attribute preserve : boolean;
    attribute preserve of multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a : signal is true;
    type multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c : multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c_type;
    attribute preserve of multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c : signal is true;
    type multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_p : multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_p_type;
    type multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_w : multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_w_type;
    type multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_x : multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_x_type;
    type multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_y : multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_y_type;
    type multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s : multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s_type;
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_q : std_logic_vector (54 downto 0);
    signal memoryC0_uid672_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid672_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid672_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid672_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid672_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid672_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid673_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid673_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC0_uid673_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid673_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid673_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC0_uid673_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    signal memoryC1_uid675_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid675_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid675_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid675_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid675_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid675_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid676_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid676_sqrtTableGenerator_lutmem_ia : std_logic_vector (8 downto 0);
    signal memoryC1_uid676_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid676_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid676_sqrtTableGenerator_lutmem_iq : std_logic_vector (8 downto 0);
    signal memoryC1_uid676_sqrtTableGenerator_lutmem_q : std_logic_vector (8 downto 0);
    signal memoryC2_uid678_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC2_uid678_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid678_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid678_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid678_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid678_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid680_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC3_uid680_sqrtTableGenerator_lutmem_ia : std_logic_vector (32 downto 0);
    signal memoryC3_uid680_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid680_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid680_sqrtTableGenerator_lutmem_iq : std_logic_vector (32 downto 0);
    signal memoryC3_uid680_sqrtTableGenerator_lutmem_q : std_logic_vector (32 downto 0);
    signal memoryC4_uid682_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC4_uid682_sqrtTableGenerator_lutmem_ia : std_logic_vector (23 downto 0);
    signal memoryC4_uid682_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid682_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid682_sqrtTableGenerator_lutmem_iq : std_logic_vector (23 downto 0);
    signal memoryC4_uid682_sqrtTableGenerator_lutmem_q : std_logic_vector (23 downto 0);
    signal memoryC5_uid684_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC5_uid684_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC5_uid684_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid684_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid684_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC5_uid684_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_l : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_p : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_w : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_x : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_y : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_s : multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_l : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_p : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_w : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_x : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_y : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s : multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a : multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a_type;
    attribute preserve of multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a : signal is true;
    type multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c : multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c_type;
    attribute preserve of multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c : signal is true;
    type multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_p : multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_p_type;
    type multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_w : multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_w_type;
    type multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_x : multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_x_type;
    type multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_y : multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_y_type;
    type multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s : multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s_type;
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_l : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_l_type;
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_p : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_p_type;
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_w : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_w_type;
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_x : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_x_type;
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_y : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_y_type;
    type multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_s : multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_s_type;
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_l : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_l_type;
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_p : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_p_type;
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_w : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_w_type;
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_x : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_x_type;
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_y : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_y_type;
    type multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_s : multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_s_type;
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_l : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_l_type;
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_p : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_p_type;
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_w : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_w_type;
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_x : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_x_type;
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_y : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_y_type;
    type multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s : multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s_type;
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a_type;
    attribute preserve of multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a : signal is true;
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c_type;
    attribute preserve of multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c : signal is true;
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_l : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_l_type;
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_p : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_p_type;
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_w : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_w_type;
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_x : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_x_type;
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_y : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_y_type;
    type multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_s : multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_s_type;
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_q : std_logic_vector (36 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_a : std_logic_vector(84 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_b : std_logic_vector(84 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_o : std_logic_vector (84 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_q : std_logic_vector (83 downto 0);
    signal reg_exc_N_uid40_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_I_uid38_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (80 downto 0);
    signal reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (80 downto 0);
    signal reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (2 downto 0);
    signal reg_pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (79 downto 0);
    signal reg_y_uid61_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (31 downto 0);
    signal reg_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (15 downto 0);
    signal reg_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q : std_logic_vector (0 downto 0);
    signal reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (10 downto 0);
    signal reg_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (51 downto 0);
    signal reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (0 downto 0);
    signal reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid675_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid676_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_1_q : std_logic_vector (8 downto 0);
    signal reg_yT1_uid686_sqrtPolynomialEvaluator_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_0_q : std_logic_vector (16 downto 0);
    signal reg_memoryC5_uid684_sqrtTableGenerator_lutmem_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_1_q : std_logic_vector (16 downto 0);
    signal reg_memoryC4_uid682_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid690_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_s1_uid688_uid691_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_1_q : std_logic_vector (25 downto 0);
    signal reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC3_uid680_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid696_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_s2_uid694_uid697_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_1_q : std_logic_vector (34 downto 0);
    signal reg_memoryC2_uid678_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid702_sqrtPolynomialEvaluator_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_0_q : std_logic_vector (50 downto 0);
    signal reg_R_uid862_pT4_uid705_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_1_q : std_logic_vector (42 downto 0);
    signal reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_0_q : std_logic_vector (53 downto 0);
    signal reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid672_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid673_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_1_q : std_logic_vector (16 downto 0);
    signal reg_os_uid674_sqrtTableGenerator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_0_q : std_logic_vector (56 downto 0);
    signal reg_highBBits_uid713_sqrtPolynomialEvaluator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_1_q : std_logic_vector (49 downto 0);
    signal reg_lowRangeB_uid712_sqrtPolynomialEvaluator_0_to_s5_uid712_uid715_sqrtPolynomialEvaluator_0_q : std_logic_vector (1 downto 0);
    signal reg_fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_q : std_logic_vector (7 downto 0);
    signal reg_yT1_uid441_arcsinXO2XPolyEval_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_0_q : std_logic_vector (17 downto 0);
    signal reg_memoryC5_uid439_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_1_q : std_logic_vector (17 downto 0);
    signal reg_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid445_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_s1_uid443_uid446_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_1_q : std_logic_vector (27 downto 0);
    signal reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid451_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_s2_uid449_uid452_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_1_q : std_logic_vector (35 downto 0);
    signal reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_to_os_uid434_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_0_q : std_logic_vector (49 downto 0);
    signal reg_R_uid742_pT4_uid460_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_1_q : std_logic_vector (43 downto 0);
    signal reg_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid757_pT5_uid466_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_1_q : std_logic_vector (51 downto 0);
    signal reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (10 downto 0);
    signal reg_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (51 downto 0);
    signal reg_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (26 downto 0);
    signal reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_7_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (52 downto 0);
    signal reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (10 downto 0);
    signal reg_Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (0 downto 0);
    signal reg_stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (50 downto 0);
    signal reg_lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (2 downto 0);
    signal reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (14 downto 0);
    signal reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (2 downto 0);
    signal reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (10 downto 0);
    signal reg_ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_0_to_srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (10 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_4_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_5_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_0_to_path1NegCase_uid95_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (55 downto 0);
    signal reg_path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (51 downto 0);
    signal reg_path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid608_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid609_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid611_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid612_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_1_q : std_logic_vector (10 downto 0);
    signal reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC2_uid614_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_q : std_logic_vector (0 downto 0);
    signal reg_yT1_uid623_arccosXO2PolyEval_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_0_q : std_logic_vector (17 downto 0);
    signal reg_memoryC5_uid621_arccosXO2TabGen_lutmem_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_1_q : std_logic_vector (17 downto 0);
    signal reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC4_uid619_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid627_arccosXO2PolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_yT2_uid629_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_s1_uid625_uid628_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_1_q : std_logic_vector (27 downto 0);
    signal reg_memoryC3_uid617_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid633_arccosXO2PolyEval_0_q : std_logic_vector (34 downto 0);
    signal reg_xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid638_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_0_q : std_logic_vector (42 downto 0);
    signal reg_R_uid798_pT3_uid636_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_1_q : std_logic_vector (36 downto 0);
    signal reg_xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid644_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_0_q : std_logic_vector (52 downto 0);
    signal reg_R_uid815_pT4_uid642_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_1_q : std_logic_vector (43 downto 0);
    signal reg_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_0_q : std_logic_vector (2 downto 0);
    signal reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q : std_logic_vector (2 downto 0);
    signal reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid650_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid836_pT5_uid648_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_1_q : std_logic_vector (54 downto 0);
    signal reg_pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_0_q : std_logic_vector (56 downto 0);
    signal reg_fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (55 downto 0);
    signal reg_normBit_uid114_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (63 downto 0);
    signal reg_path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (63 downto 0);
    signal reg_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_0_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (63 downto 0);
    signal reg_Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (51 downto 0);
    signal reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_2_q : std_logic_vector (10 downto 0);
    signal reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_q : std_logic_vector (10 downto 0);
    signal reg_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid140_acosX_uid8_fpArccosPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (10 downto 0);
    signal reg_fracX_uid147_rAcosPi_uid13_fpArccosPiTest_0_to_fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (51 downto 0);
    signal reg_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (26 downto 0);
    signal reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_3_q : std_logic_vector (52 downto 0);
    signal reg_Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_0_to_extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_3_q : std_logic_vector (0 downto 0);
    signal reg_stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_0_to_stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_0_q : std_logic_vector (50 downto 0);
    signal reg_lrs_uid200_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (2 downto 0);
    signal reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (14 downto 0);
    signal reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_0_to_excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_0_q : std_logic_vector (2 downto 0);
    signal reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q : std_logic_vector (10 downto 0);
    signal ld_fracX_uid16_acosX_uid8_fpArccosPiTest_b_to_oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b_to_fpL_uid70_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b_to_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b_to_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (78 downto 0);
    signal ld_path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b_to_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q_to_InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q_to_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expY_uid144_rAcosPi_uid13_fpArccosPiTest_b_to_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (10 downto 0);
    signal ld_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q_to_expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q_to_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q_to_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_d_q : std_logic_vector (51 downto 0);
    signal ld_reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_d_q : std_logic_vector (10 downto 0);
    signal ld_signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_to_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q_to_R_uid242_rAcosPi_uid13_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (72 downto 0);
    signal ld_RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (64 downto 0);
    signal ld_RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (56 downto 0);
    signal ld_RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (78 downto 0);
    signal ld_RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (76 downto 0);
    signal ld_RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (74 downto 0);
    signal ld_reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_to_cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (14 downto 0);
    signal ld_l_uid65_acosX_uid8_fpArccosPiTest_b_to_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (78 downto 0);
    signal ld_vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_d_q : std_logic_vector (0 downto 0);
    signal ld_reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_f_q : std_logic_vector (0 downto 0);
    signal ld_reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_g_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (6 downto 0);
    signal ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_d_q : std_logic_vector (10 downto 0);
    signal ld_RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (48 downto 0);
    signal ld_RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (44 downto 0);
    signal ld_RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (40 downto 0);
    signal ld_RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (50 downto 0);
    signal ld_RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (49 downto 0);
    signal ld_reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d_q : std_logic_vector (51 downto 0);
    signal ld_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (48 downto 0);
    signal ld_RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (44 downto 0);
    signal ld_RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (40 downto 0);
    signal ld_reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (50 downto 0);
    signal ld_RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (49 downto 0);
    signal ld_reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q_to_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a_q : std_logic_vector (26 downto 0);
    signal ld_xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_to_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (25 downto 0);
    signal ld_reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_a_q : std_logic_vector (22 downto 0);
    signal ld_add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b_to_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_b_q : std_logic_vector (25 downto 0);
    signal ld_TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q_to_sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a_q : std_logic_vector (59 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid682_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid682_sqrtTableGenerator_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_a_q : std_logic_vector (55 downto 0);
    signal ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_a_q : std_logic_vector (53 downto 0);
    signal ld_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_a_q : std_logic_vector (0 downto 0);
    signal ld_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_a_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_q : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_q : std_logic_vector (26 downto 0);
    signal ld_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_a_q : std_logic_vector (0 downto 0);
    signal ld_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_a_q : std_logic_vector (10 downto 0);
    signal ld_memoryC2_uid615_arccosXO2TabGen_lutmem_q_to_reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_a_q : std_logic_vector (0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_a_q : std_logic_vector (7 downto 0);
    signal ld_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q_to_reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_a_q : std_logic_vector (0 downto 0);
    signal ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_inputreg_q : std_logic_vector (63 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_ia : std_logic_vector (63 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_iq : std_logic_vector (63 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_q : std_logic_vector (63 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena_q : signal is true;
    signal ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (78 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : signal is true;
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_reset0 : std_logic;
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_eq : std_logic;
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_inputreg_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena_q : signal is true;
    signal ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : signal is true;
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : signal is true;
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_eq : std_logic;
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena_q : signal is true;
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq : std_logic;
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : signal is true;
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : signal is true;
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : signal is true;
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena_q : signal is true;
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : signal is true;
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : signal is true;
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq : std_logic;
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_inputreg_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (43 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_inputreg_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_ia : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_iq : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena_q : signal is true;
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq : std_logic;
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q : signal is true;
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_inputreg_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ia : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_iq : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_q : std_logic_vector (16 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q : signal is true;
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q : signal is true;
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (32 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_reset0 : std_logic;
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_reset0 : std_logic;
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena_q : signal is true;
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_reset0 : std_logic;
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q : signal is true;
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_reset0 : std_logic;
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_inputreg_q : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena_q : signal is true;
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_reset0 : std_logic;
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena_q : signal is true;
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_reset0 : std_logic;
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena_q : signal is true;
    signal pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_q : std_logic_vector (79 downto 0);
    signal pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_q : std_logic_vector (56 downto 0);
    signal extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (0 downto 0);
    signal expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(17 downto 0);
    signal expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(17 downto 0);
    signal expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_o : std_logic_vector (17 downto 0);
    signal expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_cin : std_logic_vector (0 downto 0);
    signal expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_n : std_logic_vector (0 downto 0);
    signal expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(17 downto 0);
    signal expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(17 downto 0);
    signal expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_o : std_logic_vector (17 downto 0);
    signal expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_cin : std_logic_vector (0 downto 0);
    signal expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_n : std_logic_vector (0 downto 0);
    signal extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (0 downto 0);
    signal expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(17 downto 0);
    signal expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(17 downto 0);
    signal expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o : std_logic_vector (17 downto 0);
    signal expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cin : std_logic_vector (0 downto 0);
    signal expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_n : std_logic_vector (0 downto 0);
    signal expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(17 downto 0);
    signal expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(17 downto 0);
    signal expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o : std_logic_vector (17 downto 0);
    signal expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cin : std_logic_vector (0 downto 0);
    signal expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_n : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_q : std_logic_vector (23 downto 0);
    signal pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (26 downto 0);
    signal pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (26 downto 0);
    signal path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal excSelBits_uid137_acosX_uid8_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (26 downto 0);
    signal xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (26 downto 0);
    signal os_uid434_arcsinXO2XTabGen_q : std_logic_vector (40 downto 0);
    signal InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_a : std_logic_vector(56 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_b : std_logic_vector(56 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_o : std_logic_vector (56 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q : std_logic_vector (55 downto 0);
    signal oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal expX_uid15_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal expX_uid15_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid16_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid16_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal singX_uid17_acosX_uid8_fpArccosPiTest_in : std_logic_vector (63 downto 0);
    signal singX_uid17_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal expXIsZero_uid33_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid33_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid33_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid35_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid35_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid35_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid38_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid38_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid38_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expGT0_uid45_acosX_uid8_fpArccosPiTest_a : std_logic_vector(13 downto 0);
    signal expGT0_uid45_acosX_uid8_fpArccosPiTest_b : std_logic_vector(13 downto 0);
    signal expGT0_uid45_acosX_uid8_fpArccosPiTest_o : std_logic_vector (13 downto 0);
    signal expGT0_uid45_acosX_uid8_fpArccosPiTest_cin : std_logic_vector (0 downto 0);
    signal expGT0_uid45_acosX_uid8_fpArccosPiTest_c : std_logic_vector (0 downto 0);
    signal expEQ0_uid46_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expEQ0_uid46_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expEQ0_uid46_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal shiftValue_uid52_acosX_uid8_fpArccosPiTest_a : std_logic_vector(14 downto 0);
    signal shiftValue_uid52_acosX_uid8_fpArccosPiTest_b : std_logic_vector(14 downto 0);
    signal shiftValue_uid52_acosX_uid8_fpArccosPiTest_o : std_logic_vector (14 downto 0);
    signal shiftValue_uid52_acosX_uid8_fpArccosPiTest_cin : std_logic_vector (0 downto 0);
    signal shiftValue_uid52_acosX_uid8_fpArccosPiTest_n : std_logic_vector (0 downto 0);
    signal shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal oMy_uid63_acosX_uid8_fpArccosPiTest_a : std_logic_vector(80 downto 0);
    signal oMy_uid63_acosX_uid8_fpArccosPiTest_b : std_logic_vector(80 downto 0);
    signal oMy_uid63_acosX_uid8_fpArccosPiTest_o : std_logic_vector (80 downto 0);
    signal oMy_uid63_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal path1NegCase_uid95_acosX_uid8_fpArccosPiTest_a : std_logic_vector(57 downto 0);
    signal path1NegCase_uid95_acosX_uid8_fpArccosPiTest_b : std_logic_vector(57 downto 0);
    signal path1NegCase_uid95_acosX_uid8_fpArccosPiTest_o : std_logic_vector (57 downto 0);
    signal path1NegCase_uid95_acosX_uid8_fpArccosPiTest_q : std_logic_vector (57 downto 0);
    signal path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal path2Diff_uid112_acosX_uid8_fpArccosPiTest_a : std_logic_vector(57 downto 0);
    signal path2Diff_uid112_acosX_uid8_fpArccosPiTest_b : std_logic_vector(57 downto 0);
    signal path2Diff_uid112_acosX_uid8_fpArccosPiTest_o : std_logic_vector (57 downto 0);
    signal path2Diff_uid112_acosX_uid8_fpArccosPiTest_q : std_logic_vector (57 downto 0);
    signal path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal path2ResFP_uid125_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal path2ResFP_uid125_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal expRCalc_uid134_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal expRCalc_uid134_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal excRNaN_uid136_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid136_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid136_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid136_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q : std_logic_vector(1 downto 0);
    signal expRPostExc_uid140_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid140_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_d : std_logic_vector(0 downto 0);
    signal excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_d : std_logic_vector(0 downto 0);
    signal excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (6 downto 0);
    signal expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal ts4_uid463_arcsinXO2XPolyEval_a : std_logic_vector(50 downto 0);
    signal ts4_uid463_arcsinXO2XPolyEval_b : std_logic_vector(50 downto 0);
    signal ts4_uid463_arcsinXO2XPolyEval_o : std_logic_vector (50 downto 0);
    signal ts4_uid463_arcsinXO2XPolyEval_q : std_logic_vector (50 downto 0);
    signal ts5_uid469_arcsinXO2XPolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid469_arcsinXO2XPolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid469_arcsinXO2XPolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid469_arcsinXO2XPolyEval_q : std_logic_vector (62 downto 0);
    signal exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d : std_logic_vector(0 downto 0);
    signal excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d : std_logic_vector(0 downto 0);
    signal excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (10 downto 0);
    signal rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal ts3_uid639_arccosXO2PolyEval_a : std_logic_vector(43 downto 0);
    signal ts3_uid639_arccosXO2PolyEval_b : std_logic_vector(43 downto 0);
    signal ts3_uid639_arccosXO2PolyEval_o : std_logic_vector (43 downto 0);
    signal ts3_uid639_arccosXO2PolyEval_q : std_logic_vector (43 downto 0);
    signal ts4_uid645_arccosXO2PolyEval_a : std_logic_vector(53 downto 0);
    signal ts4_uid645_arccosXO2PolyEval_b : std_logic_vector(53 downto 0);
    signal ts4_uid645_arccosXO2PolyEval_o : std_logic_vector (53 downto 0);
    signal ts4_uid645_arccosXO2PolyEval_q : std_logic_vector (53 downto 0);
    signal ts5_uid651_arccosXO2PolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid651_arccosXO2PolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid651_arccosXO2PolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid651_arccosXO2PolyEval_q : std_logic_vector (62 downto 0);
    signal ts4_uid708_sqrtPolynomialEvaluator_a : std_logic_vector(51 downto 0);
    signal ts4_uid708_sqrtPolynomialEvaluator_b : std_logic_vector(51 downto 0);
    signal ts4_uid708_sqrtPolynomialEvaluator_o : std_logic_vector (51 downto 0);
    signal ts4_uid708_sqrtPolynomialEvaluator_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid714_sqrtPolynomialEvaluator_a : std_logic_vector(57 downto 0);
    signal sumAHighB_uid714_sqrtPolynomialEvaluator_b : std_logic_vector(57 downto 0);
    signal sumAHighB_uid714_sqrtPolynomialEvaluator_o : std_logic_vector (57 downto 0);
    signal sumAHighB_uid714_sqrtPolynomialEvaluator_q : std_logic_vector (57 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal expL_uid67_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal expL_uid67_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal expL_uid67_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal expL_uid67_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal fracOOPi_uid10_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal fracOOPi_uid10_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal oFracXExt_uid58_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal piF_uid128_acosX_uid8_fpArccosPiTest_in : std_logic_vector (55 downto 0);
    signal piF_uid128_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal fracRCalc_uid131_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (66 downto 0);
    signal cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (66 downto 0);
    signal TtopProdConcSoftProd_uid666_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (107 downto 0);
    signal prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval_in : std_logic_vector (53 downto 0);
    signal prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval_in : std_logic_vector (69 downto 0);
    signal prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval_b : std_logic_vector (34 downto 0);
    signal TtopProdConcSoftProd_uid770_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (107 downto 0);
    signal prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval_in : std_logic_vector (53 downto 0);
    signal prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval_b : std_logic_vector (28 downto 0);
    signal TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (59 downto 0);
    signal prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator_in : std_logic_vector (49 downto 0);
    signal prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator_in : std_logic_vector (67 downto 0);
    signal prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator_b : std_logic_vector (33 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (29 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (35 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (53 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_q_int : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_q : std_logic_vector (53 downto 0);
    signal rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (3 downto 0);
    signal os_uid677_sqrtTableGenerator_q : std_logic_vector (48 downto 0);
    signal os_uid674_sqrtTableGenerator_q : std_logic_vector (56 downto 0);
    signal s5_uid712_uid715_sqrtPolynomialEvaluator_q : std_logic_vector (59 downto 0);
    signal rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal os_uid428_arcsinXO2XTabGen_q : std_logic_vector (58 downto 0);
    signal os_uid431_arcsinXO2XTabGen_q : std_logic_vector (47 downto 0);
    signal stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal os_uid610_arccosXO2TabGen_q : std_logic_vector (58 downto 0);
    signal os_uid613_arccosXO2TabGen_q : std_logic_vector (50 downto 0);
    signal os_uid616_arccosXO2TabGen_q : std_logic_vector (40 downto 0);
    signal stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_in : std_logic_vector (44 downto 0);
    signal sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b : std_logic_vector (43 downto 0);
    signal mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_in : std_logic_vector (70 downto 0);
    signal mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b : std_logic_vector (43 downto 0);
    signal fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_q : std_logic_vector (51 downto 0);
    signal concExc_uid229_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal R_uid242_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (44 downto 0);
    signal FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (44 downto 0);
    signal concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_q_int : std_logic_vector (82 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_q : std_logic_vector (82 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_q_int : std_logic_vector (107 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_q : std_logic_vector (107 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_a : std_logic_vector(2 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_b : std_logic_vector(2 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid459_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT4_uid459_arcsinXO2XPolyEval_b : std_logic_vector (40 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal yT2_uid629_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT2_uid629_arccosXO2PolyEval_b : std_logic_vector (25 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid635_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT3_uid635_arccosXO2PolyEval_b : std_logic_vector (34 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid641_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT4_uid641_arccosXO2PolyEval_b : std_logic_vector (40 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid704_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT4_uid704_sqrtPolynomialEvaluator_b : std_logic_vector (39 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_b : std_logic_vector (26 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal X52dto16_uid392_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal X52dto16_uid392_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (36 downto 0);
    signal X52dto32_uid395_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal X52dto32_uid395_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (20 downto 0);
    signal X52dto48_uid398_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal X52dto48_uid398_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (4 downto 0);
    signal xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (25 downto 0);
    signal xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (25 downto 0);
    signal X52dto16_uid574_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal X52dto16_uid574_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (36 downto 0);
    signal X52dto32_uid577_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal X52dto32_uid577_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (20 downto 0);
    signal X52dto48_uid580_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal X52dto48_uid580_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (4 downto 0);
    signal InvExpXIsZero_uid43_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid43_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid39_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid39_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid42_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid42_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid48_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid48_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest_in : std_logic_vector (6 downto 0);
    signal fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest_b : std_logic_vector (6 downto 0);
    signal l_uid65_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal l_uid65_acosX_uid8_fpArccosPiTest_b : std_logic_vector (78 downto 0);
    signal srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_in : std_logic_vector (5 downto 0);
    signal srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_b : std_logic_vector (5 downto 0);
    signal path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_in : std_logic_vector (56 downto 0);
    signal path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_in : std_logic_vector (55 downto 0);
    signal path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_in : std_logic_vector (54 downto 0);
    signal path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal path1NegCaseExpRange_uid102_acosX_uid8_fpArccosPiTest_in : std_logic_vector (10 downto 0);
    signal path1NegCaseExpRange_uid102_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal normBit_uid114_acosX_uid8_fpArccosPiTest_in : std_logic_vector (56 downto 0);
    signal normBit_uid114_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal path2NegCaseFPFrac_uid115_acosX_uid8_fpArccosPiTest_in : std_logic_vector (55 downto 0);
    signal path2NegCaseFPFrac_uid115_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal path2NegCaseFPFrac_uid118_acosX_uid8_fpArccosPiTest_in : std_logic_vector (54 downto 0);
    signal path2NegCaseFPFrac_uid118_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal sR_uid141_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal InvExpXIsZero_uid165_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid165_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid161_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid161_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid164_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid164_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid180_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid180_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal FracRPostNorm1dto0_uid199_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (1 downto 0);
    signal FracRPostNorm1dto0_uid199_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal roundBit_uid203_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal roundBit_uid203_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid240_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid240_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid300_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal vStage_uid300_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (62 downto 0);
    signal rVStage_uid304_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid304_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid307_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (70 downto 0);
    signal vStage_uid307_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (70 downto 0);
    signal rVStage_uid311_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid311_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid314_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (74 downto 0);
    signal vStage_uid314_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (74 downto 0);
    signal rVStage_uid325_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid325_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal vStage_uid328_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (77 downto 0);
    signal vStage_uid328_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (77 downto 0);
    signal InvExpXIsZero_uid355_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid355_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid351_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid351_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid354_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid354_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expREven_uid359_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (11 downto 0);
    signal expREven_uid359_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal expROdd_uid362_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (11 downto 0);
    signal expROdd_uid362_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal s4_uid464_arcsinXO2XPolyEval_in : std_logic_vector (50 downto 0);
    signal s4_uid464_arcsinXO2XPolyEval_b : std_logic_vector (49 downto 0);
    signal s5_uid470_arcsinXO2XPolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid470_arcsinXO2XPolyEval_b : std_logic_vector (61 downto 0);
    signal InvExpXIsZero_uid510_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid510_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid506_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid506_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid509_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid509_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal FracRPostNorm1dto0_uid528_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (1 downto 0);
    signal FracRPostNorm1dto0_uid528_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal roundBit_uid532_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal roundBit_uid532_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid569_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid569_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (48 downto 0);
    signal RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (44 downto 0);
    signal RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (40 downto 0);
    signal s3_uid640_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal s3_uid640_arccosXO2PolyEval_b : std_logic_vector (42 downto 0);
    signal s4_uid646_arccosXO2PolyEval_in : std_logic_vector (53 downto 0);
    signal s4_uid646_arccosXO2PolyEval_b : std_logic_vector (52 downto 0);
    signal s5_uid652_arccosXO2PolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid652_arccosXO2PolyEval_b : std_logic_vector (61 downto 0);
    signal s4_uid709_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal s4_uid709_sqrtPolynomialEvaluator_b : std_logic_vector (50 downto 0);
    signal expLRange_uid69_acosX_uid8_fpArccosPiTest_in : std_logic_vector (10 downto 0);
    signal expLRange_uid69_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal fpOOPi_uid11_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal X80dto32_uid245_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal X80dto32_uid245_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (48 downto 0);
    signal X80dto64_uid248_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal X80dto64_uid248_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (16 downto 0);
    signal lowRangeA_uid667_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (26 downto 0);
    signal lowRangeA_uid667_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal highABits_uid668_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (107 downto 0);
    signal highABits_uid668_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (80 downto 0);
    signal lowRangeB_uid443_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid443_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid444_arcsinXO2XPolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid444_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid449_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid449_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid450_arcsinXO2XPolyEval_in : std_logic_vector (28 downto 0);
    signal highBBits_uid450_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal lowRangeB_uid455_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid455_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid456_arcsinXO2XPolyEval_in : std_logic_vector (34 downto 0);
    signal highBBits_uid456_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal lowRangeA_uid771_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (26 downto 0);
    signal lowRangeA_uid771_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal highABits_uid772_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (107 downto 0);
    signal highABits_uid772_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (80 downto 0);
    signal lowRangeB_uid625_arccosXO2PolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid625_arccosXO2PolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid626_arccosXO2PolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid626_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid631_arccosXO2PolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid631_arccosXO2PolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid632_arccosXO2PolyEval_in : std_logic_vector (28 downto 0);
    signal highBBits_uid632_arccosXO2PolyEval_b : std_logic_vector (27 downto 0);
    signal lowRangeB_uid688_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid688_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid689_sqrtPolynomialEvaluator_in : std_logic_vector (17 downto 0);
    signal highBBits_uid689_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal lowRangeB_uid694_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid694_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid695_sqrtPolynomialEvaluator_in : std_logic_vector (26 downto 0);
    signal highBBits_uid695_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal lowRangeB_uid700_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid700_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid701_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal highBBits_uid701_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal lowRangeB_uid738_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (6 downto 0);
    signal lowRangeB_uid738_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (6 downto 0);
    signal highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid753_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal lowRangeB_uid753_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (51 downto 0);
    signal highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid794_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid794_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid795_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (29 downto 0);
    signal highBBits_uid795_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid811_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (6 downto 0);
    signal lowRangeB_uid811_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (6 downto 0);
    signal highBBits_uid812_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (35 downto 0);
    signal highBBits_uid812_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid832_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid832_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (18 downto 0);
    signal highBBits_uid833_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (53 downto 0);
    signal highBBits_uid833_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (34 downto 0);
    signal lowRangeB_uid858_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (5 downto 0);
    signal lowRangeB_uid858_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (5 downto 0);
    signal highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (34 downto 0);
    signal highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (28 downto 0);
    signal RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (78 downto 0);
    signal RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (76 downto 0);
    signal RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (74 downto 0);
    signal RightShiftStage280dto1_uid276_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage280dto1_uid276_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (79 downto 0);
    signal cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_q : std_logic_vector (50 downto 0);
    signal fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (56 downto 0);
    signal fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (50 downto 0);
    signal RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (49 downto 0);
    signal sAddr_uid80_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal sAddr_uid80_acosX_uid8_fpArccosPiTest_b : std_logic_vector (7 downto 0);
    signal cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_q : std_logic_vector (49 downto 0);
    signal stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (50 downto 0);
    signal RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (49 downto 0);
    signal pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_q : std_logic_vector (55 downto 0);
    signal cIncludingRoundingBit_uid650_arccosXO2PolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid644_arccosXO2PolyEval_q : std_logic_vector (52 downto 0);
    signal cIncludingRoundingBit_uid638_arccosXO2PolyEval_q : std_logic_vector (42 downto 0);
    signal stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal yT1_uid441_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT1_uid441_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal yT2_uid447_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT2_uid447_arcsinXO2XPolyEval_b : std_logic_vector (25 downto 0);
    signal yT3_uid453_arcsinXO2XPolyEval_in : std_logic_vector (43 downto 0);
    signal yT3_uid453_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (16 downto 0);
    signal xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (16 downto 0);
    signal yT1_uid623_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal yT1_uid623_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (43 downto 0);
    signal xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (16 downto 0);
    signal xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (16 downto 0);
    signal sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (16 downto 0);
    signal sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (2 downto 0);
    signal rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid293_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (46 downto 0);
    signal vStage_uid293_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (46 downto 0);
    signal yT1_uid686_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT1_uid686_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal yT2_uid692_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT2_uid692_sqrtPolynomialEvaluator_b : std_logic_vector (23 downto 0);
    signal yT3_uid698_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT3_uid698_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_a : std_logic_vector(108 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_b : std_logic_vector(108 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_o : std_logic_vector (108 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_q : std_logic_vector (108 downto 0);
    signal SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (63 downto 0);
    signal signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid731_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (13 downto 0);
    signal xBottomBits_uid731_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (13 downto 0);
    signal xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (34 downto 0);
    signal xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (34 downto 0);
    signal xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid787_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (7 downto 0);
    signal xBottomBits_uid787_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (7 downto 0);
    signal xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (40 downto 0);
    signal xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (40 downto 0);
    signal xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid804_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (13 downto 0);
    signal xBottomBits_uid804_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (13 downto 0);
    signal xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid851_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (12 downto 0);
    signal xBottomBits_uid851_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (12 downto 0);
    signal rightShiftStage0Idx1_uid394_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx2_uid397_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx3_uid400_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal exc_N_uid40_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid40_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid40_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal shiftValue_uid56_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal shiftValue_uid56_acosX_uid8_fpArccosPiTest_q : std_logic_vector (6 downto 0);
    signal rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (14 downto 0);
    signal vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (14 downto 0);
    signal rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal path1NegCaseUR_uid103_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal expX_uid143_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal expX_uid143_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal signX_uid145_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (63 downto 0);
    signal signX_uid145_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal fracX_uid147_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid147_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (54 downto 0);
    signal signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid315_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid329_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (49 downto 0);
    signal yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal fxpArcSinXO2XRes_uid83_acosX_uid8_fpArccosPiTest_in : std_logic_vector (59 downto 0);
    signal fxpArcSinXO2XRes_uid83_acosX_uid8_fpArccosPiTest_b : std_logic_vector (54 downto 0);
    signal exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (54 downto 0);
    signal signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (42 downto 0);
    signal yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid803_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (15 downto 0);
    signal yBottomBits_uid803_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (15 downto 0);
    signal yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (42 downto 0);
    signal yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (2 downto 0);
    signal fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_in : std_logic_vector (59 downto 0);
    signal fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_b : std_logic_vector (55 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_b : std_logic_vector (26 downto 0);
    signal fpL_uid70_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal expY_uid144_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal expY_uid144_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal signY_uid146_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (63 downto 0);
    signal signY_uid146_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal fracY_uid149_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal fracY_uid149_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal rightShiftStage0Idx1_uid247_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage0Idx2_uid250_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_o : std_logic_vector (81 downto 0);
    signal sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (81 downto 0);
    signal sumAHighB_uid445_arcsinXO2XPolyEval_a : std_logic_vector(26 downto 0);
    signal sumAHighB_uid445_arcsinXO2XPolyEval_b : std_logic_vector(26 downto 0);
    signal sumAHighB_uid445_arcsinXO2XPolyEval_o : std_logic_vector (26 downto 0);
    signal sumAHighB_uid445_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal sumAHighB_uid451_arcsinXO2XPolyEval_a : std_logic_vector(34 downto 0);
    signal sumAHighB_uid451_arcsinXO2XPolyEval_b : std_logic_vector(34 downto 0);
    signal sumAHighB_uid451_arcsinXO2XPolyEval_o : std_logic_vector (34 downto 0);
    signal sumAHighB_uid451_arcsinXO2XPolyEval_q : std_logic_vector (34 downto 0);
    signal sumAHighB_uid457_arcsinXO2XPolyEval_a : std_logic_vector(41 downto 0);
    signal sumAHighB_uid457_arcsinXO2XPolyEval_b : std_logic_vector(41 downto 0);
    signal sumAHighB_uid457_arcsinXO2XPolyEval_o : std_logic_vector (41 downto 0);
    signal sumAHighB_uid457_arcsinXO2XPolyEval_q : std_logic_vector (41 downto 0);
    signal sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o : std_logic_vector (81 downto 0);
    signal sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (81 downto 0);
    signal sumAHighB_uid627_arccosXO2PolyEval_a : std_logic_vector(26 downto 0);
    signal sumAHighB_uid627_arccosXO2PolyEval_b : std_logic_vector(26 downto 0);
    signal sumAHighB_uid627_arccosXO2PolyEval_o : std_logic_vector (26 downto 0);
    signal sumAHighB_uid627_arccosXO2PolyEval_q : std_logic_vector (26 downto 0);
    signal sumAHighB_uid633_arccosXO2PolyEval_a : std_logic_vector(35 downto 0);
    signal sumAHighB_uid633_arccosXO2PolyEval_b : std_logic_vector(35 downto 0);
    signal sumAHighB_uid633_arccosXO2PolyEval_o : std_logic_vector (35 downto 0);
    signal sumAHighB_uid633_arccosXO2PolyEval_q : std_logic_vector (35 downto 0);
    signal sumAHighB_uid690_sqrtPolynomialEvaluator_a : std_logic_vector(24 downto 0);
    signal sumAHighB_uid690_sqrtPolynomialEvaluator_b : std_logic_vector(24 downto 0);
    signal sumAHighB_uid690_sqrtPolynomialEvaluator_o : std_logic_vector (24 downto 0);
    signal sumAHighB_uid690_sqrtPolynomialEvaluator_q : std_logic_vector (24 downto 0);
    signal sumAHighB_uid696_sqrtPolynomialEvaluator_a : std_logic_vector(33 downto 0);
    signal sumAHighB_uid696_sqrtPolynomialEvaluator_b : std_logic_vector(33 downto 0);
    signal sumAHighB_uid696_sqrtPolynomialEvaluator_o : std_logic_vector (33 downto 0);
    signal sumAHighB_uid696_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal sumAHighB_uid702_sqrtPolynomialEvaluator_a : std_logic_vector(40 downto 0);
    signal sumAHighB_uid702_sqrtPolynomialEvaluator_b : std_logic_vector(40 downto 0);
    signal sumAHighB_uid702_sqrtPolynomialEvaluator_o : std_logic_vector (40 downto 0);
    signal sumAHighB_uid702_sqrtPolynomialEvaluator_q : std_logic_vector (40 downto 0);
    signal sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a : std_logic_vector(60 downto 0);
    signal sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector(60 downto 0);
    signal sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_o : std_logic_vector (60 downto 0);
    signal sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (60 downto 0);
    signal sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_q : std_logic_vector (54 downto 0);
    signal rightShiftStage3Idx1_uid278_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal sticky_uid527_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal sticky_uid527_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal sticky_uid198_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal sticky_uid198_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator_in : std_logic_vector (95 downto 0);
    signal prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator_b : std_logic_vector (51 downto 0);
    signal fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal srVal_uid76_acosX_uid8_fpArccosPiTest_a : std_logic_vector(11 downto 0);
    signal srVal_uid76_acosX_uid8_fpArccosPiTest_b : std_logic_vector(11 downto 0);
    signal srVal_uid76_acosX_uid8_fpArccosPiTest_o : std_logic_vector (11 downto 0);
    signal srVal_uid76_acosX_uid8_fpArccosPiTest_q : std_logic_vector (11 downto 0);
    signal expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_q : std_logic_vector (16 downto 0);
    signal rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal InvExc_N_uid41_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid41_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (6 downto 0);
    signal rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (4 downto 0);
    signal rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (2 downto 0);
    signal rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (0 downto 0);
    signal rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal path1ResFP_uid105_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal path1ResFP_uid105_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal add_one_fracX_uid147_uid148_uid148_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal InvExc_N_uid163_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid163_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_o : std_logic_vector (68 downto 0);
    signal expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (67 downto 0);
    signal vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (6 downto 0);
    signal InvExc_N_uid353_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid353_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fxpArcsinXO2XResWFRange_uid84_acosX_uid8_fpArccosPiTest_in : std_logic_vector (53 downto 0);
    signal fxpArcsinXO2XResWFRange_uid84_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal InvExc_N_uid508_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid508_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o : std_logic_vector (68 downto 0);
    signal expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (67 downto 0);
    signal spad_yBottomBits_uid803_uid806_pT4_uid642_arccosXO2PolyEval_q : std_logic_vector (16 downto 0);
    signal path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_in : std_logic_vector (54 downto 0);
    signal path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (63 downto 0);
    signal signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal add0_uid667_uid670_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (108 downto 0);
    signal s1_uid443_uid446_arcsinXO2XPolyEval_q : std_logic_vector (27 downto 0);
    signal s2_uid449_uid452_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal s3_uid455_uid458_arcsinXO2XPolyEval_q : std_logic_vector (42 downto 0);
    signal add0_uid771_uid774_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (108 downto 0);
    signal s1_uid625_uid628_arccosXO2PolyEval_q : std_logic_vector (27 downto 0);
    signal s2_uid631_uid634_arccosXO2PolyEval_q : std_logic_vector (36 downto 0);
    signal s1_uid688_uid691_sqrtPolynomialEvaluator_q : std_logic_vector (25 downto 0);
    signal s2_uid694_uid697_sqrtPolynomialEvaluator_q : std_logic_vector (34 downto 0);
    signal s3_uid700_uid703_sqrtPolynomialEvaluator_q : std_logic_vector (41 downto 0);
    signal add0_uid738_uid741_pT4_uid460_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal add0_uid753_uid756_pT5_uid466_arcsinXO2XPolyEval_q : std_logic_vector (77 downto 0);
    signal add0_uid794_uid797_pT3_uid636_arccosXO2PolyEval_q : std_logic_vector (55 downto 0);
    signal add0_uid811_uid814_pT4_uid642_arccosXO2PolyEval_q : std_logic_vector (61 downto 0);
    signal add0_uid832_uid835_pT5_uid648_arccosXO2PolyEval_q : std_logic_vector (79 downto 0);
    signal add0_uid858_uid861_pT4_uid705_sqrtPolynomialEvaluator_q : std_logic_vector (60 downto 0);
    signal rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_s : std_logic_vector (0 downto 0);
    signal rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_q : std_logic_vector (80 downto 0);
    signal lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal lrs_uid200_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal lowRangeB_uid712_sqrtPolynomialEvaluator_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid712_sqrtPolynomialEvaluator_b : std_logic_vector (1 downto 0);
    signal highBBits_uid713_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal highBBits_uid713_sqrtPolynomialEvaluator_b : std_logic_vector (49 downto 0);
    signal InvFracXIsZero_uid490_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid490_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal srValRange_uid77_acosX_uid8_fpArccosPiTest_in : std_logic_vector (5 downto 0);
    signal srValRange_uid77_acosX_uid8_fpArccosPiTest_b : std_logic_vector (5 downto 0);
    signal exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (48 downto 0);
    signal RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (44 downto 0);
    signal RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (40 downto 0);
    signal exc_R_uid44_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid44_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid44_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid44_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (25 downto 0);
    signal xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (25 downto 0);
    signal exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (67 downto 0);
    signal expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (14 downto 0);
    signal rVStage_uid318_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid318_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid321_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in : std_logic_vector (76 downto 0);
    signal vStage_uid321_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : std_logic_vector (76 downto 0);
    signal fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_in : std_logic_vector (77 downto 0);
    signal fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fpArcsinXO2XRes_uid85_acosX_uid8_fpArccosPiTest_q : std_logic_vector (63 downto 0);
    signal exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (52 downto 0);
    signal fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (67 downto 0);
    signal expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (14 downto 0);
    signal pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_q : std_logic_vector (17 downto 0);
    signal expX0_uid363_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (0 downto 0);
    signal expX0_uid363_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal fracXAddr_uid367_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal fracXAddr_uid367_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : std_logic_vector (6 downto 0);
    signal InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal yBottomBits_uid658_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid658_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (25 downto 0);
    signal InvFracXIsZero_uid177_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid177_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (72 downto 0);
    signal RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (64 downto 0);
    signal RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : std_logic_vector (56 downto 0);
    signal R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (107 downto 0);
    signal R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (105 downto 0);
    signal yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid730_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (15 downto 0);
    signal yBottomBits_uid730_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (15 downto 0);
    signal yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (107 downto 0);
    signal R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (105 downto 0);
    signal yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid786_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (9 downto 0);
    signal yBottomBits_uid786_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (9 downto 0);
    signal yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (36 downto 0);
    signal yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid850_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (14 downto 0);
    signal yBottomBits_uid850_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (14 downto 0);
    signal yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal R_uid742_pT4_uid460_arcsinXO2XPolyEval_in : std_logic_vector (60 downto 0);
    signal R_uid742_pT4_uid460_arcsinXO2XPolyEval_b : std_logic_vector (43 downto 0);
    signal R_uid757_pT5_uid466_arcsinXO2XPolyEval_in : std_logic_vector (76 downto 0);
    signal R_uid757_pT5_uid466_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal R_uid798_pT3_uid636_arccosXO2PolyEval_in : std_logic_vector (54 downto 0);
    signal R_uid798_pT3_uid636_arccosXO2PolyEval_b : std_logic_vector (36 downto 0);
    signal R_uid815_pT4_uid642_arccosXO2PolyEval_in : std_logic_vector (60 downto 0);
    signal R_uid815_pT4_uid642_arccosXO2PolyEval_b : std_logic_vector (43 downto 0);
    signal R_uid836_pT5_uid648_arccosXO2PolyEval_in : std_logic_vector (78 downto 0);
    signal R_uid836_pT5_uid648_arccosXO2PolyEval_b : std_logic_vector (54 downto 0);
    signal R_uid862_pT4_uid705_sqrtPolynomialEvaluator_in : std_logic_vector (59 downto 0);
    signal R_uid862_pT4_uid705_sqrtPolynomialEvaluator_b : std_logic_vector (42 downto 0);
    signal inputIsMax_uid60_acosX_uid8_fpArccosPiTest_in : std_logic_vector (80 downto 0);
    signal inputIsMax_uid60_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal y_uid61_acosX_uid8_fpArccosPiTest_in : std_logic_vector (79 downto 0);
    signal y_uid61_acosX_uid8_fpArccosPiTest_b : std_logic_vector (78 downto 0);
    signal rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : std_logic_vector (1 downto 0);
    signal excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (10 downto 0);
    signal expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q : std_logic_vector (78 downto 0);
    signal expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (62 downto 0);
    signal expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal signY_uid475_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (63 downto 0);
    signal signY_uid475_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (51 downto 0);
    signal excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (10 downto 0);
    signal expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (10 downto 0);
    signal expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q : std_logic_vector (7 downto 0);
    signal yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector (26 downto 0);
    signal exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q : std_logic_vector(0 downto 0);
    signal normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (105 downto 0);
    signal normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (104 downto 0);
    signal fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (52 downto 0);
    signal fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (103 downto 0);
    signal fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (52 downto 0);
    signal stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (50 downto 0);
    signal stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (50 downto 0);
    signal Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid730_uid733_pT4_uid460_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (105 downto 0);
    signal normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (104 downto 0);
    signal fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (52 downto 0);
    signal fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (103 downto 0);
    signal fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (52 downto 0);
    signal stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (50 downto 0);
    signal stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (50 downto 0);
    signal Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (51 downto 0);
    signal Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid786_uid789_pT3_uid636_arccosXO2PolyEval_q : std_logic_vector (10 downto 0);
    signal spad_yBottomBits_uid850_uid853_pT4_uid705_sqrtPolynomialEvaluator_q : std_logic_vector (15 downto 0);
    signal firstPath_uid62_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal firstPath_uid62_acosX_uid8_fpArccosPiTest_b : std_logic_vector (0 downto 0);
    signal mAddr_uid107_acosX_uid8_fpArccosPiTest_in : std_logic_vector (78 downto 0);
    signal mAddr_uid107_acosX_uid8_fpArccosPiTest_b : std_logic_vector (7 downto 0);
    signal add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (52 downto 0);
    signal pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_q : std_logic_vector (17 downto 0);
    signal pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q : std_logic_vector (2 downto 0);
    signal yBottomBits_uid762_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid762_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : std_logic_vector (25 downto 0);
    signal yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q : std_logic_vector (26 downto 0);
begin


	--xIn(GPIN,3)@0

	--cstAllZWF_uid19_acosX_uid8_fpArccosPiTest(CONSTANT,18)
    cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q <= "0000000000000000000000000000000000000000000000000000";

	--GND(CONSTANT,0)
    GND_q <= "0";

	--cstAllOWE_uid18_acosX_uid8_fpArccosPiTest(CONSTANT,17)
    cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q <= "11111111111";

	--cstBiasP1_uid26_acosX_uid8_fpArccosPiTest(CONSTANT,25)
    cstBiasP1_uid26_acosX_uid8_fpArccosPiTest_q <= "10000000000";

	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable(LOGICAL,2389)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_a <= en;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q <= not ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_a;

	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor(LOGICAL,3044)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_b <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena_q;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_q <= not (ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_a or ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_b);

	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_mem_top(CONSTANT,2411)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_mem_top_q <= "0101111";

	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp(LOGICAL,3041)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_a <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_mem_top_q;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_q);
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_q <= "1" when ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_a = ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_b else "0";

	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmpReg(REG,3042)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmpReg_q <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena(REG,3045)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_nor_q = "1") THEN
                ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena_q <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd(LOGICAL,3046)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_a <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_sticky_ena_q;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_b <= en;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_q <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_a and ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_b;

	--RightShiftStage280dto1_uid276_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,275)@3
    RightShiftStage280dto1_uid276_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage280dto1_uid276_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= RightShiftStage280dto1_uid276_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 1);

	--rightShiftStage3Idx1_uid278_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,277)@3
    rightShiftStage3Idx1_uid278_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= GND_q & RightShiftStage280dto1_uid276_fxpX_uid59_acosX_uid8_fpArccosPiTest_b;

	--rightShiftStage2Idx3Pad6_uid272_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,271)
    rightShiftStage2Idx3Pad6_uid272_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "000000";

	--rightShiftStage1Idx3Pad24_uid261_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,260)
    rightShiftStage1Idx3Pad24_uid261_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "000000000000000000000000";

	--rightShiftStage0Idx3_uid251_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,250)
    rightShiftStage0Idx3_uid251_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--rightShiftStage0Idx2Pad64_uid249_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,248)
    rightShiftStage0Idx2Pad64_uid249_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--X80dto64_uid248_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,247)@1
    X80dto64_uid248_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= oFracXExt_uid58_acosX_uid8_fpArccosPiTest_q;
    X80dto64_uid248_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= X80dto64_uid248_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 64);

	--rightShiftStage0Idx2_uid250_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,249)@1
    rightShiftStage0Idx2_uid250_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx2Pad64_uid249_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & X80dto64_uid248_fxpX_uid59_acosX_uid8_fpArccosPiTest_b;

	--rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,245)
    rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "00000000000000000000000000000000";

	--X80dto32_uid245_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,244)@1
    X80dto32_uid245_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= oFracXExt_uid58_acosX_uid8_fpArccosPiTest_q;
    X80dto32_uid245_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= X80dto32_uid245_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 32);

	--rightShiftStage0Idx1_uid247_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,246)@1
    rightShiftStage0Idx1_uid247_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & X80dto32_uid245_fxpX_uid59_acosX_uid8_fpArccosPiTest_b;

	--fracX_uid16_acosX_uid8_fpArccosPiTest(BITSELECT,15)@0
    fracX_uid16_acosX_uid8_fpArccosPiTest_in <= a(51 downto 0);
    fracX_uid16_acosX_uid8_fpArccosPiTest_b <= fracX_uid16_acosX_uid8_fpArccosPiTest_in(51 downto 0);

	--ld_fracX_uid16_acosX_uid8_fpArccosPiTest_b_to_oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_a(DELAY,1199)@0
    ld_fracX_uid16_acosX_uid8_fpArccosPiTest_b_to_oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid16_acosX_uid8_fpArccosPiTest_b, xout => ld_fracX_uid16_acosX_uid8_fpArccosPiTest_b_to_oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest(BITJOIN,50)@1
    oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_q <= VCC_q & ld_fracX_uid16_acosX_uid8_fpArccosPiTest_b_to_oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_a_q;

	--cst01pWShift_uid57_acosX_uid8_fpArccosPiTest(CONSTANT,56)
    cst01pWShift_uid57_acosX_uid8_fpArccosPiTest_q <= "0000000000000000000000000000";

	--oFracXExt_uid58_acosX_uid8_fpArccosPiTest(BITJOIN,57)@1
    oFracXExt_uid58_acosX_uid8_fpArccosPiTest_q <= oFracX_uid51_uid51_acosX_uid8_fpArccosPiTest_q & cst01pWShift_uid57_acosX_uid8_fpArccosPiTest_q;

	--shiftOutVal_uid54_acosX_uid8_fpArccosPiTest(CONSTANT,53)
    shiftOutVal_uid54_acosX_uid8_fpArccosPiTest_q <= "1010000";

	--expX_uid15_acosX_uid8_fpArccosPiTest(BITSELECT,14)@0
    expX_uid15_acosX_uid8_fpArccosPiTest_in <= a(62 downto 0);
    expX_uid15_acosX_uid8_fpArccosPiTest_b <= expX_uid15_acosX_uid8_fpArccosPiTest_in(62 downto 52);

	--cstBias_uid22_acosX_uid8_fpArccosPiTest(CONSTANT,21)
    cstBias_uid22_acosX_uid8_fpArccosPiTest_q <= "01111111111";

	--shiftValuePre_uid53_acosX_uid8_fpArccosPiTest(SUB,52)@0
    shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid22_acosX_uid8_fpArccosPiTest_q);
    shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("0" & expX_uid15_acosX_uid8_fpArccosPiTest_b);
            shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_b));
    shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_q <= shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest(BITSELECT,54)@0
    fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest_in <= shiftValuePre_uid53_acosX_uid8_fpArccosPiTest_q(6 downto 0);
    fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest_b <= fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest_in(6 downto 0);

	--cstBiasMwFMwShift_uid24_acosX_uid8_fpArccosPiTest(CONSTANT,23)
    cstBiasMwFMwShift_uid24_acosX_uid8_fpArccosPiTest_q <= "001110110000";

	--shiftValue_uid52_acosX_uid8_fpArccosPiTest(COMPARE,51)@0
    shiftValue_uid52_acosX_uid8_fpArccosPiTest_cin <= GND_q;
    shiftValue_uid52_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR((13 downto 12 => cstBiasMwFMwShift_uid24_acosX_uid8_fpArccosPiTest_q(11)) & cstBiasMwFMwShift_uid24_acosX_uid8_fpArccosPiTest_q) & '0';
    shiftValue_uid52_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR('0' & "00" & expX_uid15_acosX_uid8_fpArccosPiTest_b) & shiftValue_uid52_acosX_uid8_fpArccosPiTest_cin(0);
            shiftValue_uid52_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(shiftValue_uid52_acosX_uid8_fpArccosPiTest_a) - SIGNED(shiftValue_uid52_acosX_uid8_fpArccosPiTest_b));
    shiftValue_uid52_acosX_uid8_fpArccosPiTest_n(0) <= not shiftValue_uid52_acosX_uid8_fpArccosPiTest_o(14);


	--shiftValue_uid56_acosX_uid8_fpArccosPiTest(MUX,55)@0
    shiftValue_uid56_acosX_uid8_fpArccosPiTest_s <= shiftValue_uid52_acosX_uid8_fpArccosPiTest_n;
    shiftValue_uid56_acosX_uid8_fpArccosPiTest: PROCESS (shiftValue_uid56_acosX_uid8_fpArccosPiTest_s, en, fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest_b, shiftOutVal_uid54_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE shiftValue_uid56_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => shiftValue_uid56_acosX_uid8_fpArccosPiTest_q <= fxpShifterBits_uid55_acosX_uid8_fpArccosPiTest_b;
                  WHEN "1" => shiftValue_uid56_acosX_uid8_fpArccosPiTest_q <= shiftOutVal_uid54_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => shiftValue_uid56_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,251)@0
    rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= shiftValue_uid56_acosX_uid8_fpArccosPiTest_q;
    rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(6 downto 5);

	--reg_rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_1(REG,915)@0
    reg_rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest(MUX,252)@1
    rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_s <= reg_rightShiftStageSel6Dto5_uid252_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q;
    rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_s, en, oFracXExt_uid58_acosX_uid8_fpArccosPiTest_q, rightShiftStage0Idx1_uid247_fxpX_uid59_acosX_uid8_fpArccosPiTest_q, rightShiftStage0Idx2_uid250_fxpX_uid59_acosX_uid8_fpArccosPiTest_q, rightShiftStage0Idx3_uid251_fxpX_uid59_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= oFracXExt_uid58_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx1_uid247_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx2_uid250_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx3_uid251_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,259)@1
    RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 24);

	--ld_RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_a(DELAY,1427)@1
    ld_RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 57, depth => 1 )
    PORT MAP ( xin => RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,261)@2
    rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx3Pad24_uid261_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage080dto24_uid260_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q;

	--rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,257)
    rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "0000000000000000";

	--RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,256)@1
    RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 16);

	--ld_RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_a(DELAY,1425)@1
    ld_RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 65, depth => 1 )
    PORT MAP ( xin => RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,258)@2
    rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage080dto16_uid257_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q;

	--rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,254)
    rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "00000000";

	--RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,253)@1
    RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 8);

	--ld_RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_a(DELAY,1423)@1
    ld_RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 73, depth => 1 )
    PORT MAP ( xin => RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,255)@2
    rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage080dto8_uid254_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q;

	--reg_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_2(REG,917)@1
    reg_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q <= rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,262)@0
    rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= shiftValue_uid56_acosX_uid8_fpArccosPiTest_q(4 downto 0);
    rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(4 downto 3);

	--ld_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_a(DELAY,2121)@0
    ld_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b, xout => ld_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1(REG,916)@1
    reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= ld_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest(MUX,263)@2
    rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_s <= reg_rightShiftStageSel4Dto3_uid263_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q;
    rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_s, en, reg_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q, rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_q, rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_q, rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage0_uid253_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx1_uid256_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx2_uid259_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx3_uid262_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,270)@2
    RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 6);

	--ld_RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_a(DELAY,1439)@2
    ld_RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 75, depth => 1 )
    PORT MAP ( xin => RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,272)@3
    rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx3Pad6_uid272_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage180dto6_uid271_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q;

	--rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,268)
    rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "0000";

	--RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,267)@2
    RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 4);

	--ld_RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_a(DELAY,1437)@2
    ld_RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 77, depth => 1 )
    PORT MAP ( xin => RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,269)@3
    rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage180dto4_uid268_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q;

	--rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest(CONSTANT,265)
    rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= "00";

	--RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,264)@2
    RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(80 downto 2);

	--ld_RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_a(DELAY,1435)@2
    ld_RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITJOIN,266)@3
    rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage180dto2_uid265_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_a_q;

	--reg_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_2(REG,919)@2
    reg_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q <= rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,273)@0
    rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= shiftValue_uid56_acosX_uid8_fpArccosPiTest_q(2 downto 0);
    rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(2 downto 1);

	--reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1(REG,918)@0
    reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_b(DELAY,1441)@1
    ld_reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q, xout => ld_reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest(MUX,274)@3
    rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_s <= ld_reg_rightShiftStageSel2Dto1_uid274_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_q;
    rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_s, en, reg_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q, rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_q, rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_q, rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage1_uid264_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx1_uid267_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx2_uid270_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx3_uid273_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest(BITSELECT,278)@0
    rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_in <= shiftValue_uid56_acosX_uid8_fpArccosPiTest_q(0 downto 0);
    rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_in(0 downto 0);

	--reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1(REG,920)@0
    reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_b(DELAY,1449)@1
    ld_reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q, xout => ld_reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest(MUX,279)@3
    rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_s <= ld_reg_rightShiftStageSel0Dto0_uid279_fxpX_uid59_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_b_q;
    rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_s, en, rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q, rightShiftStage3Idx1_uid278_fxpX_uid59_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2_uid275_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN "1" => rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= rightShiftStage3Idx1_uid278_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--y_uid61_acosX_uid8_fpArccosPiTest(BITSELECT,60)@3
    y_uid61_acosX_uid8_fpArccosPiTest_in <= rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_q(79 downto 0);
    y_uid61_acosX_uid8_fpArccosPiTest_b <= y_uid61_acosX_uid8_fpArccosPiTest_in(79 downto 1);

	--mAddr_uid107_acosX_uid8_fpArccosPiTest(BITSELECT,106)@3
    mAddr_uid107_acosX_uid8_fpArccosPiTest_in <= y_uid61_acosX_uid8_fpArccosPiTest_b;
    mAddr_uid107_acosX_uid8_fpArccosPiTest_b <= mAddr_uid107_acosX_uid8_fpArccosPiTest_in(78 downto 71);

	--reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0(REG,1083)@3
    reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q <= mAddr_uid107_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid621_arccosXO2TabGen_lutmem(DUALMEM,882)@4
    memoryC5_uid621_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC5_uid621_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC5_uid621_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q;
    memoryC5_uid621_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 18,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC5_uid621_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid621_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid621_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid621_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC5_uid621_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC5_uid621_arccosXO2TabGen_lutmem_ia
    );
    memoryC5_uid621_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC5_uid621_arccosXO2TabGen_lutmem_q <= memoryC5_uid621_arccosXO2TabGen_lutmem_iq(17 downto 0);

	--reg_memoryC5_uid621_arccosXO2TabGen_lutmem_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_1(REG,1097)@6
    reg_memoryC5_uid621_arccosXO2TabGen_lutmem_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid621_arccosXO2TabGen_lutmem_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_1_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid621_arccosXO2TabGen_lutmem_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_1_q <= memoryC5_uid621_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2393)
    ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => y_uid61_acosX_uid8_fpArccosPiTest_b, xout => ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a(DELAY,1248)@3
    ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 79, depth => 2 )
    PORT MAP ( xin => ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_inputreg_q, xout => ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--mPPolyEval_uid108_acosX_uid8_fpArccosPiTest(BITSELECT,107)@6
    mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_in <= ld_y_uid61_acosX_uid8_fpArccosPiTest_b_to_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_a_q(70 downto 0);
    mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b <= mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_in(70 downto 27);

	--yT1_uid623_arccosXO2PolyEval(BITSELECT,622)@6
    yT1_uid623_arccosXO2PolyEval_in <= mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b;
    yT1_uid623_arccosXO2PolyEval_b <= yT1_uid623_arccosXO2PolyEval_in(43 downto 26);

	--reg_yT1_uid623_arccosXO2PolyEval_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_0(REG,1096)@6
    reg_yT1_uid623_arccosXO2PolyEval_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid623_arccosXO2PolyEval_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid623_arccosXO2PolyEval_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_0_q <= yT1_uid623_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid776_pT1_uid624_arccosXO2PolyEval(MULT,775)@7
    prodXY_uid776_pT1_uid624_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid776_pT1_uid624_arccosXO2PolyEval_a),19)) * SIGNED(prodXY_uid776_pT1_uid624_arccosXO2PolyEval_b);
    prodXY_uid776_pT1_uid624_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid776_pT1_uid624_arccosXO2PolyEval_a <= (others => '0');
            prodXY_uid776_pT1_uid624_arccosXO2PolyEval_b <= (others => '0');
            prodXY_uid776_pT1_uid624_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid776_pT1_uid624_arccosXO2PolyEval_a <= reg_yT1_uid623_arccosXO2PolyEval_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_0_q;
                prodXY_uid776_pT1_uid624_arccosXO2PolyEval_b <= reg_memoryC5_uid621_arccosXO2TabGen_lutmem_0_to_prodXY_uid776_pT1_uid624_arccosXO2PolyEval_1_q;
                prodXY_uid776_pT1_uid624_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid776_pT1_uid624_arccosXO2PolyEval_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid776_pT1_uid624_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid776_pT1_uid624_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid776_pT1_uid624_arccosXO2PolyEval_q <= prodXY_uid776_pT1_uid624_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval(BITSELECT,776)@10
    prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval_in <= prodXY_uid776_pT1_uid624_arccosXO2PolyEval_q;
    prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval_b <= prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval_in(35 downto 17);

	--highBBits_uid626_arccosXO2PolyEval(BITSELECT,625)@10
    highBBits_uid626_arccosXO2PolyEval_in <= prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval_b;
    highBBits_uid626_arccosXO2PolyEval_b <= highBBits_uid626_arccosXO2PolyEval_in(18 downto 1);

	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_a(DELAY,2303)@3
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => mAddr_uid107_acosX_uid8_fpArccosPiTest_b, xout => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0(REG,1098)@6
    reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid619_arccosXO2TabGen_lutmem(DUALMEM,881)@7
    memoryC4_uid619_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC4_uid619_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC4_uid619_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid619_arccosXO2TabGen_lutmem_0_q;
    memoryC4_uid619_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 26,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC4_uid619_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid619_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid619_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid619_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC4_uid619_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC4_uid619_arccosXO2TabGen_lutmem_ia
    );
    memoryC4_uid619_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC4_uid619_arccosXO2TabGen_lutmem_q <= memoryC4_uid619_arccosXO2TabGen_lutmem_iq(25 downto 0);

	--reg_memoryC4_uid619_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid627_arccosXO2PolyEval_0(REG,1099)@9
    reg_memoryC4_uid619_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid627_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid619_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid627_arccosXO2PolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid619_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid627_arccosXO2PolyEval_0_q <= memoryC4_uid619_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid627_arccosXO2PolyEval(ADD,626)@10
    sumAHighB_uid627_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((26 downto 26 => reg_memoryC4_uid619_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid627_arccosXO2PolyEval_0_q(25)) & reg_memoryC4_uid619_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid627_arccosXO2PolyEval_0_q);
    sumAHighB_uid627_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((26 downto 18 => highBBits_uid626_arccosXO2PolyEval_b(17)) & highBBits_uid626_arccosXO2PolyEval_b);
            sumAHighB_uid627_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid627_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid627_arccosXO2PolyEval_b));
    sumAHighB_uid627_arccosXO2PolyEval_q <= sumAHighB_uid627_arccosXO2PolyEval_o(26 downto 0);


	--lowRangeB_uid625_arccosXO2PolyEval(BITSELECT,624)@10
    lowRangeB_uid625_arccosXO2PolyEval_in <= prodXYTruncFR_uid777_pT1_uid624_arccosXO2PolyEval_b(0 downto 0);
    lowRangeB_uid625_arccosXO2PolyEval_b <= lowRangeB_uid625_arccosXO2PolyEval_in(0 downto 0);

	--s1_uid625_uid628_arccosXO2PolyEval(BITJOIN,627)@10
    s1_uid625_uid628_arccosXO2PolyEval_q <= sumAHighB_uid627_arccosXO2PolyEval_q & lowRangeB_uid625_arccosXO2PolyEval_b;

	--reg_s1_uid625_uid628_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_1(REG,1101)@10
    reg_s1_uid625_uid628_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid625_uid628_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_1_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid625_uid628_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_1_q <= s1_uid625_uid628_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor(LOGICAL,2581)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_b <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_q <= not (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_a or ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_b);

	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg(REG,2426)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena(REG,2582)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd(LOGICAL,2583)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_a <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_a and ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_inputreg(DELAY,2573)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 44, depth => 1 )
    PORT MAP ( xin => mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b, xout => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt(COUNTER,2422)
    -- every=1, low=0, high=1, step=1, init=1
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_i <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_i,1));


	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg(REG,2423)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux(MUX,2424)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_s <= en;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux: PROCESS (ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_s, ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q, ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem(DUALMEM,2574)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_inputreg_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_aa <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_ab <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 44,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_iq(43 downto 0);

	--yT2_uid629_arccosXO2PolyEval(BITSELECT,628)@10
    yT2_uid629_arccosXO2PolyEval_in <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_replace_mem_q;
    yT2_uid629_arccosXO2PolyEval_b <= yT2_uid629_arccosXO2PolyEval_in(43 downto 18);

	--reg_yT2_uid629_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_0(REG,1100)@10
    reg_yT2_uid629_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid629_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid629_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_0_q <= yT2_uid629_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid779_pT2_uid630_arccosXO2PolyEval(MULT,778)@11
    prodXY_uid779_pT2_uid630_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid779_pT2_uid630_arccosXO2PolyEval_a),27)) * SIGNED(prodXY_uid779_pT2_uid630_arccosXO2PolyEval_b);
    prodXY_uid779_pT2_uid630_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid779_pT2_uid630_arccosXO2PolyEval_a <= (others => '0');
            prodXY_uid779_pT2_uid630_arccosXO2PolyEval_b <= (others => '0');
            prodXY_uid779_pT2_uid630_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid779_pT2_uid630_arccosXO2PolyEval_a <= reg_yT2_uid629_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_0_q;
                prodXY_uid779_pT2_uid630_arccosXO2PolyEval_b <= reg_s1_uid625_uid628_arccosXO2PolyEval_0_to_prodXY_uid779_pT2_uid630_arccosXO2PolyEval_1_q;
                prodXY_uid779_pT2_uid630_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid779_pT2_uid630_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid779_pT2_uid630_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid779_pT2_uid630_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid779_pT2_uid630_arccosXO2PolyEval_q <= prodXY_uid779_pT2_uid630_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval(BITSELECT,779)@14
    prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval_in <= prodXY_uid779_pT2_uid630_arccosXO2PolyEval_q;
    prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval_b <= prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval_in(53 downto 25);

	--highBBits_uid632_arccosXO2PolyEval(BITSELECT,631)@14
    highBBits_uid632_arccosXO2PolyEval_in <= prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval_b;
    highBBits_uid632_arccosXO2PolyEval_b <= highBBits_uid632_arccosXO2PolyEval_in(28 downto 1);

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor(LOGICAL,2809)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_a or ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_mem_top(CONSTANT,2805)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_mem_top_q <= "0100";

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp(LOGICAL,2806)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_a <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_mem_top_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q);
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_q <= "1" when ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_a = ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_b else "0";

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg(REG,2807)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena(REG,2810)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd(LOGICAL,2811)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_inputreg(DELAY,2786)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q, xout => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt(COUNTER,2801)
    -- every=1, low=0, high=4, step=1, init=1
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i = 3 THEN
                      ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i - 4;
                    ELSE
                        ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_i,3));


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg(REG,2802)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux(MUX,2803)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_s, ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q, ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem(DUALMEM,2800)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_aa <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid617_arccosXO2TabGen_lutmem(DUALMEM,880)@11
    memoryC3_uid617_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC3_uid617_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC3_uid617_arccosXO2TabGen_lutmem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_mem_q;
    memoryC3_uid617_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 35,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 35,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC3_uid617_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid617_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid617_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid617_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC3_uid617_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC3_uid617_arccosXO2TabGen_lutmem_ia
    );
    memoryC3_uid617_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC3_uid617_arccosXO2TabGen_lutmem_q <= memoryC3_uid617_arccosXO2TabGen_lutmem_iq(34 downto 0);

	--reg_memoryC3_uid617_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid633_arccosXO2PolyEval_0(REG,1103)@13
    reg_memoryC3_uid617_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid633_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid617_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid633_arccosXO2PolyEval_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid617_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid633_arccosXO2PolyEval_0_q <= memoryC3_uid617_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid633_arccosXO2PolyEval(ADD,632)@14
    sumAHighB_uid633_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((35 downto 35 => reg_memoryC3_uid617_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid633_arccosXO2PolyEval_0_q(34)) & reg_memoryC3_uid617_arccosXO2TabGen_lutmem_0_to_sumAHighB_uid633_arccosXO2PolyEval_0_q);
    sumAHighB_uid633_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((35 downto 28 => highBBits_uid632_arccosXO2PolyEval_b(27)) & highBBits_uid632_arccosXO2PolyEval_b);
            sumAHighB_uid633_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid633_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid633_arccosXO2PolyEval_b));
    sumAHighB_uid633_arccosXO2PolyEval_q <= sumAHighB_uid633_arccosXO2PolyEval_o(35 downto 0);


	--lowRangeB_uid631_arccosXO2PolyEval(BITSELECT,630)@14
    lowRangeB_uid631_arccosXO2PolyEval_in <= prodXYTruncFR_uid780_pT2_uid630_arccosXO2PolyEval_b(0 downto 0);
    lowRangeB_uid631_arccosXO2PolyEval_b <= lowRangeB_uid631_arccosXO2PolyEval_in(0 downto 0);

	--s2_uid631_uid634_arccosXO2PolyEval(BITJOIN,633)@14
    s2_uid631_uid634_arccosXO2PolyEval_q <= sumAHighB_uid633_arccosXO2PolyEval_q & lowRangeB_uid631_arccosXO2PolyEval_b;

	--yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval(BITSELECT,787)@14
    yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_in <= s2_uid631_uid634_arccosXO2PolyEval_q;
    yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_b <= yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_in(36 downto 19);

	--reg_yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_9(REG,1107)@14
    reg_yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_9_q <= yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor(LOGICAL,2594)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_b <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_q <= not (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_a or ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_b);

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_mem_top(CONSTANT,2590)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_mem_top_q <= "0101";

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp(LOGICAL,2591)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_a <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_mem_top_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_a = ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg(REG,2592)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena(REG,2595)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd(LOGICAL,2596)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_a <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_a and ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt(COUNTER,2586)
    -- every=1, low=0, high=5, step=1, init=1
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i = 4 THEN
                      ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i - 5;
                    ELSE
                        ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_i,3));


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg(REG,2587)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux(MUX,2588)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem(DUALMEM,2585)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_inputreg_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 44,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_iq(43 downto 0);

	--yT3_uid635_arccosXO2PolyEval(BITSELECT,634)@14
    yT3_uid635_arccosXO2PolyEval_in <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_mem_q;
    yT3_uid635_arccosXO2PolyEval_b <= yT3_uid635_arccosXO2PolyEval_in(43 downto 9);

	--xBottomBits_uid787_pT3_uid636_arccosXO2PolyEval(BITSELECT,786)@14
    xBottomBits_uid787_pT3_uid636_arccosXO2PolyEval_in <= yT3_uid635_arccosXO2PolyEval_b(7 downto 0);
    xBottomBits_uid787_pT3_uid636_arccosXO2PolyEval_b <= xBottomBits_uid787_pT3_uid636_arccosXO2PolyEval_in(7 downto 0);

	--pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval(BITJOIN,789)@14
    pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_q <= xBottomBits_uid787_pT3_uid636_arccosXO2PolyEval_b & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_7(REG,1106)@14
    reg_pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_7_q <= pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid786_pT3_uid636_arccosXO2PolyEval(BITSELECT,785)@14
    yBottomBits_uid786_pT3_uid636_arccosXO2PolyEval_in <= s2_uid631_uid634_arccosXO2PolyEval_q(9 downto 0);
    yBottomBits_uid786_pT3_uid636_arccosXO2PolyEval_b <= yBottomBits_uid786_pT3_uid636_arccosXO2PolyEval_in(9 downto 0);

	--spad_yBottomBits_uid786_uid789_pT3_uid636_arccosXO2PolyEval(BITJOIN,788)@14
    spad_yBottomBits_uid786_uid789_pT3_uid636_arccosXO2PolyEval_q <= GND_q & yBottomBits_uid786_pT3_uid636_arccosXO2PolyEval_b;

	--pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval(BITJOIN,790)@14
    pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_q <= spad_yBottomBits_uid786_uid789_pT3_uid636_arccosXO2PolyEval_q & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_6(REG,1105)@14
    reg_pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_6_q <= pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval(BITSELECT,784)@14
    xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_in <= yT3_uid635_arccosXO2PolyEval_b;
    xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_b <= xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_in(34 downto 17);

	--reg_xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_4(REG,1104)@14
    reg_xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_4_q <= xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma(CHAINMULTADD,895)@15
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a(0),19));
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a(1),19));
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_p(0) <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_l(0) * multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c(0);
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_p(1) <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_l(1) * multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c(1);
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_p(1),38);
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_x(0) <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_w(0);
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_y(0) <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_x(0);
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid785_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_4_q),18);
            multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid787_uid790_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_7_q),18);
            multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid786_uid791_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_6_q),18);
            multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid788_pT3_uid636_arccosXO2PolyEval_0_to_multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_s(0) <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval(BITSELECT,792)@18
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_in <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_cma_q;
    multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_b <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_in(36 downto 7);

	--highBBits_uid795_pT3_uid636_arccosXO2PolyEval(BITSELECT,794)@18
    highBBits_uid795_pT3_uid636_arccosXO2PolyEval_in <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_b;
    highBBits_uid795_pT3_uid636_arccosXO2PolyEval_b <= highBBits_uid795_pT3_uid636_arccosXO2PolyEval_in(29 downto 1);

	--yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval(BITSELECT,782)@14
    yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_in <= s2_uid631_uid634_arccosXO2PolyEval_q;
    yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_b <= yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_in(36 downto 10);

	--reg_yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_1(REG,1109)@14
    reg_yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_1_q <= yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval(BITSELECT,781)@14
    xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_in <= yT3_uid635_arccosXO2PolyEval_b;
    xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_b <= xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_in(34 downto 8);

	--reg_xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_0(REG,1108)@14
    reg_xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_0_q <= xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid784_pT3_uid636_arccosXO2PolyEval(MULT,783)@15
    topProd_uid784_pT3_uid636_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(topProd_uid784_pT3_uid636_arccosXO2PolyEval_a),28)) * SIGNED(topProd_uid784_pT3_uid636_arccosXO2PolyEval_b);
    topProd_uid784_pT3_uid636_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid784_pT3_uid636_arccosXO2PolyEval_a <= (others => '0');
            topProd_uid784_pT3_uid636_arccosXO2PolyEval_b <= (others => '0');
            topProd_uid784_pT3_uid636_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid784_pT3_uid636_arccosXO2PolyEval_a <= reg_xTop27Bits_uid782_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_0_q;
                topProd_uid784_pT3_uid636_arccosXO2PolyEval_b <= reg_yTop27Bits_uid783_pT3_uid636_arccosXO2PolyEval_0_to_topProd_uid784_pT3_uid636_arccosXO2PolyEval_1_q;
                topProd_uid784_pT3_uid636_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid784_pT3_uid636_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid784_pT3_uid636_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid784_pT3_uid636_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid784_pT3_uid636_arccosXO2PolyEval_q <= topProd_uid784_pT3_uid636_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval(ADD,795)@18
    sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid784_pT3_uid636_arccosXO2PolyEval_q(53)) & topProd_uid784_pT3_uid636_arccosXO2PolyEval_q);
    sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid795_pT3_uid636_arccosXO2PolyEval_b(28)) & highBBits_uid795_pT3_uid636_arccosXO2PolyEval_b);
            sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_b));
    sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_q <= sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_o(54 downto 0);


	--lowRangeB_uid794_pT3_uid636_arccosXO2PolyEval(BITSELECT,793)@18
    lowRangeB_uid794_pT3_uid636_arccosXO2PolyEval_in <= multSumOfTwo18_uid789_pT3_uid636_arccosXO2PolyEval_b(0 downto 0);
    lowRangeB_uid794_pT3_uid636_arccosXO2PolyEval_b <= lowRangeB_uid794_pT3_uid636_arccosXO2PolyEval_in(0 downto 0);

	--add0_uid794_uid797_pT3_uid636_arccosXO2PolyEval(BITJOIN,796)@18
    add0_uid794_uid797_pT3_uid636_arccosXO2PolyEval_q <= sumAHighB_uid796_pT3_uid636_arccosXO2PolyEval_q & lowRangeB_uid794_pT3_uid636_arccosXO2PolyEval_b;

	--R_uid798_pT3_uid636_arccosXO2PolyEval(BITSELECT,797)@18
    R_uid798_pT3_uid636_arccosXO2PolyEval_in <= add0_uid794_uid797_pT3_uid636_arccosXO2PolyEval_q(54 downto 0);
    R_uid798_pT3_uid636_arccosXO2PolyEval_b <= R_uid798_pT3_uid636_arccosXO2PolyEval_in(54 downto 18);

	--reg_R_uid798_pT3_uid636_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_1(REG,1111)@18
    reg_R_uid798_pT3_uid636_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid798_pT3_uid636_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_1_q <= "0000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid798_pT3_uid636_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_1_q <= R_uid798_pT3_uid636_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid615_arccosXO2TabGen_lutmem(DUALMEM,879)@4
    memoryC2_uid615_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC2_uid615_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC2_uid615_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q;
    memoryC2_uid615_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 1,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC2_uid615_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid615_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid615_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid615_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC2_uid615_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC2_uid615_arccosXO2TabGen_lutmem_ia
    );
    memoryC2_uid615_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC2_uid615_arccosXO2TabGen_lutmem_q <= memoryC2_uid615_arccosXO2TabGen_lutmem_iq(0 downto 0);

	--ld_memoryC2_uid615_arccosXO2TabGen_lutmem_q_to_reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_a(DELAY,2299)@6
    ld_memoryC2_uid615_arccosXO2TabGen_lutmem_q_to_reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 11 )
    PORT MAP ( xin => memoryC2_uid615_arccosXO2TabGen_lutmem_q, xout => ld_memoryC2_uid615_arccosXO2TabGen_lutmem_q_to_reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1(REG,1094)@17
    reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_q <= ld_memoryC2_uid615_arccosXO2TabGen_lutmem_q_to_reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor(LOGICAL,3018)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_b <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_a or ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_b);

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_mem_top(CONSTANT,2844)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_mem_top_q <= "01000";

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp(LOGICAL,2845)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_a <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_mem_top_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q);
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_q <= "1" when ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_a = ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_b else "0";

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg(REG,2846)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena(REG,3019)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd(LOGICAL,3020)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_b;

	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_inputreg(DELAY,2982)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => mAddr_uid107_acosX_uid8_fpArccosPiTest_b, xout => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt(COUNTER,2840)
    -- every=1, low=0, high=8, step=1, init=1
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i = 7 THEN
                      ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i - 8;
                    ELSE
                        ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_i,4));


	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg(REG,2841)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux(MUX,2842)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_s <= en;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux: PROCESS (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_s, ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q, ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem(DUALMEM,3009)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_aa <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0(REG,1091)@14
    reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid614_arccosXO2TabGen_lutmem(DUALMEM,878)@15
    memoryC2_uid614_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC2_uid614_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC2_uid614_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid614_arccosXO2TabGen_lutmem_0_q;
    memoryC2_uid614_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC2_uid614_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid614_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid614_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid614_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC2_uid614_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC2_uid614_arccosXO2TabGen_lutmem_ia
    );
    memoryC2_uid614_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC2_uid614_arccosXO2TabGen_lutmem_q <= memoryC2_uid614_arccosXO2TabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid614_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_0(REG,1093)@17
    reg_memoryC2_uid614_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid614_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid614_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_0_q <= memoryC2_uid614_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid616_arccosXO2TabGen(BITJOIN,615)@18
    os_uid616_arccosXO2TabGen_q <= reg_memoryC2_uid615_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_1_q & reg_memoryC2_uid614_arccosXO2TabGen_lutmem_0_to_os_uid616_arccosXO2TabGen_0_q;

	--rndBit_uid461_arcsinXO2XPolyEval(CONSTANT,460)
    rndBit_uid461_arcsinXO2XPolyEval_q <= "01";

	--cIncludingRoundingBit_uid638_arccosXO2PolyEval(BITJOIN,637)@18
    cIncludingRoundingBit_uid638_arccosXO2PolyEval_q <= os_uid616_arccosXO2TabGen_q & rndBit_uid461_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid638_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_0(REG,1110)@18
    reg_cIncludingRoundingBit_uid638_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid638_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_0_q <= "0000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid638_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_0_q <= cIncludingRoundingBit_uid638_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid639_arccosXO2PolyEval(ADD,638)@19
    ts3_uid639_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((43 downto 43 => reg_cIncludingRoundingBit_uid638_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_0_q(42)) & reg_cIncludingRoundingBit_uid638_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_0_q);
    ts3_uid639_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((43 downto 37 => reg_R_uid798_pT3_uid636_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_1_q(36)) & reg_R_uid798_pT3_uid636_arccosXO2PolyEval_0_to_ts3_uid639_arccosXO2PolyEval_1_q);
            ts3_uid639_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid639_arccosXO2PolyEval_a) + SIGNED(ts3_uid639_arccosXO2PolyEval_b));
    ts3_uid639_arccosXO2PolyEval_q <= ts3_uid639_arccosXO2PolyEval_o(43 downto 0);


	--s3_uid640_arccosXO2PolyEval(BITSELECT,639)@19
    s3_uid640_arccosXO2PolyEval_in <= ts3_uid639_arccosXO2PolyEval_q;
    s3_uid640_arccosXO2PolyEval_b <= s3_uid640_arccosXO2PolyEval_in(43 downto 1);

	--yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval(BITSELECT,804)@19
    yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_in <= s3_uid640_arccosXO2PolyEval_b;
    yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_b <= yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_in(42 downto 25);

	--reg_yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_9(REG,1115)@19
    reg_yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_9_q <= yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor(LOGICAL,2607)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_b <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_q <= not (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_a or ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_b);

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_mem_top(CONSTANT,2603)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_mem_top_q <= "01010";

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp(LOGICAL,2604)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_a <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_mem_top_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_a = ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmpReg(REG,2605)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmpReg_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena(REG,2608)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd(LOGICAL,2609)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_a <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_a and ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt(COUNTER,2599)
    -- every=1, low=0, high=10, step=1, init=1
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i = 9 THEN
                      ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i - 10;
                    ELSE
                        ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_i,4));


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg(REG,2600)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux(MUX,2601)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem(DUALMEM,2598)
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT2_uid629_arccosXO2PolyEval_a_inputreg_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 4,
        numwords_a => 11,
        width_b => 44,
        widthad_b => 4,
        numwords_b => 11,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_iq(43 downto 0);

	--yT4_uid641_arccosXO2PolyEval(BITSELECT,640)@19
    yT4_uid641_arccosXO2PolyEval_in <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_mem_q;
    yT4_uid641_arccosXO2PolyEval_b <= yT4_uid641_arccosXO2PolyEval_in(43 downto 3);

	--xBottomBits_uid804_pT4_uid642_arccosXO2PolyEval(BITSELECT,803)@19
    xBottomBits_uid804_pT4_uid642_arccosXO2PolyEval_in <= yT4_uid641_arccosXO2PolyEval_b(13 downto 0);
    xBottomBits_uid804_pT4_uid642_arccosXO2PolyEval_b <= xBottomBits_uid804_pT4_uid642_arccosXO2PolyEval_in(13 downto 0);

	--pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval(BITJOIN,806)@19
    pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_q <= xBottomBits_uid804_pT4_uid642_arccosXO2PolyEval_b & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_7(REG,1114)@19
    reg_pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_7_q <= pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid803_pT4_uid642_arccosXO2PolyEval(BITSELECT,802)@19
    yBottomBits_uid803_pT4_uid642_arccosXO2PolyEval_in <= s3_uid640_arccosXO2PolyEval_b(15 downto 0);
    yBottomBits_uid803_pT4_uid642_arccosXO2PolyEval_b <= yBottomBits_uid803_pT4_uid642_arccosXO2PolyEval_in(15 downto 0);

	--spad_yBottomBits_uid803_uid806_pT4_uid642_arccosXO2PolyEval(BITJOIN,805)@19
    spad_yBottomBits_uid803_uid806_pT4_uid642_arccosXO2PolyEval_q <= GND_q & yBottomBits_uid803_pT4_uid642_arccosXO2PolyEval_b;

	--pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval(BITJOIN,807)@19
    pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_q <= spad_yBottomBits_uid803_uid806_pT4_uid642_arccosXO2PolyEval_q & GND_q;

	--reg_pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_6(REG,1113)@19
    reg_pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_6_q <= pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval(BITSELECT,801)@19
    xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_in <= yT4_uid641_arccosXO2PolyEval_b;
    xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_b <= xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_in(40 downto 23);

	--reg_xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_4(REG,1112)@19
    reg_xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_4_q <= xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma(CHAINMULTADD,896)@20
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a(0),19));
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a(1),19));
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_p(0) <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_l(0) * multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c(0);
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_p(1) <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_l(1) * multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c(1);
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_p(1),38);
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_x(0) <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_w(0);
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_y(0) <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_x(0);
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid802_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_4_q),18);
            multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid804_uid807_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_7_q),18);
            multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid803_uid808_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_6_q),18);
            multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid805_pT4_uid642_arccosXO2PolyEval_0_to_multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_s(0) <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval(BITSELECT,809)@23
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_in <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_cma_q;
    multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_b <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_in(36 downto 1);

	--highBBits_uid812_pT4_uid642_arccosXO2PolyEval(BITSELECT,811)@23
    highBBits_uid812_pT4_uid642_arccosXO2PolyEval_in <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_b;
    highBBits_uid812_pT4_uid642_arccosXO2PolyEval_b <= highBBits_uid812_pT4_uid642_arccosXO2PolyEval_in(35 downto 7);

	--yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval(BITSELECT,799)@19
    yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_in <= s3_uid640_arccosXO2PolyEval_b;
    yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_b <= yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_in(42 downto 16);

	--reg_yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_1(REG,1117)@19
    reg_yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_1_q <= yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval(BITSELECT,798)@19
    xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_in <= yT4_uid641_arccosXO2PolyEval_b;
    xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_b <= xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_in(40 downto 14);

	--reg_xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_0(REG,1116)@19
    reg_xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_0_q <= xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid801_pT4_uid642_arccosXO2PolyEval(MULT,800)@20
    topProd_uid801_pT4_uid642_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(topProd_uid801_pT4_uid642_arccosXO2PolyEval_a),28)) * SIGNED(topProd_uid801_pT4_uid642_arccosXO2PolyEval_b);
    topProd_uid801_pT4_uid642_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid801_pT4_uid642_arccosXO2PolyEval_a <= (others => '0');
            topProd_uid801_pT4_uid642_arccosXO2PolyEval_b <= (others => '0');
            topProd_uid801_pT4_uid642_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid801_pT4_uid642_arccosXO2PolyEval_a <= reg_xTop27Bits_uid799_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_0_q;
                topProd_uid801_pT4_uid642_arccosXO2PolyEval_b <= reg_yTop27Bits_uid800_pT4_uid642_arccosXO2PolyEval_0_to_topProd_uid801_pT4_uid642_arccosXO2PolyEval_1_q;
                topProd_uid801_pT4_uid642_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid801_pT4_uid642_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid801_pT4_uid642_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid801_pT4_uid642_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid801_pT4_uid642_arccosXO2PolyEval_q <= topProd_uid801_pT4_uid642_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval(ADD,812)@23
    sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid801_pT4_uid642_arccosXO2PolyEval_q(53)) & topProd_uid801_pT4_uid642_arccosXO2PolyEval_q);
    sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid812_pT4_uid642_arccosXO2PolyEval_b(28)) & highBBits_uid812_pT4_uid642_arccosXO2PolyEval_b);
            sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_b));
    sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_q <= sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_o(54 downto 0);


	--lowRangeB_uid811_pT4_uid642_arccosXO2PolyEval(BITSELECT,810)@23
    lowRangeB_uid811_pT4_uid642_arccosXO2PolyEval_in <= multSumOfTwo18_uid806_pT4_uid642_arccosXO2PolyEval_b(6 downto 0);
    lowRangeB_uid811_pT4_uid642_arccosXO2PolyEval_b <= lowRangeB_uid811_pT4_uid642_arccosXO2PolyEval_in(6 downto 0);

	--add0_uid811_uid814_pT4_uid642_arccosXO2PolyEval(BITJOIN,813)@23
    add0_uid811_uid814_pT4_uid642_arccosXO2PolyEval_q <= sumAHighB_uid813_pT4_uid642_arccosXO2PolyEval_q & lowRangeB_uid811_pT4_uid642_arccosXO2PolyEval_b;

	--R_uid815_pT4_uid642_arccosXO2PolyEval(BITSELECT,814)@23
    R_uid815_pT4_uid642_arccosXO2PolyEval_in <= add0_uid811_uid814_pT4_uid642_arccosXO2PolyEval_q(60 downto 0);
    R_uid815_pT4_uid642_arccosXO2PolyEval_b <= R_uid815_pT4_uid642_arccosXO2PolyEval_in(60 downto 17);

	--reg_R_uid815_pT4_uid642_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_1(REG,1119)@23
    reg_R_uid815_pT4_uid642_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid815_pT4_uid642_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_1_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid815_pT4_uid642_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_1_q <= R_uid815_pT4_uid642_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor(LOGICAL,3005)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_b <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_a or ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_b);

	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_mem_top(CONSTANT,3001)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_mem_top_q <= "01101";

	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp(LOGICAL,3002)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_a <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_mem_top_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_q);
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_q <= "1" when ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_a = ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_b else "0";

	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmpReg(REG,3003)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmpReg_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena(REG,3006)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd(LOGICAL,3007)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_b;

	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt(COUNTER,2997)
    -- every=1, low=0, high=13, step=1, init=1
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i = 12 THEN
                      ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i - 13;
                    ELSE
                        ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_i,4));


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg(REG,2998)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux(MUX,2999)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_s <= en;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux: PROCESS (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_s, ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg_q, ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem(DUALMEM,2996)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_aa <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdreg_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_ab <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_rdmux_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0(REG,1087)@19
    reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid612_arccosXO2TabGen_lutmem(DUALMEM,877)@20
    memoryC1_uid612_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC1_uid612_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC1_uid612_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_q;
    memoryC1_uid612_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 11,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC1_uid612_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid612_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid612_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid612_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC1_uid612_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC1_uid612_arccosXO2TabGen_lutmem_ia
    );
    memoryC1_uid612_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC1_uid612_arccosXO2TabGen_lutmem_q <= memoryC1_uid612_arccosXO2TabGen_lutmem_iq(10 downto 0);

	--reg_memoryC1_uid612_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_1(REG,1090)@22
    reg_memoryC1_uid612_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid612_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid612_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_1_q <= memoryC1_uid612_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid611_arccosXO2TabGen_lutmem(DUALMEM,876)@20
    memoryC1_uid611_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC1_uid611_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC1_uid611_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid611_arccosXO2TabGen_lutmem_0_q;
    memoryC1_uid611_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC1_uid611_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid611_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid611_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid611_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC1_uid611_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC1_uid611_arccosXO2TabGen_lutmem_ia
    );
    memoryC1_uid611_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC1_uid611_arccosXO2TabGen_lutmem_q <= memoryC1_uid611_arccosXO2TabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid611_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_0(REG,1089)@22
    reg_memoryC1_uid611_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid611_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid611_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_0_q <= memoryC1_uid611_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid613_arccosXO2TabGen(BITJOIN,612)@23
    os_uid613_arccosXO2TabGen_q <= reg_memoryC1_uid612_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_1_q & reg_memoryC1_uid611_arccosXO2TabGen_lutmem_0_to_os_uid613_arccosXO2TabGen_0_q;

	--cIncludingRoundingBit_uid644_arccosXO2PolyEval(BITJOIN,643)@23
    cIncludingRoundingBit_uid644_arccosXO2PolyEval_q <= os_uid613_arccosXO2TabGen_q & rndBit_uid461_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid644_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_0(REG,1118)@23
    reg_cIncludingRoundingBit_uid644_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid644_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_0_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid644_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_0_q <= cIncludingRoundingBit_uid644_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid645_arccosXO2PolyEval(ADD,644)@24
    ts4_uid645_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((53 downto 53 => reg_cIncludingRoundingBit_uid644_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_0_q(52)) & reg_cIncludingRoundingBit_uid644_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_0_q);
    ts4_uid645_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((53 downto 44 => reg_R_uid815_pT4_uid642_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_1_q(43)) & reg_R_uid815_pT4_uid642_arccosXO2PolyEval_0_to_ts4_uid645_arccosXO2PolyEval_1_q);
            ts4_uid645_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid645_arccosXO2PolyEval_a) + SIGNED(ts4_uid645_arccosXO2PolyEval_b));
    ts4_uid645_arccosXO2PolyEval_q <= ts4_uid645_arccosXO2PolyEval_o(53 downto 0);


	--s4_uid646_arccosXO2PolyEval(BITSELECT,645)@24
    s4_uid646_arccosXO2PolyEval_in <= ts4_uid645_arccosXO2PolyEval_q;
    s4_uid646_arccosXO2PolyEval_b <= s4_uid646_arccosXO2PolyEval_in(53 downto 1);

	--yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval(BITSELECT,816)@24
    yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_in <= s4_uid646_arccosXO2PolyEval_b;
    yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_b <= yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_in(52 downto 26);

	--reg_yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_9(REG,1123)@24
    reg_yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_9_q <= yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor(LOGICAL,2720)
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_b <= ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_q <= not (ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_a or ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_b);

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2653)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_mem_top_q <= "01111";

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp(LOGICAL,2654)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_a <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_mem_top_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_a = ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg(REG,2655)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena(REG,2721)
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd(LOGICAL,2722)
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_a <= ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_q <= ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_a and ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_b;

	--xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval(BITSELECT,819)@6
    xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_in <= mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b(16 downto 0);
    xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b <= xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_in(16 downto 0);

	--ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_inputreg(DELAY,2710)
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 17, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b, xout => ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,2649)
    -- every=1, low=0, high=15, step=1, init=1
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg(REG,2650)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux(MUX,2651)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem(DUALMEM,2711)
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ia <= ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_inputreg_q;
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_aa <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ab <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 17,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_q <= ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_iq(16 downto 0);

	--pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval(BITJOIN,823)@24
    pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_q <= ld_xBottomBits_uid820_pT5_uid648_arccosXO2PolyEval_b_to_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_7(REG,1122)@24
    reg_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_7_q <= pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor(LOGICAL,2707)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_b <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena_q;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_q <= not (ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_a or ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_b);

	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_mem_top(CONSTANT,2703)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_mem_top_q <= "01100";

	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp(LOGICAL,2704)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_a <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_mem_top_q;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q);
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_q <= "1" when ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_a = ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_b else "0";

	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg(REG,2705)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena(REG,2708)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_nor_q = "1") THEN
                ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd(LOGICAL,2709)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_a <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_sticky_ena_q;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_b <= en;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_a and ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_b;

	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_inputreg(DELAY,2697)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => yT2_uid629_arccosXO2PolyEval_b, xout => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt(COUNTER,2699)
    -- every=1, low=0, high=12, step=1, init=1
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i = 11 THEN
                      ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i - 12;
                    ELSE
                        ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_i,4));


	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg(REG,2700)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux(MUX,2701)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_s <= en;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux: PROCESS (ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_s, ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q, ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem(DUALMEM,2698)
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_ia <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_inputreg_q;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_aa <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_ab <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 26,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_iq,
        address_a => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_aa,
        data_a => ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_ia
    );
    ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_reset0 <= areset;
        ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_iq(25 downto 0);

	--spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval(BITJOIN,822)@25
    spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_q <= GND_q & ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_mem_q;

	--reg_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_6(REG,1121)@25
    reg_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_6_q <= spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval(BITSELECT,818)@24
    yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_in <= s4_uid646_arccosXO2PolyEval_b(25 downto 0);
    yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b <= yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_in(25 downto 0);

	--ld_yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b_to_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_b(DELAY,1996)@24
    ld_yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b_to_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_b : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b, xout => ld_yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b_to_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval(BITJOIN,824)@25
    pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_q <= ld_yBottomBits_uid819_pT5_uid648_arccosXO2PolyEval_b_to_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_b_q & GND_q;

	--reg_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_4(REG,1120)@25
    reg_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_4_q <= pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma(CHAINMULTADD,897)@26
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a(0),28));
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a(1),28));
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_p(0) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_l(0) * multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c(0);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_p(1) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_l(1) * multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c(1);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_p(0),56);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_p(1),56);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_x(0) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_w(0);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_x(1) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_w(1);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_y(0) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s(1) + multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_x(0);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_y(1) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_x(1);
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_pad_yBottomBits_uid819_uid825_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_4_q),27);
            multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid820_uid824_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_7_q),27);
            multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c(0) <= RESIZE(SIGNED(reg_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_6_q),27);
            multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s(0) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_y(0);
                multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s(1) <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval(BITSELECT,826)@29
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_in <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_q;
    multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_b <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_in(54 downto 1);

	--highBBits_uid833_pT5_uid648_arccosXO2PolyEval(BITSELECT,832)@29
    highBBits_uid833_pT5_uid648_arccosXO2PolyEval_in <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_b;
    highBBits_uid833_pT5_uid648_arccosXO2PolyEval_b <= highBBits_uid833_pT5_uid648_arccosXO2PolyEval_in(53 downto 19);

	--ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor(LOGICAL,3031)
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_b <= ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena_q;
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_q <= not (ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_a or ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_b);

	--ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena(REG,3032)
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_nor_q = "1") THEN
                ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd(LOGICAL,3033)
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_a <= ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_sticky_ena_q;
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_b <= en;
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_q <= ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_a and ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_b;

	--xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval(BITSELECT,815)@6
    xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_in <= mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b;
    xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b <= xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_in(43 downto 17);

	--ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_inputreg(DELAY,3021)
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b, xout => ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem(DUALMEM,3022)
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_ia <= ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_inputreg_q;
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_aa <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_ab <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_iq,
        address_a => ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_aa,
        data_a => ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_ia
    );
    ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_reset0 <= areset;
        ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_q <= ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_iq(26 downto 0);

	--reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0(REG,1126)@24
    reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_q <= ld_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_b_to_reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid818_pT5_uid648_arccosXO2PolyEval(MULT,817)@25
    topProd_uid818_pT5_uid648_arccosXO2PolyEval_pr <= signed(resize(UNSIGNED(topProd_uid818_pT5_uid648_arccosXO2PolyEval_a),28)) * SIGNED(topProd_uid818_pT5_uid648_arccosXO2PolyEval_b);
    topProd_uid818_pT5_uid648_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid818_pT5_uid648_arccosXO2PolyEval_a <= (others => '0');
            topProd_uid818_pT5_uid648_arccosXO2PolyEval_b <= (others => '0');
            topProd_uid818_pT5_uid648_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid818_pT5_uid648_arccosXO2PolyEval_a <= reg_xTop27Bits_uid816_pT5_uid648_arccosXO2PolyEval_0_to_topProd_uid818_pT5_uid648_arccosXO2PolyEval_0_q;
                topProd_uid818_pT5_uid648_arccosXO2PolyEval_b <= reg_yTop27Bits_uid817_pT5_uid648_arccosXO2PolyEval_0_to_multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_cma_9_q;
                topProd_uid818_pT5_uid648_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid818_pT5_uid648_arccosXO2PolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid818_pT5_uid648_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid818_pT5_uid648_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid818_pT5_uid648_arccosXO2PolyEval_q <= topProd_uid818_pT5_uid648_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor(LOGICAL,2733)
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_b <= ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q;
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_q <= not (ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_a or ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_b);

	--ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena(REG,2734)
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_nor_q = "1") THEN
                ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd(LOGICAL,2735)
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_a <= ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_sticky_ena_q;
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_b <= en;
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_q <= ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_a and ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_b;

	--sSM0W_uid829_pT5_uid648_arccosXO2PolyEval(BITSELECT,828)@6
    sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_in <= mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b(16 downto 0);
    sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_b <= sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_in(16 downto 14);

	--reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1(REG,1125)@6
    reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q <= sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_inputreg(DELAY,2723)
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q, xout => ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem(DUALMEM,2724)
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ia <= ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_inputreg_q;
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_aa <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ab <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 3,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_iq,
        address_a => ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_aa,
        data_a => ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_ia
    );
    ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_reset0 <= areset;
        ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_q <= ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_iq(2 downto 0);

	--sSM0H_uid828_pT5_uid648_arccosXO2PolyEval(BITSELECT,827)@24
    sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_in <= s4_uid646_arccosXO2PolyEval_b(25 downto 0);
    sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_b <= sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_in(25 downto 23);

	--reg_sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_0(REG,1124)@24
    reg_sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_0_q <= sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid830_pT5_uid648_arccosXO2PolyEval(MULT,829)@25
    sm0_uid830_pT5_uid648_arccosXO2PolyEval_pr <= UNSIGNED(sm0_uid830_pT5_uid648_arccosXO2PolyEval_a) * UNSIGNED(sm0_uid830_pT5_uid648_arccosXO2PolyEval_b);
    sm0_uid830_pT5_uid648_arccosXO2PolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid830_pT5_uid648_arccosXO2PolyEval_a <= (others => '0');
            sm0_uid830_pT5_uid648_arccosXO2PolyEval_b <= (others => '0');
            sm0_uid830_pT5_uid648_arccosXO2PolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid830_pT5_uid648_arccosXO2PolyEval_a <= reg_sSM0H_uid828_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_0_q;
                sm0_uid830_pT5_uid648_arccosXO2PolyEval_b <= ld_reg_sSM0W_uid829_pT5_uid648_arccosXO2PolyEval_0_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_1_q_to_sm0_uid830_pT5_uid648_arccosXO2PolyEval_b_replace_mem_q;
                sm0_uid830_pT5_uid648_arccosXO2PolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid830_pT5_uid648_arccosXO2PolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid830_pT5_uid648_arccosXO2PolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid830_pT5_uid648_arccosXO2PolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid830_pT5_uid648_arccosXO2PolyEval_q <= sm0_uid830_pT5_uid648_arccosXO2PolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval(BITJOIN,830)@28
    TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q <= topProd_uid818_pT5_uid648_arccosXO2PolyEval_q & sm0_uid830_pT5_uid648_arccosXO2PolyEval_q;

	--ld_TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q_to_sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a(DELAY,2006)@28
    ld_TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q_to_sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a : dspba_delay
    GENERIC MAP ( width => 60, depth => 1 )
    PORT MAP ( xin => TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q, xout => ld_TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q_to_sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval(ADD,833)@29
    sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((60 downto 60 => ld_TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q_to_sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a_q(59)) & ld_TtopProdConcSoftProd_uid831_pT5_uid648_arccosXO2PolyEval_q_to_sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a_q);
    sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((60 downto 35 => highBBits_uid833_pT5_uid648_arccosXO2PolyEval_b(34)) & highBBits_uid833_pT5_uid648_arccosXO2PolyEval_b);
            sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_a) + SIGNED(sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_b));
    sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_q <= sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_o(60 downto 0);


	--lowRangeB_uid832_pT5_uid648_arccosXO2PolyEval(BITSELECT,831)@29
    lowRangeB_uid832_pT5_uid648_arccosXO2PolyEval_in <= multSumOfTwo27_uid823_pT5_uid648_arccosXO2PolyEval_b(18 downto 0);
    lowRangeB_uid832_pT5_uid648_arccosXO2PolyEval_b <= lowRangeB_uid832_pT5_uid648_arccosXO2PolyEval_in(18 downto 0);

	--add0_uid832_uid835_pT5_uid648_arccosXO2PolyEval(BITJOIN,834)@29
    add0_uid832_uid835_pT5_uid648_arccosXO2PolyEval_q <= sumAHighB_uid834_pT5_uid648_arccosXO2PolyEval_q & lowRangeB_uid832_pT5_uid648_arccosXO2PolyEval_b;

	--R_uid836_pT5_uid648_arccosXO2PolyEval(BITSELECT,835)@29
    R_uid836_pT5_uid648_arccosXO2PolyEval_in <= add0_uid832_uid835_pT5_uid648_arccosXO2PolyEval_q(78 downto 0);
    R_uid836_pT5_uid648_arccosXO2PolyEval_b <= R_uid836_pT5_uid648_arccosXO2PolyEval_in(78 downto 24);

	--reg_R_uid836_pT5_uid648_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_1(REG,1129)@29
    reg_R_uid836_pT5_uid648_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid836_pT5_uid648_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid836_pT5_uid648_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_1_q <= R_uid836_pT5_uid648_arccosXO2PolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor(LOGICAL,2992)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_b <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_a or ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_b);

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_mem_top(CONSTANT,2792)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_mem_top_q <= "010011";

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp(LOGICAL,2793)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_a <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_mem_top_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q);
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_q <= "1" when ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_a = ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_b else "0";

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg(REG,2794)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena(REG,2993)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd(LOGICAL,2994)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_b;

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt(COUNTER,2788)
    -- every=1, low=0, high=19, step=1, init=1
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i = 18 THEN
                      ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i - 19;
                    ELSE
                        ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_i,5));


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg(REG,2789)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux(MUX,2790)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_s, ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q, ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem(DUALMEM,2983)
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_aa <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0(REG,1084)@25
    reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_q <= ld_mAddr_uid107_acosX_uid8_fpArccosPiTest_b_to_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid609_arccosXO2TabGen_lutmem(DUALMEM,875)@26
    memoryC0_uid609_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC0_uid609_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC0_uid609_arccosXO2TabGen_lutmem_ab <= reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid609_arccosXO2TabGen_lutmem_0_q;
    memoryC0_uid609_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC0_uid609_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid609_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid609_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid609_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC0_uid609_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC0_uid609_arccosXO2TabGen_lutmem_ia
    );
    memoryC0_uid609_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC0_uid609_arccosXO2TabGen_lutmem_q <= memoryC0_uid609_arccosXO2TabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid609_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_1(REG,1086)@28
    reg_memoryC0_uid609_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid609_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid609_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_1_q <= memoryC0_uid609_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor(LOGICAL,2796)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_a or ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena(REG,2797)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd(LOGICAL,2798)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem(DUALMEM,2787)
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_aa <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC0_uid608_arccosXO2TabGen_lutmem(DUALMEM,874)@26
    memoryC0_uid608_arccosXO2TabGen_lutmem_ia <= (others => '0');
    memoryC0_uid608_arccosXO2TabGen_lutmem_aa <= (others => '0');
    memoryC0_uid608_arccosXO2TabGen_lutmem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_mem_q;
    memoryC0_uid608_arccosXO2TabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC0_uid608_arccosXO2TabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid608_arccosXO2TabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid608_arccosXO2TabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid608_arccosXO2TabGen_lutmem_iq,
        address_a => memoryC0_uid608_arccosXO2TabGen_lutmem_aa,
        data_a => memoryC0_uid608_arccosXO2TabGen_lutmem_ia
    );
    memoryC0_uid608_arccosXO2TabGen_lutmem_reset0 <= areset;
        memoryC0_uid608_arccosXO2TabGen_lutmem_q <= memoryC0_uid608_arccosXO2TabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid608_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_0(REG,1085)@28
    reg_memoryC0_uid608_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid608_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid608_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_0_q <= memoryC0_uid608_arccosXO2TabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid610_arccosXO2TabGen(BITJOIN,609)@29
    os_uid610_arccosXO2TabGen_q <= reg_memoryC0_uid609_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_1_q & reg_memoryC0_uid608_arccosXO2TabGen_lutmem_0_to_os_uid610_arccosXO2TabGen_0_q;

	--rndBit_uid467_arcsinXO2XPolyEval(CONSTANT,466)
    rndBit_uid467_arcsinXO2XPolyEval_q <= "001";

	--cIncludingRoundingBit_uid650_arccosXO2PolyEval(BITJOIN,649)@29
    cIncludingRoundingBit_uid650_arccosXO2PolyEval_q <= os_uid610_arccosXO2TabGen_q & rndBit_uid467_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid650_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_0(REG,1128)@29
    reg_cIncludingRoundingBit_uid650_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid650_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid650_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_0_q <= cIncludingRoundingBit_uid650_arccosXO2PolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid651_arccosXO2PolyEval(ADD,650)@30
    ts5_uid651_arccosXO2PolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid650_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid650_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_0_q);
    ts5_uid651_arccosXO2PolyEval_b <= STD_LOGIC_VECTOR((62 downto 55 => reg_R_uid836_pT5_uid648_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_1_q(54)) & reg_R_uid836_pT5_uid648_arccosXO2PolyEval_0_to_ts5_uid651_arccosXO2PolyEval_1_q);
            ts5_uid651_arccosXO2PolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid651_arccosXO2PolyEval_a) + SIGNED(ts5_uid651_arccosXO2PolyEval_b));
    ts5_uid651_arccosXO2PolyEval_q <= ts5_uid651_arccosXO2PolyEval_o(62 downto 0);


	--s5_uid652_arccosXO2PolyEval(BITSELECT,651)@30
    s5_uid652_arccosXO2PolyEval_in <= ts5_uid651_arccosXO2PolyEval_q;
    s5_uid652_arccosXO2PolyEval_b <= s5_uid652_arccosXO2PolyEval_in(62 downto 1);

	--fxpArccosX_uid110_acosX_uid8_fpArccosPiTest(BITSELECT,109)@30
    fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_in <= s5_uid652_arccosXO2PolyEval_b(59 downto 0);
    fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_b <= fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_in(59 downto 4);

	--reg_fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_1(REG,1131)@30
    reg_fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_1_q <= "00000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_1_q <= fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--pi2_uid111_acosX_uid8_fpArccosPiTest(CONSTANT,110)
    pi2_uid111_acosX_uid8_fpArccosPiTest_q <= "11001001000011111101101010100010001000010110100011000010";

	--pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest(BITJOIN,111)@30
    pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_q <= pi2_uid111_acosX_uid8_fpArccosPiTest_q & GND_q;

	--reg_pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_0(REG,1130)@30
    reg_pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_0_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_0_q <= pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--path2Diff_uid112_acosX_uid8_fpArccosPiTest(SUB,112)@31
    path2Diff_uid112_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & reg_pad_pi2_uid111_uid112_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_0_q);
    path2Diff_uid112_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("00" & reg_fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_0_to_path2Diff_uid112_acosX_uid8_fpArccosPiTest_1_q);
            path2Diff_uid112_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path2Diff_uid112_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(path2Diff_uid112_acosX_uid8_fpArccosPiTest_b));
    path2Diff_uid112_acosX_uid8_fpArccosPiTest_q <= path2Diff_uid112_acosX_uid8_fpArccosPiTest_o(57 downto 0);


	--path2NegCaseFPFrac_uid115_acosX_uid8_fpArccosPiTest(BITSELECT,114)@31
    path2NegCaseFPFrac_uid115_acosX_uid8_fpArccosPiTest_in <= path2Diff_uid112_acosX_uid8_fpArccosPiTest_q(55 downto 0);
    path2NegCaseFPFrac_uid115_acosX_uid8_fpArccosPiTest_b <= path2NegCaseFPFrac_uid115_acosX_uid8_fpArccosPiTest_in(55 downto 4);

	--path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest(BITJOIN,115)@31
    path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_q <= GND_q & cstBiasP1_uid26_acosX_uid8_fpArccosPiTest_q & path2NegCaseFPFrac_uid115_acosX_uid8_fpArccosPiTest_b;

	--reg_path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_3(REG,1134)@31
    reg_path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_3_q <= path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--path2NegCaseFPFrac_uid118_acosX_uid8_fpArccosPiTest(BITSELECT,117)@31
    path2NegCaseFPFrac_uid118_acosX_uid8_fpArccosPiTest_in <= path2Diff_uid112_acosX_uid8_fpArccosPiTest_q(54 downto 0);
    path2NegCaseFPFrac_uid118_acosX_uid8_fpArccosPiTest_b <= path2NegCaseFPFrac_uid118_acosX_uid8_fpArccosPiTest_in(54 downto 3);

	--path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest(BITJOIN,118)@31
    path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_q <= GND_q & cstBias_uid22_acosX_uid8_fpArccosPiTest_q & path2NegCaseFPFrac_uid118_acosX_uid8_fpArccosPiTest_b;

	--reg_path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_2(REG,1133)@31
    reg_path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_2_q <= path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--normBit_uid114_acosX_uid8_fpArccosPiTest(BITSELECT,113)@31
    normBit_uid114_acosX_uid8_fpArccosPiTest_in <= path2Diff_uid112_acosX_uid8_fpArccosPiTest_q(56 downto 0);
    normBit_uid114_acosX_uid8_fpArccosPiTest_b <= normBit_uid114_acosX_uid8_fpArccosPiTest_in(56 downto 56);

	--reg_normBit_uid114_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_1(REG,1132)@31
    reg_normBit_uid114_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBit_uid114_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBit_uid114_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_1_q <= normBit_uid114_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest(MUX,120)@32
    path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_s <= reg_normBit_uid114_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_1_q;
    path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest: PROCESS (path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_s, en, reg_path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_2_q, reg_path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_q <= reg_path2NegCaseFPS_uid119_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_q <= reg_path2NegCaseFPL_uid116_acosX_uid8_fpArccosPiTest_0_to_path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest(BITSELECT,121)@30
    path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_in <= fxpArccosX_uid110_acosX_uid8_fpArccosPiTest_b(54 downto 0);
    path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b <= path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_in(54 downto 3);

	--ld_path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b_to_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_a(DELAY,1261)@30
    ld_path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b_to_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b, xout => ld_path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b_to_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest(BITJOIN,122)@31
    path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_q <= GND_q & cstBias_uid22_acosX_uid8_fpArccosPiTest_q & ld_path2PosCaseFPFraction_uid122_acosX_uid8_fpArccosPiTest_b_to_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_a_q;

	--reg_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_0_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_2(REG,1135)@31
    reg_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_0_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_0_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_0_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_2_q <= path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor(LOGICAL,2404)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_b <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_q <= not (ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_a or ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_b);

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_mem_top(CONSTANT,2400)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_mem_top_q <= "011101";

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp(LOGICAL,2401)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_a <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_mem_top_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q);
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_q <= "1" when ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_a = ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_b else "0";

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmpReg(REG,2402)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmpReg_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena(REG,2405)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_nor_q = "1") THEN
                ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd(LOGICAL,2406)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_a <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_b <= en;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_a and ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_b;

	--singX_uid17_acosX_uid8_fpArccosPiTest(BITSELECT,16)@0
    singX_uid17_acosX_uid8_fpArccosPiTest_in <= a;
    singX_uid17_acosX_uid8_fpArccosPiTest_b <= singX_uid17_acosX_uid8_fpArccosPiTest_in(63 downto 63);

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_inputreg(DELAY,2378)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => singX_uid17_acosX_uid8_fpArccosPiTest_b, xout => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt(COUNTER,2396)
    -- every=1, low=0, high=29, step=1, init=1
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i = 28 THEN
                      ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq = '1') THEN
                        ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i - 29;
                    ELSE
                        ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i,5));


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg(REG,2397)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux(MUX,2398)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s <= en;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux: PROCESS (ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s, ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q, ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem(DUALMEM,2395)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_ia <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_inputreg_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_aa <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_ab <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_iq,
        address_a => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_aa,
        data_a => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_ia
    );
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 <= areset;
        ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_iq(0 downto 0);

	--path2ResFP_uid125_acosX_uid8_fpArccosPiTest(MUX,124)@32
    path2ResFP_uid125_acosX_uid8_fpArccosPiTest_s <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_b_replace_mem_q;
    path2ResFP_uid125_acosX_uid8_fpArccosPiTest: PROCESS (path2ResFP_uid125_acosX_uid8_fpArccosPiTest_s, en, reg_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_0_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_2_q, path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE path2ResFP_uid125_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => path2ResFP_uid125_acosX_uid8_fpArccosPiTest_q <= reg_path2PosCaseFP_uid123_acosX_uid8_fpArccosPiTest_0_to_path2ResFP_uid125_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => path2ResFP_uid125_acosX_uid8_fpArccosPiTest_q <= path2NegCaseFP_uid121_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => path2ResFP_uid125_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest(BITSELECT,131)@32
    Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_in <= path2ResFP_uid125_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b <= Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_in(62 downto 52);

	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_inputreg(DELAY,3034)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b, xout => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt(COUNTER,2409)
    -- every=1, low=0, high=47, step=1, init=1
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i = 46 THEN
                      ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_eq = '1') THEN
                        ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i - 47;
                    ELSE
                        ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_i,6));


	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg(REG,2410)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux(MUX,3038)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_s <= en;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux: PROCESS (ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_s, ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg_q, ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_q)
    BEGIN
            CASE ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_s IS
                  WHEN "0" => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg_q;
                  WHEN "1" => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_q;
                  WHEN OTHERS => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem(DUALMEM,3035)
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_ia <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_inputreg_q;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_aa <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg_q;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_ab <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_rdmux_q;
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 48,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 48,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_iq,
        address_a => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_aa,
        data_a => ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_ia
    );
    ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_reset0 <= areset;
        ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_q <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_iq(10 downto 0);

	--reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3(REG,1139)@82
    reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_q <= ld_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_b_to_reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage2Idx3Pad3_uid421_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(CONSTANT,420)
    rightShiftStage2Idx3Pad3_uid421_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= "000";

	--rightShiftStage1Idx3Pad12_uid410_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(CONSTANT,409)
    rightShiftStage1Idx3Pad12_uid410_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= "000000000000";

	--rightShiftStage0Idx3Pad48_uid399_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(CONSTANT,398)
    rightShiftStage0Idx3Pad48_uid399_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= "000000000000000000000000000000000000000000000000";

	--ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor(LOGICAL,2507)
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_b <= ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_q <= not (ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_a or ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_b);

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top(CONSTANT,2490)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q <= "011010";

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp(LOGICAL,2491)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q);
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q <= "1" when ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a = ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b else "0";

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg(REG,2492)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena(REG,2508)
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_q = "1") THEN
                ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd(LOGICAL,2509)
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_a <= ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_b <= en;
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_q <= ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_a and ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_b;

	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor(LOGICAL,2468)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_b <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena_q;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_q <= not (ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_a or ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_b);

	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_mem_top(CONSTANT,2464)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_mem_top_q <= "010111";

	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp(LOGICAL,2465)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_a <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_mem_top_q;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q);
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_q <= "1" when ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_a = ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_b else "0";

	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmpReg(REG,2466)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmpReg_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena(REG,2469)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_nor_q = "1") THEN
                ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd(LOGICAL,2470)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_a <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_sticky_ena_q;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_b <= en;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_a and ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_b;

	--maxCountVal_uid332_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(CONSTANT,331)
    maxCountVal_uid332_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= "1001111";

	--reg_y_uid61_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_1(REG,923)@3
    reg_y_uid61_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_y_uid61_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_y_uid61_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_1_q <= y_uid61_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest(BITJOIN,62)@3
    pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_q <= VCC_q & STD_LOGIC_VECTOR((78 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_0(REG,922)@3
    reg_pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_0_q <= pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--oMy_uid63_acosX_uid8_fpArccosPiTest(SUB,63)@4
    oMy_uid63_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & reg_pad_o_uid27_uid63_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_0_q);
    oMy_uid63_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("00" & reg_y_uid61_acosX_uid8_fpArccosPiTest_0_to_oMy_uid63_acosX_uid8_fpArccosPiTest_1_q);
            oMy_uid63_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(oMy_uid63_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(oMy_uid63_acosX_uid8_fpArccosPiTest_b));
    oMy_uid63_acosX_uid8_fpArccosPiTest_q <= oMy_uid63_acosX_uid8_fpArccosPiTest_o(80 downto 0);


	--l_uid65_acosX_uid8_fpArccosPiTest(BITSELECT,64)@4
    l_uid65_acosX_uid8_fpArccosPiTest_in <= oMy_uid63_acosX_uid8_fpArccosPiTest_q(78 downto 0);
    l_uid65_acosX_uid8_fpArccosPiTest_b <= l_uid65_acosX_uid8_fpArccosPiTest_in(78 downto 0);

	--rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,282)@4
    rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= l_uid65_acosX_uid8_fpArccosPiTest_b;
    rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(78 downto 15);

	--reg_rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1(REG,924)@4
    reg_rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q <= rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(LOGICAL,283)@5
    vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= reg_rVStage_uid283_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q;
    vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rightShiftStage0Idx2Pad64_uid249_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= "1" when vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a = vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b else "0";

	--reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6(REG,938)@5
    reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q <= vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_g(DELAY,1507)@6
    ld_reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q, xout => ld_reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,285)@4
    vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= l_uid65_acosX_uid8_fpArccosPiTest_b(14 downto 0);
    vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(14 downto 0);

	--ld_vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_to_cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b(DELAY,1455)@4
    ld_vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_to_cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 15, depth => 1 )
    PORT MAP ( xin => vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b, xout => ld_vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_to_cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,286)@5
    cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= ld_vStage_uid286_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_to_cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b_q & rightShiftStage0Idx2Pad64_uid249_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;

	--ld_l_uid65_acosX_uid8_fpArccosPiTest_b_to_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c(DELAY,1457)@4
    ld_l_uid65_acosX_uid8_fpArccosPiTest_b_to_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => l_uid65_acosX_uid8_fpArccosPiTest_b, xout => ld_l_uid65_acosX_uid8_fpArccosPiTest_b_to_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,287)@5
    vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, ld_l_uid65_acosX_uid8_fpArccosPiTest_b_to_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q, cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= ld_l_uid65_acosX_uid8_fpArccosPiTest_b_to_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q;
                  WHEN "1" => vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= cStage_uid287_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,289)@5
    rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(78 downto 47);

	--reg_rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1(REG,925)@5
    reg_rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q <= rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(LOGICAL,290)@6
    vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= reg_rVStage_uid290_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q;
    vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= "1" when vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a = vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b else "0";

	--reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5(REG,937)@6
    reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q <= vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_f(DELAY,1506)@7
    ld_reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q, xout => ld_reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid293_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,292)@5
    vStage_uid293_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q(46 downto 0);
    vStage_uid293_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= vStage_uid293_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(46 downto 0);

	--cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,293)@5
    cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStage_uid293_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b & rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;

	--reg_cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3(REG,927)@5
    reg_cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2(REG,926)@5
    reg_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,294)@6
    vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, reg_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q, reg_cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_vStagei_uid288_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_cStage_uid294_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,296)@6
    rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(78 downto 63);

	--reg_rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1(REG,928)@6
    reg_rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q <= rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(LOGICAL,297)@7
    vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= reg_rVStage_uid297_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_1_q;
    vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= "1" when vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a = vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b else "0";

	--ld_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_a(DELAY,2141)@7
    ld_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q, xout => ld_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4(REG,936)@8
    reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_q <= ld_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid300_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,299)@6
    vStage_uid300_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    vStage_uid300_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= vStage_uid300_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(62 downto 0);

	--cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,300)@6
    cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStage_uid300_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b & rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;

	--reg_cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3(REG,930)@6
    reg_cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2(REG,929)@6
    reg_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,301)@7
    vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, reg_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q, reg_cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_vStagei_uid295_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_cStage_uid301_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid304_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,303)@7
    rVStage_uid304_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    rVStage_uid304_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rVStage_uid304_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(78 downto 71);

	--vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(LOGICAL,304)@7
    vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= rVStage_uid304_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b;
    vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_i <= "1" when vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a = vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b else "0";
    vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q, xin => vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_d(DELAY,1504)@8
    ld_vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q, xout => ld_vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid307_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,306)@7
    vStage_uid307_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q(70 downto 0);
    vStage_uid307_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= vStage_uid307_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(70 downto 0);

	--cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,307)@7
    cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStage_uid307_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b & rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;

	--reg_cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3(REG,932)@7
    reg_cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2(REG,931)@7
    reg_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,308)@8
    vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, reg_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q, reg_cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_vStagei_uid302_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_cStage_uid308_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid311_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,310)@8
    rVStage_uid311_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    rVStage_uid311_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rVStage_uid311_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(78 downto 75);

	--vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(LOGICAL,311)@8
    vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= rVStage_uid311_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b;
    vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= "1" when vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a = vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b else "0";

	--reg_vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2(REG,935)@8
    reg_vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid314_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,313)@8
    vStage_uid314_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q(74 downto 0);
    vStage_uid314_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= vStage_uid314_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(74 downto 0);

	--cStage_uid315_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,314)@8
    cStage_uid315_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStage_uid314_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b & rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;

	--vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,315)@8
    vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q, cStage_uid315_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStagei_uid309_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
                  WHEN "1" => vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= cStage_uid315_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid318_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,317)@8
    rVStage_uid318_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    rVStage_uid318_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rVStage_uid318_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(78 downto 77);

	--vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(LOGICAL,318)@8
    vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= rVStage_uid318_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b;
    vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_i <= "1" when vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a = vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b else "0";
    vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q, xin => vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--vStage_uid321_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,320)@8
    vStage_uid321_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q(76 downto 0);
    vStage_uid321_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= vStage_uid321_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(76 downto 0);

	--cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,321)@8
    cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStage_uid321_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b & rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;

	--reg_cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3(REG,934)@8
    reg_cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q <= cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2(REG,933)@8
    reg_vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q <= vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,322)@9
    vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, reg_vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q, reg_cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_vStagei_uid316_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= reg_cStage_uid322_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid325_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,324)@9
    rVStage_uid325_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    rVStage_uid325_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= rVStage_uid325_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(78 downto 78);

	--vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(LOGICAL,325)@9
    vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= rVStage_uid325_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b;
    vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= GND_q;
    vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= "1" when vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a = vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b else "0";

	--vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,330)@9
    vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= ld_reg_vCount_uid284_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_6_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_g_q & ld_reg_vCount_uid291_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_5_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_f_q & reg_vCount_uid298_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_4_q & ld_vCount_uid305_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_d_q & reg_vCount_uid312_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_0_to_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_2_q & vCount_uid319_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q & vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;

	--ld_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c(DELAY,1510)@9
    ld_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q, xout => ld_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(COMPARE,332)@9
    vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_cin <= GND_q;
    vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("00" & maxCountVal_uid332_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q) & '0';
    vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("00" & vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q) & vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_cin(0);
    vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c(0) <= vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_o(9);


	--vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,334)@10
    vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCountBig_uid333_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c;
    vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, ld_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q, maxCountVal_uid332_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= ld_vCount_uid331_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q_to_vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_c_q;
                  WHEN "1" => vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= maxCountVal_uid332_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstBiasM2_uid6_fpArccosPiTest(CONSTANT,5)
    cstBiasM2_uid6_fpArccosPiTest_q <= "01111111101";

	--expL_uid67_acosX_uid8_fpArccosPiTest(SUB,66)@10
    expL_uid67_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM2_uid6_fpArccosPiTest_q);
    expL_uid67_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("00000" & vCountFinal_uid335_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q);
            expL_uid67_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expL_uid67_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(expL_uid67_acosX_uid8_fpArccosPiTest_b));
    expL_uid67_acosX_uid8_fpArccosPiTest_q <= expL_uid67_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--expLRange_uid69_acosX_uid8_fpArccosPiTest(BITSELECT,68)@10
    expLRange_uid69_acosX_uid8_fpArccosPiTest_in <= expL_uid67_acosX_uid8_fpArccosPiTest_q(10 downto 0);
    expLRange_uid69_acosX_uid8_fpArccosPiTest_b <= expLRange_uid69_acosX_uid8_fpArccosPiTest_in(10 downto 0);

	--vStage_uid328_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITSELECT,327)@9
    vStage_uid328_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in <= vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q(77 downto 0);
    vStage_uid328_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b <= vStage_uid328_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_in(77 downto 0);

	--cStage_uid329_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(BITJOIN,328)@9
    cStage_uid329_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStage_uid328_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_b & GND_q;

	--vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest(MUX,329)@9
    vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s <= vCount_uid326_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
    vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest: PROCESS (vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s, en, vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q, cStage_uid329_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= vStagei_uid323_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
                  WHEN "1" => vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= cStage_uid329_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest(BITSELECT,67)@9
    fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_in <= vStagei_uid330_fpLOut1_uid66_acosX_uid8_fpArccosPiTest_q(77 downto 0);
    fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b <= fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_in(77 downto 26);

	--ld_fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b_to_fpL_uid70_acosX_uid8_fpArccosPiTest_a(DELAY,1215)@9
    ld_fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b_to_fpL_uid70_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b, xout => ld_fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b_to_fpL_uid70_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--fpL_uid70_acosX_uid8_fpArccosPiTest(BITJOIN,69)@10
    fpL_uid70_acosX_uid8_fpArccosPiTest_q <= GND_q & expLRange_uid69_acosX_uid8_fpArccosPiTest_b & ld_fpLOutFrac_uid68_acosX_uid8_fpArccosPiTest_b_to_fpL_uid70_acosX_uid8_fpArccosPiTest_a_q;

	--signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,339)@10
    signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= fpL_uid70_acosX_uid8_fpArccosPiTest_q;
    signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(63 downto 63);

	--reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_2(REG,942)@10
    reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_2_q <= signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,337)@10
    expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= fpL_uid70_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(62 downto 52);

	--reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1(REG,939)@10
    reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,344)@11
    expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q;
    expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
    expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a = expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b else "0";

	--negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,387)@11
    negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_2_q;
    negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i <= negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a and negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xin => negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_inputreg(DELAY,2458)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xout => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt(COUNTER,2460)
    -- every=1, low=0, high=23, step=1, init=1
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i = 22 THEN
                      ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_eq = '1') THEN
                        ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i - 23;
                    ELSE
                        ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i,5));


	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg(REG,2461)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux(MUX,2462)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s <= en;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux: PROCESS (ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s, ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q, ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q;
                  WHEN "1" => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem(DUALMEM,2459)
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_ia <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_inputreg_q;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_aa <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_ab <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q;
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 24,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 24,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_iq,
        address_a => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_aa,
        data_a => ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_ia
    );
    ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0 <= areset;
        ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_iq(0 downto 0);

	--ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor(LOGICAL,2455)
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_b <= ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_q <= not (ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_a or ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_b);

	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_mem_top(CONSTANT,2438)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_mem_top_q <= "010110";

	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp(LOGICAL,2439)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_a <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_mem_top_q;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q);
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_q <= "1" when ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_a = ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_b else "0";

	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmpReg(REG,2440)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmpReg_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena(REG,2456)
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_q = "1") THEN
                ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd(LOGICAL,2457)
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_a <= ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_b <= en;
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_q <= ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_a and ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_b;

	--cstBiasM1_uid23_acosX_uid8_fpArccosPiTest(CONSTANT,22)
    cstBiasM1_uid23_acosX_uid8_fpArccosPiTest_q <= "01111111110";

	--expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(ADD,360)@11
    expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q);
    expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_acosX_uid8_fpArccosPiTest_q);
            expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a) + UNSIGNED(expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b));
    expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--expROdd_uid362_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,361)@11
    expROdd_uid362_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= expOddSig_uid361_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    expROdd_uid362_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= expROdd_uid362_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(11 downto 1);

	--expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(ADD,357)@11
    expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q);
    expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("0" & cstBias_uid22_acosX_uid8_fpArccosPiTest_q);
            expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a) + UNSIGNED(expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b));
    expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--expREven_uid359_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,358)@11
    expREven_uid359_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= expEvenSig_uid358_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    expREven_uid359_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= expREven_uid359_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(11 downto 1);

	--expX0_uid363_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,362)@10
    expX0_uid363_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b(0 downto 0);
    expX0_uid363_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= expX0_uid363_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(0 downto 0);

	--expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,363)@10
    expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= expX0_uid363_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= not expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a;

	--reg_expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1(REG,990)@10
    reg_expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(MUX,364)@11
    expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s <= reg_expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q;
    expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s IS
                      WHEN "0" => expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= expREven_uid359_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
                      WHEN "1" => expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= expROdd_uid362_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
                      WHEN OTHERS => expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_d(DELAY,1559)@12
    ld_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xout => ld_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b(DELAY,1546)@10
    ld_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b, xout => ld_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1(REG,945)@11
    reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= ld_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_q;
            END IF;
        END IF;
    END PROCESS;


	--fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,338)@10
    fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= fpL_uid70_acosX_uid8_fpArccosPiTest_q(51 downto 0);
    fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(51 downto 0);

	--reg_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1(REG,941)@10
    reg_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,348)@11
    fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= reg_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q;
    fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "1" when fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a = fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b else "0";

	--InvFracXIsZero_uid351_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,350)@11
    InvFracXIsZero_uid351_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    InvFracXIsZero_uid351_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= not InvFracXIsZero_uid351_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a;

	--expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,346)@11
    expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= reg_expX_uid338_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q;
    expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
    expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a = expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b else "0";

	--exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,351)@11
    exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= InvFracXIsZero_uid351_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a and exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;

	--InvExc_N_uid353_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,352)@11
    InvExc_N_uid353_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    InvExc_N_uid353_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= not InvExc_N_uid353_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a;

	--exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,349)@11
    exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= expXIsMax_uid347_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= fracXIsZero_uid349_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a and exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;

	--InvExc_I_uid354_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,353)@11
    InvExc_I_uid354_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    InvExc_I_uid354_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= not InvExc_I_uid354_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a;

	--InvExpXIsZero_uid355_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,354)@11
    InvExpXIsZero_uid355_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    InvExpXIsZero_uid355_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= not InvExpXIsZero_uid355_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a;

	--exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,355)@11
    exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= InvExpXIsZero_uid355_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= InvExc_I_uid354_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c <= InvExc_N_uid353_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a and exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b and exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c;

	--minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,373)@11
    minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= exc_R_uid356_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= ld_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_q;
    minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i <= minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a and minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xin => minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,374)@11
    minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_2_q;
    minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i <= minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a and minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xin => minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1(REG,943)@11
    reg_exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q <= exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,375)@12
    excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= reg_exc_N_uid352_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q;
    excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= minInf_uid375_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c <= minReg_uid374_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a or excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b or excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c;

	--InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,371)@10
    InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i <= not InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a;
    InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xin => InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i, clk => clk, aclr => areset);

	--inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOGICAL,372)@11
    inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a <= exc_I_uid350_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= InvSignX_uid372_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i <= inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a and inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xin => inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0(REG,944)@11
    reg_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_q <= expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITJOIN,376)@12
    join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= excRNaN_uid376_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q & inInfAndNotNeg_uid373_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q & reg_expXIsZero_uid345_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_q;

	--fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITJOIN,377)@12
    fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= reg_signX_uid340_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_1_q & join_uid377_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;

	--fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(LOOKUP,378)@12
    fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "01";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (fracSelIn_uid378_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q) IS
                WHEN "0000" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "0001" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "0010" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "10";
                WHEN "0011" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "0100" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "0101" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "0110" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "10";
                WHEN "0111" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "1000" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "1001" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "1010" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "1011" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "1100" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "1101" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "1110" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "1111" =>  fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN OTHERS =>
                    fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(MUX,382)@13
    expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s <= fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest: PROCESS (expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s, en, cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q, ld_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_d_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= ld_expRMux_uid365_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_d_q;
                  WHEN "10" => expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg(DELAY,2445)
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xout => ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt(COUNTER,2434)
    -- every=1, low=0, high=22, step=1, init=1
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i = 21 THEN
                      ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_eq = '1') THEN
                        ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i - 22;
                    ELSE
                        ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_i,5));


	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg(REG,2435)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux(MUX,2436)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s <= en;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux: PROCESS (ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s, ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q, ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem(DUALMEM,2446)
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ia <= ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg_q;
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_aa <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q;
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ab <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q;
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_iq,
        address_a => ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_aa,
        data_a => ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ia
    );
    ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 <= areset;
        ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_q <= ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_iq(10 downto 0);

	--cstNaNWF_uid20_acosX_uid8_fpArccosPiTest(CONSTANT,19)
    cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q <= "0000000000000000000000000000000000000000000000000001";

	--fracXAddr_uid367_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,366)@10
    fracXAddr_uid367_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    fracXAddr_uid367_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= fracXAddr_uid367_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(51 downto 45);

	--addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITJOIN,367)@10
    addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= expOddSelect_uid364_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q & fracXAddr_uid367_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;

	--reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0(REG,946)@10
    reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q <= addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid684_sqrtTableGenerator_lutmem(DUALMEM,891)@11
    memoryC5_uid684_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC5_uid684_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC5_uid684_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q;
    memoryC5_uid684_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC5_uid684_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid684_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid684_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid684_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC5_uid684_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC5_uid684_sqrtTableGenerator_lutmem_ia
    );
    memoryC5_uid684_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC5_uid684_sqrtTableGenerator_lutmem_q <= memoryC5_uid684_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC5_uid684_sqrtTableGenerator_lutmem_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_1(REG,952)@13
    reg_memoryC5_uid684_sqrtTableGenerator_lutmem_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid684_sqrtTableGenerator_lutmem_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid684_sqrtTableGenerator_lutmem_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_1_q <= memoryC5_uid684_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2431)
    ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b, xout => ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a(DELAY,1540)@10
    ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_inputreg_q, xout => ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,368)@13
    FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= ld_fracX_uid339_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_a_q(44 downto 0);
    FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(44 downto 0);

	--yT1_uid686_sqrtPolynomialEvaluator(BITSELECT,685)@13
    yT1_uid686_sqrtPolynomialEvaluator_in <= FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    yT1_uid686_sqrtPolynomialEvaluator_b <= yT1_uid686_sqrtPolynomialEvaluator_in(44 downto 28);

	--reg_yT1_uid686_sqrtPolynomialEvaluator_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_0(REG,951)@13
    reg_yT1_uid686_sqrtPolynomialEvaluator_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid686_sqrtPolynomialEvaluator_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid686_sqrtPolynomialEvaluator_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_0_q <= yT1_uid686_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator(MULT,836)@14
    prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_a),18)) * SIGNED(prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_b);
    prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_a <= reg_yT1_uid686_sqrtPolynomialEvaluator_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_0_q;
                prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_b <= reg_memoryC5_uid684_sqrtTableGenerator_lutmem_0_to_prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_1_q;
                prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_pr,34));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_q <= prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator(BITSELECT,837)@17
    prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator_in <= prodXY_uid837_pT1_uid687_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator_in(33 downto 16);

	--highBBits_uid689_sqrtPolynomialEvaluator(BITSELECT,688)@17
    highBBits_uid689_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator_b;
    highBBits_uid689_sqrtPolynomialEvaluator_b <= highBBits_uid689_sqrtPolynomialEvaluator_in(17 downto 1);

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid682_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid682_sqrtTableGenerator_lutmem_a(DELAY,2067)@11
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid682_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid682_sqrtTableGenerator_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q, xout => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid682_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid682_sqrtTableGenerator_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid682_sqrtTableGenerator_lutmem(DUALMEM,890)@14
    memoryC4_uid682_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC4_uid682_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC4_uid682_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid682_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid682_sqrtTableGenerator_lutmem_a_q;
    memoryC4_uid682_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 24,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC4_uid682_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid682_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid682_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid682_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC4_uid682_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC4_uid682_sqrtTableGenerator_lutmem_ia
    );
    memoryC4_uid682_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC4_uid682_sqrtTableGenerator_lutmem_q <= memoryC4_uid682_sqrtTableGenerator_lutmem_iq(23 downto 0);

	--reg_memoryC4_uid682_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid690_sqrtPolynomialEvaluator_0(REG,954)@16
    reg_memoryC4_uid682_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid690_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid682_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid690_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid682_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid690_sqrtPolynomialEvaluator_0_q <= memoryC4_uid682_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid690_sqrtPolynomialEvaluator(ADD,689)@17
    sumAHighB_uid690_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((24 downto 24 => reg_memoryC4_uid682_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid690_sqrtPolynomialEvaluator_0_q(23)) & reg_memoryC4_uid682_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid690_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid690_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((24 downto 17 => highBBits_uid689_sqrtPolynomialEvaluator_b(16)) & highBBits_uid689_sqrtPolynomialEvaluator_b);
            sumAHighB_uid690_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid690_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid690_sqrtPolynomialEvaluator_b));
    sumAHighB_uid690_sqrtPolynomialEvaluator_q <= sumAHighB_uid690_sqrtPolynomialEvaluator_o(24 downto 0);


	--lowRangeB_uid688_sqrtPolynomialEvaluator(BITSELECT,687)@17
    lowRangeB_uid688_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid838_pT1_uid687_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid688_sqrtPolynomialEvaluator_b <= lowRangeB_uid688_sqrtPolynomialEvaluator_in(0 downto 0);

	--s1_uid688_uid691_sqrtPolynomialEvaluator(BITJOIN,690)@17
    s1_uid688_uid691_sqrtPolynomialEvaluator_q <= sumAHighB_uid690_sqrtPolynomialEvaluator_q & lowRangeB_uid688_sqrtPolynomialEvaluator_b;

	--reg_s1_uid688_uid691_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_1(REG,956)@17
    reg_s1_uid688_uid691_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid688_uid691_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid688_uid691_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_1_q <= s1_uid688_uid691_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor(LOGICAL,2744)
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_b <= ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_q <= not (ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_a or ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_b);

	--ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena(REG,2745)
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2746)
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_a and ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_b;

	--yT2_uid692_sqrtPolynomialEvaluator(BITSELECT,691)@13
    yT2_uid692_sqrtPolynomialEvaluator_in <= FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    yT2_uid692_sqrtPolynomialEvaluator_b <= yT2_uid692_sqrtPolynomialEvaluator_in(44 downto 21);

	--reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0(REG,955)@13
    reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q <= yT2_uid692_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_inputreg(DELAY,2736)
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 24, depth => 1 )
    PORT MAP ( xin => reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q, xout => ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2737)
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q;
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q;
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 24,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_iq(23 downto 0);

	--prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator(MULT,839)@18
    prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a),25)) * SIGNED(prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_b);
    prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a <= ld_reg_yT2_uid692_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_0_q_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_a_replace_mem_q;
                prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_b <= reg_s1_uid688_uid691_sqrtPolynomialEvaluator_0_to_prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_1_q;
                prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_pr,50));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_q <= prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator(BITSELECT,840)@21
    prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator_in <= prodXY_uid840_pT2_uid693_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator_in(49 downto 23);

	--highBBits_uid695_sqrtPolynomialEvaluator(BITSELECT,694)@21
    highBBits_uid695_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator_b;
    highBBits_uid695_sqrtPolynomialEvaluator_b <= highBBits_uid695_sqrtPolynomialEvaluator_in(26 downto 1);

	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2888)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2889)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2890)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_inputreg(DELAY,2878)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xout => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2879)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0(REG,957)@17
    reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid680_sqrtTableGenerator_lutmem(DUALMEM,889)@18
    memoryC3_uid680_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC3_uid680_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC3_uid680_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_q;
    memoryC3_uid680_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 33,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC3_uid680_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid680_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid680_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid680_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC3_uid680_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC3_uid680_sqrtTableGenerator_lutmem_ia
    );
    memoryC3_uid680_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC3_uid680_sqrtTableGenerator_lutmem_q <= memoryC3_uid680_sqrtTableGenerator_lutmem_iq(32 downto 0);

	--reg_memoryC3_uid680_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid696_sqrtPolynomialEvaluator_0(REG,958)@20
    reg_memoryC3_uid680_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid696_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid680_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid696_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid680_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid696_sqrtPolynomialEvaluator_0_q <= memoryC3_uid680_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid696_sqrtPolynomialEvaluator(ADD,695)@21
    sumAHighB_uid696_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((33 downto 33 => reg_memoryC3_uid680_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid696_sqrtPolynomialEvaluator_0_q(32)) & reg_memoryC3_uid680_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid696_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid696_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((33 downto 26 => highBBits_uid695_sqrtPolynomialEvaluator_b(25)) & highBBits_uid695_sqrtPolynomialEvaluator_b);
            sumAHighB_uid696_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid696_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid696_sqrtPolynomialEvaluator_b));
    sumAHighB_uid696_sqrtPolynomialEvaluator_q <= sumAHighB_uid696_sqrtPolynomialEvaluator_o(33 downto 0);


	--lowRangeB_uid694_sqrtPolynomialEvaluator(BITSELECT,693)@21
    lowRangeB_uid694_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid841_pT2_uid693_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid694_sqrtPolynomialEvaluator_b <= lowRangeB_uid694_sqrtPolynomialEvaluator_in(0 downto 0);

	--s2_uid694_uid697_sqrtPolynomialEvaluator(BITJOIN,696)@21
    s2_uid694_uid697_sqrtPolynomialEvaluator_q <= sumAHighB_uid696_sqrtPolynomialEvaluator_q & lowRangeB_uid694_sqrtPolynomialEvaluator_b;

	--reg_s2_uid694_uid697_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_1(REG,960)@21
    reg_s2_uid694_uid697_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid694_uid697_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid694_uid697_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_1_q <= s2_uid694_uid697_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor(LOGICAL,2757)
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_b <= ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_q <= not (ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_a or ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_b);

	--ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena(REG,2758)
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2759)
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_a and ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_b;

	--yT3_uid698_sqrtPolynomialEvaluator(BITSELECT,697)@13
    yT3_uid698_sqrtPolynomialEvaluator_in <= FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
    yT3_uid698_sqrtPolynomialEvaluator_b <= yT3_uid698_sqrtPolynomialEvaluator_in(44 downto 12);

	--reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0(REG,959)@13
    reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q <= yT3_uid698_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_inputreg(DELAY,2747)
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q, xout => ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2748)
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 33,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_iq(32 downto 0);

	--prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator(MULT,842)@22
    prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a),34)) * SIGNED(prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_b);
    prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a <= ld_reg_yT3_uid698_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_0_q_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_a_replace_mem_q;
                prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_b <= reg_s2_uid694_uid697_sqrtPolynomialEvaluator_0_to_prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_1_q;
                prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_pr,68));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_q <= prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator(BITSELECT,843)@25
    prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator_in <= prodXY_uid843_pT3_uid699_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator_in(67 downto 34);

	--highBBits_uid701_sqrtPolynomialEvaluator(BITSELECT,700)@25
    highBBits_uid701_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator_b;
    highBBits_uid701_sqrtPolynomialEvaluator_b <= highBBits_uid701_sqrtPolynomialEvaluator_in(33 downto 1);

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2848)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2849)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2850)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_inputreg(DELAY,2812)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q, xout => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2839)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC2_uid678_sqrtTableGenerator_lutmem(DUALMEM,888)@22
    memoryC2_uid678_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC2_uid678_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC2_uid678_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC2_uid678_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC2_uid678_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid678_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid678_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid678_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC2_uid678_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC2_uid678_sqrtTableGenerator_lutmem_ia
    );
    memoryC2_uid678_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC2_uid678_sqrtTableGenerator_lutmem_q <= memoryC2_uid678_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid678_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid702_sqrtPolynomialEvaluator_0(REG,962)@24
    reg_memoryC2_uid678_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid702_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid678_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid702_sqrtPolynomialEvaluator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid678_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid702_sqrtPolynomialEvaluator_0_q <= memoryC2_uid678_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid702_sqrtPolynomialEvaluator(ADD,701)@25
    sumAHighB_uid702_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((40 downto 40 => reg_memoryC2_uid678_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid702_sqrtPolynomialEvaluator_0_q(39)) & reg_memoryC2_uid678_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid702_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid702_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((40 downto 33 => highBBits_uid701_sqrtPolynomialEvaluator_b(32)) & highBBits_uid701_sqrtPolynomialEvaluator_b);
            sumAHighB_uid702_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid702_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid702_sqrtPolynomialEvaluator_b));
    sumAHighB_uid702_sqrtPolynomialEvaluator_q <= sumAHighB_uid702_sqrtPolynomialEvaluator_o(40 downto 0);


	--lowRangeB_uid700_sqrtPolynomialEvaluator(BITSELECT,699)@25
    lowRangeB_uid700_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid844_pT3_uid699_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid700_sqrtPolynomialEvaluator_b <= lowRangeB_uid700_sqrtPolynomialEvaluator_in(0 downto 0);

	--s3_uid700_uid703_sqrtPolynomialEvaluator(BITJOIN,702)@25
    s3_uid700_uid703_sqrtPolynomialEvaluator_q <= sumAHighB_uid702_sqrtPolynomialEvaluator_q & lowRangeB_uid700_sqrtPolynomialEvaluator_b;

	--yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,851)@25
    yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_in <= s3_uid700_uid703_sqrtPolynomialEvaluator_q;
    yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_b <= yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_in(41 downto 24);

	--reg_yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_9(REG,966)@25
    reg_yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_9_q <= yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor(LOGICAL,2620)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_b <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_q <= not (ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_a or ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_b);

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2477)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_mem_top_q <= "01001";

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp(LOGICAL,2478)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_a <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_mem_top_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_a = ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmpReg(REG,2479)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmpReg_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena(REG,2621)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2622)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_a and ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_b;

	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_inputreg(DELAY,2610)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b, xout => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,2473)
    -- every=1, low=0, high=9, step=1, init=1
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i = 8 THEN
                      ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i - 9;
                    ELSE
                        ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg(REG,2474)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux(MUX,2475)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2611)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_iq(44 downto 0);

	--yT4_uid704_sqrtPolynomialEvaluator(BITSELECT,703)@25
    yT4_uid704_sqrtPolynomialEvaluator_in <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_replace_mem_q;
    yT4_uid704_sqrtPolynomialEvaluator_b <= yT4_uid704_sqrtPolynomialEvaluator_in(44 downto 5);

	--xBottomBits_uid851_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,850)@25
    xBottomBits_uid851_pT4_uid705_sqrtPolynomialEvaluator_in <= yT4_uid704_sqrtPolynomialEvaluator_b(12 downto 0);
    xBottomBits_uid851_pT4_uid705_sqrtPolynomialEvaluator_b <= xBottomBits_uid851_pT4_uid705_sqrtPolynomialEvaluator_in(12 downto 0);

	--pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator(BITJOIN,853)@25
    pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_q <= xBottomBits_uid851_pT4_uid705_sqrtPolynomialEvaluator_b & STD_LOGIC_VECTOR((3 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_7(REG,965)@25
    reg_pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_7_q <= pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid850_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,849)@25
    yBottomBits_uid850_pT4_uid705_sqrtPolynomialEvaluator_in <= s3_uid700_uid703_sqrtPolynomialEvaluator_q(14 downto 0);
    yBottomBits_uid850_pT4_uid705_sqrtPolynomialEvaluator_b <= yBottomBits_uid850_pT4_uid705_sqrtPolynomialEvaluator_in(14 downto 0);

	--spad_yBottomBits_uid850_uid853_pT4_uid705_sqrtPolynomialEvaluator(BITJOIN,852)@25
    spad_yBottomBits_uid850_uid853_pT4_uid705_sqrtPolynomialEvaluator_q <= GND_q & yBottomBits_uid850_pT4_uid705_sqrtPolynomialEvaluator_b;

	--pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator(BITJOIN,854)@25
    pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_q <= spad_yBottomBits_uid850_uid853_pT4_uid705_sqrtPolynomialEvaluator_q & STD_LOGIC_VECTOR((1 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_6(REG,964)@25
    reg_pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_6_q <= pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,848)@25
    xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_in <= yT4_uid704_sqrtPolynomialEvaluator_b;
    xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_b <= xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_in(39 downto 22);

	--reg_xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_4(REG,963)@25
    reg_xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_4_q <= xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma(CHAINMULTADD,898)@26
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a(0),19));
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a(1),19));
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_p(0) <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_l(0) * multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c(0);
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_p(1) <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_l(1) * multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c(1);
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_w(0) <= RESIZE(multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_p(0),38) + RESIZE(multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_p(1),38);
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_x(0) <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_w(0);
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_y(0) <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_x(0);
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid849_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_4_q),18);
            multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid851_uid854_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_7_q),18);
            multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid850_uid855_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_6_q),18);
            multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid852_pT4_uid705_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_s(0) <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,856)@29
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_cma_q;
    multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_b <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_in(36 downto 2);

	--highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,858)@29
    highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_b;
    highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator_b <= highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator_in(34 downto 6);

	--yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,846)@25
    yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_in <= s3_uid700_uid703_sqrtPolynomialEvaluator_q;
    yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_b <= yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_in(41 downto 15);

	--reg_yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_1(REG,968)@25
    reg_yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_1_q <= yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,845)@25
    xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_in <= yT4_uid704_sqrtPolynomialEvaluator_b;
    xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_b <= xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_in(39 downto 13);

	--reg_xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_0(REG,967)@25
    reg_xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_0_q <= xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator(MULT,847)@26
    topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_a),28)) * SIGNED(topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_b);
    topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_a <= (others => '0');
            topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_b <= (others => '0');
            topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_a <= reg_xTop27Bits_uid846_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_0_q;
                topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_b <= reg_yTop27Bits_uid847_pT4_uid705_sqrtPolynomialEvaluator_0_to_topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_1_q;
                topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_q <= topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator(ADD,859)@29
    sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_q(53)) & topProd_uid848_pT4_uid705_sqrtPolynomialEvaluator_q);
    sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator_b(28)) & highBBits_uid859_pT4_uid705_sqrtPolynomialEvaluator_b);
            sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_b));
    sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_q <= sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_o(54 downto 0);


	--lowRangeB_uid858_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,857)@29
    lowRangeB_uid858_pT4_uid705_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid853_pT4_uid705_sqrtPolynomialEvaluator_b(5 downto 0);
    lowRangeB_uid858_pT4_uid705_sqrtPolynomialEvaluator_b <= lowRangeB_uid858_pT4_uid705_sqrtPolynomialEvaluator_in(5 downto 0);

	--add0_uid858_uid861_pT4_uid705_sqrtPolynomialEvaluator(BITJOIN,860)@29
    add0_uid858_uid861_pT4_uid705_sqrtPolynomialEvaluator_q <= sumAHighB_uid860_pT4_uid705_sqrtPolynomialEvaluator_q & lowRangeB_uid858_pT4_uid705_sqrtPolynomialEvaluator_b;

	--R_uid862_pT4_uid705_sqrtPolynomialEvaluator(BITSELECT,861)@29
    R_uid862_pT4_uid705_sqrtPolynomialEvaluator_in <= add0_uid858_uid861_pT4_uid705_sqrtPolynomialEvaluator_q(59 downto 0);
    R_uid862_pT4_uid705_sqrtPolynomialEvaluator_b <= R_uid862_pT4_uid705_sqrtPolynomialEvaluator_in(59 downto 17);

	--reg_R_uid862_pT4_uid705_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_1(REG,970)@29
    reg_R_uid862_pT4_uid705_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid862_pT4_uid705_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_1_q <= "0000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid862_pT4_uid705_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_1_q <= R_uid862_pT4_uid705_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2835)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2836)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2837)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2826)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC1_uid676_sqrtTableGenerator_lutmem(DUALMEM,887)@26
    memoryC1_uid676_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid676_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid676_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC1_uid676_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 9,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC1_uid676_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid676_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid676_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid676_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid676_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid676_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid676_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid676_sqrtTableGenerator_lutmem_q <= memoryC1_uid676_sqrtTableGenerator_lutmem_iq(8 downto 0);

	--reg_memoryC1_uid676_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_1(REG,949)@28
    reg_memoryC1_uid676_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid676_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_1_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid676_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_1_q <= memoryC1_uid676_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid675_sqrtTableGenerator_lutmem(DUALMEM,886)@26
    memoryC1_uid675_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid675_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid675_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid675_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid675_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC1_uid675_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC1_uid675_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid675_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid675_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid675_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid675_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid675_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid675_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid675_sqrtTableGenerator_lutmem_q <= memoryC1_uid675_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid675_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_0(REG,948)@28
    reg_memoryC1_uid675_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid675_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid675_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_0_q <= memoryC1_uid675_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid677_sqrtTableGenerator(BITJOIN,676)@29
    os_uid677_sqrtTableGenerator_q <= reg_memoryC1_uid676_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_1_q & reg_memoryC1_uid675_sqrtTableGenerator_lutmem_0_to_os_uid677_sqrtTableGenerator_0_q;

	--cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator(BITJOIN,706)@29
    cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_q <= os_uid677_sqrtTableGenerator_q & rndBit_uid461_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_0(REG,969)@29
    reg_cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_0_q <= cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid708_sqrtPolynomialEvaluator(ADD,707)@30
    ts4_uid708_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((51 downto 51 => reg_cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_0_q(50)) & reg_cIncludingRoundingBit_uid707_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_0_q);
    ts4_uid708_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((51 downto 43 => reg_R_uid862_pT4_uid705_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_1_q(42)) & reg_R_uid862_pT4_uid705_sqrtPolynomialEvaluator_0_to_ts4_uid708_sqrtPolynomialEvaluator_1_q);
            ts4_uid708_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid708_sqrtPolynomialEvaluator_a) + SIGNED(ts4_uid708_sqrtPolynomialEvaluator_b));
    ts4_uid708_sqrtPolynomialEvaluator_q <= ts4_uid708_sqrtPolynomialEvaluator_o(51 downto 0);


	--s4_uid709_sqrtPolynomialEvaluator(BITSELECT,708)@30
    s4_uid709_sqrtPolynomialEvaluator_in <= ts4_uid708_sqrtPolynomialEvaluator_q;
    s4_uid709_sqrtPolynomialEvaluator_b <= s4_uid709_sqrtPolynomialEvaluator_in(51 downto 1);

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1(BITSELECT,902)@30
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_in <= STD_LOGIC_VECTOR((53 downto 51 => s4_uid709_sqrtPolynomialEvaluator_b(50)) & s4_uid709_sqrtPolynomialEvaluator_b);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_b <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_in(53 downto 27);

	--reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_1(REG,976)@30
    reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_1_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor(LOGICAL,2861)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_b <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_q <= not (ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_a or ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_b);

	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_mem_top(CONSTANT,2666)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_mem_top_q <= "01110";

	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp(LOGICAL,2667)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_a <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_mem_top_q;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_a = ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmpReg(REG,2668)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmpReg_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena(REG,2862)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_nor_q = "1") THEN
                ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd(LOGICAL,2863)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_a <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_b <= en;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_q <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_a and ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_b;

	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt(COUNTER,2662)
    -- every=1, low=0, high=14, step=1, init=1
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i = 13 THEN
                      ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i - 14;
                    ELSE
                        ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_i,4));


	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg(REG,2663)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux(MUX,2664)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem(DUALMEM,2852)
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_yT4_uid704_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia
    );
    ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_q <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq(44 downto 0);

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1(BITSELECT,900)@30
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_in <= STD_LOGIC_VECTOR("000000000" & ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_q);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_b <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_in(53 downto 27);

	--reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_0(REG,973)@30
    reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1(MULT,906)@31
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_pr <= signed(resize(UNSIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_a),28)) * SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_b);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_a <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_b <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_a <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_b <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_a(DELAY,2113)@34
    ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 2 )
    PORT MAP ( xin => prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q, xout => ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2(BITSHIFT,910)@36
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_q_int <= ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_a_q & "000000000000000000000000000000000000000000000000000000";
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_q_int(107 downto 0);

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0(BITSELECT,899)@30
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_in <= ld_FracX44dto0_uid369_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_a_replace_mem_q(26 downto 0);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_b <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_in(26 downto 0);

	--reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_0(REG,971)@30
    reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1(MULT,905)@31
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_pr <= signed(resize(UNSIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_a),28)) * SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_b);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_a <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_b <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_a <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_b <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0(BITSELECT,901)@30
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_in <= s4_uid709_sqrtPolynomialEvaluator_b(26 downto 0);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_b <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_in(26 downto 0);

	--reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_1(REG,972)@30
    reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_1_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0(MULT,904)@31
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_pr <= UNSIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_a) * UNSIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_b);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_a <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_b <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_a <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_b <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0(ADD,907)@34
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a1_b0_q);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((56 downto 54 => prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_q(53)) & prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b1_q);
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_a) + SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_b));
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_o(55 downto 0);


	--ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_a(DELAY,2112)@34
    ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_a : dspba_delay
    GENERIC MAP ( width => 56, depth => 1 )
    PORT MAP ( xin => prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q, xout => ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1(BITSHIFT,909)@35
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_q_int <= ld_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_a_q & "000000000000000000000000000";
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_q_int(82 downto 0);

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0(MULT,903)@31
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_pr <= UNSIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_a) * UNSIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_b);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_a <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_b <= (others => '0');
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_a <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_b <= reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0(BITSHIFT,908)@34
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_q_int <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_a0_b0_q;
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_q_int(53 downto 0);

	--reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_0(REG,977)@34
    reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0(ADD,911)@35
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_a <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000000" & reg_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_0_q);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_b <= STD_LOGIC_VECTOR((84 downto 83 => prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_q(82)) & prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_1_q);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_a) + SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_o(83 downto 0);


	--prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0(ADD,912)@36
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_a <= STD_LOGIC_VECTOR((108 downto 84 => prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_q(83)) & prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_0_0_q);
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_b <= STD_LOGIC_VECTOR((108 downto 108 => prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_q(107)) & prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_align_2_q);
            prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_a) + SIGNED(prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_b));
    prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_q <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_o(108 downto 0);


	--prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator(BITSELECT,863)@36
    prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator_in <= prodXY_uid863_pT5_uid711_sqrtPolynomialEvaluator_result_add_1_0_q(95 downto 0);
    prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator_in(95 downto 44);

	--highBBits_uid713_sqrtPolynomialEvaluator(BITSELECT,712)@36
    highBBits_uid713_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator_b;
    highBBits_uid713_sqrtPolynomialEvaluator_b <= highBBits_uid713_sqrtPolynomialEvaluator_in(51 downto 2);

	--reg_highBBits_uid713_sqrtPolynomialEvaluator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_1(REG,985)@36
    reg_highBBits_uid713_sqrtPolynomialEvaluator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid713_sqrtPolynomialEvaluator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid713_sqrtPolynomialEvaluator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_1_q <= highBBits_uid713_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2901)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2902)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2903)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2892)
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid680_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0(REG,981)@32
    reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid673_sqrtTableGenerator_lutmem(DUALMEM,885)@33
    memoryC0_uid673_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid673_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid673_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid673_sqrtTableGenerator_lutmem_0_q;
    memoryC0_uid673_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC0_uid673_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid673_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid673_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid673_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid673_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid673_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid673_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid673_sqrtTableGenerator_lutmem_q <= memoryC0_uid673_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC0_uid673_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_1(REG,983)@35
    reg_memoryC0_uid673_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid673_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid673_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_1_q <= memoryC0_uid673_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2822)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2823)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2824)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2813)
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid608_arccosXO2TabGen_lutmem_0_q_to_memoryC0_uid608_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC0_uid672_sqrtTableGenerator_lutmem(DUALMEM,884)@33
    memoryC0_uid672_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid672_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid672_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid672_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid672_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC0_uid672_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC0_uid672_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid672_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid672_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid672_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid672_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid672_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid672_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid672_sqrtTableGenerator_lutmem_q <= memoryC0_uid672_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid672_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_0(REG,982)@35
    reg_memoryC0_uid672_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid672_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid672_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_0_q <= memoryC0_uid672_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid674_sqrtTableGenerator(BITJOIN,673)@36
    os_uid674_sqrtTableGenerator_q <= reg_memoryC0_uid673_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_1_q & reg_memoryC0_uid672_sqrtTableGenerator_lutmem_0_to_os_uid674_sqrtTableGenerator_0_q;

	--reg_os_uid674_sqrtTableGenerator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_0(REG,984)@36
    reg_os_uid674_sqrtTableGenerator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid674_sqrtTableGenerator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid674_sqrtTableGenerator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_0_q <= os_uid674_sqrtTableGenerator_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid714_sqrtPolynomialEvaluator(ADD,713)@37
    sumAHighB_uid714_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((57 downto 57 => reg_os_uid674_sqrtTableGenerator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_0_q(56)) & reg_os_uid674_sqrtTableGenerator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid714_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((57 downto 50 => reg_highBBits_uid713_sqrtPolynomialEvaluator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_1_q(49)) & reg_highBBits_uid713_sqrtPolynomialEvaluator_0_to_sumAHighB_uid714_sqrtPolynomialEvaluator_1_q);
            sumAHighB_uid714_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid714_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid714_sqrtPolynomialEvaluator_b));
    sumAHighB_uid714_sqrtPolynomialEvaluator_q <= sumAHighB_uid714_sqrtPolynomialEvaluator_o(57 downto 0);


	--lowRangeB_uid712_sqrtPolynomialEvaluator(BITSELECT,711)@36
    lowRangeB_uid712_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid864_pT5_uid711_sqrtPolynomialEvaluator_b(1 downto 0);
    lowRangeB_uid712_sqrtPolynomialEvaluator_b <= lowRangeB_uid712_sqrtPolynomialEvaluator_in(1 downto 0);

	--reg_lowRangeB_uid712_sqrtPolynomialEvaluator_0_to_s5_uid712_uid715_sqrtPolynomialEvaluator_0(REG,986)@36
    reg_lowRangeB_uid712_sqrtPolynomialEvaluator_0_to_s5_uid712_uid715_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeB_uid712_sqrtPolynomialEvaluator_0_to_s5_uid712_uid715_sqrtPolynomialEvaluator_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeB_uid712_sqrtPolynomialEvaluator_0_to_s5_uid712_uid715_sqrtPolynomialEvaluator_0_q <= lowRangeB_uid712_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--s5_uid712_uid715_sqrtPolynomialEvaluator(BITJOIN,714)@37
    s5_uid712_uid715_sqrtPolynomialEvaluator_q <= sumAHighB_uid714_sqrtPolynomialEvaluator_q & reg_lowRangeB_uid712_sqrtPolynomialEvaluator_0_to_s5_uid712_uid715_sqrtPolynomialEvaluator_0_q;

	--fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITSELECT,370)@37
    fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in <= s5_uid712_uid715_sqrtPolynomialEvaluator_q(56 downto 0);
    fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b <= fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_in(56 downto 5);

	--reg_fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_3(REG,987)@37
    reg_fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_3_q <= fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor(LOGICAL,2442)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_b <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_q <= not (ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_a or ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_b);

	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena(REG,2443)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_nor_q = "1") THEN
                ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd(LOGICAL,2444)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_a <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_b <= en;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_a and ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_b;

	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg(DELAY,2432)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q, xout => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem(DUALMEM,2433)
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ia <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_inputreg_q;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_aa <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdreg_q;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ab <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_rdmux_q;
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_iq,
        address_a => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_aa,
        data_a => ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_ia
    );
    ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 <= areset;
        ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_q <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_iq(1 downto 0);

	--fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(MUX,386)@38
    fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s <= ld_fracSel_uid379_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_q;
    fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest: PROCESS (fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s, en, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, reg_fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_3_q, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= reg_fracR_uid371_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN "10" => fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest(BITJOIN,388)@38
    RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q <= ld_negZero_uid388_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_c_replace_mem_q & ld_expRPostExc_uid383_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q_to_RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_b_replace_mem_q & fracRPostExc_uid387_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;

	--SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest(BITSELECT,72)@38
    SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_in <= RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q(51 downto 0);
    SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b <= SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_in(51 downto 0);

	--fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,487)@38
    fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b;
    fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg(DELAY,2497)
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt(COUNTER,2486)
    -- every=1, low=0, high=26, step=1, init=1
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i = 25 THEN
                      ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq = '1') THEN
                        ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i - 26;
                    ELSE
                        ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i,5));


	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg(REG,2487)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux(MUX,2488)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s <= en;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux: PROCESS (ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s, ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q, ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem(DUALMEM,2498)
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ia <= ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg_q;
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_aa <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ab <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_iq,
        address_a => ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_aa,
        data_a => ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ia
    );
    ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 <= areset;
        ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_q <= ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_iq(0 downto 0);

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor(LOGICAL,2494)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q <= not (ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a or ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b);

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena(REG,2495)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q = "1") THEN
                ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd(LOGICAL,2496)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b <= en;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a and ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b;

	--SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest(BITSELECT,74)@38
    SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_in <= RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b <= SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_in(62 downto 52);

	--expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,485)@38
    expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b;
    expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
    expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2484)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem(DUALMEM,2485)
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq,
        address_a => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa,
        data_a => ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia
    );
    ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 <= areset;
        ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq(0 downto 0);

	--exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,488)@67
    exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q;
    exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= ld_fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_q;
    exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1058)@67
    reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto48_uid398_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,397)@39
    X52dto48_uid398_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q;
    X52dto48_uid398_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= X52dto48_uid398_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 48);

	--rightShiftStage0Idx3_uid400_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,399)@39
    rightShiftStage0Idx3_uid400_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx3Pad48_uid399_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q & X52dto48_uid398_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b;

	--X52dto32_uid395_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,394)@39
    X52dto32_uid395_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q;
    X52dto32_uid395_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= X52dto32_uid395_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 32);

	--rightShiftStage0Idx2_uid397_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,396)@39
    rightShiftStage0Idx2_uid397_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & X52dto32_uid395_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b;

	--X52dto16_uid392_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,391)@39
    X52dto16_uid392_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q;
    X52dto16_uid392_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= X52dto16_uid392_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 16);

	--rightShiftStage0Idx1_uid394_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,393)@39
    rightShiftStage0Idx1_uid394_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & X52dto16_uid392_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b;

	--ld_SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b_to_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_a(DELAY,1218)@38
    ld_SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b_to_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b, xout => ld_SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b_to_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest(BITJOIN,73)@39
    oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q <= VCC_q & ld_SqrtFPL51dto0_uid73_acosX_uid8_fpArccosPiTest_b_to_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_a_q;

	--srVal_uid76_acosX_uid8_fpArccosPiTest(SUB,75)@38
    srVal_uid76_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_acosX_uid8_fpArccosPiTest_q);
    srVal_uid76_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("0" & SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b);
            srVal_uid76_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(srVal_uid76_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(srVal_uid76_acosX_uid8_fpArccosPiTest_b));
    srVal_uid76_acosX_uid8_fpArccosPiTest_q <= srVal_uid76_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--srValRange_uid77_acosX_uid8_fpArccosPiTest(BITSELECT,76)@38
    srValRange_uid77_acosX_uid8_fpArccosPiTest_in <= srVal_uid76_acosX_uid8_fpArccosPiTest_q(5 downto 0);
    srValRange_uid77_acosX_uid8_fpArccosPiTest_b <= srValRange_uid77_acosX_uid8_fpArccosPiTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,400)@38
    rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= srValRange_uid77_acosX_uid8_fpArccosPiTest_b;
    rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1(REG,992)@38
    reg_rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(MUX,401)@39
    rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s <= reg_rightShiftStageSel5Dto4_uid401_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q;
    rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s, en, oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q, rightShiftStage0Idx1_uid394_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q, rightShiftStage0Idx2_uid397_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q, rightShiftStage0Idx3_uid400_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx1_uid394_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx2_uid397_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx3_uid400_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,408)@39
    RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 12);

	--ld_RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a(DELAY,1584)@39
    ld_RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 41, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,410)@40
    rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx3Pad12_uid410_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage052dto12_uid409_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,405)@39
    RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 8);

	--ld_RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a(DELAY,1582)@39
    ld_RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,407)@40
    rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage052dto8_uid406_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,402)@39
    RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 4);

	--ld_RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a(DELAY,1580)@39
    ld_RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 49, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,404)@40
    rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage052dto4_uid403_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q;

	--reg_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2(REG,994)@39
    reg_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q <= rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,411)@38
    rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= srValRange_uid77_acosX_uid8_fpArccosPiTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(3 downto 2);

	--ld_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_a(DELAY,2198)@38
    ld_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b, xout => ld_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1(REG,993)@39
    reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q <= ld_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(MUX,412)@40
    rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s <= reg_rightShiftStageSel3Dto2_uid412_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q;
    rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s, en, reg_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q, rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q, rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q, rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage0_uid402_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx1_uid405_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx2_uid408_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx3_uid411_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,419)@40
    RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 3);

	--ld_RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a(DELAY,1596)@40
    ld_RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 50, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,421)@41
    rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx3Pad3_uid421_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage152dto3_uid420_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,416)@40
    RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 2);

	--ld_RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a(DELAY,1594)@40
    ld_RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,418)@41
    rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage152dto2_uid417_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,413)@40
    RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(52 downto 1);

	--ld_RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a(DELAY,1592)@40
    ld_RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITJOIN,415)@41
    rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= GND_q & ld_RightShiftStage152dto1_uid414_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_a_q;

	--reg_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2(REG,996)@40
    reg_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q <= rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(BITSELECT,422)@38
    rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in <= srValRange_uid77_acosX_uid8_fpArccosPiTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1(REG,995)@38
    reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b(DELAY,1598)@39
    ld_reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q, xout => ld_reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest(MUX,423)@41
    rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s <= ld_reg_rightShiftStageSel1Dto0_uid423_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_b_q;
    rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s, en, reg_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q, rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q, rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q, rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage1_uid413_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx1_uid416_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx2_uid419_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx3_uid422_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sAddr_uid80_acosX_uid8_fpArccosPiTest(BITSELECT,79)@41
    sAddr_uid80_acosX_uid8_fpArccosPiTest_in <= rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q;
    sAddr_uid80_acosX_uid8_fpArccosPiTest_b <= sAddr_uid80_acosX_uid8_fpArccosPiTest_in(52 downto 45);

	--reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0(REG,997)@41
    reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q <= sAddr_uid80_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid439_arcsinXO2XTabGen_lutmem(DUALMEM,873)@42
    memoryC5_uid439_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC5_uid439_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC5_uid439_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q;
    memoryC5_uid439_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 18,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC5_uid439_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid439_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid439_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid439_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC5_uid439_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC5_uid439_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC5_uid439_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC5_uid439_arcsinXO2XTabGen_lutmem_q <= memoryC5_uid439_arcsinXO2XTabGen_lutmem_iq(17 downto 0);

	--reg_memoryC5_uid439_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_1(REG,1007)@44
    reg_memoryC5_uid439_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid439_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_1_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid439_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_1_q <= memoryC5_uid439_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2377)
    ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q, xout => ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a(DELAY,1223)@41
    ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 2 )
    PORT MAP ( xin => ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_inputreg_q, xout => ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--sPPolyEval_uid81_acosX_uid8_fpArccosPiTest(BITSELECT,80)@44
    sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_in <= ld_rightShiftStage2_uid424_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q_to_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_a_q(44 downto 0);
    sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b <= sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_in(44 downto 1);

	--yT1_uid441_arcsinXO2XPolyEval(BITSELECT,440)@44
    yT1_uid441_arcsinXO2XPolyEval_in <= sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b;
    yT1_uid441_arcsinXO2XPolyEval_b <= yT1_uid441_arcsinXO2XPolyEval_in(43 downto 26);

	--reg_yT1_uid441_arcsinXO2XPolyEval_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_0(REG,1006)@44
    reg_yT1_uid441_arcsinXO2XPolyEval_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid441_arcsinXO2XPolyEval_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid441_arcsinXO2XPolyEval_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_0_q <= yT1_uid441_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval(MULT,716)@45
    prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_a),19)) * SIGNED(prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_b);
    prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_a <= reg_yT1_uid441_arcsinXO2XPolyEval_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_0_q;
                prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_b <= reg_memoryC5_uid439_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_1_q;
                prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_q <= prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval(BITSELECT,717)@48
    prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval_in <= prodXY_uid717_pT1_uid442_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval_in(35 downto 17);

	--highBBits_uid444_arcsinXO2XPolyEval(BITSELECT,443)@48
    highBBits_uid444_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval_b;
    highBBits_uid444_arcsinXO2XPolyEval_b <= highBBits_uid444_arcsinXO2XPolyEval_in(18 downto 1);

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_a(DELAY,2046)@42
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q, xout => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid437_arcsinXO2XTabGen_lutmem(DUALMEM,872)@45
    memoryC4_uid437_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid437_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid437_arcsinXO2XTabGen_lutmem_ab <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid437_arcsinXO2XTabGen_lutmem_a_q;
    memoryC4_uid437_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 26,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC4_uid437_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid437_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid437_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid437_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC4_uid437_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC4_uid437_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC4_uid437_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC4_uid437_arcsinXO2XTabGen_lutmem_q <= memoryC4_uid437_arcsinXO2XTabGen_lutmem_iq(25 downto 0);

	--reg_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid445_arcsinXO2XPolyEval_0(REG,1009)@47
    reg_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid445_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid445_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid445_arcsinXO2XPolyEval_0_q <= memoryC4_uid437_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid445_arcsinXO2XPolyEval(ADD,444)@48
    sumAHighB_uid445_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((26 downto 26 => reg_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid445_arcsinXO2XPolyEval_0_q(25)) & reg_memoryC4_uid437_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid445_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid445_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((26 downto 18 => highBBits_uid444_arcsinXO2XPolyEval_b(17)) & highBBits_uid444_arcsinXO2XPolyEval_b);
            sumAHighB_uid445_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid445_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid445_arcsinXO2XPolyEval_b));
    sumAHighB_uid445_arcsinXO2XPolyEval_q <= sumAHighB_uid445_arcsinXO2XPolyEval_o(26 downto 0);


	--lowRangeB_uid443_arcsinXO2XPolyEval(BITSELECT,442)@48
    lowRangeB_uid443_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid718_pT1_uid442_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid443_arcsinXO2XPolyEval_b <= lowRangeB_uid443_arcsinXO2XPolyEval_in(0 downto 0);

	--s1_uid443_uid446_arcsinXO2XPolyEval(BITJOIN,445)@48
    s1_uid443_uid446_arcsinXO2XPolyEval_q <= sumAHighB_uid445_arcsinXO2XPolyEval_q & lowRangeB_uid443_arcsinXO2XPolyEval_b;

	--reg_s1_uid443_uid446_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_1(REG,1011)@48
    reg_s1_uid443_uid446_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid443_uid446_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid443_uid446_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_1_q <= s1_uid443_uid446_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor(LOGICAL,2631)
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_b <= ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_q <= not (ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_a or ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_b);

	--ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena(REG,2632)
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2633)
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_a <= ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_q <= ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_a and ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_b;

	--yT2_uid447_arcsinXO2XPolyEval(BITSELECT,446)@44
    yT2_uid447_arcsinXO2XPolyEval_in <= sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b;
    yT2_uid447_arcsinXO2XPolyEval_b <= yT2_uid447_arcsinXO2XPolyEval_in(43 downto 18);

	--reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0(REG,1010)@44
    reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q <= yT2_uid447_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_inputreg(DELAY,2623)
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q, xout => ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2624)
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_inputreg_q;
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q;
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q;
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 26,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_q <= ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_iq(25 downto 0);

	--prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval(MULT,719)@49
    prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a),27)) * SIGNED(prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_b);
    prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a <= ld_reg_yT2_uid447_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_0_q_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_a_replace_mem_q;
                prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_b <= reg_s1_uid443_uid446_arcsinXO2XPolyEval_0_to_prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_1_q;
                prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_q <= prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval(BITSELECT,720)@52
    prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval_in <= prodXY_uid720_pT2_uid448_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval_in(53 downto 25);

	--highBBits_uid450_arcsinXO2XPolyEval(BITSELECT,449)@52
    highBBits_uid450_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval_b;
    highBBits_uid450_arcsinXO2XPolyEval_b <= highBBits_uid450_arcsinXO2XPolyEval_in(28 downto 1);

	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2940)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2941)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2942)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_inputreg(DELAY,2904)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => sAddr_uid80_acosX_uid8_fpArccosPiTest_b, xout => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2931)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdreg_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_reg_mAddr_uid107_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid617_arccosXO2TabGen_lutmem_0_q_to_memoryC3_uid617_arccosXO2TabGen_lutmem_a_replace_rdmux_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0(REG,1012)@48
    reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid435_arcsinXO2XTabGen_lutmem(DUALMEM,871)@49
    memoryC3_uid435_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid435_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid435_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_q;
    memoryC3_uid435_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 34,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC3_uid435_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid435_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid435_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid435_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC3_uid435_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC3_uid435_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC3_uid435_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC3_uid435_arcsinXO2XTabGen_lutmem_q <= memoryC3_uid435_arcsinXO2XTabGen_lutmem_iq(33 downto 0);

	--reg_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid451_arcsinXO2XPolyEval_0(REG,1013)@51
    reg_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid451_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid451_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid451_arcsinXO2XPolyEval_0_q <= memoryC3_uid435_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid451_arcsinXO2XPolyEval(ADD,450)@52
    sumAHighB_uid451_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((34 downto 34 => reg_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid451_arcsinXO2XPolyEval_0_q(33)) & reg_memoryC3_uid435_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid451_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid451_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((34 downto 28 => highBBits_uid450_arcsinXO2XPolyEval_b(27)) & highBBits_uid450_arcsinXO2XPolyEval_b);
            sumAHighB_uid451_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid451_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid451_arcsinXO2XPolyEval_b));
    sumAHighB_uid451_arcsinXO2XPolyEval_q <= sumAHighB_uid451_arcsinXO2XPolyEval_o(34 downto 0);


	--lowRangeB_uid449_arcsinXO2XPolyEval(BITSELECT,448)@52
    lowRangeB_uid449_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid721_pT2_uid448_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid449_arcsinXO2XPolyEval_b <= lowRangeB_uid449_arcsinXO2XPolyEval_in(0 downto 0);

	--s2_uid449_uid452_arcsinXO2XPolyEval(BITJOIN,451)@52
    s2_uid449_uid452_arcsinXO2XPolyEval_q <= sumAHighB_uid451_arcsinXO2XPolyEval_q & lowRangeB_uid449_arcsinXO2XPolyEval_b;

	--reg_s2_uid449_uid452_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_1(REG,1015)@52
    reg_s2_uid449_uid452_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid449_uid452_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid449_uid452_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_1_q <= s2_uid449_uid452_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor(LOGICAL,2644)
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_b <= ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_q <= not (ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_a or ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_b);

	--ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena(REG,2645)
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2646)
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_a <= ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_q <= ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_a and ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_b;

	--yT3_uid453_arcsinXO2XPolyEval(BITSELECT,452)@44
    yT3_uid453_arcsinXO2XPolyEval_in <= sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b;
    yT3_uid453_arcsinXO2XPolyEval_b <= yT3_uid453_arcsinXO2XPolyEval_in(43 downto 10);

	--reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0(REG,1014)@44
    reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q <= yT3_uid453_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_inputreg(DELAY,2634)
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 34, depth => 1 )
    PORT MAP ( xin => reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q, xout => ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2635)
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_inputreg_q;
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT3_uid635_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 34,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_q <= ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_iq(33 downto 0);

	--prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval(MULT,722)@53
    prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a),35)) * SIGNED(prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_b);
    prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a <= ld_reg_yT3_uid453_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_0_q_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_a_replace_mem_q;
                prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_b <= reg_s2_uid449_uid452_arcsinXO2XPolyEval_0_to_prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_1_q;
                prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_pr,70));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_q <= prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval(BITSELECT,723)@56
    prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval_in <= prodXY_uid723_pT3_uid454_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval_in(69 downto 35);

	--highBBits_uid456_arcsinXO2XPolyEval(BITSELECT,455)@56
    highBBits_uid456_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval_b;
    highBBits_uid456_arcsinXO2XPolyEval_b <= highBBits_uid456_arcsinXO2XPolyEval_in(34 downto 1);

	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2953)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2954)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2955)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2944)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_reg_addrTable_uid368_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid678_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid678_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0(REG,1016)@52
    reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid432_arcsinXO2XTabGen_lutmem(DUALMEM,870)@53
    memoryC2_uid432_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid432_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid432_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_q;
    memoryC2_uid432_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC2_uid432_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid432_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid432_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid432_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC2_uid432_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC2_uid432_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC2_uid432_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC2_uid432_arcsinXO2XTabGen_lutmem_q <= memoryC2_uid432_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_to_os_uid434_arcsinXO2XTabGen_0(REG,1017)@55
    reg_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_to_os_uid434_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_to_os_uid434_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_to_os_uid434_arcsinXO2XTabGen_0_q <= memoryC2_uid432_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid434_arcsinXO2XTabGen(BITJOIN,433)@56
    os_uid434_arcsinXO2XTabGen_q <= GND_q & reg_memoryC2_uid432_arcsinXO2XTabGen_lutmem_0_to_os_uid434_arcsinXO2XTabGen_0_q;

	--sumAHighB_uid457_arcsinXO2XPolyEval(ADD,456)@56
    sumAHighB_uid457_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((41 downto 41 => os_uid434_arcsinXO2XTabGen_q(40)) & os_uid434_arcsinXO2XTabGen_q);
    sumAHighB_uid457_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((41 downto 34 => highBBits_uid456_arcsinXO2XPolyEval_b(33)) & highBBits_uid456_arcsinXO2XPolyEval_b);
            sumAHighB_uid457_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid457_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid457_arcsinXO2XPolyEval_b));
    sumAHighB_uid457_arcsinXO2XPolyEval_q <= sumAHighB_uid457_arcsinXO2XPolyEval_o(41 downto 0);


	--lowRangeB_uid455_arcsinXO2XPolyEval(BITSELECT,454)@56
    lowRangeB_uid455_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid724_pT3_uid454_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid455_arcsinXO2XPolyEval_b <= lowRangeB_uid455_arcsinXO2XPolyEval_in(0 downto 0);

	--s3_uid455_uid458_arcsinXO2XPolyEval(BITJOIN,457)@56
    s3_uid455_uid458_arcsinXO2XPolyEval_q <= sumAHighB_uid457_arcsinXO2XPolyEval_q & lowRangeB_uid455_arcsinXO2XPolyEval_b;

	--yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,731)@56
    yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_in <= s3_uid455_uid458_arcsinXO2XPolyEval_q;
    yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_b <= yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_in(42 downto 25);

	--reg_yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_9(REG,1021)@56
    reg_yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_9_q <= yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor(LOGICAL,2481)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_b <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_q <= not (ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_a or ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_b);

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena(REG,2482)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2483)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_a <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_a and ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_inputreg(DELAY,2471)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 44, depth => 1 )
    PORT MAP ( xin => sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b, xout => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2472)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_inputreg_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 44,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_iq(43 downto 0);

	--yT4_uid459_arcsinXO2XPolyEval(BITSELECT,458)@56
    yT4_uid459_arcsinXO2XPolyEval_in <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_replace_mem_q;
    yT4_uid459_arcsinXO2XPolyEval_b <= yT4_uid459_arcsinXO2XPolyEval_in(43 downto 3);

	--xBottomBits_uid731_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,730)@56
    xBottomBits_uid731_pT4_uid460_arcsinXO2XPolyEval_in <= yT4_uid459_arcsinXO2XPolyEval_b(13 downto 0);
    xBottomBits_uid731_pT4_uid460_arcsinXO2XPolyEval_b <= xBottomBits_uid731_pT4_uid460_arcsinXO2XPolyEval_in(13 downto 0);

	--pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval(BITJOIN,733)@56
    pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_q <= xBottomBits_uid731_pT4_uid460_arcsinXO2XPolyEval_b & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_7(REG,1020)@56
    reg_pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid730_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,729)@56
    yBottomBits_uid730_pT4_uid460_arcsinXO2XPolyEval_in <= s3_uid455_uid458_arcsinXO2XPolyEval_q(15 downto 0);
    yBottomBits_uid730_pT4_uid460_arcsinXO2XPolyEval_b <= yBottomBits_uid730_pT4_uid460_arcsinXO2XPolyEval_in(15 downto 0);

	--spad_yBottomBits_uid730_uid733_pT4_uid460_arcsinXO2XPolyEval(BITJOIN,732)@56
    spad_yBottomBits_uid730_uid733_pT4_uid460_arcsinXO2XPolyEval_q <= GND_q & yBottomBits_uid730_pT4_uid460_arcsinXO2XPolyEval_b;

	--pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval(BITJOIN,734)@56
    pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid730_uid733_pT4_uid460_arcsinXO2XPolyEval_q & GND_q;

	--reg_pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_6(REG,1019)@56
    reg_pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,728)@56
    xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_in <= yT4_uid459_arcsinXO2XPolyEval_b;
    xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_b <= xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_in(40 downto 23);

	--reg_xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_4(REG,1018)@56
    reg_xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_4_q <= xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma(CHAINMULTADD,892)@57
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a(0),19));
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a(1),19));
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_p(1),38);
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid729_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_4_q),18);
            multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid731_uid734_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_7_q),18);
            multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid730_uid735_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_6_q),18);
            multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid732_pT4_uid460_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,736)@60
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_b <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_in(36 downto 1);

	--highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,738)@60
    highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_b;
    highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval_b <= highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval_in(35 downto 7);

	--yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,726)@56
    yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_in <= s3_uid455_uid458_arcsinXO2XPolyEval_q;
    yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_b <= yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_in(42 downto 16);

	--reg_yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_1(REG,1023)@56
    reg_yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_1_q <= yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,725)@56
    xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_in <= yT4_uid459_arcsinXO2XPolyEval_b;
    xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_b <= xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_in(40 downto 14);

	--reg_xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_0(REG,1022)@56
    reg_xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_0_q <= xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid728_pT4_uid460_arcsinXO2XPolyEval(MULT,727)@57
    topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_b);
    topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid726_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_0_q;
                topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_b <= reg_yTop27Bits_uid727_pT4_uid460_arcsinXO2XPolyEval_0_to_topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_1_q;
                topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid728_pT4_uid460_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_q <= topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval(ADD,739)@60
    sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_q(53)) & topProd_uid728_pT4_uid460_arcsinXO2XPolyEval_q);
    sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval_b(28)) & highBBits_uid739_pT4_uid460_arcsinXO2XPolyEval_b);
            sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_b));
    sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_q <= sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid738_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,737)@60
    lowRangeB_uid738_pT4_uid460_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid733_pT4_uid460_arcsinXO2XPolyEval_b(6 downto 0);
    lowRangeB_uid738_pT4_uid460_arcsinXO2XPolyEval_b <= lowRangeB_uid738_pT4_uid460_arcsinXO2XPolyEval_in(6 downto 0);

	--add0_uid738_uid741_pT4_uid460_arcsinXO2XPolyEval(BITJOIN,740)@60
    add0_uid738_uid741_pT4_uid460_arcsinXO2XPolyEval_q <= sumAHighB_uid740_pT4_uid460_arcsinXO2XPolyEval_q & lowRangeB_uid738_pT4_uid460_arcsinXO2XPolyEval_b;

	--R_uid742_pT4_uid460_arcsinXO2XPolyEval(BITSELECT,741)@60
    R_uid742_pT4_uid460_arcsinXO2XPolyEval_in <= add0_uid738_uid741_pT4_uid460_arcsinXO2XPolyEval_q(60 downto 0);
    R_uid742_pT4_uid460_arcsinXO2XPolyEval_b <= R_uid742_pT4_uid460_arcsinXO2XPolyEval_in(60 downto 17);

	--reg_R_uid742_pT4_uid460_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_1(REG,1025)@60
    reg_R_uid742_pT4_uid460_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid742_pT4_uid460_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_1_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid742_pT4_uid460_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_1_q <= R_uid742_pT4_uid460_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor(LOGICAL,2927)
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_b <= ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena_q;
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_q <= not (ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_a or ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_b);

	--ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena(REG,2928)
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_nor_q = "1") THEN
                ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd(LOGICAL,2929)
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_a <= ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_sticky_ena_q;
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_b <= en;
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_q <= ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_a and ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_b;

	--memoryC1_uid430_arcsinXO2XTabGen_lutmem(DUALMEM,869)@42
    memoryC1_uid430_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid430_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid430_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q;
    memoryC1_uid430_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 8,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC1_uid430_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid430_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid430_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid430_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid430_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid430_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid430_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid430_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid430_arcsinXO2XTabGen_lutmem_iq(7 downto 0);

	--ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_inputreg(DELAY,2917)
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => memoryC1_uid430_arcsinXO2XTabGen_lutmem_q, xout => ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem(DUALMEM,2918)
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_ia <= ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_inputreg_q;
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_aa <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_ab <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_iq,
        address_a => ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_aa,
        data_a => ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_ia
    );
    ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_reset0 <= areset;
        ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_q <= ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_iq(7 downto 0);

	--reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1(REG,1004)@59
    reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_q <= ld_memoryC1_uid430_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor(LOGICAL,2783)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_b <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_q <= not (ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_a or ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_b);

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena(REG,2784)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd(LOGICAL,2785)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_a <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_a and ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_b;

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_inputreg(DELAY,2760)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q, xout => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem(DUALMEM,2774)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_ia <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_inputreg_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_aa <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_ab <= ld_yT2_uid629_arccosXO2PolyEval_b_to_spad_xTop26Bits_uid821_uid823_pT5_uid648_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC1_uid429_arcsinXO2XTabGen_lutmem(DUALMEM,868)@57
    memoryC1_uid429_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid429_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid429_arcsinXO2XTabGen_lutmem_ab <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_q_to_memoryC1_uid429_arcsinXO2XTabGen_lutmem_a_replace_mem_q;
    memoryC1_uid429_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC1_uid429_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid429_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid429_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid429_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid429_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid429_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid429_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid429_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid429_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_0(REG,1003)@59
    reg_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_0_q <= memoryC1_uid429_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid431_arcsinXO2XTabGen(BITJOIN,430)@60
    os_uid431_arcsinXO2XTabGen_q <= reg_memoryC1_uid430_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_1_q & reg_memoryC1_uid429_arcsinXO2XTabGen_lutmem_0_to_os_uid431_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid462_arcsinXO2XPolyEval(BITJOIN,461)@60
    cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_q <= os_uid431_arcsinXO2XTabGen_q & rndBit_uid461_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_0(REG,1024)@60
    reg_cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid463_arcsinXO2XPolyEval(ADD,462)@61
    ts4_uid463_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((50 downto 50 => reg_cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_0_q(49)) & reg_cIncludingRoundingBit_uid462_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_0_q);
    ts4_uid463_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((50 downto 44 => reg_R_uid742_pT4_uid460_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_1_q(43)) & reg_R_uid742_pT4_uid460_arcsinXO2XPolyEval_0_to_ts4_uid463_arcsinXO2XPolyEval_1_q);
            ts4_uid463_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid463_arcsinXO2XPolyEval_a) + SIGNED(ts4_uid463_arcsinXO2XPolyEval_b));
    ts4_uid463_arcsinXO2XPolyEval_q <= ts4_uid463_arcsinXO2XPolyEval_o(50 downto 0);


	--s4_uid464_arcsinXO2XPolyEval(BITSELECT,463)@61
    s4_uid464_arcsinXO2XPolyEval_in <= ts4_uid463_arcsinXO2XPolyEval_q;
    s4_uid464_arcsinXO2XPolyEval_b <= s4_uid464_arcsinXO2XPolyEval_in(50 downto 1);

	--yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,743)@61
    yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_in <= s4_uid464_arcsinXO2XPolyEval_b;
    yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b <= yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_in(49 downto 23);

	--reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_9(REG,1029)@61
    reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_9_q <= yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor(LOGICAL,2670)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_b <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_q <= not (ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_a or ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_b);

	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena(REG,2671)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd(LOGICAL,2672)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_a <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_a and ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_b;

	--xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,746)@44
    xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_in <= sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b(16 downto 0);
    xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b <= xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_in(16 downto 0);

	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_inputreg(DELAY,2660)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 17, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b, xout => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem(DUALMEM,2661)
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_inputreg_q;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 17,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_iq(16 downto 0);

	--pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval(BITJOIN,748)@61
    pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_q <= ld_xBottomBits_uid747_pT5_uid466_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_7(REG,1028)@61
    reg_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,745)@61
    yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_in <= s4_uid464_arcsinXO2XPolyEval_b(22 downto 0);
    yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b <= yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_in(22 downto 0);

	--ld_yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_a(DELAY,1914)@61
    ld_yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_a : dspba_delay
    GENERIC MAP ( width => 23, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b, xout => ld_yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval(BITJOIN,747)@62
    spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_q <= GND_q & ld_yBottomBits_uid746_pT5_uid466_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_a_q;

	--pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval(BITJOIN,749)@62
    pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid746_uid748_pT5_uid466_arcsinXO2XPolyEval_q & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_6(REG,1027)@62
    reg_pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor(LOGICAL,2657)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_b <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_q <= not (ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_a or ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_b);

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena(REG,2658)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2659)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_a <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_a and ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2648)
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_yT4_uid459_arcsinXO2XPolyEval_a_inputreg_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 44,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 44,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_q <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_iq(43 downto 0);

	--xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,742)@62
    xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_in <= ld_sPPolyEval_uid81_acosX_uid8_fpArccosPiTest_b_to_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_a_replace_mem_q;
    xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_b <= xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_in(43 downto 17);

	--reg_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_4(REG,1026)@62
    reg_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_4_q <= xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma(CHAINMULTADD,893)@63
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a(0),28));
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a(1),28));
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_p(0),56);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_p(1),56);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_x(1) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_w(1);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s(1) + multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_y(1) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_x(1);
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_4_q),27);
            multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid747_uid749_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_7_q),27);
            multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid746_uid750_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_6_q),27);
            multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_y(0);
                multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s(1) <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,751)@66
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_b <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_in(54 downto 3);

	--highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,753)@66
    highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_b;
    highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval_b <= highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval_in(51 downto 23);

	--ld_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_a(DELAY,2236)@61
    ld_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b, xout => ld_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1(REG,1031)@62
    reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_q <= ld_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid745_pT5_uid466_arcsinXO2XPolyEval(MULT,744)@63
    topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_b);
    topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid743_pT5_uid466_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_cma_4_q;
                topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_b <= reg_yTop27Bits_uid744_pT5_uid466_arcsinXO2XPolyEval_0_to_topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_1_q;
                topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid745_pT5_uid466_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_q <= topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval(ADD,754)@66
    sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_q(53)) & topProd_uid745_pT5_uid466_arcsinXO2XPolyEval_q);
    sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval_b(28)) & highBBits_uid754_pT5_uid466_arcsinXO2XPolyEval_b);
            sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_b));
    sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_q <= sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid753_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,752)@66
    lowRangeB_uid753_pT5_uid466_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid748_pT5_uid466_arcsinXO2XPolyEval_b(22 downto 0);
    lowRangeB_uid753_pT5_uid466_arcsinXO2XPolyEval_b <= lowRangeB_uid753_pT5_uid466_arcsinXO2XPolyEval_in(22 downto 0);

	--add0_uid753_uid756_pT5_uid466_arcsinXO2XPolyEval(BITJOIN,755)@66
    add0_uid753_uid756_pT5_uid466_arcsinXO2XPolyEval_q <= sumAHighB_uid755_pT5_uid466_arcsinXO2XPolyEval_q & lowRangeB_uid753_pT5_uid466_arcsinXO2XPolyEval_b;

	--R_uid757_pT5_uid466_arcsinXO2XPolyEval(BITSELECT,756)@66
    R_uid757_pT5_uid466_arcsinXO2XPolyEval_in <= add0_uid753_uid756_pT5_uid466_arcsinXO2XPolyEval_q(76 downto 0);
    R_uid757_pT5_uid466_arcsinXO2XPolyEval_b <= R_uid757_pT5_uid466_arcsinXO2XPolyEval_in(76 downto 25);

	--reg_R_uid757_pT5_uid466_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_1(REG,1033)@66
    reg_R_uid757_pT5_uid466_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid757_pT5_uid466_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid757_pT5_uid466_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_1_q <= R_uid757_pT5_uid466_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2914)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_mem_top(CONSTANT,2766)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_mem_top_q <= "010010";

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp(LOGICAL,2767)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_a <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_mem_top_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q);
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_q <= "1" when ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_a = ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_b else "0";

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmpReg(REG,2768)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2915)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2916)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt(COUNTER,2762)
    -- every=1, low=0, high=18, step=1, init=1
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i = 17 THEN
                      ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i - 18;
                    ELSE
                        ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i,5));


	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg(REG,2763)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux(MUX,2764)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s, ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q, ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2905)
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0(REG,998)@62
    reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_q <= ld_sAddr_uid80_acosX_uid8_fpArccosPiTest_b_to_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid427_arcsinXO2XTabGen_lutmem(DUALMEM,867)@63
    memoryC0_uid427_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid427_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid427_arcsinXO2XTabGen_lutmem_ab <= reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_q;
    memoryC0_uid427_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC0_uid427_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid427_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid427_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid427_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid427_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid427_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid427_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid427_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid427_arcsinXO2XTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_1(REG,1000)@65
    reg_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_1_q <= memoryC0_uid427_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor(LOGICAL,2770)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_b <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_q <= not (ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_a or ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_b);

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena(REG,2771)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd(LOGICAL,2772)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_a <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_a and ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_b;

	--ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem(DUALMEM,2761)
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_ia <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_inputreg_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_aa <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_ab <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_q <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC0_uid426_arcsinXO2XTabGen_lutmem(DUALMEM,866)@63
    memoryC0_uid426_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid426_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid426_arcsinXO2XTabGen_lutmem_ab <= ld_reg_sAddr_uid80_acosX_uid8_fpArccosPiTest_0_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_q_to_memoryC0_uid426_arcsinXO2XTabGen_lutmem_a_replace_mem_q;
    memoryC0_uid426_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_acospi_double_s5_memoryC0_uid426_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid426_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid426_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid426_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid426_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid426_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid426_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid426_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid426_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_0(REG,999)@65
    reg_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_0_q <= memoryC0_uid426_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid428_arcsinXO2XTabGen(BITJOIN,427)@66
    os_uid428_arcsinXO2XTabGen_q <= reg_memoryC0_uid427_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_1_q & reg_memoryC0_uid426_arcsinXO2XTabGen_lutmem_0_to_os_uid428_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid468_arcsinXO2XPolyEval(BITJOIN,467)@66
    cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_q <= os_uid428_arcsinXO2XTabGen_q & rndBit_uid467_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_0(REG,1032)@66
    reg_cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid469_arcsinXO2XPolyEval(ADD,468)@67
    ts5_uid469_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid468_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_0_q);
    ts5_uid469_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((62 downto 52 => reg_R_uid757_pT5_uid466_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_1_q(51)) & reg_R_uid757_pT5_uid466_arcsinXO2XPolyEval_0_to_ts5_uid469_arcsinXO2XPolyEval_1_q);
            ts5_uid469_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid469_arcsinXO2XPolyEval_a) + SIGNED(ts5_uid469_arcsinXO2XPolyEval_b));
    ts5_uid469_arcsinXO2XPolyEval_q <= ts5_uid469_arcsinXO2XPolyEval_o(62 downto 0);


	--s5_uid470_arcsinXO2XPolyEval(BITSELECT,469)@67
    s5_uid470_arcsinXO2XPolyEval_in <= ts5_uid469_arcsinXO2XPolyEval_q;
    s5_uid470_arcsinXO2XPolyEval_b <= s5_uid470_arcsinXO2XPolyEval_in(62 downto 1);

	--fxpArcSinXO2XRes_uid83_acosX_uid8_fpArccosPiTest(BITSELECT,82)@67
    fxpArcSinXO2XRes_uid83_acosX_uid8_fpArccosPiTest_in <= s5_uid470_arcsinXO2XPolyEval_b(59 downto 0);
    fxpArcSinXO2XRes_uid83_acosX_uid8_fpArccosPiTest_b <= fxpArcSinXO2XRes_uid83_acosX_uid8_fpArccosPiTest_in(59 downto 5);

	--fxpArcsinXO2XResWFRange_uid84_acosX_uid8_fpArccosPiTest(BITSELECT,83)@67
    fxpArcsinXO2XResWFRange_uid84_acosX_uid8_fpArccosPiTest_in <= fxpArcSinXO2XRes_uid83_acosX_uid8_fpArccosPiTest_b(53 downto 0);
    fxpArcsinXO2XResWFRange_uid84_acosX_uid8_fpArccosPiTest_b <= fxpArcsinXO2XResWFRange_uid84_acosX_uid8_fpArccosPiTest_in(53 downto 2);

	--fpArcsinXO2XRes_uid85_acosX_uid8_fpArccosPiTest(BITJOIN,84)@67
    fpArcsinXO2XRes_uid85_acosX_uid8_fpArccosPiTest_q <= GND_q & cstBiasP1_uid26_acosX_uid8_fpArccosPiTest_q & fxpArcsinXO2XResWFRange_uid84_acosX_uid8_fpArccosPiTest_b;

	--expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,472)@67
    expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= fpArcsinXO2XRes_uid85_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(62 downto 52);

	--reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1034)@67
    reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,499)@68
    expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
    expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,553)@68
    excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,477)@67
    fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= fpArcsinXO2XRes_uid85_acosX_uid8_fpArccosPiTest_q(51 downto 0);
    fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(51 downto 0);

	--reg_fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1037)@67
    reg_fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,503)@68
    fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,501)@68
    expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
    expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,504)@68
    exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor(LOGICAL,2570)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q <= not (ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a or ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b);

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top(CONSTANT,2566)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q <= "011011";

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp(LOGICAL,2567)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q);
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q <= "1" when ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a = ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b else "0";

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg(REG,2568)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena(REG,2571)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q = "1") THEN
                ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd(LOGICAL,2572)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b <= en;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a and ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b;

	--expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,483)@38
    expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b;
    expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
    expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2510)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt(COUNTER,2562)
    -- every=1, low=0, high=27, step=1, init=1
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i = 26 THEN
                      ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq = '1') THEN
                        ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i - 27;
                    ELSE
                        ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i,5));


	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg(REG,2563)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux(MUX,2564)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s <= en;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux: PROCESS (ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s, ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q, ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem(DUALMEM,2561)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 28,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 28,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq,
        address_a => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa,
        data_a => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia
    );
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 <= areset;
        ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq(0 downto 0);

	--excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,554)@68
    excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q;
    excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,555)@68
    ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= excXZAndExcYI_uid555_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= excYZAndExcXI_uid554_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i <= ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a or ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
    ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xin => ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--InvFracXIsZero_uid506_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,505)@68
    InvFracXIsZero_uid506_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= fracXIsZero_uid504_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvFracXIsZero_uid506_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not InvFracXIsZero_uid506_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,506)@68
    exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= expXIsMax_uid502_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= InvFracXIsZero_uid506_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--reg_exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2(REG,1064)@68
    reg_exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q <= exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor(LOGICAL,2979)
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_b <= ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena_q;
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_q <= not (ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_a or ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_b);

	--ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena(REG,2980)
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_nor_q = "1") THEN
                ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd(LOGICAL,2981)
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_a <= ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_sticky_ena_q;
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_b <= en;
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_q <= ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_a and ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_b;

	--InvFracXIsZero_uid490_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,489)@38
    InvFracXIsZero_uid490_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= fracXIsZero_uid488_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvFracXIsZero_uid490_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not InvFracXIsZero_uid490_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,490)@38
    exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= InvFracXIsZero_uid490_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_inputreg(DELAY,2969)
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem(DUALMEM,2970)
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_ia <= ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_inputreg_q;
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_aa <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_ab <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 28,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 28,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_iq,
        address_a => ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_aa,
        data_a => ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_ia
    );
    ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_reset0 <= areset;
        ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_q <= ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_iq(0 downto 0);

	--reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1063)@68
    reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= ld_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,556)@69
    excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= reg_exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q;
    excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c <= ZeroTimesInf_uid556_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a or excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b or excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c;

	--InvExcRNaN_uid569_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,568)@69
    InvExcRNaN_uid569_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvExcRNaN_uid569_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not InvExcRNaN_uid569_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--signY_uid475_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,474)@67
    signY_uid475_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= fpArcsinXO2XRes_uid85_acosX_uid8_fpArccosPiTest_q;
    signY_uid475_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= signY_uid475_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(63 downto 63);

	--ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor(LOGICAL,2557)
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b <= ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q <= not (ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a or ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b);

	--ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena(REG,2558)
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q = "1") THEN
                ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd(LOGICAL,2559)
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a <= ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b <= en;
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q <= ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a and ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b;

	--signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,473)@38
    signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= RSqrt_uid389_sqrtFPL_uid72_acosX_uid8_fpArccosPiTest_q;
    signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(63 downto 63);

	--ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2547)
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b, xout => ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem(DUALMEM,2548)
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia <= ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q;
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq,
        address_a => ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa,
        data_a => ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia
    );
    ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 <= areset;
        ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q <= ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq(0 downto 0);

	--signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,539)@67
    signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_signX_uid474_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q;
    signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= signY_uid475_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
    signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i <= signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a xor signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
    signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xin => signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a(DELAY,1750)@68
    ld_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,569)@69
    signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_signR_uid540_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q;
    signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= InvExcRNaN_uid569_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c(DELAY,1754)@69
    ld_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor(LOGICAL,2681)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q <= not (ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a or ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b);

	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top(CONSTANT,2677)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q <= "011001";

	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp(LOGICAL,2678)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_mem_top_q;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q);
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q <= "1" when ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_a = ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_b else "0";

	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg(REG,2679)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena(REG,2682)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q = "1") THEN
                ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd(LOGICAL,2683)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b <= en;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a and ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b;

	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2673)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q, xout => ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_wrreg(REG,2676)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_wrreg_q <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt(COUNTER,2675)
    -- every=1, low=0, high=25, step=1, init=1
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i = 24 THEN
                      ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_eq = '1') THEN
                        ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i - 25;
                    ELSE
                        ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_i,5));


	--ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem(DUALMEM,2674)
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_wrreg_q;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdcnt_q;
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 5,
        numwords_a => 26,
        width_b => 53,
        widthad_b => 5,
        numwords_b => 26,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq,
        address_a => ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa,
        data_a => ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia
    );
    ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 <= areset;
        ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq(52 downto 0);

	--xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,757)@67
    xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= ld_oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q_to_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q;
    xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(52 downto 26);

	--reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_9(REG,1045)@67
    reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_9_q <= xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,478)@67
    add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= VCC_q & fracY_uid478_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--yBottomBits_uid762_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,761)@67
    yBottomBits_uid762_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(25 downto 0);
    yBottomBits_uid762_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= yBottomBits_uid762_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(25 downto 0);

	--yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,762)@67
    yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= yBottomBits_uid762_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b & GND_q;

	--reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_7(REG,1044)@67
    reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_7_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_7_q <= yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor(LOGICAL,2694)
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_b <= ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_q <= not (ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_a or ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_b);

	--ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena(REG,2695)
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_nor_q = "1") THEN
                ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd(LOGICAL,2696)
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_a <= ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_sticky_ena_q;
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_b <= en;
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_q <= ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_a and ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_b;

	--xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,764)@39
    xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= oSqrtFPLFrac_uid74_acosX_uid8_fpArccosPiTest_q(25 downto 0);
    xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(25 downto 0);

	--ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg(DELAY,2684)
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b, xout => ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem(DUALMEM,2685)
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ia <= ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_inputreg_q;
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_aa <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ab <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_ia
    );
    ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_q <= ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_iq(25 downto 0);

	--xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,765)@68
    xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= ld_xBottomBits_uid765_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_replace_mem_q & GND_q;

	--reg_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0(REG,1038)@68
    reg_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a(DELAY,1926)@67
    ld_add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,758)@68
    yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= ld_add_one_fracY_uid478_uid479_uid479_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q;
    yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(52 downto 26);

	--reg_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1041)@68
    reg_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma(CHAINMULTADD,894)@69
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_p(0) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a(0) * multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c(0);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_p(1) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a(1) * multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c(1);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_w(0) <= RESIZE(multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_p(0),55);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_w(1) <= RESIZE(multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_p(1),55);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_x(0) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_w(0);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_x(1) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_w(1);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_y(0) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s(1) + multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_x(0);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_y(1) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_x(1);
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q),27);
            multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_a(1) <= RESIZE(UNSIGNED(reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_7_q),27);
            multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c(0) <= RESIZE(UNSIGNED(reg_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q),27);
            multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s(0) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_y(0);
                multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s(1) <= multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_q, clk => clk, aclr => areset);

	--ld_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a(DELAY,2245)@67
    ld_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b, xout => ld_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0(REG,1040)@68
    reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= ld_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(MULT,759)@69
    topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_pr <= UNSIGNED(topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) * UNSIGNED(topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b);
    topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= (others => '0');
            topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= (others => '0');
            topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_xTop27Bits_uid758_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q;
                topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= reg_yTop27Bits_uid759_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
                topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1 <= STD_LOGIC_VECTOR(topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a(DELAY,2244)@67
    ld_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1039)@68
    reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= ld_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(MULT,768)@69
    sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_pr <= UNSIGNED(sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) * UNSIGNED(sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b);
    sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= (others => '0');
            sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= (others => '0');
            sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_xBottomBitsPR_uid766_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q;
                sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= reg_yBottomBitsPR_uid763_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
                sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1 <= STD_LOGIC_VECTOR(sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid770_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,769)@72
    TtopProdConcSoftProd_uid770_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= topProd_uid760_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q & sm0_uid769_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;

	--highABits_uid772_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,771)@72
    highABits_uid772_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= TtopProdConcSoftProd_uid770_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    highABits_uid772_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= highABits_uid772_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(107 downto 27);

	--sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(ADD,772)@72
    sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & highABits_uid772_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b);
    sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("000000000000000000000000000" & multSumOfTwo27_uid767_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cma_q);
            sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) + UNSIGNED(sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b));
    sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o(81 downto 0);


	--lowRangeA_uid771_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,770)@72
    lowRangeA_uid771_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= TtopProdConcSoftProd_uid770_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(26 downto 0);
    lowRangeA_uid771_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= lowRangeA_uid771_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(26 downto 0);

	--add0_uid771_uid774_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,773)@72
    add0_uid771_uid774_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= sumHighA_B_uid773_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q & lowRangeA_uid771_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,774)@72
    R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= add0_uid771_uid774_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(107 downto 0);
    R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(107 downto 2);

	--normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,515)@72
    normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
    normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(105 downto 105);

	--reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1046)@72
    reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c(DELAY,1696)@73
    ld_reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q, xout => ld_reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--roundBitDetectionConstant_uid201_rAcosPi_uid13_fpArccosPiTest(CONSTANT,200)
    roundBitDetectionConstant_uid201_rAcosPi_uid13_fpArccosPiTest_q <= "010";

	--fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,517)@72
    fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b(104 downto 0);
    fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(104 downto 52);

	--reg_fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3(REG,1048)@72
    reg_fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,518)@72
    fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b(103 downto 0);
    fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(103 downto 51);

	--reg_fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2(REG,1047)@72
    reg_fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q <= fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest(MUX,519)@73
    fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s <= reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s, en, reg_fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q, reg_fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= reg_fracRPostNormLow_uid519_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= reg_fracRPostNormHigh_uid518_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--FracRPostNorm1dto0_uid528_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,527)@73
    FracRPostNorm1dto0_uid528_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(1 downto 0);
    FracRPostNorm1dto0_uid528_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= FracRPostNorm1dto0_uid528_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(1 downto 0);

	--Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,521)@72
    Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b(51 downto 0);
    Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(51 downto 51);

	--reg_Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3(REG,1052)@72
    reg_Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest(MUX,522)@73
    extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s <= reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s, en, GND_q, reg_Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= GND_q;
                  WHEN "1" => extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= reg_Prod51_uid522_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,520)@72
    stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= R_uid775_prod_uid515_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b(50 downto 0);
    stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(50 downto 0);

	--reg_stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0(REG,1053)@72
    reg_stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,523)@73
    stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= extraStickyBit_uid523_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q & reg_stickyRange_uid521_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q;

	--stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,525)@73
    stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= stickyExtendedRange_uid524_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--sticky_uid527_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,526)@73
    sticky_uid527_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= stickyRangeComparator_uid526_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    sticky_uid527_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not sticky_uid527_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,528)@73
    lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= FracRPostNorm1dto0_uid528_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b & sticky_uid527_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;

	--reg_lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1054)@73
    reg_lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,530)@74
    roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_lrs_uid529_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= roundBitDetectionConstant_uid201_rAcosPi_uid13_fpArccosPiTest_q;
    roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "1" when roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a = roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b else "0";

	--roundBit_uid532_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,531)@74
    roundBit_uid532_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= roundBitDetectionPattern_uid531_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    roundBit_uid532_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not roundBit_uid532_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,534)@74
    roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= GND_q & ld_reg_normalizeBit_uid516_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q & cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q & roundBit_uid532_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;

	--biasInc_uid184_rAcosPi_uid13_fpArccosPiTest(CONSTANT,183)
    biasInc_uid184_rAcosPi_uid13_fpArccosPiTest_q <= "0001111111111";

	--ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor(LOGICAL,2544)
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b <= ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q <= not (ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a or ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b);

	--ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena(REG,2545)
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q = "1") THEN
                ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd(LOGICAL,2546)
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a <= ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b <= en;
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q <= ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a and ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b;

	--ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor(LOGICAL,2966)
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_b <= ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q;
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_q <= not (ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_a or ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_b);

	--ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena(REG,2967)
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_nor_q = "1") THEN
                ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd(LOGICAL,2968)
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_a <= ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q;
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_b <= en;
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_q <= ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_a and ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_b;

	--ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_inputreg(DELAY,2956)
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b, xout => ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem(DUALMEM,2957)
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ia <= ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_inputreg_q;
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_aa <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ab <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_iq,
        address_a => ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_aa,
        data_a => ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ia
    );
    ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_reset0 <= areset;
        ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_q <= ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_iq(10 downto 0);

	--reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0(REG,1049)@67
    reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= ld_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_b_to_reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest(ADD,511)@68
    expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & reg_SqrtFPL62dto52_uid75_acosX_uid8_fpArccosPiTest_0_to_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q);
    expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("0" & reg_expY_uid473_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q);
    expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) + UNSIGNED(expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg(DELAY,2536)
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem(DUALMEM,2537)
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia <= ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q;
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q;
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q;
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 12,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq,
        address_a => ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa,
        data_a => ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia
    );
    ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 <= areset;
        ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q <= ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq(11 downto 0);

	--expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest(SUB,513)@73
    expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR('0' & "00" & ld_expSum_uid512_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q);
    expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR((14 downto 13 => biasInc_uid184_rAcosPi_uid13_fpArccosPiTest_q(12)) & biasInc_uid184_rAcosPi_uid13_fpArccosPiTest_q);
    expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) - SIGNED(expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o(13 downto 0);


	--ld_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a(DELAY,1693)@73
    ld_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,532)@74
    expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= expSumMBias_uid514_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q & ld_fracRPostNorm_uid520_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q;

	--expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest(ADD,535)@74
    expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR((68 downto 67 => expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(66)) & expFracPreRound_uid533_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q);
    expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR('0' & "0000000000000" & roundBitAndNormalizationOp_uid535_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q);
            expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) + SIGNED(expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b));
    expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o(67 downto 0);


	--expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,537)@74
    expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(67 downto 53);

	--expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,538)@74
    expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b(10 downto 0);
    expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(10 downto 0);

	--ld_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_a(DELAY,2272)@74
    ld_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b, xout => ld_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3(REG,1067)@75
    reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= ld_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_to_reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c(DELAY,1743)@69
    ld_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1056)@74
    reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest(COMPARE,542)@75
    expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cin <= GND_q;
    expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q(14)) & reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q) & '0';
    expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR('0' & "00000" & cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q) & expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cin(0);
            expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) - SIGNED(expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b));
    expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_n(0) <= not expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o(17);


	--InvExc_N_uid508_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,507)@68
    InvExc_N_uid508_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= exc_N_uid507_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvExc_N_uid508_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not InvExc_N_uid508_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--InvExc_I_uid509_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,508)@68
    InvExc_I_uid509_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvExc_I_uid509_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not InvExc_I_uid509_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--InvExpXIsZero_uid510_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,509)@68
    InvExpXIsZero_uid510_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvExpXIsZero_uid510_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= not InvExpXIsZero_uid510_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;

	--exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,510)@68
    exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= InvExpXIsZero_uid510_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= InvExc_I_uid509_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c <= InvExc_N_uid508_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b and exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c;

	--ld_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_a(DELAY,2262)@68
    ld_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2(REG,1057)@74
    reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q <= ld_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor(LOGICAL,2533)
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_b <= ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena_q;
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_q <= not (ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_a or ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_b);

	--ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena(REG,2534)
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_nor_q = "1") THEN
                ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd(LOGICAL,2535)
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_a <= ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_sticky_ena_q;
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_b <= en;
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_q <= ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_a and ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_b;

	--InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,491)@38
    InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= exc_N_uid491_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i <= not InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;
    InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xin => InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i, clk => clk, aclr => areset);

	--ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_inputreg(DELAY,2523)
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem(DUALMEM,2524)
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_ia <= ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_inputreg_q;
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_aa <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_ab <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_iq,
        address_a => ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_aa,
        data_a => ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_ia
    );
    ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0 <= areset;
        ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_q <= ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_iq(0 downto 0);

	--InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,492)@67
    InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i <= not InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;
    InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xin => InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i, clk => clk, aclr => areset);

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor(LOGICAL,2520)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q <= not (ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_a or ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_b);

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena(REG,2521)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_nor_q = "1") THEN
                ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd(LOGICAL,2522)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_sticky_ena_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b <= en;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_a and ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_b;

	--ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem(DUALMEM,2511)
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_inputreg_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdreg_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab <= ld_expXIsMax_uid486_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_rdmux_q;
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq,
        address_a => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_aa,
        data_a => ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_ia
    );
    ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_reset0 <= areset;
        ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_iq(0 downto 0);

	--InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,493)@67
    InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q;
    InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i <= not InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a;
    InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xin => InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_i, clk => clk, aclr => areset);

	--exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,494)@68
    exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= InvExc_I_uid493_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c <= ld_InvExc_N_uid492_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_replace_mem_q;
    exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b and exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c;

	--ld_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a(DELAY,1712)@68
    ld_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,551)@75
    ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q;
    ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q;
    ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c <= expOvf_uid543_arcsinL_uid87_acosX_uid8_fpArccosPiTest_n;
    ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b and ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c;

	--excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,550)@68
    excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c(DELAY,1730)@68
    ld_excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,549)@68
    excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b(DELAY,1729)@68
    ld_excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,548)@68
    excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_exc_I_uid489_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= exc_I_uid505_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a(DELAY,1728)@68
    ld_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,552)@75
    excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_excXIAndExcYI_uid549_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q;
    excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= ld_excXRAndExcYI_uid550_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_q;
    excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c <= ld_excYRAndExcXI_uid551_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q;
    excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d <= ExcROvfAndInReg_uid552_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a or excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b or excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c or excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d;

	--expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest(COMPARE,540)@75
    expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cin <= GND_q;
    expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR('0' & "000000000000000" & GND_q) & '0';
    expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q(14)) & reg_expRPreExcExt_uid538_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q) & expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_cin(0);
            expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a) - SIGNED(expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b));
    expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_n(0) <= not expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_o(17);


	--excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,546)@75
    excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q;
    excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= reg_exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_2_q;
    excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c <= expUdf_uid541_arcsinL_uid87_acosX_uid8_fpArccosPiTest_n;
    excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b and excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c;

	--excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,545)@68
    excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= exc_R_uid495_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c(DELAY,1717)@68
    ld_excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,544)@68
    excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q;
    excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= exc_R_uid511_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b(DELAY,1716)@68
    ld_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--reg_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1(REG,1035)@67
    reg_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q <= ld_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_InvExpXIsZero_uid494_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,543)@68
    excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= reg_expXIsZero_uid484_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_1_q;
    excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= expXIsZero_uid500_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a and excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;

	--ld_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a(DELAY,1715)@68
    ld_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOGICAL,547)@75
    excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a <= ld_excXZAndExcYZ_uid544_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a_q;
    excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= ld_excXZAndExcYR_uid545_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b_q;
    excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c <= ld_excYZAndExcXR_uid546_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q;
    excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d <= excZC3_uid547_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_a or excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b or excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c or excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d;

	--concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,557)@75
    concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= ld_excRNaN_uid557_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q & excRInf_uid553_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q & excRZero_uid548_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;

	--reg_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0(REG,1065)@75
    reg_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q <= concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest(LOOKUP,558)@76
    excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (reg_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_concExc_uid558_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_q) IS
                WHEN "000" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "001" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "010" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "10";
                WHEN "011" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "100" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "101" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "110" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "111" =>  excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN OTHERS =>
                    excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest(MUX,567)@76
    expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s <= excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s, en, cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q, reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= reg_expRPreExc_uid539_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN "10" => expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITSELECT,536)@74
    fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in <= expFracRPostRounding_uid536_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(52 downto 0);
    fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b <= fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_in(52 downto 1);

	--reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3(REG,1066)@74
    reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q <= fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d(DELAY,1746)@75
    ld_reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q, xout => ld_reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest(MUX,562)@76
    fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s <= excREnc_uid559_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;
    fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest: PROCESS (fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s, en, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, ld_reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d_q, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= ld_reg_fracRPreExc_uid537_arcsinL_uid87_acosX_uid8_fpArccosPiTest_0_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_3_q_to_fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_d_q;
                  WHEN "10" => fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest(BITJOIN,570)@76
    R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q <= ld_signRPostExc_uid570_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_c_q & expRPostExc_uid568_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q & fracRPostExc_uid563_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q;

	--ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest(BITSELECT,87)@76
    ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_in <= R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(51 downto 0);
    ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b <= ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_in(51 downto 0);

	--ld_ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b_to_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_a(DELAY,1228)@76
    ld_ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b_to_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b, xout => ld_ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b_to_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest(BITJOIN,88)@77
    oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_q <= VCC_q & ld_ArcsinL51dto0_uid88_acosX_uid8_fpArccosPiTest_b_to_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_a_q;

	--X52dto48_uid580_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,579)@77
    X52dto48_uid580_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_q;
    X52dto48_uid580_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= X52dto48_uid580_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 48);

	--rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,581)@77
    rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx3Pad48_uid399_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q & X52dto48_uid580_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b;

	--reg_rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_5(REG,1073)@77
    reg_rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_5_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_5_q <= rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto32_uid577_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,576)@77
    X52dto32_uid577_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_q;
    X52dto32_uid577_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= X52dto32_uid577_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 32);

	--rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,578)@77
    rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage0Idx1Pad32_uid246_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & X52dto32_uid577_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b;

	--reg_rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_4(REG,1072)@77
    reg_rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_4_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_4_q <= rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto16_uid574_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,573)@77
    X52dto16_uid574_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_q;
    X52dto16_uid574_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= X52dto16_uid574_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 16);

	--rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,575)@77
    rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx2Pad16_uid258_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & X52dto16_uid574_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b;

	--reg_rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_3(REG,1071)@77
    reg_rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_3_q <= rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2(REG,1070)@77
    reg_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q <= oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest(BITSELECT,89)@76
    ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_in <= R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_b <= ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_in(62 downto 52);

	--reg_ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_0_to_srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_1(REG,1068)@76
    reg_ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_0_to_srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_0_to_srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_0_to_srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_1_q <= ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--srValArcsinL_uid91_acosX_uid8_fpArccosPiTest(SUB,90)@77
    srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid22_acosX_uid8_fpArccosPiTest_q);
    srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("0" & reg_ArcsinL62dto52_uid90_acosX_uid8_fpArccosPiTest_0_to_srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_1_q);
            srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_b));
    srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_q <= srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest(BITSELECT,91)@77
    srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_in <= srValArcsinL_uid91_acosX_uid8_fpArccosPiTest_q(5 downto 0);
    srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_b <= srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,582)@77
    rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_b;
    rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1(REG,1069)@77
    reg_rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(MUX,583)@78
    rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s <= reg_rightShiftStageSel5Dto4_uid583_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q;
    rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s, en, reg_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q, reg_rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_3_q, reg_rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_4_q, reg_rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_5_q)
    BEGIN
            CASE rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= reg_oFracArcsinL_uid89_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage0Idx1_uid576_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN "10" => rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage0Idx2_uid579_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_4_q;
                  WHEN "11" => rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage0Idx3_uid582_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_5_q;
                  WHEN OTHERS => rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,590)@78
    RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 12);

	--ld_RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a(DELAY,1772)@78
    ld_RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 41, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,592)@79
    rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx3Pad12_uid410_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage052dto12_uid591_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,587)@78
    RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 8);

	--ld_RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a(DELAY,1770)@78
    ld_RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,589)@79
    rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx1Pad8_uid255_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage052dto8_uid588_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,584)@78
    RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 4);

	--ld_RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a(DELAY,1768)@78
    ld_RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 49, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,586)@79
    rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx2Pad4_uid269_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage052dto4_uid585_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q;

	--reg_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2(REG,1075)@78
    reg_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q <= rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,593)@77
    rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(3 downto 2);

	--reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1(REG,1074)@77
    reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b(DELAY,1774)@78
    ld_reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q, xout => ld_reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(MUX,594)@79
    rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s <= ld_reg_rightShiftStageSel3Dto2_uid594_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_q;
    rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s, en, reg_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q, rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q, rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q, rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage0_uid584_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx1_uid587_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx2_uid590_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage1Idx3_uid593_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,601)@79
    RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 3);

	--ld_RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a(DELAY,1784)@79
    ld_RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 50, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,603)@80
    rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx3Pad3_uid421_alignSqrt_uid78_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage152dto3_uid602_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,598)@79
    RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 2);

	--ld_RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a(DELAY,1782)@79
    ld_RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,600)@80
    rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx1Pad2_uid266_fxpX_uid59_acosX_uid8_fpArccosPiTest_q & ld_RightShiftStage152dto2_uid599_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q;

	--RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,595)@79
    RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
    RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(52 downto 1);

	--ld_RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a(DELAY,1780)@79
    ld_RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b, xout => ld_RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITJOIN,597)@80
    rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= GND_q & ld_RightShiftStage152dto1_uid596_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_to_rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_a_q;

	--reg_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2(REG,1077)@79
    reg_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q <= rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(BITSELECT,604)@77
    rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in <= srValArcsinLRange_uid92_acosX_uid8_fpArccosPiTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b <= rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1(REG,1076)@77
    reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q <= rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b(DELAY,1786)@78
    ld_reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q, xout => ld_reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest(MUX,605)@80
    rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s <= ld_reg_rightShiftStageSel1Dto0_uid605_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_1_q_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_b_q;
    rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest: PROCESS (rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s, en, reg_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q, rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q, rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q, rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= reg_rightShiftStage1_uid595_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_0_to_rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx1_uid598_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx2_uid601_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2Idx3_uid604_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest(BITJOIN,94)@80
    pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_q <= rightShiftStage2_uid606_alignArcsinL_uid93_acosX_uid8_fpArccosPiTest_q & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_0_to_path1NegCase_uid95_acosX_uid8_fpArccosPiTest_1(REG,1078)@80
    reg_pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_0_to_path1NegCase_uid95_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_0_to_path1NegCase_uid95_acosX_uid8_fpArccosPiTest_1_q <= "00000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_0_to_path1NegCase_uid95_acosX_uid8_fpArccosPiTest_1_q <= pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--pi_uid94_acosX_uid8_fpArccosPiTest(CONSTANT,93)
    pi_uid94_acosX_uid8_fpArccosPiTest_q <= "110010010000111111011010101000100010000101101000110000100";

	--path1NegCase_uid95_acosX_uid8_fpArccosPiTest(SUB,95)@81
    path1NegCase_uid95_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & pi_uid94_acosX_uid8_fpArccosPiTest_q);
    path1NegCase_uid95_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("00" & reg_pad_fxpArcsinL_uid94_uid95_acosX_uid8_fpArccosPiTest_0_to_path1NegCase_uid95_acosX_uid8_fpArccosPiTest_1_q);
            path1NegCase_uid95_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path1NegCase_uid95_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(path1NegCase_uid95_acosX_uid8_fpArccosPiTest_b));
    path1NegCase_uid95_acosX_uid8_fpArccosPiTest_q <= path1NegCase_uid95_acosX_uid8_fpArccosPiTest_o(57 downto 0);


	--path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest(BITSELECT,96)@81
    path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_in <= path1NegCase_uid95_acosX_uid8_fpArccosPiTest_q(56 downto 0);
    path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_b <= path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_in(56 downto 56);

	--reg_path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_1(REG,1079)@81
    reg_path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_1_q <= path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest(ADD,100)@82
    path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid22_acosX_uid8_fpArccosPiTest_q);
    path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("00000000000" & reg_path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_1_q);
            path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_a) + UNSIGNED(path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_b));
    path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_q <= path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_o(11 downto 0);


	--path1NegCaseExpRange_uid102_acosX_uid8_fpArccosPiTest(BITSELECT,101)@82
    path1NegCaseExpRange_uid102_acosX_uid8_fpArccosPiTest_in <= path1NegCaseExp_uid101_acosX_uid8_fpArccosPiTest_q(10 downto 0);
    path1NegCaseExpRange_uid102_acosX_uid8_fpArccosPiTest_b <= path1NegCaseExpRange_uid102_acosX_uid8_fpArccosPiTest_in(10 downto 0);

	--path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest(BITSELECT,97)@81
    path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_in <= path1NegCase_uid95_acosX_uid8_fpArccosPiTest_q(55 downto 0);
    path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_b <= path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_in(55 downto 4);

	--reg_path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_3(REG,1081)@81
    reg_path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_3_q <= path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest(BITSELECT,98)@81
    path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_in <= path1NegCase_uid95_acosX_uid8_fpArccosPiTest_q(54 downto 0);
    path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_b <= path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_in(54 downto 3);

	--reg_path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_2(REG,1080)@81
    reg_path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_2_q <= path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest(MUX,99)@82
    path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_s <= reg_path1NegCaseN_uid97_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_1_q;
    path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest: PROCESS (path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_s, en, reg_path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_2_q, reg_path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_3_q)
    BEGIN
            CASE path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_q <= reg_path1NegCaseFracLow_uid99_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "1" => path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_q <= reg_path1NegCaseFracHigh_uid98_acosX_uid8_fpArccosPiTest_0_to_path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN OTHERS => path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--path1NegCaseUR_uid103_acosX_uid8_fpArccosPiTest(BITJOIN,102)@82
    path1NegCaseUR_uid103_acosX_uid8_fpArccosPiTest_q <= GND_q & path1NegCaseExpRange_uid102_acosX_uid8_fpArccosPiTest_b & path1NegCaseFrac_uid100_acosX_uid8_fpArccosPiTest_q;

	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor(LOGICAL,2390)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_b <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena_q;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_q <= not (ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_a or ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_b);

	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_mem_top(CONSTANT,2386)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_mem_top_q <= "011";

	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp(LOGICAL,2387)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_mem_top_q;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q);
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_q <= "1" when ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_a = ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_b else "0";

	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmpReg(REG,2388)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmpReg_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena(REG,2391)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_nor_q = "1") THEN
                ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd(LOGICAL,2392)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_sticky_ena_q;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_b <= en;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_a and ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_b;

	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_inputreg(DELAY,2380)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q, xout => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt(COUNTER,2382)
    -- every=1, low=0, high=3, step=1, init=1
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_i,2));


	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg(REG,2383)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux(MUX,2384)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s <= en;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux: PROCESS (ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s, ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q, ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q;
                  WHEN "1" => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem(DUALMEM,2381)
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_ia <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_inputreg_q;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_aa <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdreg_q;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_ab <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_rdmux_q;
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 64,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_iq,
        address_a => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_aa,
        data_a => ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_ia
    );
    ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_reset0 <= areset;
        ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_iq(63 downto 0);

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor(LOGICAL,3056)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_b <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_q <= not (ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_a or ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_b);

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_mem_top(CONSTANT,3052)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_mem_top_q <= "0111111";

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp(LOGICAL,3053)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_a <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_mem_top_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q);
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_q <= "1" when ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_a = ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_b else "0";

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg(REG,3054)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena(REG,3057)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_nor_q = "1") THEN
                ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd(LOGICAL,3058)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_a <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_sticky_ena_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_b <= en;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_a and ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_b;

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt(COUNTER,3048)
    -- every=1, low=0, high=63, step=1, init=1
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_i <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_i,6));


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg(REG,3049)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux(MUX,3050)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_s <= en;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux: PROCESS (ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_s, ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q, ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_q)
    BEGIN
            CASE ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_s IS
                  WHEN "0" => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q;
                  WHEN "1" => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdcnt_q;
                  WHEN OTHERS => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem(DUALMEM,3047)
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_ia <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_inputreg_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_aa <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_ab <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q;
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_iq,
        address_a => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_aa,
        data_a => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_ia
    );
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_reset0 <= areset;
        ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_iq(0 downto 0);

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b(DELAY,1244)@0
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 16 )
    PORT MAP ( xin => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_mem_q, xout => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--path1ResFP_uid105_acosX_uid8_fpArccosPiTest(MUX,104)@82
    path1ResFP_uid105_acosX_uid8_fpArccosPiTest_s <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_q;
    path1ResFP_uid105_acosX_uid8_fpArccosPiTest: PROCESS (path1ResFP_uid105_acosX_uid8_fpArccosPiTest_s, en, ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_q, path1NegCaseUR_uid103_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE path1ResFP_uid105_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "0" => path1ResFP_uid105_acosX_uid8_fpArccosPiTest_q <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_replace_mem_q;
                  WHEN "1" => path1ResFP_uid105_acosX_uid8_fpArccosPiTest_q <= path1NegCaseUR_uid103_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => path1ResFP_uid105_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest(BITSELECT,132)@82
    Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_in <= path1ResFP_uid105_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_b <= Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_in(62 downto 52);

	--reg_Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_2(REG,1138)@82
    reg_Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_2_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_2_q <= Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor(LOGICAL,2875)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_b <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_q <= not (ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_a or ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_b);

	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena(REG,2876)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_nor_q = "1") THEN
                ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd(LOGICAL,2877)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_a <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_sticky_ena_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_b <= en;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_q <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_a and ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_b;

	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor(LOGICAL,3080)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_b <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_q <= not (ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_a or ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_b);

	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena(REG,3081)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_nor_q = "1") THEN
                ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd(LOGICAL,3082)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_a <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_b <= en;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_q <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_a and ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_b;

	--ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_c(DELAY,1267)@0
    ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => singX_uid17_acosX_uid8_fpArccosPiTest_b, xout => ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--inputIsMax_uid60_acosX_uid8_fpArccosPiTest(BITSELECT,59)@3
    inputIsMax_uid60_acosX_uid8_fpArccosPiTest_in <= rightShiftStage3_uid280_fxpX_uid59_acosX_uid8_fpArccosPiTest_q;
    inputIsMax_uid60_acosX_uid8_fpArccosPiTest_b <= inputIsMax_uid60_acosX_uid8_fpArccosPiTest_in(80 downto 80);

	--firstPath_uid62_acosX_uid8_fpArccosPiTest(BITSELECT,61)@3
    firstPath_uid62_acosX_uid8_fpArccosPiTest_in <= y_uid61_acosX_uid8_fpArccosPiTest_b;
    firstPath_uid62_acosX_uid8_fpArccosPiTest_b <= firstPath_uid62_acosX_uid8_fpArccosPiTest_in(78 downto 78);

	--pathSelBits_uid126_acosX_uid8_fpArccosPiTest(BITJOIN,125)@3
    pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_c_q & inputIsMax_uid60_acosX_uid8_fpArccosPiTest_b & firstPath_uid62_acosX_uid8_fpArccosPiTest_b;

	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_inputreg(DELAY,2864)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q, xout => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem(DUALMEM,3071)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_ia <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_inputreg_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_aa <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_ab <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 3,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_iq,
        address_a => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_aa,
        data_a => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_ia
    );
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_reset0 <= areset;
        ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_q <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_iq(2 downto 0);

	--ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem(DUALMEM,2866)
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ia <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_split_0_replace_mem_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_aa <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdreg_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ab <= ld_mPPolyEval_uid108_acosX_uid8_fpArccosPiTest_b_to_yT4_uid641_arccosXO2PolyEval_a_replace_rdmux_q;
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 4,
        numwords_a => 11,
        width_b => 3,
        widthad_b => 4,
        numwords_b => 11,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_iq,
        address_a => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_aa,
        data_a => ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_ia
    );
    ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_reset0 <= areset;
        ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_q <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_iq(2 downto 0);

	--reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0(REG,921)@81
    reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_q <= ld_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_q_to_reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest(LOOKUP,126)@82
    fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "01";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (reg_pathSelBits_uid126_acosX_uid8_fpArccosPiTest_0_to_fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_0_q) IS
                WHEN "000" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "001" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "010" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "011" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "100" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "101" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "110" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "10";
                WHEN "111" =>  fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= "10";
                WHEN OTHERS =>
                    fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRCalc_uid134_acosX_uid8_fpArccosPiTest(MUX,133)@83
    expRCalc_uid134_acosX_uid8_fpArccosPiTest_s <= fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q;
    expRCalc_uid134_acosX_uid8_fpArccosPiTest: PROCESS (expRCalc_uid134_acosX_uid8_fpArccosPiTest_s, en, reg_Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_2_q, reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_q, cstBiasP1_uid26_acosX_uid8_fpArccosPiTest_q, cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE expRCalc_uid134_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => expRCalc_uid134_acosX_uid8_fpArccosPiTest_q <= reg_Path1ResFP62dto52_uid133_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => expRCalc_uid134_acosX_uid8_fpArccosPiTest_q <= reg_Path2ResFP62dto52_uid132_acosX_uid8_fpArccosPiTest_0_to_expRCalc_uid134_acosX_uid8_fpArccosPiTest_3_q;
                  WHEN "10" => expRCalc_uid134_acosX_uid8_fpArccosPiTest_q <= cstBiasP1_uid26_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => expRCalc_uid134_acosX_uid8_fpArccosPiTest_q <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => expRCalc_uid134_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstAllZWE_uid21_acosX_uid8_fpArccosPiTest(CONSTANT,20)
    cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q <= "00000000000";

	--ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor(LOGICAL,3068)
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_b <= ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_q <= not (ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_a or ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_b);

	--ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena(REG,3069)
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_nor_q = "1") THEN
                ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena_q <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd(LOGICAL,3070)
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_a <= ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_b <= en;
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_q <= ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_a and ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_b;

	--fracXIsZero_uid47_acosX_uid8_fpArccosPiTest(LOGICAL,46)@0
    fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_a <= fracX_uid16_acosX_uid8_fpArccosPiTest_b;
    fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("000000000000000000000000000000000000000000000000000" & GND_q);
    fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_q <= "1" when fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_a = fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_b else "0";

	--InvFracXIsZero_uid48_acosX_uid8_fpArccosPiTest(LOGICAL,47)@0
    InvFracXIsZero_uid48_acosX_uid8_fpArccosPiTest_a <= fracXIsZero_uid47_acosX_uid8_fpArccosPiTest_q;
    InvFracXIsZero_uid48_acosX_uid8_fpArccosPiTest_q <= not InvFracXIsZero_uid48_acosX_uid8_fpArccosPiTest_a;

	--expEQ0_uid46_acosX_uid8_fpArccosPiTest(LOGICAL,45)@0
    expEQ0_uid46_acosX_uid8_fpArccosPiTest_a <= expX_uid15_acosX_uid8_fpArccosPiTest_b;
    expEQ0_uid46_acosX_uid8_fpArccosPiTest_b <= cstBias_uid22_acosX_uid8_fpArccosPiTest_q;
    expEQ0_uid46_acosX_uid8_fpArccosPiTest_q <= "1" when expEQ0_uid46_acosX_uid8_fpArccosPiTest_a = expEQ0_uid46_acosX_uid8_fpArccosPiTest_b else "0";

	--expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest(LOGICAL,48)@0
    expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_a <= expEQ0_uid46_acosX_uid8_fpArccosPiTest_q;
    expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_b <= InvFracXIsZero_uid48_acosX_uid8_fpArccosPiTest_q;
    expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_q <= expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_a and expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_b;

	--expGT0_uid45_acosX_uid8_fpArccosPiTest(COMPARE,44)@0
    expGT0_uid45_acosX_uid8_fpArccosPiTest_cin <= GND_q;
    expGT0_uid45_acosX_uid8_fpArccosPiTest_a <= STD_LOGIC_VECTOR("00" & cstBias_uid22_acosX_uid8_fpArccosPiTest_q) & '0';
    expGT0_uid45_acosX_uid8_fpArccosPiTest_b <= STD_LOGIC_VECTOR("00" & expX_uid15_acosX_uid8_fpArccosPiTest_b) & expGT0_uid45_acosX_uid8_fpArccosPiTest_cin(0);
            expGT0_uid45_acosX_uid8_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expGT0_uid45_acosX_uid8_fpArccosPiTest_a) - UNSIGNED(expGT0_uid45_acosX_uid8_fpArccosPiTest_b));
    expGT0_uid45_acosX_uid8_fpArccosPiTest_c(0) <= expGT0_uid45_acosX_uid8_fpArccosPiTest_o(13);


	--inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest(LOGICAL,49)@0
    inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_a <= expGT0_uid45_acosX_uid8_fpArccosPiTest_c;
    inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_b <= expXZFracNotZero_uid49_acosX_uid8_fpArccosPiTest_q;
    inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_q <= inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_a or inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_b;

	--fracXIsZero_uid37_acosX_uid8_fpArccosPiTest(LOGICAL,36)@0
    fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_a <= fracX_uid16_acosX_uid8_fpArccosPiTest_b;
    fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_q <= "1" when fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_a = fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_b else "0";

	--InvFracXIsZero_uid39_acosX_uid8_fpArccosPiTest(LOGICAL,38)@0
    InvFracXIsZero_uid39_acosX_uid8_fpArccosPiTest_a <= fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_q;
    InvFracXIsZero_uid39_acosX_uid8_fpArccosPiTest_q <= not InvFracXIsZero_uid39_acosX_uid8_fpArccosPiTest_a;

	--expXIsMax_uid35_acosX_uid8_fpArccosPiTest(LOGICAL,34)@0
    expXIsMax_uid35_acosX_uid8_fpArccosPiTest_a <= expX_uid15_acosX_uid8_fpArccosPiTest_b;
    expXIsMax_uid35_acosX_uid8_fpArccosPiTest_b <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
    expXIsMax_uid35_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsMax_uid35_acosX_uid8_fpArccosPiTest_a = expXIsMax_uid35_acosX_uid8_fpArccosPiTest_b else "0";

	--exc_N_uid40_acosX_uid8_fpArccosPiTest(LOGICAL,39)@0
    exc_N_uid40_acosX_uid8_fpArccosPiTest_a <= expXIsMax_uid35_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid40_acosX_uid8_fpArccosPiTest_b <= InvFracXIsZero_uid39_acosX_uid8_fpArccosPiTest_q;
    exc_N_uid40_acosX_uid8_fpArccosPiTest_q <= exc_N_uid40_acosX_uid8_fpArccosPiTest_a and exc_N_uid40_acosX_uid8_fpArccosPiTest_b;

	--InvExc_N_uid41_acosX_uid8_fpArccosPiTest(LOGICAL,40)@0
    InvExc_N_uid41_acosX_uid8_fpArccosPiTest_a <= exc_N_uid40_acosX_uid8_fpArccosPiTest_q;
    InvExc_N_uid41_acosX_uid8_fpArccosPiTest_q <= not InvExc_N_uid41_acosX_uid8_fpArccosPiTest_a;

	--exc_I_uid38_acosX_uid8_fpArccosPiTest(LOGICAL,37)@0
    exc_I_uid38_acosX_uid8_fpArccosPiTest_a <= expXIsMax_uid35_acosX_uid8_fpArccosPiTest_q;
    exc_I_uid38_acosX_uid8_fpArccosPiTest_b <= fracXIsZero_uid37_acosX_uid8_fpArccosPiTest_q;
    exc_I_uid38_acosX_uid8_fpArccosPiTest_q <= exc_I_uid38_acosX_uid8_fpArccosPiTest_a and exc_I_uid38_acosX_uid8_fpArccosPiTest_b;

	--InvExc_I_uid42_acosX_uid8_fpArccosPiTest(LOGICAL,41)@0
    InvExc_I_uid42_acosX_uid8_fpArccosPiTest_a <= exc_I_uid38_acosX_uid8_fpArccosPiTest_q;
    InvExc_I_uid42_acosX_uid8_fpArccosPiTest_q <= not InvExc_I_uid42_acosX_uid8_fpArccosPiTest_a;

	--expXIsZero_uid33_acosX_uid8_fpArccosPiTest(LOGICAL,32)@0
    expXIsZero_uid33_acosX_uid8_fpArccosPiTest_a <= expX_uid15_acosX_uid8_fpArccosPiTest_b;
    expXIsZero_uid33_acosX_uid8_fpArccosPiTest_b <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
    expXIsZero_uid33_acosX_uid8_fpArccosPiTest_q <= "1" when expXIsZero_uid33_acosX_uid8_fpArccosPiTest_a = expXIsZero_uid33_acosX_uid8_fpArccosPiTest_b else "0";

	--InvExpXIsZero_uid43_acosX_uid8_fpArccosPiTest(LOGICAL,42)@0
    InvExpXIsZero_uid43_acosX_uid8_fpArccosPiTest_a <= expXIsZero_uid33_acosX_uid8_fpArccosPiTest_q;
    InvExpXIsZero_uid43_acosX_uid8_fpArccosPiTest_q <= not InvExpXIsZero_uid43_acosX_uid8_fpArccosPiTest_a;

	--exc_R_uid44_acosX_uid8_fpArccosPiTest(LOGICAL,43)@0
    exc_R_uid44_acosX_uid8_fpArccosPiTest_a <= InvExpXIsZero_uid43_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid44_acosX_uid8_fpArccosPiTest_b <= InvExc_I_uid42_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid44_acosX_uid8_fpArccosPiTest_c <= InvExc_N_uid41_acosX_uid8_fpArccosPiTest_q;
    exc_R_uid44_acosX_uid8_fpArccosPiTest_q <= exc_R_uid44_acosX_uid8_fpArccosPiTest_a and exc_R_uid44_acosX_uid8_fpArccosPiTest_b and exc_R_uid44_acosX_uid8_fpArccosPiTest_c;

	--xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest(LOGICAL,134)@0
    xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_a <= exc_R_uid44_acosX_uid8_fpArccosPiTest_q;
    xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_b <= inputOutOfRange_uid50_acosX_uid8_fpArccosPiTest_q;
    xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_q_i <= xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_a and xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_b;
    xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_q, xin => xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_I_uid38_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_2(REG,914)@0
    reg_exc_I_uid38_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid38_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid38_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_2_q <= exc_I_uid38_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_exc_N_uid40_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_1(REG,913)@0
    reg_exc_N_uid40_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid40_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid40_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_1_q <= exc_N_uid40_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid136_acosX_uid8_fpArccosPiTest(LOGICAL,135)@1
    excRNaN_uid136_acosX_uid8_fpArccosPiTest_a <= reg_exc_N_uid40_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_1_q;
    excRNaN_uid136_acosX_uid8_fpArccosPiTest_b <= reg_exc_I_uid38_acosX_uid8_fpArccosPiTest_0_to_excRNaN_uid136_acosX_uid8_fpArccosPiTest_2_q;
    excRNaN_uid136_acosX_uid8_fpArccosPiTest_c <= xRegAndOutOfRange_uid135_acosX_uid8_fpArccosPiTest_q;
    excRNaN_uid136_acosX_uid8_fpArccosPiTest_q <= excRNaN_uid136_acosX_uid8_fpArccosPiTest_a or excRNaN_uid136_acosX_uid8_fpArccosPiTest_b or excRNaN_uid136_acosX_uid8_fpArccosPiTest_c;

	--ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_inputreg(DELAY,2418)
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRNaN_uid136_acosX_uid8_fpArccosPiTest_q, xout => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem(DUALMEM,3059)
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_ia <= ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_inputreg_q;
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_aa <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdreg_q;
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_ab <= ld_singX_uid17_acosX_uid8_fpArccosPiTest_b_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_b_split_0_replace_rdmux_q;
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_iq,
        address_a => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_aa,
        data_a => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_ia
    );
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_reset0 <= areset;
        ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_q <= ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c(DELAY,1285)@1
    ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 15 )
    PORT MAP ( xin => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_split_0_replace_mem_q, xout => ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excSelBits_uid137_acosX_uid8_fpArccosPiTest(BITJOIN,136)@82
    excSelBits_uid137_acosX_uid8_fpArccosPiTest_q <= ld_excRNaN_uid136_acosX_uid8_fpArccosPiTest_q_to_excSelBits_uid137_acosX_uid8_fpArccosPiTest_c_q & GND_q & GND_q;

	--outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest(LOOKUP,137)@82
    outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest: PROCESS (excSelBits_uid137_acosX_uid8_fpArccosPiTest_q)
    BEGIN
        -- Begin reserved scope level
            CASE (excSelBits_uid137_acosX_uid8_fpArccosPiTest_q) IS
                WHEN "000" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "001" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "00";
                WHEN "010" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "10";
                WHEN "011" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "100" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "11";
                WHEN "101" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "110" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN "111" =>  outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= "01";
                WHEN OTHERS =>
                    outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid140_acosX_uid8_fpArccosPiTest_1(REG,1140)@82
    reg_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid140_acosX_uid8_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid140_acosX_uid8_fpArccosPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid140_acosX_uid8_fpArccosPiTest_1_q <= outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expRPostExc_uid140_acosX_uid8_fpArccosPiTest(MUX,139)@83
    expRPostExc_uid140_acosX_uid8_fpArccosPiTest_s <= reg_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_0_to_expRPostExc_uid140_acosX_uid8_fpArccosPiTest_1_q;
    expRPostExc_uid140_acosX_uid8_fpArccosPiTest: PROCESS (expRPostExc_uid140_acosX_uid8_fpArccosPiTest_s, en, cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q, expRCalc_uid134_acosX_uid8_fpArccosPiTest_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE expRPostExc_uid140_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => expRPostExc_uid140_acosX_uid8_fpArccosPiTest_q <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => expRPostExc_uid140_acosX_uid8_fpArccosPiTest_q <= expRCalc_uid134_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => expRPostExc_uid140_acosX_uid8_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => expRPostExc_uid140_acosX_uid8_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => expRPostExc_uid140_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--piF_uid128_acosX_uid8_fpArccosPiTest(BITSELECT,127)@83
    piF_uid128_acosX_uid8_fpArccosPiTest_in <= pi_uid94_acosX_uid8_fpArccosPiTest_q(55 downto 0);
    piF_uid128_acosX_uid8_fpArccosPiTest_b <= piF_uid128_acosX_uid8_fpArccosPiTest_in(55 downto 4);

	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor(LOGICAL,2415)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_b <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_sticky_ena_q;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_q <= not (ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_a or ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_b);

	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp(LOGICAL,2412)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_a <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_mem_top_q;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_q);
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_q <= "1" when ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_a = ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_b else "0";

	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmpReg(REG,2413)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmpReg_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_sticky_ena(REG,2416)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_nor_q = "1") THEN
                ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_sticky_ena_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd(LOGICAL,2417)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_a <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_sticky_ena_q;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_b <= en;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_a and ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_b;

	--Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest(BITSELECT,128)@32
    Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_in <= path2ResFP_uid125_acosX_uid8_fpArccosPiTest_q(51 downto 0);
    Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_b <= Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_in(51 downto 0);

	--reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3(REG,1137)@32
    reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q <= Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_inputreg(DELAY,2407)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q, xout => ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem(DUALMEM,2408)
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_ia <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_inputreg_q;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_aa <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_wrreg_q;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_ab <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_rdcnt_q;
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 6,
        numwords_a => 48,
        width_b => 52,
        widthad_b => 6,
        numwords_b => 48,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_iq,
        address_a => ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_aa,
        data_a => ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_ia
    );
    ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_reset0 <= areset;
        ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_iq(51 downto 0);

	--Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest(BITSELECT,129)@82
    Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_in <= path1ResFP_uid105_acosX_uid8_fpArccosPiTest_q(51 downto 0);
    Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_b <= Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_in(51 downto 0);

	--reg_Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_2(REG,1136)@82
    reg_Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_2_q <= Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRCalc_uid131_acosX_uid8_fpArccosPiTest(MUX,130)@83
    fracRCalc_uid131_acosX_uid8_fpArccosPiTest_s <= fracOutMuxSelEnc_uid127_acosX_uid8_fpArccosPiTest_q;
    fracRCalc_uid131_acosX_uid8_fpArccosPiTest: PROCESS (fracRCalc_uid131_acosX_uid8_fpArccosPiTest_s, en, reg_Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_2_q, ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_q, piF_uid128_acosX_uid8_fpArccosPiTest_b, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE fracRCalc_uid131_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q <= reg_Path1ResFP51dto0_uid130_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_2_q;
                  WHEN "01" => fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q <= ld_reg_Path2ResFP51dto0_uid129_acosX_uid8_fpArccosPiTest_0_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_3_q_to_fracRCalc_uid131_acosX_uid8_fpArccosPiTest_d_replace_mem_q;
                  WHEN "10" => fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q <= piF_uid128_acosX_uid8_fpArccosPiTest_b;
                  WHEN "11" => fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_b(DELAY,1287)@82
    ld_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q, xout => ld_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--fracRPostExc_uid139_acosX_uid8_fpArccosPiTest(MUX,138)@83
    fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_s <= ld_outMuxSelEnc_uid138_acosX_uid8_fpArccosPiTest_q_to_fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_b_q;
    fracRPostExc_uid139_acosX_uid8_fpArccosPiTest: PROCESS (fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_s, en, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_s IS
                  WHEN "00" => fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_q <= fracRCalc_uid131_acosX_uid8_fpArccosPiTest_q;
                  WHEN "10" => fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_q <= cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sR_uid141_acosX_uid8_fpArccosPiTest(BITJOIN,140)@83
    sR_uid141_acosX_uid8_fpArccosPiTest_q <= GND_q & expRPostExc_uid140_acosX_uid8_fpArccosPiTest_q & fracRPostExc_uid139_acosX_uid8_fpArccosPiTest_q;

	--fracX_uid147_rAcosPi_uid13_fpArccosPiTest(BITSELECT,146)@83
    fracX_uid147_rAcosPi_uid13_fpArccosPiTest_in <= sR_uid141_acosX_uid8_fpArccosPiTest_q(51 downto 0);
    fracX_uid147_rAcosPi_uid13_fpArccosPiTest_b <= fracX_uid147_rAcosPi_uid13_fpArccosPiTest_in(51 downto 0);

	--reg_fracX_uid147_rAcosPi_uid13_fpArccosPiTest_0_to_fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_1(REG,1143)@83
    reg_fracX_uid147_rAcosPi_uid13_fpArccosPiTest_0_to_fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid147_rAcosPi_uid13_fpArccosPiTest_0_to_fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid147_rAcosPi_uid13_fpArccosPiTest_0_to_fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_1_q <= fracX_uid147_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest(LOGICAL,158)@84
    fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_a <= reg_fracX_uid147_rAcosPi_uid13_fpArccosPiTest_0_to_fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_1_q;
    fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_q <= "1" when fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_a = fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--expX_uid143_rAcosPi_uid13_fpArccosPiTest(BITSELECT,142)@83
    expX_uid143_rAcosPi_uid13_fpArccosPiTest_in <= sR_uid141_acosX_uid8_fpArccosPiTest_q(62 downto 0);
    expX_uid143_rAcosPi_uid13_fpArccosPiTest_b <= expX_uid143_rAcosPi_uid13_fpArccosPiTest_in(62 downto 52);

	--reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1(REG,1141)@83
    reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1_q <= expX_uid143_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest(LOGICAL,156)@84
    expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_a <= reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1_q;
    expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_b <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
    expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_q <= "1" when expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_a = expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--exc_I_uid160_rAcosPi_uid13_fpArccosPiTest(LOGICAL,159)@84
    exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_a <= expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_q;
    exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_b <= fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_q;
    exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_q <= exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_a and exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_b;

	--ooPi_uid9_fpArccosPiTest(CONSTANT,8)
    ooPi_uid9_fpArccosPiTest_q <= "10100010111110011000001101101110010011100100010000011";

	--fracOOPi_uid10_fpArccosPiTest(BITSELECT,9)@83
    fracOOPi_uid10_fpArccosPiTest_in <= ooPi_uid9_fpArccosPiTest_q(51 downto 0);
    fracOOPi_uid10_fpArccosPiTest_b <= fracOOPi_uid10_fpArccosPiTest_in(51 downto 0);

	--fpOOPi_uid11_fpArccosPiTest(BITJOIN,10)@83
    fpOOPi_uid11_fpArccosPiTest_q <= GND_q & cstBiasM2_uid6_fpArccosPiTest_q & fracOOPi_uid10_fpArccosPiTest_b;

	--expY_uid144_rAcosPi_uid13_fpArccosPiTest(BITSELECT,143)@83
    expY_uid144_rAcosPi_uid13_fpArccosPiTest_in <= fpOOPi_uid11_fpArccosPiTest_q(62 downto 0);
    expY_uid144_rAcosPi_uid13_fpArccosPiTest_b <= expY_uid144_rAcosPi_uid13_fpArccosPiTest_in(62 downto 52);

	--expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest(LOGICAL,170)@83
    expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_a <= expY_uid144_rAcosPi_uid13_fpArccosPiTest_b;
    expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_b <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
    expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q <= "1" when expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_a = expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--ld_expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q_to_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1365)@83
    ld_expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q_to_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q_to_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest(LOGICAL,224)@84
    excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_a <= ld_expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q_to_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b_q;
    excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_b <= exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_q;
    excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_q <= excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_a and excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_b;

	--fracY_uid149_rAcosPi_uid13_fpArccosPiTest(BITSELECT,148)@83
    fracY_uid149_rAcosPi_uid13_fpArccosPiTest_in <= fpOOPi_uid11_fpArccosPiTest_q(51 downto 0);
    fracY_uid149_rAcosPi_uid13_fpArccosPiTest_b <= fracY_uid149_rAcosPi_uid13_fpArccosPiTest_in(51 downto 0);

	--fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest(LOGICAL,174)@83
    fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_a <= fracY_uid149_rAcosPi_uid13_fpArccosPiTest_b;
    fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q <= "1" when fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_a = fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--ld_fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1319)@83
    ld_fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest(LOGICAL,172)@83
    expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_a <= expY_uid144_rAcosPi_uid13_fpArccosPiTest_b;
    expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_b <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
    expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q <= "1" when expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_a = expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--ld_expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1318)@83
    ld_expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exc_I_uid176_rAcosPi_uid13_fpArccosPiTest(LOGICAL,175)@84
    exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a <= ld_expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a_q;
    exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b <= ld_fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q_to_exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b_q;
    exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_q <= exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_a and exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_b;

	--expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest(LOGICAL,154)@84
    expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_a <= reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1_q;
    expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_b <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
    expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_q <= "1" when expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_a = expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest(LOGICAL,225)@84
    excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_a <= expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_q;
    excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_b <= exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_q;
    excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_q <= excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_a and excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_b;

	--ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest(LOGICAL,226)@84
    ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_a <= excXZAndExcYI_uid226_rAcosPi_uid13_fpArccosPiTest_q;
    ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_b <= excYZAndExcXI_uid225_rAcosPi_uid13_fpArccosPiTest_q;
    ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_q_i <= ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_a or ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_b;
    ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_q, xin => ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--InvFracXIsZero_uid177_rAcosPi_uid13_fpArccosPiTest(LOGICAL,176)@83
    InvFracXIsZero_uid177_rAcosPi_uid13_fpArccosPiTest_a <= fracXIsZero_uid175_rAcosPi_uid13_fpArccosPiTest_q;
    InvFracXIsZero_uid177_rAcosPi_uid13_fpArccosPiTest_q <= not InvFracXIsZero_uid177_rAcosPi_uid13_fpArccosPiTest_a;

	--exc_N_uid178_rAcosPi_uid13_fpArccosPiTest(LOGICAL,177)@83
    exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_a <= expXIsMax_uid173_rAcosPi_uid13_fpArccosPiTest_q;
    exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_b <= InvFracXIsZero_uid177_rAcosPi_uid13_fpArccosPiTest_q;
    exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q <= exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_a and exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q_to_InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1323)@83
    ld_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q_to_InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q_to_InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_2(REG,1168)@84
    reg_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_2_q <= ld_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q_to_InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a_q;
            END IF;
        END IF;
    END PROCESS;


	--InvFracXIsZero_uid161_rAcosPi_uid13_fpArccosPiTest(LOGICAL,160)@84
    InvFracXIsZero_uid161_rAcosPi_uid13_fpArccosPiTest_a <= fracXIsZero_uid159_rAcosPi_uid13_fpArccosPiTest_q;
    InvFracXIsZero_uid161_rAcosPi_uid13_fpArccosPiTest_q <= not InvFracXIsZero_uid161_rAcosPi_uid13_fpArccosPiTest_a;

	--exc_N_uid162_rAcosPi_uid13_fpArccosPiTest(LOGICAL,161)@84
    exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_a <= expXIsMax_uid157_rAcosPi_uid13_fpArccosPiTest_q;
    exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_b <= InvFracXIsZero_uid161_rAcosPi_uid13_fpArccosPiTest_q;
    exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_q <= exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_a and exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_b;

	--reg_exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_1(REG,1167)@84
    reg_exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_1_q <= exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest(LOGICAL,227)@85
    excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_a <= reg_exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_1_q;
    excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_b <= reg_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_0_to_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_2_q;
    excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_c <= ZeroTimesInf_uid227_rAcosPi_uid13_fpArccosPiTest_q;
    excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q <= excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_a or excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_b or excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_c;

	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--InvExcRNaN_uid240_rAcosPi_uid13_fpArccosPiTest(LOGICAL,239)@85
    InvExcRNaN_uid240_rAcosPi_uid13_fpArccosPiTest_a <= excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q;
    InvExcRNaN_uid240_rAcosPi_uid13_fpArccosPiTest_q <= not InvExcRNaN_uid240_rAcosPi_uid13_fpArccosPiTest_a;

	--signY_uid146_rAcosPi_uid13_fpArccosPiTest(BITSELECT,145)@83
    signY_uid146_rAcosPi_uid13_fpArccosPiTest_in <= fpOOPi_uid11_fpArccosPiTest_q;
    signY_uid146_rAcosPi_uid13_fpArccosPiTest_b <= signY_uid146_rAcosPi_uid13_fpArccosPiTest_in(63 downto 63);

	--signX_uid145_rAcosPi_uid13_fpArccosPiTest(BITSELECT,144)@83
    signX_uid145_rAcosPi_uid13_fpArccosPiTest_in <= sR_uid141_acosX_uid8_fpArccosPiTest_q;
    signX_uid145_rAcosPi_uid13_fpArccosPiTest_b <= signX_uid145_rAcosPi_uid13_fpArccosPiTest_in(63 downto 63);

	--signR_uid211_rAcosPi_uid13_fpArccosPiTest(LOGICAL,210)@83
    signR_uid211_rAcosPi_uid13_fpArccosPiTest_a <= signX_uid145_rAcosPi_uid13_fpArccosPiTest_b;
    signR_uid211_rAcosPi_uid13_fpArccosPiTest_b <= signY_uid146_rAcosPi_uid13_fpArccosPiTest_b;
    signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_i <= signR_uid211_rAcosPi_uid13_fpArccosPiTest_a xor signR_uid211_rAcosPi_uid13_fpArccosPiTest_b;
    signR_uid211_rAcosPi_uid13_fpArccosPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid211_rAcosPi_uid13_fpArccosPiTest_q, xin => signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_to_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1408)@84
    ld_signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_to_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid211_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_to_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest(LOGICAL,240)@85
    signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a <= ld_signR_uid211_rAcosPi_uid13_fpArccosPiTest_q_to_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a_q;
    signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_b <= InvExcRNaN_uid240_rAcosPi_uid13_fpArccosPiTest_q;
    signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q <= signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_a and signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q_to_R_uid242_rAcosPi_uid13_fpArccosPiTest_c(DELAY,1412)@85
    ld_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q_to_R_uid242_rAcosPi_uid13_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q_to_R_uid242_rAcosPi_uid13_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--add_one_fracX_uid147_uid148_uid148_rAcosPi_uid13_fpArccosPiTest(BITJOIN,147)@83
    add_one_fracX_uid147_uid148_uid148_rAcosPi_uid13_fpArccosPiTest_q <= VCC_q & fracX_uid147_rAcosPi_uid13_fpArccosPiTest_b;

	--xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITSELECT,653)@83
    xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in <= add_one_fracX_uid147_uid148_uid148_rAcosPi_uid13_fpArccosPiTest_q;
    xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in(52 downto 26);

	--reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0(REG,1146)@83
    reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q <= xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest(BITJOIN,149)@83
    add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q <= VCC_q & fracY_uid149_rAcosPi_uid13_fpArccosPiTest_b;

	--yBottomBits_uid658_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITSELECT,657)@83
    yBottomBits_uid658_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in <= add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q(25 downto 0);
    yBottomBits_uid658_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= yBottomBits_uid658_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in(25 downto 0);

	--yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITJOIN,658)@83
    yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= yBottomBits_uid658_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b & GND_q;

	--reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1(REG,1145)@83
    reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q <= yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITSELECT,660)@83
    xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in <= add_one_fracX_uid147_uid148_uid148_rAcosPi_uid13_fpArccosPiTest_q(25 downto 0);
    xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in(25 downto 0);

	--ld_xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_to_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1832)@83
    ld_xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_to_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b, xout => ld_xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_to_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITJOIN,661)@84
    xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= ld_xBottomBits_uid661_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_to_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_q & GND_q;

	--reg_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0(REG,1144)@84
    reg_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q <= xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q_to_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1826)@83
    ld_add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q_to_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q_to_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITSELECT,654)@84
    yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in <= ld_add_one_fracY_uid149_uid150_uid150_rAcosPi_uid13_fpArccosPiTest_q_to_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a_q;
    yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in(52 downto 26);

	--reg_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1(REG,1147)@84
    reg_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q <= yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma(CHAINMULTADD,883)@85
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_p(0) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a(0) * multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c(0);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_p(1) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a(1) * multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c(1);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_w(0) <= RESIZE(multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_p(0),55);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_w(1) <= RESIZE(multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_p(1),55);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_x(0) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_w(0);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_x(1) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_w(1);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_y(0) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s(1) + multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_x(0);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_y(1) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_x(1);
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q),27);
            multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_a(1) <= RESIZE(UNSIGNED(reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q),27);
            multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c(0) <= RESIZE(UNSIGNED(reg_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q),27);
            multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s(0) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_y(0);
                multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s(1) <= multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_q, clk => clk, aclr => areset);

	--ld_reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1827)@84
    ld_reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q, xout => ld_reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest(MULT,655)@85
    topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_pr <= UNSIGNED(topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a) * UNSIGNED(topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b);
    topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a <= (others => '0');
            topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= (others => '0');
            topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a <= ld_reg_xTop27Bits_uid654_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a_q;
                topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= reg_yTop27Bits_uid655_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q;
                topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1 <= STD_LOGIC_VECTOR(topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1834)@84
    ld_reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q, xout => ld_reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest(MULT,664)@85
    sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_pr <= UNSIGNED(sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a) * UNSIGNED(sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b);
    sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a <= (others => '0');
            sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= (others => '0');
            sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a <= reg_xBottomBitsPR_uid662_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_q;
                sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= ld_reg_yBottomBitsPR_uid659_prod_uid186_rAcosPi_uid13_fpArccosPiTest_0_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_1_q_to_sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b_q;
                sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1 <= STD_LOGIC_VECTOR(sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid666_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITJOIN,665)@88
    TtopProdConcSoftProd_uid666_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= topProd_uid656_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q & sm0_uid665_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q;

	--highABits_uid668_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITSELECT,667)@88
    highABits_uid668_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in <= TtopProdConcSoftProd_uid666_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q;
    highABits_uid668_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= highABits_uid668_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in(107 downto 27);

	--sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest(ADD,668)@88
    sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & highABits_uid668_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b);
    sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= STD_LOGIC_VECTOR("000000000000000000000000000" & multSumOfTwo27_uid663_prod_uid186_rAcosPi_uid13_fpArccosPiTest_cma_q);
            sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_a) + UNSIGNED(sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b));
    sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_o(81 downto 0);


	--lowRangeA_uid667_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITSELECT,666)@88
    lowRangeA_uid667_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in <= TtopProdConcSoftProd_uid666_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q(26 downto 0);
    lowRangeA_uid667_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= lowRangeA_uid667_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in(26 downto 0);

	--add0_uid667_uid670_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITJOIN,669)@88
    add0_uid667_uid670_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q <= sumHighA_B_uid669_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q & lowRangeA_uid667_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b;

	--R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest(BITSELECT,670)@88
    R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in <= add0_uid667_uid670_prod_uid186_rAcosPi_uid13_fpArccosPiTest_q(107 downto 0);
    R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b <= R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_in(107 downto 2);

	--normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest(BITSELECT,186)@88
    normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_in <= R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b;
    normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_b <= normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_in(105 downto 105);

	--reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1(REG,1152)@88
    reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1_q <= normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_c(DELAY,1354)@89
    ld_reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1_q, xout => ld_reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest(BITSELECT,188)@88
    fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_in <= R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b(104 downto 0);
    fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_b <= fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_in(104 downto 52);

	--reg_fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_3(REG,1154)@88
    reg_fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_3_q <= fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest(BITSELECT,189)@88
    fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_in <= R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b(103 downto 0);
    fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_b <= fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_in(103 downto 51);

	--reg_fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_2(REG,1153)@88
    reg_fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_2_q <= fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest(MUX,190)@89
    fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_s <= reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1_q;
    fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest: PROCESS (fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_s, en, reg_fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_2_q, reg_fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_3_q)
    BEGIN
            CASE fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_s IS
                  WHEN "0" => fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q <= reg_fracRPostNormLow_uid190_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_2_q;
                  WHEN "1" => fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q <= reg_fracRPostNormHigh_uid189_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_3_q;
                  WHEN OTHERS => fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--FracRPostNorm1dto0_uid199_rAcosPi_uid13_fpArccosPiTest(BITSELECT,198)@89
    FracRPostNorm1dto0_uid199_rAcosPi_uid13_fpArccosPiTest_in <= fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q(1 downto 0);
    FracRPostNorm1dto0_uid199_rAcosPi_uid13_fpArccosPiTest_b <= FracRPostNorm1dto0_uid199_rAcosPi_uid13_fpArccosPiTest_in(1 downto 0);

	--Prod51_uid193_rAcosPi_uid13_fpArccosPiTest(BITSELECT,192)@88
    Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_in <= R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b(51 downto 0);
    Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_b <= Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_in(51 downto 51);

	--reg_Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_0_to_extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_3(REG,1157)@88
    reg_Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_0_to_extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_0_to_extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_3_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_0_to_extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_3_q <= Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest(MUX,193)@89
    extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_s <= reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_1_q;
    extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest: PROCESS (extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_s, en, GND_q, reg_Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_0_to_extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_3_q)
    BEGIN
            CASE extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_s IS
                  WHEN "0" => extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_q <= GND_q;
                  WHEN "1" => extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_q <= reg_Prod51_uid193_rAcosPi_uid13_fpArccosPiTest_0_to_extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_3_q;
                  WHEN OTHERS => extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest(BITSELECT,191)@88
    stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_in <= R_uid671_prod_uid186_rAcosPi_uid13_fpArccosPiTest_b(50 downto 0);
    stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_b <= stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_in(50 downto 0);

	--reg_stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_0_to_stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_0(REG,1158)@88
    reg_stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_0_to_stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_0_to_stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_0_to_stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_0_q <= stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest(BITJOIN,194)@89
    stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_q <= extraStickyBit_uid194_rAcosPi_uid13_fpArccosPiTest_q & reg_stickyRange_uid192_rAcosPi_uid13_fpArccosPiTest_0_to_stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_0_q;

	--stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest(LOGICAL,196)@89
    stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_a <= stickyExtendedRange_uid195_rAcosPi_uid13_fpArccosPiTest_q;
    stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_b <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
    stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_q <= "1" when stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_a = stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--sticky_uid198_rAcosPi_uid13_fpArccosPiTest(LOGICAL,197)@89
    sticky_uid198_rAcosPi_uid13_fpArccosPiTest_a <= stickyRangeComparator_uid197_rAcosPi_uid13_fpArccosPiTest_q;
    sticky_uid198_rAcosPi_uid13_fpArccosPiTest_q <= not sticky_uid198_rAcosPi_uid13_fpArccosPiTest_a;

	--lrs_uid200_rAcosPi_uid13_fpArccosPiTest(BITJOIN,199)@89
    lrs_uid200_rAcosPi_uid13_fpArccosPiTest_q <= FracRPostNorm1dto0_uid199_rAcosPi_uid13_fpArccosPiTest_b & sticky_uid198_rAcosPi_uid13_fpArccosPiTest_q;

	--reg_lrs_uid200_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_1(REG,1159)@89
    reg_lrs_uid200_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lrs_uid200_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lrs_uid200_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_1_q <= lrs_uid200_rAcosPi_uid13_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest(LOGICAL,201)@90
    roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_a <= reg_lrs_uid200_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_1_q;
    roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_b <= roundBitDetectionConstant_uid201_rAcosPi_uid13_fpArccosPiTest_q;
    roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_q <= "1" when roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_a = roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_b else "0";

	--roundBit_uid203_rAcosPi_uid13_fpArccosPiTest(LOGICAL,202)@90
    roundBit_uid203_rAcosPi_uid13_fpArccosPiTest_a <= roundBitDetectionPattern_uid202_rAcosPi_uid13_fpArccosPiTest_q;
    roundBit_uid203_rAcosPi_uid13_fpArccosPiTest_q <= not roundBit_uid203_rAcosPi_uid13_fpArccosPiTest_a;

	--roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest(BITJOIN,205)@90
    roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_q <= GND_q & ld_reg_normalizeBit_uid187_rAcosPi_uid13_fpArccosPiTest_0_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_2_q_to_roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_c_q & cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q & roundBit_uid203_rAcosPi_uid13_fpArccosPiTest_q;

	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor(LOGICAL,2428)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_a <= ld_R_uid571_arcsinL_uid87_acosX_uid8_fpArccosPiTest_q_to_path1ResFP_uid105_acosX_uid8_fpArccosPiTest_c_notEnable_q;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_b <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena_q;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_q <= not (ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_a or ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_b);

	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena(REG,2429)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_nor_q = "1") THEN
                ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd(LOGICAL,2430)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_a <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_sticky_ena_q;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_b <= en;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_a and ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_b;

	--ld_expY_uid144_rAcosPi_uid13_fpArccosPiTest_b_to_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1330)@83
    ld_expY_uid144_rAcosPi_uid13_fpArccosPiTest_b_to_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expY_uid144_rAcosPi_uid13_fpArccosPiTest_b, xout => ld_expY_uid144_rAcosPi_uid13_fpArccosPiTest_b_to_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--expSum_uid183_rAcosPi_uid13_fpArccosPiTest(ADD,182)@84
    expSum_uid183_rAcosPi_uid13_fpArccosPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid143_rAcosPi_uid13_fpArccosPiTest_0_to_expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_1_q);
    expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b <= STD_LOGIC_VECTOR("0" & ld_expY_uid144_rAcosPi_uid13_fpArccosPiTest_b_to_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b_q);
    expSum_uid183_rAcosPi_uid13_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSum_uid183_rAcosPi_uid13_fpArccosPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSum_uid183_rAcosPi_uid13_fpArccosPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expSum_uid183_rAcosPi_uid13_fpArccosPiTest_a) + UNSIGNED(expSum_uid183_rAcosPi_uid13_fpArccosPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q <= expSum_uid183_rAcosPi_uid13_fpArccosPiTest_o(11 downto 0);


	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_inputreg(DELAY,2420)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem(DUALMEM,2421)
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_ia <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_inputreg_q;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_aa <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdreg_q;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_ab <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_rdmux_q;
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 12,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_iq,
        address_a => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_aa,
        data_a => ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_ia
    );
    ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_reset0 <= areset;
        ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_q <= ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_iq(11 downto 0);

	--expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest(SUB,184)@89
    expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a <= STD_LOGIC_VECTOR('0' & "00" & ld_expSum_uid183_rAcosPi_uid13_fpArccosPiTest_q_to_expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a_replace_mem_q);
    expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_b <= STD_LOGIC_VECTOR((14 downto 13 => biasInc_uid184_rAcosPi_uid13_fpArccosPiTest_q(12)) & biasInc_uid184_rAcosPi_uid13_fpArccosPiTest_q);
    expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_a) - SIGNED(expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_q <= expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_o(13 downto 0);


	--ld_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q_to_expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1351)@89
    ld_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q_to_expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q_to_expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest(BITJOIN,203)@90
    expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_q <= expSumMBias_uid185_rAcosPi_uid13_fpArccosPiTest_q & ld_fracRPostNorm_uid191_rAcosPi_uid13_fpArccosPiTest_q_to_expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_a_q;

	--expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest(ADD,206)@90
    expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_a <= STD_LOGIC_VECTOR((68 downto 67 => expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_q(66)) & expFracPreRound_uid204_rAcosPi_uid13_fpArccosPiTest_q);
    expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_b <= STD_LOGIC_VECTOR('0' & "0000000000000" & roundBitAndNormalizationOp_uid206_rAcosPi_uid13_fpArccosPiTest_q);
            expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_a) + SIGNED(expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_b));
    expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_q <= expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_o(67 downto 0);


	--expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest(BITSELECT,208)@90
    expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_in <= expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_q;
    expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_b <= expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_in(67 downto 53);

	--expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest(BITSELECT,209)@90
    expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_in <= expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_b(10 downto 0);
    expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_b <= expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_in(10 downto 0);

	--reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3(REG,1171)@90
    reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q <= expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_d(DELAY,1406)@91
    ld_reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q, xout => ld_reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q_to_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_c(DELAY,1401)@85
    ld_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q_to_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q_to_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1(REG,1161)@90
    reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1_q <= "000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1_q <= expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expOvf_uid214_rAcosPi_uid13_fpArccosPiTest(COMPARE,213)@91
    expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_cin <= GND_q;
    expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_a <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1_q(14)) & reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1_q) & '0';
    expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_b <= STD_LOGIC_VECTOR('0' & "00000" & cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q) & expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_cin(0);
            expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_a) - SIGNED(expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_b));
    expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_n(0) <= not expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_o(17);


	--InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest(LOGICAL,178)@84
    InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a <= ld_exc_N_uid178_rAcosPi_uid13_fpArccosPiTest_q_to_InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a_q;
    InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_q <= not InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_a;

	--InvExc_I_uid180_rAcosPi_uid13_fpArccosPiTest(LOGICAL,179)@84
    InvExc_I_uid180_rAcosPi_uid13_fpArccosPiTest_a <= exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_q;
    InvExc_I_uid180_rAcosPi_uid13_fpArccosPiTest_q <= not InvExc_I_uid180_rAcosPi_uid13_fpArccosPiTest_a;

	--InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest(LOGICAL,180)@83
    InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_a <= expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q;
    InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q <= not InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_a;

	--ld_InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q_to_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1326)@83
    ld_InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q_to_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q_to_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exc_R_uid182_rAcosPi_uid13_fpArccosPiTest(LOGICAL,181)@84
    exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a <= ld_InvExpXIsZero_uid181_rAcosPi_uid13_fpArccosPiTest_q_to_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a_q;
    exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_b <= InvExc_I_uid180_rAcosPi_uid13_fpArccosPiTest_q;
    exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_c <= InvExc_N_uid179_rAcosPi_uid13_fpArccosPiTest_q;
    exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_q <= exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_a and exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_b and exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_c;

	--reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2(REG,1163)@84
    reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q <= exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1371)@85
    ld_reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q, xout => ld_reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--InvExc_N_uid163_rAcosPi_uid13_fpArccosPiTest(LOGICAL,162)@84
    InvExc_N_uid163_rAcosPi_uid13_fpArccosPiTest_a <= exc_N_uid162_rAcosPi_uid13_fpArccosPiTest_q;
    InvExc_N_uid163_rAcosPi_uid13_fpArccosPiTest_q <= not InvExc_N_uid163_rAcosPi_uid13_fpArccosPiTest_a;

	--InvExc_I_uid164_rAcosPi_uid13_fpArccosPiTest(LOGICAL,163)@84
    InvExc_I_uid164_rAcosPi_uid13_fpArccosPiTest_a <= exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_q;
    InvExc_I_uid164_rAcosPi_uid13_fpArccosPiTest_q <= not InvExc_I_uid164_rAcosPi_uid13_fpArccosPiTest_a;

	--InvExpXIsZero_uid165_rAcosPi_uid13_fpArccosPiTest(LOGICAL,164)@84
    InvExpXIsZero_uid165_rAcosPi_uid13_fpArccosPiTest_a <= expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_q;
    InvExpXIsZero_uid165_rAcosPi_uid13_fpArccosPiTest_q <= not InvExpXIsZero_uid165_rAcosPi_uid13_fpArccosPiTest_a;

	--exc_R_uid166_rAcosPi_uid13_fpArccosPiTest(LOGICAL,165)@84
    exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_a <= InvExpXIsZero_uid165_rAcosPi_uid13_fpArccosPiTest_q;
    exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_b <= InvExc_I_uid164_rAcosPi_uid13_fpArccosPiTest_q;
    exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_c <= InvExc_N_uid163_rAcosPi_uid13_fpArccosPiTest_q;
    exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q <= exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_a and exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_b and exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_c;

	--ld_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q_to_reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_a(DELAY,2367)@84
    ld_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q_to_reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q_to_reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1(REG,1162)@90
    reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_q <= ld_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q_to_reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest(LOGICAL,222)@91
    ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_a <= reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_q;
    ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_b <= ld_reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b_q;
    ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_c <= expOvf_uid214_rAcosPi_uid13_fpArccosPiTest_n;
    ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_q <= ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_a and ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_b and ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_c;

	--excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest(LOGICAL,221)@84
    excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_a <= exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_q;
    excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_b <= exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_q;
    excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q <= excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_a and excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c(DELAY,1388)@84
    ld_excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest(LOGICAL,220)@84
    excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_a <= exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q;
    excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_b <= exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_q;
    excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q <= excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_a and excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1387)@84
    ld_excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest(LOGICAL,219)@84
    excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_a <= exc_I_uid160_rAcosPi_uid13_fpArccosPiTest_q;
    excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_b <= exc_I_uid176_rAcosPi_uid13_fpArccosPiTest_q;
    excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q <= excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_a and excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1386)@84
    ld_excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRInf_uid224_rAcosPi_uid13_fpArccosPiTest(LOGICAL,223)@91
    excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a <= ld_excXIAndExcYI_uid220_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a_q;
    excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b <= ld_excXRAndExcYI_uid221_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b_q;
    excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c <= ld_excYRAndExcXI_uid222_rAcosPi_uid13_fpArccosPiTest_q_to_excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c_q;
    excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_d <= ExcROvfAndInReg_uid223_rAcosPi_uid13_fpArccosPiTest_q;
    excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_q <= excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_a or excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_b or excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_c or excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_d;

	--expUdf_uid212_rAcosPi_uid13_fpArccosPiTest(COMPARE,211)@91
    expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_cin <= GND_q;
    expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_a <= STD_LOGIC_VECTOR('0' & "000000000000000" & GND_q) & '0';
    expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_b <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1_q(14)) & reg_expRPreExcExt_uid209_rAcosPi_uid13_fpArccosPiTest_0_to_expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_1_q) & expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_cin(0);
            expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_a) - SIGNED(expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_b));
    expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_n(0) <= not expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_o(17);


	--excZC3_uid218_rAcosPi_uid13_fpArccosPiTest(LOGICAL,217)@91
    excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_a <= reg_exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_1_q;
    excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b <= ld_reg_exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_0_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_2_q_to_excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b_q;
    excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_c <= expUdf_uid212_rAcosPi_uid13_fpArccosPiTest_n;
    excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_q <= excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_a and excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_b and excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_c;

	--excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest(LOGICAL,216)@84
    excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_a <= ld_expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q_to_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b_q;
    excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_b <= exc_R_uid166_rAcosPi_uid13_fpArccosPiTest_q;
    excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q <= excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_a and excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c(DELAY,1375)@84
    ld_excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest(LOGICAL,215)@84
    excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_a <= expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_q;
    excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_b <= exc_R_uid182_rAcosPi_uid13_fpArccosPiTest_q;
    excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q <= excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_a and excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b(DELAY,1374)@84
    ld_excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest(LOGICAL,214)@84
    excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_a <= expXIsZero_uid155_rAcosPi_uid13_fpArccosPiTest_q;
    excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b <= ld_expXIsZero_uid171_rAcosPi_uid13_fpArccosPiTest_q_to_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b_q;
    excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q <= excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_a and excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_b;

	--ld_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a(DELAY,1373)@84
    ld_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q, xout => ld_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRZero_uid219_rAcosPi_uid13_fpArccosPiTest(LOGICAL,218)@91
    excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a <= ld_excXZAndExcYZ_uid215_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a_q;
    excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b <= ld_excXZAndExcYR_uid216_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b_q;
    excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c <= ld_excYZAndExcXR_uid217_rAcosPi_uid13_fpArccosPiTest_q_to_excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c_q;
    excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_d <= excZC3_uid218_rAcosPi_uid13_fpArccosPiTest_q;
    excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_q <= excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_a or excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_b or excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_c or excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_d;

	--concExc_uid229_rAcosPi_uid13_fpArccosPiTest(BITJOIN,228)@91
    concExc_uid229_rAcosPi_uid13_fpArccosPiTest_q <= ld_excRNaN_uid228_rAcosPi_uid13_fpArccosPiTest_q_to_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_c_q & excRInf_uid224_rAcosPi_uid13_fpArccosPiTest_q & excRZero_uid219_rAcosPi_uid13_fpArccosPiTest_q;

	--reg_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_0_to_excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_0(REG,1169)@91
    reg_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_0_to_excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_0_to_excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_0_to_excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_0_q <= concExc_uid229_rAcosPi_uid13_fpArccosPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excREnc_uid230_rAcosPi_uid13_fpArccosPiTest(LOOKUP,229)@92
    excREnc_uid230_rAcosPi_uid13_fpArccosPiTest: PROCESS (reg_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_0_to_excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_concExc_uid229_rAcosPi_uid13_fpArccosPiTest_0_to_excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_0_q) IS
                WHEN "000" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "01";
                WHEN "001" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "00";
                WHEN "010" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "10";
                WHEN "011" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "00";
                WHEN "100" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "11";
                WHEN "101" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "00";
                WHEN "110" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "00";
                WHEN "111" =>  excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= "00";
                WHEN OTHERS =>
                    excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest(MUX,238)@92
    expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_s <= excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q;
    expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest: PROCESS (expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_s, en, cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q, ld_reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_d_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q, cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_s IS
                  WHEN "00" => expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_q <= cstAllZWE_uid21_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_q <= ld_reg_expRPreExc_uid210_rAcosPi_uid13_fpArccosPiTest_0_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_3_q_to_expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_d_q;
                  WHEN "10" => expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_q <= cstAllOWE_uid18_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest(BITSELECT,207)@90
    fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_in <= expFracRPostRounding_uid207_rAcosPi_uid13_fpArccosPiTest_q(52 downto 0);
    fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_b <= fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_in(52 downto 1);

	--reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3(REG,1170)@90
    reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q <= fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_d(DELAY,1404)@91
    ld_reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_d : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q, xout => ld_reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest(MUX,233)@92
    fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_s <= excREnc_uid230_rAcosPi_uid13_fpArccosPiTest_q;
    fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest: PROCESS (fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_s, en, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, ld_reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_d_q, cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q, cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q)
    BEGIN
            CASE fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_s IS
                  WHEN "00" => fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "01" => fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_q <= ld_reg_fracRPreExc_uid208_rAcosPi_uid13_fpArccosPiTest_0_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_3_q_to_fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_d_q;
                  WHEN "10" => fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_q <= cstAllZWF_uid19_acosX_uid8_fpArccosPiTest_q;
                  WHEN "11" => fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_q <= cstNaNWF_uid20_acosX_uid8_fpArccosPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid242_rAcosPi_uid13_fpArccosPiTest(BITJOIN,241)@92
    R_uid242_rAcosPi_uid13_fpArccosPiTest_q <= ld_signRPostExc_uid241_rAcosPi_uid13_fpArccosPiTest_q_to_R_uid242_rAcosPi_uid13_fpArccosPiTest_c_q & expRPostExc_uid239_rAcosPi_uid13_fpArccosPiTest_q & fracRPostExc_uid234_rAcosPi_uid13_fpArccosPiTest_q;

	--xOut(GPOUT,4)@92
    q <= R_uid242_rAcosPi_uid13_fpArccosPiTest_q;


end normal;
