<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14535 SDK6: E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/syscntl/syscntl.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14535 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_5d450721f7eb23fcd7fddd0151f70c39.html">platform</a></li><li class="navelem"><a class="el" href="dir_0fc1f2cc8a716113b0e8264ff4dfe179.html">driver</a></li><li class="navelem"><a class="el" href="dir_2bd9574aa78ec2c9053392c17bb508f1.html">syscntl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">syscntl.h File Reference<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a> &raquo; <a class="el" href="group___s_y_s_c_n_t_l.html">SYSCNTL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System controller driver header file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;datasheet.h&quot;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="arch_8h_source.html">arch.h</a>&quot;</code><br />
</div>
<p><a href="syscntl_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsyscntl__dcdc__state__t.html">syscntl_dcdc_state_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC converter state.  <a href="structsyscntl__dcdc__state__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4b2d38c5bd464f9ec9c3fcfa73c181b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga4b2d38c5bd464f9ec9c3fcfa73c181b8">SYSCNTL_DCDC_ERR_NO_ERROR</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga4b2d38c5bd464f9ec9c3fcfa73c181b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC no error.  <a href="group___s_y_s_c_n_t_l.html#ga4b2d38c5bd464f9ec9c3fcfa73c181b8">More...</a><br /></td></tr>
<tr class="separator:ga4b2d38c5bd464f9ec9c3fcfa73c181b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7244c7491b9cdfea72bbe163978c6cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga7244c7491b9cdfea72bbe163978c6cf6">SYSCNTL_DCDC_ERR_RESERVED_BY_OTP</a>&#160;&#160;&#160;(-1)</td></tr>
<tr class="memdesc:ga7244c7491b9cdfea72bbe163978c6cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC reserved by OTP error.  <a href="group___s_y_s_c_n_t_l.html#ga7244c7491b9cdfea72bbe163978c6cf6">More...</a><br /></td></tr>
<tr class="separator:ga7244c7491b9cdfea72bbe163978c6cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace80282f5cb2206bdd2760f06bcd3587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gace80282f5cb2206bdd2760f06bcd3587">SYSCNTL_DCDC_ERR_NOT_IN_BOOST</a>&#160;&#160;&#160;(-2)</td></tr>
<tr class="memdesc:gace80282f5cb2206bdd2760f06bcd3587"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC error PMU not in boost configuration.  <a href="group___s_y_s_c_n_t_l.html#gace80282f5cb2206bdd2760f06bcd3587">More...</a><br /></td></tr>
<tr class="separator:gace80282f5cb2206bdd2760f06bcd3587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cc2d6b79cc6d57c64df898bebb0693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga99cc2d6b79cc6d57c64df898bebb0693">SYSCNTL_DCDC_ERR_NOT_IN_BUCK</a>&#160;&#160;&#160;(-3)</td></tr>
<tr class="memdesc:ga99cc2d6b79cc6d57c64df898bebb0693"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC error PMU not in buck configuration.  <a href="group___s_y_s_c_n_t_l.html#ga99cc2d6b79cc6d57c64df898bebb0693">More...</a><br /></td></tr>
<tr class="separator:ga99cc2d6b79cc6d57c64df898bebb0693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589bdcce9de60939a6c2832b746a8056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga589bdcce9de60939a6c2832b746a8056">SYSCNTL_DCDC_ERR_POR_TRIGGER</a>&#160;&#160;&#160;(-4)</td></tr>
<tr class="memdesc:ga589bdcce9de60939a6c2832b746a8056"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC POR trigger error.  <a href="group___s_y_s_c_n_t_l.html#ga589bdcce9de60939a6c2832b746a8056">More...</a><br /></td></tr>
<tr class="separator:ga589bdcce9de60939a6c2832b746a8056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c600529f87af04dc232f7b2e2b423df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga9c600529f87af04dc232f7b2e2b423df">SYSCNTL_DCDC_WARNING_POR_TRIGGER</a>&#160;&#160;&#160;(-5)</td></tr>
<tr class="memdesc:ga9c600529f87af04dc232f7b2e2b423df"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC POR trigger warning.  <a href="group___s_y_s_c_n_t_l.html#ga9c600529f87af04dc232f7b2e2b423df">More...</a><br /></td></tr>
<tr class="separator:ga9c600529f87af04dc232f7b2e2b423df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478544b4b6f7ed6abf7bae62d2ca3ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga478544b4b6f7ed6abf7bae62d2ca3ac8">SYSCNTL_DCDC_ERR_IN_BYPASS</a>&#160;&#160;&#160;(-6)</td></tr>
<tr class="memdesc:ga478544b4b6f7ed6abf7bae62d2ca3ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC error PMU in bypass configuration.  <a href="group___s_y_s_c_n_t_l.html#ga478544b4b6f7ed6abf7bae62d2ca3ac8">More...</a><br /></td></tr>
<tr class="separator:ga478544b4b6f7ed6abf7bae62d2ca3ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e20f271c0799e2e5838871eeadf3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga89e20f271c0799e2e5838871eeadf3e5">CLK_AMBA_REG_RSV3_RSV2</a>&#160;&#160;&#160;(0x000C)</td></tr>
<tr class="memdesc:ga89e20f271c0799e2e5838871eeadf3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock AMBA register reserved bits.  <a href="group___s_y_s_c_n_t_l.html#ga89e20f271c0799e2e5838871eeadf3e5">More...</a><br /></td></tr>
<tr class="separator:ga89e20f271c0799e2e5838871eeadf3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gabed82baf7f470b522273a3e37c24c600"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="group___s_y_s_c_n_t_l.html#ggabed82baf7f470b522273a3e37c24c600ae0b52b52575613e7f6b70cc74e8616f0">SYSCNTL_DCDC_NOMINAL_LEVEL_1V1</a> = 0U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggabed82baf7f470b522273a3e37c24c600a3a5c2d8d3900ddd26e81246c9d1279cb">SYSCNTL_DCDC_NOMINAL_LEVEL_1V8</a> = 1U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggabed82baf7f470b522273a3e37c24c600a35f48718c9b3421d5fee2890f83babce">SYSCNTL_DCDC_NOMINAL_LEVEL_2V5</a> = 2U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggabed82baf7f470b522273a3e37c24c600ac013875b58379964fd521bdf88ed4c3e">SYSCNTL_DCDC_NOMINAL_LEVEL_3V0</a> = 3U
 }</td></tr>
<tr class="memdesc:gabed82baf7f470b522273a3e37c24c600"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC converter nominal voltage levels.  <a href="group___s_y_s_c_n_t_l.html#gabed82baf7f470b522273a3e37c24c600">More...</a><br /></td></tr>
<tr class="separator:gabed82baf7f470b522273a3e37c24c600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04a0655cd1e3bcac5e8f48c18df1a57"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57aad668e27cd3aafdda2e9e836fb429438">SYSCNTL_DCDC_TRIM_N_75mV</a> = 0U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57ac89f66f01e4ea48fd26c0c45b4765b53">SYSCNTL_DCDC_TRIM_N_50mV</a> = 1U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57af4cba7ee5df3c4f0129b3355f1fac7d3">SYSCNTL_DCDC_TRIM_N_25mV</a> = 2U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57ac45f6eafe67a1175de57275c946d98df">SYSCNTL_DCDC_TRIM_0mV</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57a4444a2cc043eb7fd4bc475f86a63716a">SYSCNTL_DCDC_TRIM_P_25mV</a> = 4U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57a7a715cc833d53305f596df857dd19134">SYSCNTL_DCDC_TRIM_P_50mV</a> = 5U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57a8e612f92373301ccd19efe96d3dc2bd4">SYSCNTL_DCDC_TRIM_P_75mV</a> = 6U, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggab04a0655cd1e3bcac5e8f48c18df1a57a44875004db30dd0f958ea155a375cd8f">SYSCNTL_DCDC_TRIM_P_100mV</a> = 7U
<br />
 }</td></tr>
<tr class="memdesc:gab04a0655cd1e3bcac5e8f48c18df1a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCDC converter trim values.  <a href="group___s_y_s_c_n_t_l.html#gab04a0655cd1e3bcac5e8f48c18df1a57">More...</a><br /></td></tr>
<tr class="separator:gab04a0655cd1e3bcac5e8f48c18df1a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c67edc7e0f609eeeb3d1688b17f395"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gac1c67edc7e0f609eeeb3d1688b17f395">syscntl_dcdc_level_t</a> { <br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a25d57ef92995dbe1150369019724f609">SYSCNTL_DCDC_LEVEL_1V025</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395aee83662c20aacc2ee9ce30ccd3d60048">SYSCNTL_DCDC_LEVEL_1V05</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a2935ba99e1f41483ffd49ed6ef50a8d8">SYSCNTL_DCDC_LEVEL_1V075</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395addd6abac718abbaeb560f03d0f37488a">SYSCNTL_DCDC_LEVEL_1V1</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_0mV), 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a1440b8dcdba7cfc8ef6ce160d5d4018f">SYSCNTL_DCDC_LEVEL_1V125</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a8de97dac13822a9f04ab5a5fee51c843">SYSCNTL_DCDC_LEVEL_1V150</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a6d9cd7fa5fc3936ce9627bd2373ab950">SYSCNTL_DCDC_LEVEL_1V175</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a28ed132f343578d9e225d50e54c9b0d2">SYSCNTL_DCDC_LEVEL_1V2</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V1 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_100mV), 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395acccaffaff6d73286233e14bb4dc9e72d">SYSCNTL_DCDC_LEVEL_1V725</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395ab5aa6becb19f5bd765a3b68518c194c8">SYSCNTL_DCDC_LEVEL_1V75</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395aeb1937ce4746320da1a828e27a1acc8a">SYSCNTL_DCDC_LEVEL_1V775</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a0cafe1b754d85db81c4bca242bdf8f7a">SYSCNTL_DCDC_LEVEL_1V8</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_0mV), 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a3a5897cede9528aee9bffa69beda8963">SYSCNTL_DCDC_LEVEL_1V825</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395ae718cbbf8acaeb194c5abfa600275fc1">SYSCNTL_DCDC_LEVEL_1V850</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a48bdb5a4ad311b8eb8f56ec6bc2f57b5">SYSCNTL_DCDC_LEVEL_1V875</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a70601925cfaa289213c9fc95cbe139af">SYSCNTL_DCDC_LEVEL_1V9</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_1V8 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_100mV), 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a80b3efad098c9ec864c9937ae58b9346">SYSCNTL_DCDC_LEVEL_2V425</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a5330952b103b9621066bd4641e203368">SYSCNTL_DCDC_LEVEL_2V45</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395aaedc279fbec4a532703d1832b5e7a0f6">SYSCNTL_DCDC_LEVEL_2V475</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a671952ae9341ccd30561143dec0f01ef">SYSCNTL_DCDC_LEVEL_2V5</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_0mV), 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a93bebbca7b37bfd9566c5c1f06ca5d37">SYSCNTL_DCDC_LEVEL_2V525</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395aa0e0c3921072d43b19c6492f2d15e734">SYSCNTL_DCDC_LEVEL_2V550</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a200cecc62c648cd00bdc40d985f2b791">SYSCNTL_DCDC_LEVEL_2V575</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a3b3771773c90e1289ba374ebb1a3295d">SYSCNTL_DCDC_LEVEL_2V6</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_2V5 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_100mV), 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a191440b5f1b8f5b5903fcfadb45bfa21">SYSCNTL_DCDC_LEVEL_2V925</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a7b332125e9c9b13795db3d5a1b63756e">SYSCNTL_DCDC_LEVEL_2V95</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395afece6cdfcebd774461180d7c16dee134">SYSCNTL_DCDC_LEVEL_2V975</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_N_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395ac0c74f32b771fa914037965bc210354e">SYSCNTL_DCDC_LEVEL_3V0</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_0mV), 
<br />
&#160;&#160;<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a92735c17d900d248916994af7f1a42a4">SYSCNTL_DCDC_LEVEL_3V025</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_25mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a2c128618b38575b6cf000e2a57566102">SYSCNTL_DCDC_LEVEL_3V050</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_50mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395acddb1f907596cfe7f4c8991a2ff3f024">SYSCNTL_DCDC_LEVEL_3V075</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_75mV), 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggac1c67edc7e0f609eeeb3d1688b17f395a038bb6d783544a8ef9c4763c034653f6">SYSCNTL_DCDC_LEVEL_3V1</a> = ((SYSCNTL_DCDC_NOMINAL_LEVEL_3V0 &lt;&lt; 3U) + SYSCNTL_DCDC_TRIM_P_100mV)
<br />
 }</td></tr>
<tr class="memdesc:gac1c67edc7e0f609eeeb3d1688b17f395"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DCDC converter voltage levels (nominal voltage + trim)  <a href="group___s_y_s_c_n_t_l.html#gac1c67edc7e0f609eeeb3d1688b17f395">More...</a><br /></td></tr>
<tr class="separator:gac1c67edc7e0f609eeeb3d1688b17f395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24009d20bf4524056e648fc73ac0bc7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gaa24009d20bf4524056e648fc73ac0bc7">xtal32m_amp_reg_t</a> { <a class="el" href="group___s_y_s_c_n_t_l.html#ggaa24009d20bf4524056e648fc73ac0bc7ad0f99ef339b03a7de3727a1ffd696213">XTAL32M_AMP_REG_NORMAL</a> = 0, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggaa24009d20bf4524056e648fc73ac0bc7aa9f89bb9c739beddbaae13a1dc883fa4">XTAL32M_AMP_REG_TRACKING</a> = 1, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggaa24009d20bf4524056e648fc73ac0bc7ad804414d94a8d7cdc29632b972c0a666">XTAL32M_AMP_REG_HOLD</a> = 2
 }</td></tr>
<tr class="memdesc:gaa24009d20bf4524056e648fc73ac0bc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the XTAL32M amplitude regulator mode.  <a href="group___s_y_s_c_n_t_l.html#gaa24009d20bf4524056e648fc73ac0bc7">More...</a><br /></td></tr>
<tr class="separator:gaa24009d20bf4524056e648fc73ac0bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00bf24a870fc541029b306aeede62ce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gab00bf24a870fc541029b306aeede62ce">por_vbat_mask_t</a> { <a class="el" href="group___s_y_s_c_n_t_l.html#ggab00bf24a870fc541029b306aeede62cea7dafe169b1179a48853cba01cee44ae1">POR_VBAT_MASK_OFF</a> = 0, 
<a class="el" href="group___s_y_s_c_n_t_l.html#ggab00bf24a870fc541029b306aeede62cea3c2358f62cbdb7f0acced17331e31b9f">POR_VBAT_MASK_ON</a> = 1
 }</td></tr>
<tr class="memdesc:gab00bf24a870fc541029b306aeede62ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the POR on VBAT HIGH/LOW Mask mode.  <a href="group___s_y_s_c_n_t_l.html#gab00bf24a870fc541029b306aeede62ce">More...</a><br /></td></tr>
<tr class="separator:gab00bf24a870fc541029b306aeede62ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gadcaff019cea3c59d574941a1d6f7d8f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gadcaff019cea3c59d574941a1d6f7d8f3">syscntl_use_lowest_amba_clocks</a> (void)</td></tr>
<tr class="memdesc:gadcaff019cea3c59d574941a1d6f7d8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets AMBA clocks to minimum frequency.  <a href="group___s_y_s_c_n_t_l.html#gadcaff019cea3c59d574941a1d6f7d8f3">More...</a><br /></td></tr>
<tr class="separator:gadcaff019cea3c59d574941a1d6f7d8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3756fed8343920ebef50a394a8286b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gaa3756fed8343920ebef50a394a8286b7">syscntl_use_highest_amba_clocks</a> (void)</td></tr>
<tr class="memdesc:gaa3756fed8343920ebef50a394a8286b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets AMBA clocks to maximum frequency.  <a href="group___s_y_s_c_n_t_l.html#gaa3756fed8343920ebef50a394a8286b7">More...</a><br /></td></tr>
<tr class="separator:gaa3756fed8343920ebef50a394a8286b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa5c1c50e9c164113605d3595c096b2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gaefa5c1c50e9c164113605d3595c096b2">syscntl_store_debugger_cfg</a> (uint8_t cfg)</td></tr>
<tr class="memdesc:gaefa5c1c50e9c164113605d3595c096b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store debugger configuration to CLK_AMBA_REG reserved bits 3 and 2.  <a href="group___s_y_s_c_n_t_l.html#gaefa5c1c50e9c164113605d3595c096b2">More...</a><br /></td></tr>
<tr class="separator:gaefa5c1c50e9c164113605d3595c096b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e33b3c390e9c4df7bcdd788af625a4d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga1e33b3c390e9c4df7bcdd788af625a4d">syscntl_load_debugger_cfg</a> (void)</td></tr>
<tr class="memdesc:ga1e33b3c390e9c4df7bcdd788af625a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load debugger configuration stored in CLK_AMBA_REG reserved bits 3 and 2.  <a href="group___s_y_s_c_n_t_l.html#ga1e33b3c390e9c4df7bcdd788af625a4d">More...</a><br /></td></tr>
<tr class="separator:ga1e33b3c390e9c4df7bcdd788af625a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac52cb490a2ca7b6d578f7b3b2de0a82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_y_s_c_n_t_l.html#gac1c67edc7e0f609eeeb3d1688b17f395">syscntl_dcdc_level_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gaac52cb490a2ca7b6d578f7b3b2de0a82">syscntl_dcdc_get_level</a> (void)</td></tr>
<tr class="memdesc:gaac52cb490a2ca7b6d578f7b3b2de0a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the voltage level of DCDC converter.  <a href="group___s_y_s_c_n_t_l.html#gaac52cb490a2ca7b6d578f7b3b2de0a82">More...</a><br /></td></tr>
<tr class="separator:gaac52cb490a2ca7b6d578f7b3b2de0a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31658e46464fabc1339303f0ae631ded"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga31658e46464fabc1339303f0ae631ded">syscntl_dcdc_set_level</a> (<a class="el" href="group___s_y_s_c_n_t_l.html#gac1c67edc7e0f609eeeb3d1688b17f395">syscntl_dcdc_level_t</a> level)</td></tr>
<tr class="memdesc:ga31658e46464fabc1339303f0ae631ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DCDC converter voltage level on hardware (nominal + trim value).  <a href="group___s_y_s_c_n_t_l.html#ga31658e46464fabc1339303f0ae631ded">More...</a><br /></td></tr>
<tr class="separator:ga31658e46464fabc1339303f0ae631ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e17b0f04c610c6ef2239762a4e95477"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga9e17b0f04c610c6ef2239762a4e95477">syscntl_dcdc_turn_off</a> (void)</td></tr>
<tr class="memdesc:ga9e17b0f04c610c6ef2239762a4e95477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables DCDC converter. In Buck mode enables the LDO_LOW.  <a href="group___s_y_s_c_n_t_l.html#ga9e17b0f04c610c6ef2239762a4e95477">More...</a><br /></td></tr>
<tr class="separator:ga9e17b0f04c610c6ef2239762a4e95477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ea018e503d79e0f20c4d571714c447"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gac5ea018e503d79e0f20c4d571714c447">syscntl_dcdc_turn_on_in_boost</a> (<a class="el" href="group___s_y_s_c_n_t_l.html#gac1c67edc7e0f609eeeb3d1688b17f395">syscntl_dcdc_level_t</a> level)</td></tr>
<tr class="memdesc:gac5ea018e503d79e0f20c4d571714c447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables DCDC converter in the provided voltage level in order to supply VBAT_HIGH in Boost mode.  <a href="group___s_y_s_c_n_t_l.html#gac5ea018e503d79e0f20c4d571714c447">More...</a><br /></td></tr>
<tr class="separator:gac5ea018e503d79e0f20c4d571714c447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9fed1294a5a89aa94a595545aaa6d2"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gada9fed1294a5a89aa94a595545aaa6d2">syscntl_dcdc_turn_on_in_buck</a> (<a class="el" href="group___s_y_s_c_n_t_l.html#gac1c67edc7e0f609eeeb3d1688b17f395">syscntl_dcdc_level_t</a> level)</td></tr>
<tr class="memdesc:gada9fed1294a5a89aa94a595545aaa6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables DCDC converter in the provided voltage level in order to supply VBAT_LOW and disables LDO_LOW.  <a href="group___s_y_s_c_n_t_l.html#gada9fed1294a5a89aa94a595545aaa6d2">More...</a><br /></td></tr>
<tr class="separator:gada9fed1294a5a89aa94a595545aaa6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a88d27863a171c5ae3e3182cbd7044"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga03a88d27863a171c5ae3e3182cbd7044">syscntl_cfg_xtal32m_amp_reg</a> (<a class="el" href="group___s_y_s_c_n_t_l.html#gaa24009d20bf4524056e648fc73ac0bc7">xtal32m_amp_reg_t</a> mode)</td></tr>
<tr class="memdesc:ga03a88d27863a171c5ae3e3182cbd7044"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the XTAL32M amplitude regulator mode.  <a href="group___s_y_s_c_n_t_l.html#ga03a88d27863a171c5ae3e3182cbd7044">More...</a><br /></td></tr>
<tr class="separator:ga03a88d27863a171c5ae3e3182cbd7044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a85345a85640cf6d1cd4b7c156dcc63"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#ga4a85345a85640cf6d1cd4b7c156dcc63">syscntl_por_vbat_high_cfg</a> (<a class="el" href="group___s_y_s_c_n_t_l.html#gab00bf24a870fc541029b306aeede62ce">por_vbat_mask_t</a> mask)</td></tr>
<tr class="memdesc:ga4a85345a85640cf6d1cd4b7c156dcc63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the POR_VBAT_HIGH circuit.  <a href="group___s_y_s_c_n_t_l.html#ga4a85345a85640cf6d1cd4b7c156dcc63">More...</a><br /></td></tr>
<tr class="separator:ga4a85345a85640cf6d1cd4b7c156dcc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04b9274faa37d2f8d6b82eaa48599a0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_n_t_l.html#gab04b9274faa37d2f8d6b82eaa48599a0">syscntl_por_vbat_low_cfg</a> (<a class="el" href="group___s_y_s_c_n_t_l.html#gab00bf24a870fc541029b306aeede62ce">por_vbat_mask_t</a> mask)</td></tr>
<tr class="memdesc:gab04b9274faa37d2f8d6b82eaa48599a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the POR_VBAT_LOW circuit.  <a href="group___s_y_s_c_n_t_l.html#gab04b9274faa37d2f8d6b82eaa48599a0">More...</a><br /></td></tr>
<tr class="separator:gab04b9274faa37d2f8d6b82eaa48599a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System controller driver header file. </p>
<p>Copyright (C) 2012-2023 Renesas Electronics Corporation and/or its affiliates. All rights reserved. Confidential Information.</p>
<p>This software ("Software") is supplied by Renesas Electronics Corporation and/or its affiliates ("Renesas"). Renesas grants you a personal, non-exclusive, non-transferable, revocable, non-sub-licensable right and license to use the Software, solely if used in or together with Renesas products. You may make copies of this Software, provided this copyright notice and disclaimer ("Notice") is included in all such copies. Renesas reserves the right to change or discontinue the Software at any time without notice.</p>
<p>THE SOFTWARE IS PROVIDED "AS IS". RENESAS DISCLAIMS ALL WARRANTIES OF ANY KIND, WHETHER EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. TO THE MAXIMUM EXTENT PERMITTED UNDER LAW, IN NO EVENT SHALL RENESAS BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE, EVEN IF RENESAS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. USE OF THIS SOFTWARE MAY BE SUBJECT TO TERMS AND CONDITIONS CONTAINED IN AN ADDITIONAL AGREEMENT BETWEEN YOU AND RENESAS. IN CASE OF CONFLICT BETWEEN THE TERMS OF THIS NOTICE AND ANY SUCH ADDITIONAL LICENSE AGREEMENT, THE TERMS OF THE AGREEMENT SHALL TAKE PRECEDENCE. BY CONTINUING TO USE THIS SOFTWARE, YOU AGREE TO THE TERMS OF THIS NOTICE.IF YOU DO NOT AGREE TO THESE TERMS, YOU ARE NOT PERMITTED TO USE THIS SOFTWARE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:56:13 for DA14535 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
