
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FinalProject_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FinalProject_impl_1.udb 
// Netlist created on Sat Dec  2 14:12:03 2023
// Netlist written on Sat Dec  2 14:12:07 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( controllerIn, fpga_clk, ledController, controlClk, controlLatch, 
             rgb, VSYNC, HSYNC );
  input  controllerIn, fpga_clk;
  output [7:0] ledController;
  output controlClk, controlLatch;
  output [5:0] rgb;
  output VSYNC, HSYNC;
  wire   \vga_1.col_9__N_39[8] , \vga_1.col_9__N_39[7] , \vga_1.n6338 , 
         \col[8] , \vga_1.n4078 , \col[7] , col_0__N_58, vga_clk, 
         \vga_1.n4080 , \vga_1.col_9__N_39[6] , \vga_1.col_9__N_39[5] , 
         \vga_1.n6335 , \col[6] , \vga_1.n4076 , \col[5] , 
         \vga_1.col_9__N_39[4] , \vga_1.col_9__N_39[3] , \vga_1.n6332 , 
         \col[4] , \vga_1.n4074 , \col[3] , \vga_1.col_9__N_39[2] , 
         \vga_1.col_9__N_39[1] , \vga_1.n6329 , \col[2] , \vga_1.n4072 , 
         \col[1] , \vga_1.col_9__N_39[0] , \vga_1.n6296 , \col[0] , 
         \ledController_pad[0].vcc , \vga_1.row_9__N_9[9] , \vga_1.n6368 , 
         \vga_1.n4050 , \row[9] , row_0__N_37, row_0__N_38, 
         \vga_1.row_9__N_9[8] , \vga_1.row_9__N_9[7] , \vga_1.n6365 , \row[8] , 
         \vga_1.n4048 , \row[7] , \vga_1.row_9__N_9[6] , \vga_1.row_9__N_9[5] , 
         \vga_1.n6362 , \row[6] , \vga_1.n4046 , \row[5] , 
         \vga_1.row_9__N_9[4] , \vga_1.row_9__N_9[3] , \vga_1.n6359 , \row[4] , 
         \vga_1.n4044 , \row[3] , \vga_1.row_9__N_9[2] , \vga_1.row_9__N_9[1] , 
         \vga_1.n6356 , \row[2] , \vga_1.n4042 , \row[1] , 
         \vga_1.col_9__N_39[9] , \vga_1.n6341 , \col[9] , 
         \vga_1.row_9__N_9[0] , \vga_1.n6269 , \row[0] , 
         \jump1.slowClk_N_174[18] , \jump1.slowClk_N_174[17] , \jump1.n6419 , 
         \jump1.n2 , \jump1.n4010 , \jump1.n3 , \jump1.n4012 , 
         \jump1.slowClk_N_174[16] , \jump1.slowClk_N_174[15] , \jump1.n6416 , 
         \jump1.n4_adj_203 , \jump1.n4008 , \jump1.n5 , 
         \jump1.slowClk_N_174[14] , \jump1.slowClk_N_174[13] , \jump1.n6413 , 
         \jump1.n6_adj_204 , \jump1.n4006 , \jump1.n7 , 
         \jump1.slowClk_N_174[12] , \jump1.slowClk_N_174[11] , \jump1.n6410 , 
         \jump1.n8_adj_205 , \jump1.n4004 , \jump1.n9 , 
         \jump1.slowClk_N_174[10] , \jump1.slowClk_N_174[9] , \jump1.n6407 , 
         \jump1.n10_adj_206 , \jump1.n4002 , \jump1.n11 , 
         \jump1.slowClk_N_174[8] , \jump1.slowClk_N_174[7] , \jump1.n6404 , 
         \jump1.n12 , \jump1.n4000 , \jump1.n13 , \jump1.slowClk_N_174[6] , 
         \jump1.slowClk_N_174[5] , \jump1.n6401 , \jump1.n14 , \jump1.n3998 , 
         \jump1.n15 , \jump1.slowClk_N_174[4] , \jump1.slowClk_N_174[3] , 
         \jump1.n6398 , \jump1.n16 , \jump1.n3996 , \jump1.n17 , 
         \jump1.cube_bot_9__N_60[10] , \jump1.n6263 , \jump1.n4091 , 
         \jump1.n389 , \cube_bot[9] , \jump1.cube_bot_4__N_70 , 
         \jump1.slowClk , \jump1.slowClk_N_174[2] , \jump1.slowClk_N_174[1] , 
         \jump1.n6395 , \jump1.n18 , \jump1.n3994 , \jump1.n19_adj_207 , 
         \jump1.slowClk_N_174[0] , \jump1.n6239 , \jump1.n20 , 
         \jump1.slowClk_N_174[19] , \jump1.n6422 , \jump1.cube_bot_9__N_60[9] , 
         \jump1.cube_bot_9__N_60[8] , \jump1.n6260 , \cube_bot[8] , 
         \jump1.n4089 , \cube_bot[7] , \jump1.cube_bot_9__N_60[6] , 
         \jump1.n6257 , \cube_bot[6] , \jump1.n4087 , \cube_bot[5] , 
         \jump1.cube_bot_9__N_60[7] , \jump1.cube_bot_9__N_60[5] , 
         \jump1.n6254 , \cube_bot[4] , \jump1.n4085 , \cube_bot[3] , 
         \jump1.cube_bot_9__N_60[4] , \jump1.n6251 , \cube_bot[2] , 
         \jump1.n4083 , \cube_bot[1] , \jump1.cube_bot_9__N_60[2] , 
         \jump1.cube_bot_9__N_60[3] , \jump1.n6245 , \jump1.n67 , 
         \cube_bot[0] , \jump1.cube_bot_9__N_60[1] , 
         \controller1.slowCount_7__N_1[14] , 
         \controller1.slowCount_7__N_1[13] , \controller1.n6389 , 
         \controller1.slowCount[5] , \controller1.n4027 , 
         \controller1.slowCount[4] , \controller1.clk , \controller1.n4029 , 
         \controller1.slowCount_7__N_1[12] , 
         \controller1.slowCount_7__N_1[11] , \controller1.n6386 , 
         \controller1.slowCount[3] , \controller1.n4025 , 
         \controller1.slowCount[2] , \controller1.slowCount_7__N_1[10] , 
         \controller1.slowCount_7__N_1[9] , \controller1.n6383 , 
         \controller1.slowCount[1] , \controller1.n4023 , 
         \controller1.slowCount[0] , \controller1.slowCount_7__N_1[16] , 
         \controller1.slowCount_7__N_1[15] , \controller1.n6392 , 
         \controller1.slowCount[7] , \controller1.slowCount[6] , 
         \controller1.slowCount_7__N_1[8] , \controller1.slowCount_7__N_1[7] , 
         \controller1.n6380 , \controller1.count[8] , \controller1.n4021 , 
         \controller1.n10 , \controller1.slowCount_7__N_1[6] , 
         \controller1.slowCount_7__N_1[5] , \controller1.n6377 , 
         \controller1.n11 , \controller1.n4019 , \controller1.n12 , 
         \controller1.slowCount_7__N_1[4] , \controller1.slowCount_7__N_1[3] , 
         \controller1.n6374 , \controller1.n13 , \controller1.n4017 , 
         \controller1.n14 , \controller1.slowCount_7__N_1[2] , 
         \controller1.slowCount_7__N_1[1] , \controller1.n6371 , 
         \controller1.n15 , \controller1.n4015 , \controller1.n16 , 
         \controller1.slowCount_7__N_1[0] , \controller1.n6266 , 
         \controller1.n17 , \spikeMove1.spikePosX_9__N_76[10] , 
         \spikeMove1.spikePosX_9__N_76[9] , \spikeMove1.n6353 , \spikePosX[9] , 
         \spikeMove1.n4068 , \spikePosX[8] , VSYNC_c, 
         \spikeMove1.spikePosX_9__N_76[8] , \spikeMove1.spikePosX_9__N_76[7] , 
         \spikeMove1.n6350 , \spikePosX[7] , \spikeMove1.n4066 , 
         \spikePosX[6] , \spikeMove1.spikePosX_9__N_76[6] , 
         \spikeMove1.spikePosX_9__N_76[5] , \spikeMove1.n6347 , \spikePosX[5] , 
         \spikeMove1.n4064 , \spikePosX[4] , \spikeMove1.spikePosX_9__N_76[4] , 
         \spikeMove1.spikePosX_9__N_76[3] , \spikeMove1.n6344 , \spikePosX[3] , 
         \spikeMove1.n4062 , \spikePosX[2] , \spikeMove1.spikePosX_9__N_76[2] , 
         \spikeMove1.spikePosX_9__N_76[1] , \spikeMove1.n6272 , \spikePosX[1] , 
         \spikeMove1.n4492 , \spikePosX[0] , \cube_gen1.n6305 , 
         \cube_gen1.cube_top_5__N_104 , \cube_gen1.cube_top[5] , 
         \cube_gen1.cube_top[6] , \cube_gen1.cube_top_7__N_96 , 
         \cube_gen1.n6302 , \cube_gen1.cube_top_3__N_112 , 
         \cube_gen1.cube_top[3] , \cube_gen1.cube_top[4] , \cube_gen1.n6299 , 
         \cube_gen1.cube_top[2] , \cube_gen1.n6326 , 
         \cube_gen1.spikeEndPosX_9__N_118 , \spikeEndPosX[9] , 
         \cube_gen1.n6323 , \cube_gen1.spikeEndPosX_7__N_126 , 
         \cube_gen1.spikeEndPosX[7] , \cube_gen1.spikeEndPosX[8] , 
         \cube_gen1.n6320 , \cube_gen1.spikeEndPosX_5__N_134 , 
         \cube_gen1.spikeEndPosX[5] , \cube_gen1.spikeEndPosX[6] , 
         \cube_gen1.n6317 , \cube_gen1.spikeEndPosX_3__N_142 , 
         \cube_gen1.spikeEndPosX[3] , \cube_gen1.spikeEndPosX[4] , 
         \cube_gen1.n6314 , \cube_gen1.spikeEndPosX[2] , \cube_gen1.n6311 , 
         \cube_gen1.cube_top_9__N_88 , \cube_gen1.cube_top[9] , 
         \cube_gen1.n6308 , \cube_gen1.cube_top[7] , \cube_gen1.cube_top[8] , 
         \jump1.cube_bot_6__N_66[1] , \jump1.cube_bot_6__N_66[0] , 
         \jump1.n316 , n328, \jump1.cube_bot_6__N_66[3] , 
         \jump1.cube_bot_6__N_66[2] , \cube_bot[0].sig_006.FeedThruLUT , 
         \cube_bot[1].sig_000.FeedThruLUT , \jump1.lastPosition_0__N_158 , 
         \jump1.lastPosition[1] , \jump1.lastPosition[0] , 
         \jump1.lastPosition_6__N_149[3] , \jump1.lastPosition_6__N_149[2] , 
         \jump1.n19 , \jump1.n80 , \jump1.lastPosition_2__N_156 , 
         \jump1.lastPosition[2] , \jump1.lastPosition[3] , 
         \cube_bot[5].sig_002.FeedThruLUT , \cube_bot[4].sig_001.FeedThruLUT , 
         \jump1.lastPosition[4] , \jump1.lastPosition[5] , 
         \jump1.lastPosition_6__N_149[6] , \jump1.lastPosition[6] , 
         \cube_bot[8].sig_004.FeedThruLUT , \cube_bot[7].sig_003.FeedThruLUT , 
         \jump1.lastPosition[7] , \jump1.lastPosition[8] , 
         \cube_bot[9].sig_005.FeedThruLUT , \jump1.lastPosition[9] , 
         \controller1.intermediate[3].sig_008.FeedThruLUT , 
         \controller1.intermediate[4].sig_007.FeedThruLUT , 
         \controller1.intermediate[3] , \controller1.intermediate[4] , 
         controlClk_c, \controller1.intermediate[5] , 
         \controller1.intermediate[6].sig_013.FeedThruLUT , 
         \controller1.intermediate[5].sig_009.FeedThruLUT , 
         \controller1.intermediate[6] , \controller1.intermediate[7] , 
         \controller1.intermediate[1].sig_011.FeedThruLUT , 
         \controller1.intermediate[2].sig_010.FeedThruLUT , 
         \controller1.intermediate[1] , \controller1.intermediate[2] , 
         \controller1.intermediate_0__N_75 , 
         \controller1.intermediate[0].sig_012.FeedThruLUT , controllerIn_c, 
         \controller1.intermediate[0] , \vga_1.n8_adj_224 , \vga_1.n5203 , 
         \vga_1.HSYNC_c_N_159 , \vga_1.n5409 , HSYNC_c, rgb_c_0_N_168, n4489, 
         VSYNC_c_N_160, \vga_1.VSYNC_c_N_161 , n4, \jump1.n65 , \jump1.n2898 , 
         \jump1.n1397 , \jump1.n2826 , \jump1.n18_adj_216 , \jump1.n60 , 
         \jump1.n4526 , \jump1.n2874 , ledController_c_7, n1411, \jump1.n2830 , 
         \jump1.n345 , controlLatch_c, \controller1.controlLatch_c_N_172 , 
         n160, \jump1.n5403 , rgb_c_0_N_170, \vga_1.n5 , \vga_1.n10 , 
         \vga_1.n5177 , n116, \vga_1.n12 , \vga_1.n8 , rgb_c_3_N_167, 
         \vga_1.rgb_c_3_N_166 , \vga_1.n4504 , rgb_c_3_N_165, rgb_c_3, 
         \cube_gen1.n6_adj_193 , n1375, \cube_gen1.n18_c , rgb_c_5_N_164, 
         rgb_c_0_N_169, \cube_gen1.rgb_c_5_N_162 , rgb_c_5_N_163, rgb_c_5, 
         n4_adj_226, \vga_1.rgb_c_0_N_171 , n18, rgb_c_0, \jump1.n10 , 
         \jump1.n1365 , \jump1.n4_c , \jump1.n6 , \jump1.n5397 , 
         \jump1.n6_adj_202 , \jump1.n8 , \jump1.n10_adj_209 , 
         \jump1.n8_adj_208 , \jump1.n10_adj_211 , \jump1.n12_adj_210 , 
         \jump1.n14_adj_213 , \jump1.n12_adj_212 , \jump1.n14_adj_214 , 
         \jump1.n16_adj_215 , \jump1.n16_adj_217 , \jump1.n18_adj_218 , 
         \jump1.n11_adj_219 , \jump1.n4_adj_221 , \jump1.n2820 , \jump1.n1400 , 
         \jump1.n44 , \jump1.n4475 , n1420, \jump1.n49 , \jump1.n6_adj_220 , 
         ledController_c_0, \controller1.controlClk_c_N_173 , \spikeMove1.n8 , 
         \spikeMove1.n7 , \cube_gen1.n4_c , \cube_gen1.n6 , \cube_gen1.n8 , 
         \cube_gen1.n10 , \cube_gen1.n12 , \cube_gen1.n14 , \cube_gen1.n16 , 
         \cube_gen1.n18_adj_183 , \cube_gen1.n4_adj_175 , 
         \cube_gen1.n6_adj_176 , \cube_gen1.n8_adj_177 , 
         \cube_gen1.n10_adj_178 , \cube_gen1.n12_adj_179 , 
         \cube_gen1.n14_adj_180 , \cube_gen1.n6051 , \cube_gen1.n4500 , 
         \cube_gen1.n1406 , \cube_gen1.n16_adj_181 , \cube_gen1.n18_adj_182 , 
         \cube_gen1.n4507 , \cube_gen1.n5205 , \cube_gen1.n7 , 
         \cube_gen1.n8_adj_184 , \cube_gen1.n4_adj_185 , 
         \cube_gen1.n6_adj_186 , \cube_gen1.n8_adj_187 , 
         \cube_gen1.n10_adj_188 , \cube_gen1.n12_adj_189 , 
         \cube_gen1.n14_adj_190 , \cube_gen1.n16_adj_191 , 
         \cube_gen1.n4_adj_194 , \cube_gen1.n6_adj_195 , 
         \cube_gen1.n8_adj_196 , \cube_gen1.n10_adj_197 , 
         \cube_gen1.n12_adj_198 , \cube_gen1.n14_adj_199 , 
         \cube_gen1.n16_adj_200 , ledController_c_1, ledController_c_6, 
         ledController_c_3, ledController_c_2, ledController_c_5, 
         ledController_c_4, \jump1.cube_bot_6__N_66[6] , fpga_clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w ;

  vga_1_SLICE_0 \vga_1.SLICE_0 ( .DI1(\vga_1.col_9__N_39[8] ), 
    .DI0(\vga_1.col_9__N_39[7] ), .D1(\vga_1.n6338 ), .C1(\col[8] ), 
    .D0(\vga_1.n4078 ), .C0(\col[7] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n4078 ), .CIN1(\vga_1.n6338 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\vga_1.col_9__N_39[7] ), .F1(\vga_1.col_9__N_39[8] ), 
    .COUT1(\vga_1.n4080 ), .COUT0(\vga_1.n6338 ));
  vga_1_SLICE_1 \vga_1.SLICE_1 ( .DI1(\vga_1.col_9__N_39[6] ), 
    .DI0(\vga_1.col_9__N_39[5] ), .D1(\vga_1.n6335 ), .C1(\col[6] ), 
    .D0(\vga_1.n4076 ), .C0(\col[5] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n4076 ), .CIN1(\vga_1.n6335 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\vga_1.col_9__N_39[5] ), .F1(\vga_1.col_9__N_39[6] ), 
    .COUT1(\vga_1.n4078 ), .COUT0(\vga_1.n6335 ));
  vga_1_SLICE_2 \vga_1.SLICE_2 ( .DI1(\vga_1.col_9__N_39[4] ), 
    .DI0(\vga_1.col_9__N_39[3] ), .D1(\vga_1.n6332 ), .C1(\col[4] ), 
    .D0(\vga_1.n4074 ), .C0(\col[3] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n4074 ), .CIN1(\vga_1.n6332 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\vga_1.col_9__N_39[3] ), .F1(\vga_1.col_9__N_39[4] ), 
    .COUT1(\vga_1.n4076 ), .COUT0(\vga_1.n6332 ));
  vga_1_SLICE_3 \vga_1.SLICE_3 ( .DI1(\vga_1.col_9__N_39[2] ), 
    .DI0(\vga_1.col_9__N_39[1] ), .D1(\vga_1.n6329 ), .C1(\col[2] ), 
    .D0(\vga_1.n4072 ), .C0(\col[1] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n4072 ), .CIN1(\vga_1.n6329 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\vga_1.col_9__N_39[1] ), .F1(\vga_1.col_9__N_39[2] ), 
    .COUT1(\vga_1.n4074 ), .COUT0(\vga_1.n6329 ));
  vga_1_SLICE_4 \vga_1.SLICE_4 ( .DI1(\vga_1.col_9__N_39[0] ), 
    .D1(\vga_1.n6296 ), .C1(\col[0] ), .B1(\ledController_pad[0].vcc ), 
    .LSR(col_0__N_58), .CLK(vga_clk), .CIN1(\vga_1.n6296 ), .Q1(\col[0] ), 
    .F1(\vga_1.col_9__N_39[0] ), .COUT1(\vga_1.n4072 ), .COUT0(\vga_1.n6296 ));
  vga_1_SLICE_5 \vga_1.SLICE_5 ( .DI0(\vga_1.row_9__N_9[9] ), 
    .D1(\vga_1.n6368 ), .D0(\vga_1.n4050 ), .B0(\row[9] ), .CE(row_0__N_37), 
    .LSR(row_0__N_38), .CLK(vga_clk), .CIN0(\vga_1.n4050 ), 
    .CIN1(\vga_1.n6368 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_9[9] ), 
    .COUT0(\vga_1.n6368 ));
  vga_1_SLICE_6 \vga_1.SLICE_6 ( .DI1(\vga_1.row_9__N_9[8] ), 
    .DI0(\vga_1.row_9__N_9[7] ), .D1(\vga_1.n6365 ), .B1(\row[8] ), 
    .D0(\vga_1.n4048 ), .B0(\row[7] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n4048 ), .CIN1(\vga_1.n6365 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_9[7] ), .F1(\vga_1.row_9__N_9[8] ), 
    .COUT1(\vga_1.n4050 ), .COUT0(\vga_1.n6365 ));
  vga_1_SLICE_7 \vga_1.SLICE_7 ( .DI1(\vga_1.row_9__N_9[6] ), 
    .DI0(\vga_1.row_9__N_9[5] ), .D1(\vga_1.n6362 ), .B1(\row[6] ), 
    .D0(\vga_1.n4046 ), .B0(\row[5] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n4046 ), .CIN1(\vga_1.n6362 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_9[5] ), .F1(\vga_1.row_9__N_9[6] ), 
    .COUT1(\vga_1.n4048 ), .COUT0(\vga_1.n6362 ));
  vga_1_SLICE_8 \vga_1.SLICE_8 ( .DI1(\vga_1.row_9__N_9[4] ), 
    .DI0(\vga_1.row_9__N_9[3] ), .D1(\vga_1.n6359 ), .B1(\row[4] ), 
    .D0(\vga_1.n4044 ), .B0(\row[3] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n4044 ), .CIN1(\vga_1.n6359 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_9[3] ), .F1(\vga_1.row_9__N_9[4] ), 
    .COUT1(\vga_1.n4046 ), .COUT0(\vga_1.n6359 ));
  vga_1_SLICE_9 \vga_1.SLICE_9 ( .DI1(\vga_1.row_9__N_9[2] ), 
    .DI0(\vga_1.row_9__N_9[1] ), .D1(\vga_1.n6356 ), .B1(\row[2] ), 
    .D0(\vga_1.n4042 ), .B0(\row[1] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n4042 ), .CIN1(\vga_1.n6356 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_9[1] ), .F1(\vga_1.row_9__N_9[2] ), 
    .COUT1(\vga_1.n4044 ), .COUT0(\vga_1.n6356 ));
  vga_1_SLICE_10 \vga_1.SLICE_10 ( .DI0(\vga_1.col_9__N_39[9] ), 
    .D1(\vga_1.n6341 ), .D0(\vga_1.n4080 ), .C0(\col[9] ), .LSR(col_0__N_58), 
    .CLK(vga_clk), .CIN0(\vga_1.n4080 ), .CIN1(\vga_1.n6341 ), .Q0(\col[9] ), 
    .F0(\vga_1.col_9__N_39[9] ), .COUT0(\vga_1.n6341 ));
  vga_1_SLICE_11 \vga_1.SLICE_11 ( .DI1(\vga_1.row_9__N_9[0] ), 
    .D1(\vga_1.n6269 ), .C1(\ledController_pad[0].vcc ), .B1(\row[0] ), 
    .CE(row_0__N_37), .LSR(row_0__N_38), .CLK(vga_clk), .CIN1(\vga_1.n6269 ), 
    .Q1(\row[0] ), .F1(\vga_1.row_9__N_9[0] ), .COUT1(\vga_1.n4042 ), 
    .COUT0(\vga_1.n6269 ));
  jump1_SLICE_12 \jump1.SLICE_12 ( .DI1(\jump1.slowClk_N_174[18] ), 
    .DI0(\jump1.slowClk_N_174[17] ), .D1(\jump1.n6419 ), .C1(\jump1.n2 ), 
    .D0(\jump1.n4010 ), .C0(\jump1.n3 ), .CLK(vga_clk), .CIN0(\jump1.n4010 ), 
    .CIN1(\jump1.n6419 ), .Q0(\jump1.n3 ), .Q1(\jump1.n2 ), 
    .F0(\jump1.slowClk_N_174[17] ), .F1(\jump1.slowClk_N_174[18] ), 
    .COUT1(\jump1.n4012 ), .COUT0(\jump1.n6419 ));
  jump1_SLICE_13 \jump1.SLICE_13 ( .DI1(\jump1.slowClk_N_174[16] ), 
    .DI0(\jump1.slowClk_N_174[15] ), .D1(\jump1.n6416 ), 
    .C1(\jump1.n4_adj_203 ), .D0(\jump1.n4008 ), .C0(\jump1.n5 ), 
    .CLK(vga_clk), .CIN0(\jump1.n4008 ), .CIN1(\jump1.n6416 ), .Q0(\jump1.n5 ), 
    .Q1(\jump1.n4_adj_203 ), .F0(\jump1.slowClk_N_174[15] ), 
    .F1(\jump1.slowClk_N_174[16] ), .COUT1(\jump1.n4010 ), 
    .COUT0(\jump1.n6416 ));
  jump1_SLICE_14 \jump1.SLICE_14 ( .DI1(\jump1.slowClk_N_174[14] ), 
    .DI0(\jump1.slowClk_N_174[13] ), .D1(\jump1.n6413 ), 
    .C1(\jump1.n6_adj_204 ), .D0(\jump1.n4006 ), .C0(\jump1.n7 ), 
    .CLK(vga_clk), .CIN0(\jump1.n4006 ), .CIN1(\jump1.n6413 ), .Q0(\jump1.n7 ), 
    .Q1(\jump1.n6_adj_204 ), .F0(\jump1.slowClk_N_174[13] ), 
    .F1(\jump1.slowClk_N_174[14] ), .COUT1(\jump1.n4008 ), 
    .COUT0(\jump1.n6413 ));
  jump1_SLICE_15 \jump1.SLICE_15 ( .DI1(\jump1.slowClk_N_174[12] ), 
    .DI0(\jump1.slowClk_N_174[11] ), .D1(\jump1.n6410 ), 
    .C1(\jump1.n8_adj_205 ), .D0(\jump1.n4004 ), .C0(\jump1.n9 ), 
    .CLK(vga_clk), .CIN0(\jump1.n4004 ), .CIN1(\jump1.n6410 ), .Q0(\jump1.n9 ), 
    .Q1(\jump1.n8_adj_205 ), .F0(\jump1.slowClk_N_174[11] ), 
    .F1(\jump1.slowClk_N_174[12] ), .COUT1(\jump1.n4006 ), 
    .COUT0(\jump1.n6410 ));
  jump1_SLICE_16 \jump1.SLICE_16 ( .DI1(\jump1.slowClk_N_174[10] ), 
    .DI0(\jump1.slowClk_N_174[9] ), .D1(\jump1.n6407 ), 
    .C1(\jump1.n10_adj_206 ), .D0(\jump1.n4002 ), .C0(\jump1.n11 ), 
    .CLK(vga_clk), .CIN0(\jump1.n4002 ), .CIN1(\jump1.n6407 ), 
    .Q0(\jump1.n11 ), .Q1(\jump1.n10_adj_206 ), .F0(\jump1.slowClk_N_174[9] ), 
    .F1(\jump1.slowClk_N_174[10] ), .COUT1(\jump1.n4004 ), 
    .COUT0(\jump1.n6407 ));
  jump1_SLICE_17 \jump1.SLICE_17 ( .DI1(\jump1.slowClk_N_174[8] ), 
    .DI0(\jump1.slowClk_N_174[7] ), .D1(\jump1.n6404 ), .C1(\jump1.n12 ), 
    .D0(\jump1.n4000 ), .C0(\jump1.n13 ), .CLK(vga_clk), .CIN0(\jump1.n4000 ), 
    .CIN1(\jump1.n6404 ), .Q0(\jump1.n13 ), .Q1(\jump1.n12 ), 
    .F0(\jump1.slowClk_N_174[7] ), .F1(\jump1.slowClk_N_174[8] ), 
    .COUT1(\jump1.n4002 ), .COUT0(\jump1.n6404 ));
  jump1_SLICE_18 \jump1.SLICE_18 ( .DI1(\jump1.slowClk_N_174[6] ), 
    .DI0(\jump1.slowClk_N_174[5] ), .D1(\jump1.n6401 ), .C1(\jump1.n14 ), 
    .D0(\jump1.n3998 ), .C0(\jump1.n15 ), .CLK(vga_clk), .CIN0(\jump1.n3998 ), 
    .CIN1(\jump1.n6401 ), .Q0(\jump1.n15 ), .Q1(\jump1.n14 ), 
    .F0(\jump1.slowClk_N_174[5] ), .F1(\jump1.slowClk_N_174[6] ), 
    .COUT1(\jump1.n4000 ), .COUT0(\jump1.n6401 ));
  jump1_SLICE_19 \jump1.SLICE_19 ( .DI1(\jump1.slowClk_N_174[4] ), 
    .DI0(\jump1.slowClk_N_174[3] ), .D1(\jump1.n6398 ), .C1(\jump1.n16 ), 
    .D0(\jump1.n3996 ), .C0(\jump1.n17 ), .CLK(vga_clk), .CIN0(\jump1.n3996 ), 
    .CIN1(\jump1.n6398 ), .Q0(\jump1.n17 ), .Q1(\jump1.n16 ), 
    .F0(\jump1.slowClk_N_174[3] ), .F1(\jump1.slowClk_N_174[4] ), 
    .COUT1(\jump1.n3998 ), .COUT0(\jump1.n6398 ));
  jump1_SLICE_20 \jump1.SLICE_20 ( .DI0(\jump1.cube_bot_9__N_60[10] ), 
    .D1(\jump1.n6263 ), .D0(\jump1.n4091 ), .C0(\jump1.n389 ), 
    .B0(\cube_bot[9] ), .LSR(\jump1.cube_bot_4__N_70 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n4091 ), .CIN1(\jump1.n6263 ), .Q0(\cube_bot[9] ), 
    .F0(\jump1.cube_bot_9__N_60[10] ), .COUT0(\jump1.n6263 ));
  jump1_SLICE_21 \jump1.SLICE_21 ( .DI1(\jump1.slowClk_N_174[2] ), 
    .DI0(\jump1.slowClk_N_174[1] ), .D1(\jump1.n6395 ), .C1(\jump1.n18 ), 
    .D0(\jump1.n3994 ), .C0(\jump1.n19_adj_207 ), .CLK(vga_clk), 
    .CIN0(\jump1.n3994 ), .CIN1(\jump1.n6395 ), .Q0(\jump1.n19_adj_207 ), 
    .Q1(\jump1.n18 ), .F0(\jump1.slowClk_N_174[1] ), 
    .F1(\jump1.slowClk_N_174[2] ), .COUT1(\jump1.n3996 ), 
    .COUT0(\jump1.n6395 ));
  jump1_SLICE_22 \jump1.SLICE_22 ( .DI1(\jump1.slowClk_N_174[0] ), 
    .D1(\jump1.n6239 ), .C1(\jump1.n20 ), .B1(\ledController_pad[0].vcc ), 
    .CLK(vga_clk), .CIN1(\jump1.n6239 ), .Q1(\jump1.n20 ), 
    .F1(\jump1.slowClk_N_174[0] ), .COUT1(\jump1.n3994 ), 
    .COUT0(\jump1.n6239 ));
  jump1_SLICE_23 \jump1.SLICE_23 ( .DI0(\jump1.slowClk_N_174[19] ), 
    .D1(\jump1.n6422 ), .D0(\jump1.n4012 ), .C0(\jump1.slowClk ), 
    .CLK(vga_clk), .CIN0(\jump1.n4012 ), .CIN1(\jump1.n6422 ), 
    .Q0(\jump1.slowClk ), .F0(\jump1.slowClk_N_174[19] ), 
    .COUT0(\jump1.n6422 ));
  jump1_SLICE_24 \jump1.SLICE_24 ( .DI1(\jump1.cube_bot_9__N_60[9] ), 
    .DI0(\jump1.cube_bot_9__N_60[8] ), .D1(\jump1.n6260 ), .C1(\jump1.n389 ), 
    .B1(\cube_bot[8] ), .D0(\jump1.n4089 ), .C0(\jump1.n389 ), 
    .B0(\cube_bot[7] ), .LSR(\jump1.cube_bot_4__N_70 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n4089 ), .CIN1(\jump1.n6260 ), .Q0(\cube_bot[7] ), 
    .Q1(\cube_bot[8] ), .F0(\jump1.cube_bot_9__N_60[8] ), 
    .F1(\jump1.cube_bot_9__N_60[9] ), .COUT1(\jump1.n4091 ), 
    .COUT0(\jump1.n6260 ));
  jump1_SLICE_25 \jump1.SLICE_25 ( .DI0(\jump1.cube_bot_9__N_60[6] ), 
    .D1(\jump1.n6257 ), .C1(\jump1.n389 ), .B1(\cube_bot[6] ), 
    .D0(\jump1.n4087 ), .C0(\jump1.n389 ), .B0(\cube_bot[5] ), 
    .LSR(\jump1.cube_bot_4__N_70 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n4087 ), .CIN1(\jump1.n6257 ), .Q0(\cube_bot[5] ), 
    .F0(\jump1.cube_bot_9__N_60[6] ), .F1(\jump1.cube_bot_9__N_60[7] ), 
    .COUT1(\jump1.n4089 ), .COUT0(\jump1.n6257 ));
  jump1_SLICE_26 \jump1.SLICE_26 ( .DI1(\jump1.cube_bot_9__N_60[5] ), 
    .D1(\jump1.n6254 ), .C1(\jump1.n389 ), .B1(\cube_bot[4] ), 
    .D0(\jump1.n4085 ), .C0(\jump1.n389 ), .B0(\cube_bot[3] ), 
    .LSR(\jump1.cube_bot_4__N_70 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n4085 ), .CIN1(\jump1.n6254 ), .Q1(\cube_bot[4] ), 
    .F0(\jump1.cube_bot_9__N_60[4] ), .F1(\jump1.cube_bot_9__N_60[5] ), 
    .COUT1(\jump1.n4087 ), .COUT0(\jump1.n6254 ));
  jump1_SLICE_27 \jump1.SLICE_27 ( .D1(\jump1.n6251 ), .C1(\jump1.n389 ), 
    .B1(\cube_bot[2] ), .D0(\jump1.n4083 ), .C0(\jump1.n389 ), 
    .B0(\cube_bot[1] ), .CIN0(\jump1.n4083 ), .CIN1(\jump1.n6251 ), 
    .F0(\jump1.cube_bot_9__N_60[2] ), .F1(\jump1.cube_bot_9__N_60[3] ), 
    .COUT1(\jump1.n4085 ), .COUT0(\jump1.n6251 ));
  jump1_SLICE_28 \jump1.SLICE_28 ( .D1(\jump1.n6245 ), .C1(\jump1.n67 ), 
    .B1(\cube_bot[0] ), .B0(\jump1.n389 ), .CIN1(\jump1.n6245 ), 
    .F1(\jump1.cube_bot_9__N_60[1] ), .COUT1(\jump1.n4083 ), 
    .COUT0(\jump1.n6245 ));
  controller1_SLICE_29 \controller1.SLICE_29 ( 
    .DI1(\controller1.slowCount_7__N_1[14] ), 
    .DI0(\controller1.slowCount_7__N_1[13] ), .D1(\controller1.n6389 ), 
    .C1(\controller1.slowCount[5] ), .D0(\controller1.n4027 ), 
    .C0(\controller1.slowCount[4] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4027 ), .CIN1(\controller1.n6389 ), 
    .Q0(\controller1.slowCount[4] ), .Q1(\controller1.slowCount[5] ), 
    .F0(\controller1.slowCount_7__N_1[13] ), 
    .F1(\controller1.slowCount_7__N_1[14] ), .COUT1(\controller1.n4029 ), 
    .COUT0(\controller1.n6389 ));
  controller1_SLICE_30 \controller1.SLICE_30 ( 
    .DI1(\controller1.slowCount_7__N_1[12] ), 
    .DI0(\controller1.slowCount_7__N_1[11] ), .D1(\controller1.n6386 ), 
    .C1(\controller1.slowCount[3] ), .D0(\controller1.n4025 ), 
    .C0(\controller1.slowCount[2] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4025 ), .CIN1(\controller1.n6386 ), 
    .Q0(\controller1.slowCount[2] ), .Q1(\controller1.slowCount[3] ), 
    .F0(\controller1.slowCount_7__N_1[11] ), 
    .F1(\controller1.slowCount_7__N_1[12] ), .COUT1(\controller1.n4027 ), 
    .COUT0(\controller1.n6386 ));
  controller1_SLICE_31 \controller1.SLICE_31 ( 
    .DI1(\controller1.slowCount_7__N_1[10] ), 
    .DI0(\controller1.slowCount_7__N_1[9] ), .D1(\controller1.n6383 ), 
    .C1(\controller1.slowCount[1] ), .D0(\controller1.n4023 ), 
    .C0(\controller1.slowCount[0] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4023 ), .CIN1(\controller1.n6383 ), 
    .Q0(\controller1.slowCount[0] ), .Q1(\controller1.slowCount[1] ), 
    .F0(\controller1.slowCount_7__N_1[9] ), 
    .F1(\controller1.slowCount_7__N_1[10] ), .COUT1(\controller1.n4025 ), 
    .COUT0(\controller1.n6383 ));
  controller1_SLICE_32 \controller1.SLICE_32 ( 
    .DI1(\controller1.slowCount_7__N_1[16] ), 
    .DI0(\controller1.slowCount_7__N_1[15] ), .D1(\controller1.n6392 ), 
    .C1(\controller1.slowCount[7] ), .D0(\controller1.n4029 ), 
    .C0(\controller1.slowCount[6] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4029 ), .CIN1(\controller1.n6392 ), 
    .Q0(\controller1.slowCount[6] ), .Q1(\controller1.slowCount[7] ), 
    .F0(\controller1.slowCount_7__N_1[15] ), 
    .F1(\controller1.slowCount_7__N_1[16] ), .COUT0(\controller1.n6392 ));
  controller1_SLICE_33 \controller1.SLICE_33 ( 
    .DI1(\controller1.slowCount_7__N_1[8] ), 
    .DI0(\controller1.slowCount_7__N_1[7] ), .D1(\controller1.n6380 ), 
    .C1(\controller1.count[8] ), .D0(\controller1.n4021 ), 
    .C0(\controller1.n10 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4021 ), .CIN1(\controller1.n6380 ), 
    .Q0(\controller1.n10 ), .Q1(\controller1.count[8] ), 
    .F0(\controller1.slowCount_7__N_1[7] ), 
    .F1(\controller1.slowCount_7__N_1[8] ), .COUT1(\controller1.n4023 ), 
    .COUT0(\controller1.n6380 ));
  controller1_SLICE_34 \controller1.SLICE_34 ( 
    .DI1(\controller1.slowCount_7__N_1[6] ), 
    .DI0(\controller1.slowCount_7__N_1[5] ), .D1(\controller1.n6377 ), 
    .C1(\controller1.n11 ), .D0(\controller1.n4019 ), .C0(\controller1.n12 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n4019 ), 
    .CIN1(\controller1.n6377 ), .Q0(\controller1.n12 ), .Q1(\controller1.n11 ), 
    .F0(\controller1.slowCount_7__N_1[5] ), 
    .F1(\controller1.slowCount_7__N_1[6] ), .COUT1(\controller1.n4021 ), 
    .COUT0(\controller1.n6377 ));
  controller1_SLICE_35 \controller1.SLICE_35 ( 
    .DI1(\controller1.slowCount_7__N_1[4] ), 
    .DI0(\controller1.slowCount_7__N_1[3] ), .D1(\controller1.n6374 ), 
    .C1(\controller1.n13 ), .D0(\controller1.n4017 ), .C0(\controller1.n14 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n4017 ), 
    .CIN1(\controller1.n6374 ), .Q0(\controller1.n14 ), .Q1(\controller1.n13 ), 
    .F0(\controller1.slowCount_7__N_1[3] ), 
    .F1(\controller1.slowCount_7__N_1[4] ), .COUT1(\controller1.n4019 ), 
    .COUT0(\controller1.n6374 ));
  controller1_SLICE_36 \controller1.SLICE_36 ( 
    .DI1(\controller1.slowCount_7__N_1[2] ), 
    .DI0(\controller1.slowCount_7__N_1[1] ), .D1(\controller1.n6371 ), 
    .C1(\controller1.n15 ), .D0(\controller1.n4015 ), .C0(\controller1.n16 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n4015 ), 
    .CIN1(\controller1.n6371 ), .Q0(\controller1.n16 ), .Q1(\controller1.n15 ), 
    .F0(\controller1.slowCount_7__N_1[1] ), 
    .F1(\controller1.slowCount_7__N_1[2] ), .COUT1(\controller1.n4017 ), 
    .COUT0(\controller1.n6371 ));
  controller1_SLICE_37 \controller1.SLICE_37 ( 
    .DI1(\controller1.slowCount_7__N_1[0] ), .D1(\controller1.n6266 ), 
    .C1(\controller1.n17 ), .B1(\ledController_pad[0].vcc ), 
    .CLK(\controller1.clk ), .CIN1(\controller1.n6266 ), 
    .Q1(\controller1.n17 ), .F1(\controller1.slowCount_7__N_1[0] ), 
    .COUT1(\controller1.n4015 ), .COUT0(\controller1.n6266 ));
  spikeMove1_SLICE_38 \spikeMove1.SLICE_38 ( 
    .DI1(\spikeMove1.spikePosX_9__N_76[10] ), 
    .DI0(\spikeMove1.spikePosX_9__N_76[9] ), .D1(\spikeMove1.n6353 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\spikePosX[9] ), 
    .D0(\spikeMove1.n4068 ), .C0(\ledController_pad[0].vcc ), 
    .B0(\spikePosX[8] ), .CLK(VSYNC_c), .CIN0(\spikeMove1.n4068 ), 
    .CIN1(\spikeMove1.n6353 ), .Q0(\spikePosX[8] ), .Q1(\spikePosX[9] ), 
    .F0(\spikeMove1.spikePosX_9__N_76[9] ), 
    .F1(\spikeMove1.spikePosX_9__N_76[10] ), .COUT0(\spikeMove1.n6353 ));
  spikeMove1_SLICE_39 \spikeMove1.SLICE_39 ( 
    .DI1(\spikeMove1.spikePosX_9__N_76[8] ), 
    .DI0(\spikeMove1.spikePosX_9__N_76[7] ), .D1(\spikeMove1.n6350 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\spikePosX[7] ), 
    .D0(\spikeMove1.n4066 ), .C0(\ledController_pad[0].vcc ), 
    .B0(\spikePosX[6] ), .CLK(VSYNC_c), .CIN0(\spikeMove1.n4066 ), 
    .CIN1(\spikeMove1.n6350 ), .Q0(\spikePosX[6] ), .Q1(\spikePosX[7] ), 
    .F0(\spikeMove1.spikePosX_9__N_76[7] ), 
    .F1(\spikeMove1.spikePosX_9__N_76[8] ), .COUT1(\spikeMove1.n4068 ), 
    .COUT0(\spikeMove1.n6350 ));
  spikeMove1_SLICE_40 \spikeMove1.SLICE_40 ( 
    .DI1(\spikeMove1.spikePosX_9__N_76[6] ), 
    .DI0(\spikeMove1.spikePosX_9__N_76[5] ), .D1(\spikeMove1.n6347 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\spikePosX[5] ), 
    .D0(\spikeMove1.n4064 ), .C0(\ledController_pad[0].vcc ), 
    .B0(\spikePosX[4] ), .CLK(VSYNC_c), .CIN0(\spikeMove1.n4064 ), 
    .CIN1(\spikeMove1.n6347 ), .Q0(\spikePosX[4] ), .Q1(\spikePosX[5] ), 
    .F0(\spikeMove1.spikePosX_9__N_76[5] ), 
    .F1(\spikeMove1.spikePosX_9__N_76[6] ), .COUT1(\spikeMove1.n4066 ), 
    .COUT0(\spikeMove1.n6347 ));
  spikeMove1_SLICE_41 \spikeMove1.SLICE_41 ( 
    .DI1(\spikeMove1.spikePosX_9__N_76[4] ), 
    .DI0(\spikeMove1.spikePosX_9__N_76[3] ), .D1(\spikeMove1.n6344 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\spikePosX[3] ), 
    .D0(\spikeMove1.n4062 ), .C0(\ledController_pad[0].vcc ), 
    .B0(\spikePosX[2] ), .CLK(VSYNC_c), .CIN0(\spikeMove1.n4062 ), 
    .CIN1(\spikeMove1.n6344 ), .Q0(\spikePosX[2] ), .Q1(\spikePosX[3] ), 
    .F0(\spikeMove1.spikePosX_9__N_76[3] ), 
    .F1(\spikeMove1.spikePosX_9__N_76[4] ), .COUT1(\spikeMove1.n4064 ), 
    .COUT0(\spikeMove1.n6344 ));
  spikeMove1_SLICE_42 \spikeMove1.SLICE_42 ( 
    .DI1(\spikeMove1.spikePosX_9__N_76[2] ), 
    .DI0(\spikeMove1.spikePosX_9__N_76[1] ), .D1(\spikeMove1.n6272 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\spikePosX[1] ), 
    .D0(\ledController_pad[0].vcc ), .C0(\spikeMove1.n4492 ), 
    .B0(\spikePosX[0] ), .CLK(VSYNC_c), .CIN1(\spikeMove1.n6272 ), 
    .Q0(\spikePosX[0] ), .Q1(\spikePosX[1] ), 
    .F0(\spikeMove1.spikePosX_9__N_76[1] ), 
    .F1(\spikeMove1.spikePosX_9__N_76[2] ), .COUT1(\spikeMove1.n4062 ), 
    .COUT0(\spikeMove1.n6272 ));
  cube_gen1_SLICE_43 \cube_gen1.SLICE_43 ( .D1(\cube_gen1.n6305 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\cube_bot[6] ), 
    .D0(\cube_gen1.cube_top_5__N_104 ), .C0(\ledController_pad[0].vcc ), 
    .B0(\cube_bot[5] ), .CIN0(\cube_gen1.cube_top_5__N_104 ), 
    .CIN1(\cube_gen1.n6305 ), .F0(\cube_gen1.cube_top[5] ), 
    .F1(\cube_gen1.cube_top[6] ), .COUT1(\cube_gen1.cube_top_7__N_96 ), 
    .COUT0(\cube_gen1.n6305 ));
  cube_gen1_SLICE_44 \cube_gen1.SLICE_44 ( .D1(\cube_gen1.n6302 ), 
    .B1(\cube_bot[4] ), .D0(\cube_gen1.cube_top_3__N_112 ), 
    .C0(\ledController_pad[0].vcc ), .B0(\cube_bot[3] ), 
    .CIN0(\cube_gen1.cube_top_3__N_112 ), .CIN1(\cube_gen1.n6302 ), 
    .F0(\cube_gen1.cube_top[3] ), .F1(\cube_gen1.cube_top[4] ), 
    .COUT1(\cube_gen1.cube_top_5__N_104 ), .COUT0(\cube_gen1.n6302 ));
  cube_gen1_SLICE_45 \cube_gen1.SLICE_45 ( .D1(\cube_gen1.n6299 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\cube_bot[2] ), 
    .CIN1(\cube_gen1.n6299 ), .F1(\cube_gen1.cube_top[2] ), 
    .COUT1(\cube_gen1.cube_top_3__N_112 ), .COUT0(\cube_gen1.n6299 ));
  cube_gen1_SLICE_46 \cube_gen1.SLICE_46 ( .D1(\cube_gen1.n6326 ), 
    .D0(\cube_gen1.spikeEndPosX_9__N_118 ), .B0(\spikePosX[9] ), 
    .CIN0(\cube_gen1.spikeEndPosX_9__N_118 ), .CIN1(\cube_gen1.n6326 ), 
    .F0(\spikeEndPosX[9] ), .COUT0(\cube_gen1.n6326 ));
  cube_gen1_SLICE_47 \cube_gen1.SLICE_47 ( .D1(\cube_gen1.n6323 ), 
    .B1(\spikePosX[8] ), .D0(\cube_gen1.spikeEndPosX_7__N_126 ), 
    .B0(\spikePosX[7] ), .CIN0(\cube_gen1.spikeEndPosX_7__N_126 ), 
    .CIN1(\cube_gen1.n6323 ), .F0(\cube_gen1.spikeEndPosX[7] ), 
    .F1(\cube_gen1.spikeEndPosX[8] ), 
    .COUT1(\cube_gen1.spikeEndPosX_9__N_118 ), .COUT0(\cube_gen1.n6323 ));
  cube_gen1_SLICE_48 \cube_gen1.SLICE_48 ( .D1(\cube_gen1.n6320 ), 
    .B1(\spikePosX[6] ), .D0(\cube_gen1.spikeEndPosX_5__N_134 ), 
    .B0(\spikePosX[5] ), .CIN0(\cube_gen1.spikeEndPosX_5__N_134 ), 
    .CIN1(\cube_gen1.n6320 ), .F0(\cube_gen1.spikeEndPosX[5] ), 
    .F1(\cube_gen1.spikeEndPosX[6] ), 
    .COUT1(\cube_gen1.spikeEndPosX_7__N_126 ), .COUT0(\cube_gen1.n6320 ));
  cube_gen1_SLICE_49 \cube_gen1.SLICE_49 ( .D1(\cube_gen1.n6317 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\spikePosX[4] ), 
    .D0(\cube_gen1.spikeEndPosX_3__N_142 ), .B0(\spikePosX[3] ), 
    .CIN0(\cube_gen1.spikeEndPosX_3__N_142 ), .CIN1(\cube_gen1.n6317 ), 
    .F0(\cube_gen1.spikeEndPosX[3] ), .F1(\cube_gen1.spikeEndPosX[4] ), 
    .COUT1(\cube_gen1.spikeEndPosX_5__N_134 ), .COUT0(\cube_gen1.n6317 ));
  cube_gen1_SLICE_50 \cube_gen1.SLICE_50 ( .D1(\cube_gen1.n6314 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\spikePosX[2] ), 
    .CIN1(\cube_gen1.n6314 ), .F1(\cube_gen1.spikeEndPosX[2] ), 
    .COUT1(\cube_gen1.spikeEndPosX_3__N_142 ), .COUT0(\cube_gen1.n6314 ));
  cube_gen1_SLICE_51 \cube_gen1.SLICE_51 ( .D1(\cube_gen1.n6311 ), 
    .D0(\cube_gen1.cube_top_9__N_88 ), .C0(\ledController_pad[0].vcc ), 
    .B0(\cube_bot[9] ), .CIN0(\cube_gen1.cube_top_9__N_88 ), 
    .CIN1(\cube_gen1.n6311 ), .F0(\cube_gen1.cube_top[9] ), 
    .COUT0(\cube_gen1.n6311 ));
  cube_gen1_SLICE_52 \cube_gen1.SLICE_52 ( .D1(\cube_gen1.n6308 ), 
    .C1(\ledController_pad[0].vcc ), .B1(\cube_bot[8] ), 
    .D0(\cube_gen1.cube_top_7__N_96 ), .C0(\ledController_pad[0].vcc ), 
    .B0(\cube_bot[7] ), .CIN0(\cube_gen1.cube_top_7__N_96 ), 
    .CIN1(\cube_gen1.n6308 ), .F0(\cube_gen1.cube_top[7] ), 
    .F1(\cube_gen1.cube_top[8] ), .COUT1(\cube_gen1.cube_top_9__N_88 ), 
    .COUT0(\cube_gen1.n6308 ));
  jump1_SLICE_53 \jump1.SLICE_53 ( .DI1(\jump1.cube_bot_6__N_66[1] ), 
    .DI0(\jump1.cube_bot_6__N_66[0] ), .D1(\jump1.cube_bot_9__N_60[2] ), 
    .C1(\jump1.n316 ), .B1(n328), .A1(\jump1.cube_bot_4__N_70 ), 
    .D0(\jump1.n316 ), .C0(\jump1.cube_bot_9__N_60[1] ), 
    .B0(\jump1.cube_bot_4__N_70 ), .A0(n328), .CLK(\jump1.slowClk ), 
    .Q0(\cube_bot[0] ), .Q1(\cube_bot[1] ), .F0(\jump1.cube_bot_6__N_66[0] ), 
    .F1(\jump1.cube_bot_6__N_66[1] ));
  jump1_SLICE_55 \jump1.SLICE_55 ( .DI1(\jump1.cube_bot_6__N_66[3] ), 
    .DI0(\jump1.cube_bot_6__N_66[2] ), .D1(\jump1.cube_bot_9__N_60[4] ), 
    .C1(n328), .B1(\jump1.n316 ), .A1(\jump1.cube_bot_4__N_70 ), 
    .D0(\jump1.cube_bot_4__N_70 ), .C0(\jump1.n316 ), .B0(n328), 
    .A0(\jump1.cube_bot_9__N_60[3] ), .CLK(\jump1.slowClk ), 
    .Q0(\cube_bot[2] ), .Q1(\cube_bot[3] ), .F0(\jump1.cube_bot_6__N_66[2] ), 
    .F1(\jump1.cube_bot_6__N_66[3] ));
  SLICE_58 SLICE_58( .DI1(\cube_bot[0].sig_006.FeedThruLUT ), 
    .DI0(\cube_bot[1].sig_000.FeedThruLUT ), .D1(\cube_bot[0] ), 
    .D0(\cube_bot[1] ), .LSR(\jump1.lastPosition_0__N_158 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[1] ), 
    .Q1(\jump1.lastPosition[0] ), .F0(\cube_bot[1].sig_000.FeedThruLUT ), 
    .F1(\cube_bot[0].sig_006.FeedThruLUT ));
  jump1_SLICE_59 \jump1.SLICE_59 ( .DI1(\jump1.lastPosition_6__N_149[3] ), 
    .DI0(\jump1.lastPosition_6__N_149[2] ), .D1(\jump1.n19 ), .C1(\jump1.n67 ), 
    .B1(\jump1.n80 ), .A1(\cube_bot[3] ), .D0(\jump1.n67 ), .C0(\jump1.n19 ), 
    .B0(\cube_bot[2] ), .A0(\jump1.n80 ), .LSR(\jump1.lastPosition_2__N_156 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[2] ), 
    .Q1(\jump1.lastPosition[3] ), .F0(\jump1.lastPosition_6__N_149[2] ), 
    .F1(\jump1.lastPosition_6__N_149[3] ));
  SLICE_61 SLICE_61( .DI1(\cube_bot[5].sig_002.FeedThruLUT ), 
    .DI0(\cube_bot[4].sig_001.FeedThruLUT ), .D1(\cube_bot[5] ), 
    .D0(\cube_bot[4] ), .LSR(\jump1.lastPosition_0__N_158 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[4] ), 
    .Q1(\jump1.lastPosition[5] ), .F0(\cube_bot[4].sig_001.FeedThruLUT ), 
    .F1(\cube_bot[5].sig_002.FeedThruLUT ));
  jump1_SLICE_63 \jump1.SLICE_63 ( .DI0(\jump1.lastPosition_6__N_149[6] ), 
    .D0(\jump1.n67 ), .C0(\jump1.n19 ), .B0(\cube_bot[6] ), .A0(\jump1.n80 ), 
    .LSR(\jump1.lastPosition_2__N_156 ), .CLK(\jump1.slowClk ), 
    .Q0(\jump1.lastPosition[6] ), .F0(\jump1.lastPosition_6__N_149[6] ));
  SLICE_64 SLICE_64( .DI1(\cube_bot[8].sig_004.FeedThruLUT ), 
    .DI0(\cube_bot[7].sig_003.FeedThruLUT ), .D1(\cube_bot[8] ), 
    .D0(\cube_bot[7] ), .LSR(\jump1.lastPosition_0__N_158 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[7] ), 
    .Q1(\jump1.lastPosition[8] ), .F0(\cube_bot[7].sig_003.FeedThruLUT ), 
    .F1(\cube_bot[8].sig_004.FeedThruLUT ));
  SLICE_66 SLICE_66( .DI0(\cube_bot[9].sig_005.FeedThruLUT ), 
    .D0(\cube_bot[9] ), .LSR(\jump1.lastPosition_0__N_158 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[9] ), 
    .F0(\cube_bot[9].sig_005.FeedThruLUT ));
  controller1_SLICE_68 \controller1.SLICE_68 ( 
    .DI1(\controller1.intermediate[3].sig_008.FeedThruLUT ), 
    .DI0(\controller1.intermediate[4].sig_007.FeedThruLUT ), 
    .D1(\controller1.intermediate[3] ), .D0(\controller1.intermediate[4] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[5] ), 
    .Q1(\controller1.intermediate[4] ), 
    .F0(\controller1.intermediate[4].sig_007.FeedThruLUT ), 
    .F1(\controller1.intermediate[3].sig_008.FeedThruLUT ));
  controller1_SLICE_70 \controller1.SLICE_70 ( 
    .DI1(\controller1.intermediate[6].sig_013.FeedThruLUT ), 
    .DI0(\controller1.intermediate[5].sig_009.FeedThruLUT ), 
    .D1(\controller1.intermediate[6] ), .D0(\controller1.intermediate[5] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[6] ), 
    .Q1(\controller1.intermediate[7] ), 
    .F0(\controller1.intermediate[5].sig_009.FeedThruLUT ), 
    .F1(\controller1.intermediate[6].sig_013.FeedThruLUT ));
  controller1_SLICE_71 \controller1.SLICE_71 ( 
    .DI1(\controller1.intermediate[1].sig_011.FeedThruLUT ), 
    .DI0(\controller1.intermediate[2].sig_010.FeedThruLUT ), 
    .D1(\controller1.intermediate[1] ), .D0(\controller1.intermediate[2] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[3] ), 
    .Q1(\controller1.intermediate[2] ), 
    .F0(\controller1.intermediate[2].sig_010.FeedThruLUT ), 
    .F1(\controller1.intermediate[1].sig_011.FeedThruLUT ));
  controller1_SLICE_73 \controller1.SLICE_73 ( 
    .DI1(\controller1.intermediate_0__N_75 ), 
    .DI0(\controller1.intermediate[0].sig_012.FeedThruLUT ), 
    .D1(controllerIn_c), .D0(\controller1.intermediate[0] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[1] ), 
    .Q1(\controller1.intermediate[0] ), 
    .F0(\controller1.intermediate[0].sig_012.FeedThruLUT ), 
    .F1(\controller1.intermediate_0__N_75 ));
  vga_1_SLICE_76 \vga_1.SLICE_76 ( .D1(\col[4] ), .C1(\vga_1.n8_adj_224 ), 
    .B1(\col[6] ), .A1(\col[7] ), .D0(\col[2] ), .C0(\col[3] ), 
    .F0(\vga_1.n8_adj_224 ), .F1(\vga_1.n5203 ));
  vga_1_SLICE_77 \vga_1.SLICE_77 ( .D1(\col[9] ), .C1(\vga_1.HSYNC_c_N_159 ), 
    .B1(\col[8] ), .A1(\col[7] ), .D0(\vga_1.n5409 ), .C0(\vga_1.n5203 ), 
    .B0(\col[5] ), .A0(\col[6] ), .F0(\vga_1.HSYNC_c_N_159 ), .F1(HSYNC_c));
  vga_1_SLICE_78 \vga_1.SLICE_78 ( .D1(\row[7] ), .C1(\row[6] ), 
    .D0(rgb_c_0_N_168), .C0(\row[0] ), .B0(\row[1] ), .A0(\row[5] ), 
    .F0(n4489), .F1(rgb_c_0_N_168));
  jump1_SLICE_79 \jump1.SLICE_79 ( .D1(\row[9] ), .C1(VSYNC_c_N_160), 
    .B1(\row[8] ), .A1(\vga_1.VSYNC_c_N_161 ), .D0(n4), .C0(rgb_c_0_N_168), 
    .B0(\row[2] ), .A0(n4489), .F0(VSYNC_c_N_160), .F1(VSYNC_c));
  jump1_SLICE_80 \jump1.SLICE_80 ( .D1(\jump1.n65 ), .C1(\jump1.n2898 ), 
    .B1(\cube_bot[9] ), .A1(\cube_bot[8] ), .D0(\jump1.n1397 ), 
    .C0(\cube_bot[4] ), .B0(\jump1.n2826 ), .A0(\cube_bot[3] ), 
    .F0(\jump1.n2898 ), .F1(\jump1.n67 ));
  jump1_SLICE_81 \jump1.SLICE_81 ( .D1(\jump1.n2898 ), .C1(\jump1.n65 ), 
    .B1(\cube_bot[9] ), .A1(\cube_bot[8] ), .D0(\jump1.lastPosition[9] ), 
    .C0(\jump1.n18_adj_216 ), .A0(\cube_bot[9] ), .F0(\jump1.n65 ), 
    .F1(\jump1.n389 ));
  jump1_SLICE_82 \jump1.SLICE_82 ( .D1(\jump1.n60 ), .C1(\jump1.n4526 ), 
    .B1(\jump1.n316 ), .A1(\jump1.n2874 ), .D0(ledController_c_7), .C0(n1411), 
    .B0(\jump1.n2830 ), .A0(\jump1.n345 ), .F0(\jump1.n4526 ), 
    .F1(\jump1.cube_bot_4__N_70 ));
  controller1_SLICE_83 \controller1.SLICE_83 ( .D1(ledController_c_7), 
    .C1(controlLatch_c), .A1(\controller1.intermediate[7] ), 
    .D0(\controller1.slowCount[0] ), .C0(\controller1.controlLatch_c_N_172 ), 
    .B0(\controller1.slowCount[3] ), .A0(\controller1.slowCount[2] ), 
    .F0(controlLatch_c), .F1(ledController_c_7));
  jump1_SLICE_84 \jump1.SLICE_84 ( .D1(n160), .C1(\jump1.n5403 ), 
    .B1(\row[4] ), .A1(\row[5] ), .D0(\row[1] ), .C0(\row[2] ), .B0(\row[5] ), 
    .A0(\row[3] ), .F0(\jump1.n5403 ), .F1(rgb_c_0_N_170));
  SLICE_86 SLICE_86( .C0(row_0__N_38), .A0(col_0__N_58), .F0(row_0__N_37));
  vga_1_SLICE_87 \vga_1.SLICE_87 ( .D1(\vga_1.n5 ), .C1(\vga_1.n10 ), 
    .B1(\col[4] ), .A1(\vga_1.n5177 ), .D0(\col[0] ), .C0(\col[9] ), 
    .B0(\col[8] ), .A0(\col[7] ), .F0(\vga_1.n10 ), .F1(col_0__N_58));
  vga_1_SLICE_88 \vga_1.SLICE_88 ( .D1(n116), .C1(\vga_1.VSYNC_c_N_161 ), 
    .B1(\vga_1.n12 ), .A1(\vga_1.n8 ), .D0(\row[3] ), .C0(\row[4] ), 
    .F0(\vga_1.VSYNC_c_N_161 ), .F1(row_0__N_38));
  vga_1_SLICE_90 \vga_1.SLICE_90 ( .D1(rgb_c_3_N_167), 
    .C1(\vga_1.rgb_c_3_N_166 ), .B1(\row[8] ), .C0(\row[8] ), .A0(\row[2] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.n4504 ));
  vga_1_SLICE_92 \vga_1.SLICE_92 ( .D0(\vga_1.rgb_c_3_N_166 ), 
    .C0(rgb_c_3_N_167), .B0(rgb_c_3_N_165), .F0(rgb_c_3));
  cube_gen1_SLICE_93 \cube_gen1.SLICE_93 ( .D1(\cube_gen1.n6_adj_193 ), 
    .C1(n1375), .B1(\row[3] ), .A1(\row[4] ), .D0(\row[5] ), .C0(\row[7] ), 
    .B0(\row[6] ), .F0(n1375), .F1(rgb_c_3_N_167));
  vga_1_SLICE_94 \vga_1.SLICE_94 ( .D1(\cube_gen1.n18_c ), .C1(\spikePosX[9] ), 
    .B1(rgb_c_3_N_165), .A1(\col[9] ), .D0(\col[9] ), .C0(\col[8] ), 
    .A0(\col[7] ), .F0(rgb_c_5_N_164), .F1(rgb_c_0_N_169));
  cube_gen1_SLICE_95 \cube_gen1.SLICE_95 ( .D1(\cube_gen1.rgb_c_5_N_162 ), 
    .C1(rgb_c_5_N_163), .B1(rgb_c_5_N_164), .D0(\row[5] ), .C0(rgb_c_0_N_168), 
    .B0(\row[9] ), .A0(\row[8] ), .F0(rgb_c_5_N_163), .F1(rgb_c_5));
  cube_gen1_SLICE_97 \cube_gen1.SLICE_97 ( .D1(rgb_c_5_N_164), .C1(n4_adj_226), 
    .B1(\row[9] ), .A1(\row[8] ), .D0(rgb_c_5_N_163), 
    .C0(\cube_gen1.rgb_c_5_N_162 ), .F0(n4_adj_226), .F1(rgb_c_3_N_165));
  vga_1_SLICE_100 \vga_1.SLICE_100 ( .D1(n160), .C1(n1375), .B1(\row[4] ), 
    .D0(\row[1] ), .C0(\row[0] ), .B0(\row[3] ), .A0(\row[2] ), .F0(n160), 
    .F1(\vga_1.rgb_c_3_N_166 ));
  vga_1_SLICE_103 \vga_1.SLICE_103 ( .D1(rgb_c_0_N_170), 
    .C1(\vga_1.rgb_c_0_N_171 ), .B1(rgb_c_0_N_168), .A1(rgb_c_0_N_169), 
    .D0(\spikeEndPosX[9] ), .C0(n18), .B0(\vga_1.n4504 ), .A0(\col[9] ), 
    .F0(\vga_1.rgb_c_0_N_171 ), .F1(rgb_c_0));
  jump1_SLICE_106 \jump1.SLICE_106 ( .D1(\cube_bot[8] ), .C1(\jump1.n10 ), 
    .B1(\cube_bot[7] ), .A1(\cube_bot[5] ), .D0(\cube_bot[9] ), 
    .C0(\cube_bot[4] ), .B0(\cube_bot[1] ), .A0(\cube_bot[0] ), 
    .F0(\jump1.n10 ), .F1(\jump1.n1365 ));
  jump1_SLICE_108 \jump1.SLICE_108 ( .D1(\jump1.n67 ), .C1(\jump1.n19 ), 
    .B1(\jump1.n80 ), .A1(\jump1.lastPosition_2__N_156 ), .D0(\cube_bot[6] ), 
    .C0(\jump1.n1365 ), .B0(\cube_bot[3] ), .A0(\cube_bot[2] ), 
    .F0(\jump1.n19 ), .F1(\jump1.lastPosition_0__N_158 ));
  jump1_SLICE_110 \jump1.SLICE_110 ( .D1(\cube_bot[0] ), .C1(\cube_bot[1] ), 
    .D0(\cube_bot[2] ), .B0(\cube_bot[1] ), .F0(\jump1.n2826 ), 
    .F1(\jump1.n345 ));
  jump1_SLICE_112 \jump1.SLICE_112 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n4_c ), .A1(\cube_bot[2] ), .D0(\jump1.lastPosition[1] ), 
    .C0(\jump1.lastPosition[0] ), .B0(\cube_bot[0] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n4_c ), .F1(\jump1.n6 ));
  jump1_SLICE_114 \jump1.SLICE_114 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n5397 ), .B1(\cube_bot[2] ), .D0(\cube_bot[0] ), 
    .C0(\cube_bot[1] ), .B0(\jump1.lastPosition[1] ), 
    .A0(\jump1.lastPosition[0] ), .F0(\jump1.n5397 ), .F1(\jump1.n6_adj_202 ));
  jump1_SLICE_116 \jump1.SLICE_116 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8 ), .B1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6 ), .A0(\cube_bot[3] ), .F0(\jump1.n8 ), 
    .F1(\jump1.n10_adj_209 ));
  jump1_SLICE_118 \jump1.SLICE_118 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8_adj_208 ), .A1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6_adj_202 ), .B0(\cube_bot[3] ), .F0(\jump1.n8_adj_208 ), 
    .F1(\jump1.n10_adj_211 ));
  jump1_SLICE_120 \jump1.SLICE_120 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12_adj_210 ), .B1(\cube_bot[6] ), .D0(\jump1.lastPosition[5] ), 
    .C0(\jump1.n10_adj_209 ), .A0(\cube_bot[5] ), .F0(\jump1.n12_adj_210 ), 
    .F1(\jump1.n14_adj_213 ));
  jump1_SLICE_122 \jump1.SLICE_122 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12_adj_212 ), .A1(\cube_bot[6] ), .D0(\cube_bot[5] ), 
    .C0(\jump1.n10_adj_211 ), .A0(\jump1.lastPosition[5] ), 
    .F0(\jump1.n12_adj_212 ), .F1(\jump1.n14_adj_214 ));
  jump1_SLICE_124 \jump1.SLICE_124 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_215 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_213 ), .A0(\cube_bot[7] ), .F0(\jump1.n16_adj_215 ), 
    .F1(\jump1.n18_adj_216 ));
  jump1_SLICE_126 \jump1.SLICE_126 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_217 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_214 ), .B0(\cube_bot[7] ), .F0(\jump1.n16_adj_217 ), 
    .F1(\jump1.n18_adj_218 ));
  jump1_SLICE_127 \jump1.SLICE_127 ( .D0(\jump1.lastPosition[9] ), 
    .C0(\jump1.n18_adj_218 ), .B0(\cube_bot[9] ), .F0(\jump1.n80 ));
  jump1_SLICE_128 \jump1.SLICE_128 ( .D1(ledController_c_7), 
    .C1(\jump1.lastPosition_2__N_156 ), .D0(\jump1.n1365 ), .C0(\cube_bot[6] ), 
    .B0(\cube_bot[2] ), .A0(\cube_bot[3] ), .F0(\jump1.lastPosition_2__N_156 ), 
    .F1(\jump1.n60 ));
  jump1_SLICE_130 \jump1.SLICE_130 ( .D0(\cube_bot[3] ), .C0(\cube_bot[2] ), 
    .F0(\jump1.n11_adj_219 ));
  jump1_SLICE_131 \jump1.SLICE_131 ( .D1(\jump1.n4_adj_221 ), 
    .C1(\jump1.n2820 ), .B1(\jump1.n1400 ), .A1(\jump1.n11_adj_219 ), 
    .D0(\cube_bot[9] ), .C0(\cube_bot[8] ), .F0(\jump1.n2820 ), 
    .F1(\jump1.n316 ));
  jump1_SLICE_133 \jump1.SLICE_133 ( .D0(\jump1.n44 ), .C0(\jump1.n4475 ), 
    .B0(\jump1.n2820 ), .A0(\jump1.n80 ), .F0(\jump1.n2874 ));
  jump1_SLICE_134 \jump1.SLICE_134 ( .D1(n1420), .C1(\jump1.n49 ), 
    .B1(\cube_bot[7] ), .A1(\cube_bot[5] ), .D0(\cube_bot[6] ), 
    .C0(\cube_bot[2] ), .B0(\cube_bot[3] ), .F0(\jump1.n49 ), 
    .F1(\jump1.n4475 ));
  controller1_SLICE_135 \controller1.SLICE_135 ( .D1(ledController_c_7), 
    .C1(n1420), .B1(\cube_bot[3] ), .A1(n1411), .D0(\cube_bot[1] ), 
    .C0(\cube_bot[4] ), .A0(\cube_bot[0] ), .F0(n1420), .F1(n328));
  jump1_SLICE_136 \jump1.SLICE_136 ( .D1(\cube_bot[7] ), .B1(\cube_bot[5] ), 
    .D0(\jump1.n65 ), .C0(\jump1.n6_adj_220 ), .B0(\cube_bot[6] ), 
    .A0(\cube_bot[7] ), .F0(\jump1.n44 ), .F1(\jump1.n1400 ));
  jump1_SLICE_137 \jump1.SLICE_137 ( .D1(\cube_bot[1] ), .C1(\jump1.n2830 ), 
    .B1(\cube_bot[5] ), .A1(\cube_bot[2] ), .D0(\cube_bot[4] ), 
    .B0(\cube_bot[3] ), .F0(\jump1.n2830 ), .F1(\jump1.n6_adj_220 ));
  jump1_SLICE_138 \jump1.SLICE_138 ( .D1(\cube_bot[8] ), .C1(\jump1.n1397 ), 
    .B1(\cube_bot[2] ), .A1(\cube_bot[9] ), .D0(\cube_bot[7] ), 
    .C0(\cube_bot[6] ), .A0(\cube_bot[5] ), .F0(\jump1.n1397 ), .F1(n1411));
  controller1_SLICE_140 \controller1.SLICE_140 ( .D0(controlLatch_c), 
    .C0(ledController_c_0), .B0(\controller1.intermediate[0] ), 
    .F0(ledController_c_0));
  controller1_SLICE_142 \controller1.SLICE_142 ( 
    .D1(\controller1.slowCount[1] ), .C1(\controller1.controlClk_c_N_173 ), 
    .D0(\controller1.slowCount[4] ), .C0(\controller1.slowCount[5] ), 
    .B0(\controller1.slowCount[6] ), .A0(\controller1.slowCount[7] ), 
    .F0(\controller1.controlClk_c_N_173 ), 
    .F1(\controller1.controlLatch_c_N_172 ));
  spikeMove1_SLICE_144 \spikeMove1.SLICE_144 ( .D0(\spikePosX[5] ), 
    .B0(\spikePosX[8] ), .F0(\spikeMove1.n8 ));
  spikeMove1_SLICE_145 \spikeMove1.SLICE_145 ( .D1(\spikePosX[9] ), 
    .C1(\spikeMove1.n7 ), .B1(\spikePosX[7] ), .A1(\spikeMove1.n8 ), 
    .D0(\spikePosX[2] ), .C0(\spikePosX[3] ), .B0(\spikePosX[4] ), 
    .A0(\spikePosX[6] ), .F0(\spikeMove1.n7 ), .F1(\spikeMove1.n4492 ));
  cube_gen1_SLICE_146 \cube_gen1.SLICE_146 ( .D1(\cube_bot[2] ), 
    .C1(\cube_gen1.n4_c ), .B1(\row[2] ), .D0(\cube_bot[1] ), 
    .C0(\cube_bot[0] ), .B0(\row[0] ), .A0(\row[1] ), .F0(\cube_gen1.n4_c ), 
    .F1(\cube_gen1.n6 ));
  cube_gen1_SLICE_148 \cube_gen1.SLICE_148 ( .D1(\cube_bot[4] ), 
    .C1(\cube_gen1.n8 ), .A1(\row[4] ), .D0(\row[3] ), .C0(\cube_gen1.n6 ), 
    .A0(\cube_bot[3] ), .F0(\cube_gen1.n8 ), .F1(\cube_gen1.n10 ));
  cube_gen1_SLICE_150 \cube_gen1.SLICE_150 ( .D1(\cube_bot[6] ), 
    .C1(\cube_gen1.n12 ), .B1(\row[6] ), .D0(\cube_bot[5] ), 
    .C0(\cube_gen1.n10 ), .B0(\row[5] ), .F0(\cube_gen1.n12 ), 
    .F1(\cube_gen1.n14 ));
  cube_gen1_SLICE_152 \cube_gen1.SLICE_152 ( .D1(\cube_bot[8] ), 
    .C1(\cube_gen1.n16 ), .A1(\row[8] ), .D0(\cube_bot[7] ), 
    .C0(\cube_gen1.n14 ), .B0(\row[7] ), .F0(\cube_gen1.n16 ), 
    .F1(\cube_gen1.n18_adj_183 ));
  cube_gen1_SLICE_154 \cube_gen1.SLICE_154 ( .D1(\cube_gen1.cube_top[2] ), 
    .C1(\cube_gen1.n4_adj_175 ), .B1(\row[2] ), .D0(\cube_bot[1] ), 
    .C0(\row[0] ), .B0(\cube_bot[0] ), .A0(\row[1] ), 
    .F0(\cube_gen1.n4_adj_175 ), .F1(\cube_gen1.n6_adj_176 ));
  cube_gen1_SLICE_156 \cube_gen1.SLICE_156 ( .D1(\cube_gen1.cube_top[4] ), 
    .C1(\cube_gen1.n8_adj_177 ), .A1(\row[4] ), .D0(\cube_gen1.cube_top[3] ), 
    .C0(\cube_gen1.n6_adj_176 ), .B0(\row[3] ), .F0(\cube_gen1.n8_adj_177 ), 
    .F1(\cube_gen1.n10_adj_178 ));
  cube_gen1_SLICE_158 \cube_gen1.SLICE_158 ( .D1(\cube_gen1.cube_top[6] ), 
    .C1(\cube_gen1.n12_adj_179 ), .B1(\row[6] ), .D0(\cube_gen1.cube_top[5] ), 
    .C0(\cube_gen1.n10_adj_178 ), .B0(\row[5] ), .F0(\cube_gen1.n12_adj_179 ), 
    .F1(\cube_gen1.n14_adj_180 ));
  cube_gen1_SLICE_160 \cube_gen1.SLICE_160 ( .D1(\col[2] ), .C1(\col[5] ), 
    .B1(\col[6] ), .D0(\col[7] ), .C0(\col[6] ), .F0(\cube_gen1.n6051 ), 
    .F1(\vga_1.n5 ));
  cube_gen1_SLICE_161 \cube_gen1.SLICE_161 ( .D1(\cube_gen1.n6051 ), 
    .C1(\cube_gen1.n4500 ), .B1(\col[4] ), .A1(\col[5] ), .D0(\col[1] ), 
    .C0(\col[3] ), .B0(\col[2] ), .A0(\col[0] ), .F0(\cube_gen1.n4500 ), 
    .F1(\cube_gen1.n1406 ));
  cube_gen1_SLICE_162 \cube_gen1.SLICE_162 ( .D1(\cube_gen1.cube_top[8] ), 
    .C1(\cube_gen1.n16_adj_181 ), .B1(\row[8] ), .D0(\cube_gen1.cube_top[7] ), 
    .C0(\cube_gen1.n14_adj_180 ), .B0(\row[7] ), .F0(\cube_gen1.n16_adj_181 ), 
    .F1(\cube_gen1.n18_adj_182 ));
  cube_gen1_SLICE_164 \cube_gen1.SLICE_164 ( .D1(\col[6] ), 
    .C1(\cube_gen1.n4507 ), .B1(\col[7] ), .A1(\col[5] ), .D0(\col[1] ), 
    .C0(\col[2] ), .B0(\col[3] ), .A0(\col[4] ), .F0(\cube_gen1.n4507 ), 
    .F1(\cube_gen1.n5205 ));
  cube_gen1_SLICE_166 \cube_gen1.SLICE_166 ( .D1(\cube_gen1.n7 ), 
    .C1(\cube_gen1.n8_adj_184 ), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\cube_gen1.n1406 ), .C0(\cube_gen1.n18_adj_182 ), 
    .B0(\cube_gen1.cube_top[9] ), .A0(\row[9] ), .F0(\cube_gen1.n8_adj_184 ), 
    .F1(\cube_gen1.rgb_c_5_N_162 ));
  cube_gen1_SLICE_168 \cube_gen1.SLICE_168 ( .D1(\spikePosX[2] ), 
    .C1(\cube_gen1.n4_adj_185 ), .B1(\col[2] ), .D0(\spikePosX[1] ), 
    .C0(\spikePosX[0] ), .B0(\col[1] ), .A0(\col[0] ), 
    .F0(\cube_gen1.n4_adj_185 ), .F1(\cube_gen1.n6_adj_186 ));
  cube_gen1_SLICE_170 \cube_gen1.SLICE_170 ( .D1(\col[4] ), 
    .C1(\cube_gen1.n8_adj_187 ), .A1(\spikePosX[4] ), .D0(\spikePosX[3] ), 
    .C0(\cube_gen1.n6_adj_186 ), .B0(\col[3] ), .F0(\cube_gen1.n8_adj_187 ), 
    .F1(\cube_gen1.n10_adj_188 ));
  cube_gen1_SLICE_172 \cube_gen1.SLICE_172 ( .D1(\col[6] ), 
    .C1(\cube_gen1.n12_adj_189 ), .A1(\spikePosX[6] ), .D0(\col[5] ), 
    .C0(\cube_gen1.n10_adj_188 ), .A0(\spikePosX[5] ), 
    .F0(\cube_gen1.n12_adj_189 ), .F1(\cube_gen1.n14_adj_190 ));
  cube_gen1_SLICE_174 \cube_gen1.SLICE_174 ( .D1(\spikePosX[8] ), 
    .C1(\cube_gen1.n16_adj_191 ), .B1(\col[8] ), .D0(\spikePosX[7] ), 
    .C0(\cube_gen1.n14_adj_190 ), .A0(\col[7] ), .F0(\cube_gen1.n16_adj_191 ), 
    .F1(\cube_gen1.n18_c ));
  cube_gen1_SLICE_176 \cube_gen1.SLICE_176 ( .D1(\cube_gen1.spikeEndPosX[2] ), 
    .C1(\cube_gen1.n4_adj_194 ), .B1(\col[2] ), .D0(\spikePosX[0] ), 
    .C0(\col[1] ), .B0(\spikePosX[1] ), .A0(\col[0] ), 
    .F0(\cube_gen1.n4_adj_194 ), .F1(\cube_gen1.n6_adj_195 ));
  cube_gen1_SLICE_178 \cube_gen1.SLICE_178 ( .D1(\cube_gen1.spikeEndPosX[4] ), 
    .C1(\cube_gen1.n8_adj_196 ), .B1(\col[4] ), 
    .D0(\cube_gen1.spikeEndPosX[3] ), .C0(\cube_gen1.n6_adj_195 ), 
    .B0(\col[3] ), .F0(\cube_gen1.n8_adj_196 ), .F1(\cube_gen1.n10_adj_197 ));
  cube_gen1_SLICE_180 \cube_gen1.SLICE_180 ( .D1(\cube_gen1.spikeEndPosX[6] ), 
    .C1(\cube_gen1.n12_adj_198 ), .B1(\col[6] ), 
    .D0(\cube_gen1.spikeEndPosX[5] ), .C0(\cube_gen1.n10_adj_197 ), 
    .B0(\col[5] ), .F0(\cube_gen1.n12_adj_198 ), .F1(\cube_gen1.n14_adj_199 ));
  cube_gen1_SLICE_182 \cube_gen1.SLICE_182 ( .D1(\cube_gen1.spikeEndPosX[8] ), 
    .C1(\cube_gen1.n16_adj_200 ), .B1(\col[8] ), 
    .D0(\cube_gen1.spikeEndPosX[7] ), .C0(\cube_gen1.n14_adj_199 ), 
    .B0(\col[7] ), .F0(\cube_gen1.n16_adj_200 ), .F1(n18));
  vga_1_SLICE_184 \vga_1.SLICE_184 ( .D1(\cube_gen1.n5205 ), 
    .C1(\cube_gen1.n18_adj_183 ), .B1(\row[9] ), .A1(\cube_bot[9] ), 
    .D0(\row[5] ), .C0(\row[7] ), .B0(\row[6] ), .A0(\row[9] ), 
    .F0(\vga_1.n12 ), .F1(\cube_gen1.n7 ));
  controller1_SLICE_190 \controller1.SLICE_190 ( .D0(\controller1.count[8] ), 
    .C0(\controller1.slowCount[3] ), .B0(\controller1.controlClk_c_N_173 ), 
    .F0(controlClk_c));
  controller1_SLICE_191 \controller1.SLICE_191 ( .D1(ledController_c_1), 
    .C1(controlLatch_c), .B1(\controller1.intermediate[1] ), 
    .D0(ledController_c_6), .C0(\controller1.intermediate[6] ), 
    .B0(controlLatch_c), .F0(ledController_c_6), .F1(ledController_c_1));
  vga_1_SLICE_195 \vga_1.SLICE_195 ( .D1(\col[3] ), .C1(\col[1] ), 
    .D0(\col[2] ), .C0(\col[3] ), .A0(\col[4] ), .F0(\vga_1.n5409 ), 
    .F1(\vga_1.n5177 ));
  jump1_SLICE_196 \jump1.SLICE_196 ( .D1(\row[0] ), .C1(\row[1] ), 
    .B1(\row[5] ), .C0(\row[0] ), .B0(\row[1] ), .F0(n116), .F1(n4));
  cube_gen1_SLICE_197 \cube_gen1.SLICE_197 ( .D0(\row[1] ), .C0(\row[2] ), 
    .F0(\cube_gen1.n6_adj_193 ));
  controller1_SLICE_207 \controller1.SLICE_207 ( .D1(ledController_c_3), 
    .C1(controlLatch_c), .B1(\controller1.intermediate[3] ), 
    .D0(\controller1.intermediate[2] ), .C0(ledController_c_2), 
    .B0(controlLatch_c), .F0(ledController_c_2), .F1(ledController_c_3));
  controller1_SLICE_209 \controller1.SLICE_209 ( .D1(ledController_c_5), 
    .C1(controlLatch_c), .A1(\controller1.intermediate[5] ), 
    .D0(\controller1.intermediate[4] ), .C0(ledController_c_4), 
    .B0(controlLatch_c), .F0(ledController_c_4), .F1(ledController_c_5));
  ledController_pad_0__SLICE_212 \ledController_pad[0].SLICE_212 ( 
    .F0(\ledController_pad[0].vcc ));
  jump1_SLICE_214 \jump1.SLICE_214 ( .DI1(\jump1.cube_bot_6__N_66[6] ), 
    .D1(\jump1.cube_bot_9__N_60[7] ), .C1(n328), .B1(\jump1.n316 ), 
    .A1(\jump1.cube_bot_4__N_70 ), .D0(\cube_bot[6] ), .C0(\cube_bot[4] ), 
    .B0(\cube_bot[1] ), .A0(\cube_bot[0] ), .CLK(\jump1.slowClk ), 
    .Q1(\cube_bot[6] ), .F0(\jump1.n4_adj_221 ), 
    .F1(\jump1.cube_bot_6__N_66[6] ));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(fpga_clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(\ledController_pad[0].vcc ), 
    .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), .OUTGLOBAL(vga_clk));
  controller1_osc \controller1.osc ( .CLKHFPU(\ledController_pad[0].vcc ), 
    .CLKHFEN(\ledController_pad[0].vcc ), .CLKHF(\controller1.clk ));
  controllerIn controllerIn_I( .PADDI(controllerIn_c), 
    .controllerIn(controllerIn));
  fpga_clk fpga_clk_I( .PADDI(fpga_clk_c), .fpga_clk(fpga_clk));
  ledController_0_ \ledController[0]_I ( .PADDO(ledController_c_0), 
    .ledController0(ledController[0]));
  ledController_1_ \ledController[1]_I ( .PADDO(ledController_c_1), 
    .ledController1(ledController[1]));
  ledController_2_ \ledController[2]_I ( .PADDO(ledController_c_2), 
    .ledController2(ledController[2]));
  ledController_3_ \ledController[3]_I ( .PADDO(ledController_c_3), 
    .ledController3(ledController[3]));
  ledController_4_ \ledController[4]_I ( .PADDO(ledController_c_4), 
    .ledController4(ledController[4]));
  ledController_5_ \ledController[5]_I ( .PADDO(ledController_c_5), 
    .ledController5(ledController[5]));
  ledController_6_ \ledController[6]_I ( .PADDO(ledController_c_6), 
    .ledController6(ledController[6]));
  ledController_7_ \ledController[7]_I ( .PADDO(ledController_c_7), 
    .ledController7(ledController[7]));
  controlClk controlClk_I( .PADDO(controlClk_c), .controlClk(controlClk));
  controlLatch controlLatch_I( .PADDO(controlLatch_c), 
    .controlLatch(controlLatch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_3), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_5), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
endmodule

module vga_1_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_223_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_1_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_223_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_223_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_223_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_4 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_223_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_25 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_5 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_6 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_7 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_8 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_9 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_10 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_223_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_20 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_3238_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_224_255_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_224_255__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_22 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \jump1/count_224_255_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_224_255__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module jump1_SLICE_23 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \jump1/count_224_255_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/slowClk_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_24 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \jump1/add_3238_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_9__I_28 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_9__I_27 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module jump1_SLICE_25 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_3238_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_9__I_29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_26 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_3238_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \jump1/add_3238_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_28 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jump1/add_3238_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_222_254__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_222_254__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_222_254__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_35 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_222_254__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_222_254__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_222_254_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_222_254__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_222_254__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_37 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \controller1/count_222_254_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_222_254__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module spikeMove1_SLICE_38 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/add_424_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/spikePosX_9__I_36 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikePosX_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_39 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/add_424_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/spikePosX_9__I_38 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikePosX_9__I_37 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_40 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/add_424_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/spikePosX_9__I_40 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikePosX_9__I_39 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_41 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/add_424_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/spikePosX_9__I_42 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikePosX_9__I_41 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_42 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/add_424_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikePosX_9__I_44 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \spikeMove1/spikePosX_9__I_43 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module cube_gen1_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/cube_top_6__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_44 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/cube_top_4__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_45 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \cube_gen1/cube_top_2__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_46 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/spikeEndPosX_9__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_47 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/spikeEndPosX_8__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_48 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/spikeEndPosX_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_49 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/spikeEndPosX_4__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_50 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \cube_gen1/spikeEndPosX_2__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_51 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/cube_top_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \cube_gen1/cube_top_8__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_53 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \jump1/mux_129_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \jump1/mux_129_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_6__I_33 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_6__I_34 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_55 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \jump1/mux_129_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \jump1/mux_129_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \jump1/cube_bot_6__I_31 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_6__I_32 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_58 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 SLICE_58_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_58_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_59 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40007 \jump1/i2173_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \jump1/i2174_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/lastPosition_6__I_45 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/lastPosition_6__I_46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xA8FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_61 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 SLICE_61_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_61_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_63 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \jump1/i2171_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jump1/lastPosition_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_64 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 SLICE_64_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_64_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_7__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_66 ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40006 SLICE_66_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_68 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \controller1.SLICE_68_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \controller1.SLICE_68_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_70 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \controller1.SLICE_70_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \controller1.SLICE_70_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_71 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \controller1.SLICE_71_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \controller1.SLICE_71_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_73 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \controller1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \controller1.SLICE_73_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_0__I_35 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_76 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40010 \vga_1/i4182_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \vga_1/i263_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \vga_1/col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \vga_1/i33_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_78 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \vga_1/i1_2_lut_adj_60 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \vga_1/i2_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \vga_1/row_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \jump1/i2437_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xDD1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 \jump1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 \jump1/i2189_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_81 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40020 \jump1.i184_1_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \jump1/LessThan_13_i20_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40022 \jump1/i3_4_lut_adj_55 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \jump1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_83 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \controller1/ledController_c_7_I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \controller1/slowCount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \jump1/i3589_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \jump1/i4335_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_86 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40028 i4477_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \vga_1/i4492_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \vga_1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_88 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40031 \vga_1/i4488_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_90 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \vga_1/i2_3_lut_adj_59 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \vga_1/i1_2_lut_adj_58 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_92 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40035 \vga_1/rgb_c_3_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 \cube_gen1/i1_4_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \vga_1/i1_2_lut_3_lut_adj_62 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_94 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 \cube_gen1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \vga_1/i2212_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x2302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_95 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \cube_gen1/rgb_c_5_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \vga_1/i2230_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_97 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_1/i4180_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \cube_gen1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_100 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \vga_1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \jump1/i136_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40045 \vga_1/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \vga_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xC440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 \jump1/i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \jump1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 \jump1/i4480_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \jump1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xAFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_110 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40051 \jump1/i141_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \jump1/i2117_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_112 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \jump1/LessThan_13_i6_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \jump1/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_114 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \jump1/LessThan_17_i6_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \jump1/i4327_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_116 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \jump1/LessThan_13_i10_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \jump1/LessThan_13_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_118 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40058 \jump1/LessThan_17_i10_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \jump1/LessThan_17_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_120 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \jump1/LessThan_13_i14_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \jump1/LessThan_13_i12_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_122 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \jump1/LessThan_17_i14_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \jump1/LessThan_17_i12_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_124 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \jump1/LessThan_13_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \jump1/LessThan_13_i16_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_126 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40055 \jump1/LessThan_17_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \jump1/LessThan_17_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_127 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40059 \jump1/LessThan_17_i20_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_128 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \jump1/i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \jump1/i4484_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_130 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40063 \jump1/i1_2_lut_adj_51 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_131 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40064 \jump1/i2_4_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \jump1/i2111_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_133 ( input D0, C0, B0, A0, output F0 );

  lut40065 \jump1/i2165_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40066 \jump1/i3_4_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \jump1/i62_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x300C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_135 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \controller1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \controller1/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_136 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \jump1/i1_2_lut_adj_52 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \jump1/i1_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_137 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \jump1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \jump1/i2121_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_138 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \jump1.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \jump1/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_140 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40076 \controller1/ledController_c_0_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_142 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \controller1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \controller1/i3_4_lut_adj_50 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_144 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40073 \spikeMove1/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \spikeMove1/i4474_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \spikeMove1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_146 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \cube_gen1/LessThan_6_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \cube_gen1/LessThan_6_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF751") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_148 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \cube_gen1/LessThan_6_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \cube_gen1/LessThan_6_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_150 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \cube_gen1/LessThan_6_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \cube_gen1/LessThan_6_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_152 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \cube_gen1/LessThan_6_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \cube_gen1/LessThan_6_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_154 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \cube_gen1/LessThan_5_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \cube_gen1/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xA2FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_156 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40088 \cube_gen1/LessThan_5_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \cube_gen1/LessThan_5_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_158 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 \cube_gen1/LessThan_5_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \cube_gen1/LessThan_5_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_160 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40090 \vga_1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \cube_gen1/i1_rep_24_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40092 \cube_gen1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \cube_gen1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_162 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 \cube_gen1/LessThan_5_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \cube_gen1/LessThan_5_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40094 \cube_gen1/i4184_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \cube_gen1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40096 \cube_gen1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \cube_gen1/i2_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xB200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_168 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \cube_gen1/LessThan_17_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \cube_gen1/LessThan_17_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_170 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \cube_gen1/LessThan_17_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \cube_gen1/LessThan_17_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_172 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \cube_gen1/LessThan_17_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \cube_gen1/LessThan_17_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_174 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \cube_gen1/LessThan_17_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \cube_gen1/LessThan_17_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_176 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \cube_gen1/LessThan_18_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \cube_gen1/LessThan_18_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCF4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_178 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \cube_gen1/LessThan_18_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \cube_gen1/LessThan_18_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_180 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \cube_gen1/LessThan_18_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \cube_gen1/LessThan_18_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_182 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \cube_gen1/LessThan_18_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \cube_gen1/LessThan_18_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \cube_gen1/i1_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \vga_1/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_190 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40103 \controller1/controlClk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_191 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40104 \controller1/ledController_c_1_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \controller1/ledController_c_6_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_195 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \vga_1/i4156_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \vga_1/i4339_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_196 ( input D1, C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40107 \vga_1/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \jump1/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_197 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40091 \cube_gen1/i300_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_207 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40104 \controller1/ledController_c_3_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \controller1/ledController_c_2_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_209 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \controller1/ledController_c_5_I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \controller1/ledController_c_4_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_pad_0__SLICE_212 ( output F0 );
  wire   GNDI;

  lut40110 \ledController_pad[0].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_214 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40111 \jump1/mux_129_i7_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \jump1.i1_2_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF7A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controller1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module controllerIn ( output PADDI, input controllerIn );
  wire   GNDI;

  BB_B_B \controllerIn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controllerIn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controllerIn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module fpga_clk ( output PADDI, input fpga_clk );
  wire   GNDI;

  BB_B_B \fpga_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(fpga_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (fpga_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_0_ ( input PADDO, output ledController0 );
  wire   VCCI;

  BB_B_B \ledController_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_1_ ( input PADDO, output ledController1 );
  wire   VCCI;

  BB_B_B \ledController_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_2_ ( input PADDO, output ledController2 );
  wire   VCCI;

  BB_B_B \ledController_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController2) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_3_ ( input PADDO, output ledController3 );
  wire   VCCI;

  BB_B_B \ledController_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController3) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_4_ ( input PADDO, output ledController4 );
  wire   VCCI;

  BB_B_B \ledController_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController4) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_5_ ( input PADDO, output ledController5 );
  wire   VCCI;

  BB_B_B \ledController_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController5) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_6_ ( input PADDO, output ledController6 );
  wire   VCCI;

  BB_B_B \ledController_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController6) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_7_ ( input PADDO, output ledController7 );
  wire   VCCI;

  BB_B_B \ledController_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController7) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlClk ( input PADDO, output controlClk );
  wire   VCCI;

  BB_B_B \controlClk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(controlClk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlClk) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlLatch ( input PADDO, output controlLatch );
  wire   VCCI;

  BB_B_B \controlLatch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controlLatch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlLatch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
