Return-Path: <festevam@gmail.com>
MIME-Version: 1.0
In-Reply-To: <20171012132935.3508-1-p.zabel@pengutronix.de>
References: <20171012132935.3508-1-p.zabel@pengutronix.de>
From: Fabio Estevam <festevam@gmail.com>
Date: Thu, 12 Oct 2017 10:39:40 -0300
Message-ID: <CAOMZO5Ba_urRnH+WgR1DPerOa6YQo56V2rdJ5nAZE+r4Zhk=jQ@mail.gmail.com>
Subject: Re: [PATCH] clk: imx: clk-imx6ul: allow lcdif_pre_sel to change
 parent rate
To: Philipp Zabel <p.zabel@pengutronix.de>
Cc: linux-clk@vger.kernel.org, Shawn Guo <shawnguo@kernel.org>,
	Fabio Estevam <fabio.estevam@nxp.com>, Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@codeaurora.org>,
	"linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, Sascha Hauer <kernel@pengutronix.de>
Content-Type: text/plain; charset="UTF-8"
List-ID: <linux-clk.vger.kernel.org>

On Thu, Oct 12, 2017 at 10:29 AM, Philipp Zabel <p.zabel@pengutronix.de> wrote:
> Allowing the lcdif_pre_sel to propagate rate changes to its parent PLL
> allows more fine grained control over the LCDIF pixel clock rate.
>
> For example, the Innovision AT043TN24 LCD panel described in the
> imx6ul-14x14-evk device tree requires a 9 MHz pixel clock.
> Before this patch, the lcdif_pre_sel clock rate is fixed, and just
> setting the lcdif_pred and lcdif_podf dividers only allows to get as
> close as about 8.44 MHz:
>
>     pll3                                  1            1   480000000 0 0
>        pll3_bypass                        1            1   480000000 0 0
>           pll3_usb_otg                    1            1   480000000 0 0
>              pll3_pfd1_540m               1            1   540000000 0 0
>                 lcdif_pre_sel             1            1   540000000 0 0
>                    lcdif_pred             1            1    67500000 0 0
>                       lcdif_podf           1            1     8437500 0 0
>                          lcdif_pix           1            1     8437500 0 0
>
> Once lcdif_pre_sel is allowed to propagate rate requests to its parent,
> the actual pixel clock matches the requested value:
>
>     pll3                                  1            1   480000000 0 0
>        pll3_bypass                        1            1   480000000 0 0
>           pll3_usb_otg                    1            1   480000000 0 0
>              pll3_pfd1_540m               1            1   288000000 0 0
>                 lcdif_pre_sel             1            1   288000000 0 0
>                    lcdif_pred             1            1    36000000 0 0
>                       lcdif_podf           1            1     9000000 0 0
>                          lcdif_pix           1            1     9000000 0 0
>
> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>

Yes, much better precision now, thanks:

Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com>
