$date
	Mon Nov 24 01:00:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Full_Adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' c1 $end
$var wire 1 ( c2 $end
$var wire 1 ) c3 $end
$var wire 1 * c4 $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$var wire 1 + w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10000
1!
1%
b1 &
#20000
1+
1!
1$
0%
b10 &
#30000
1"
1*
0!
1(
1%
b11 &
#40000
0"
0*
1!
0(
1#
0$
0%
b100 &
#50000
1"
0!
1)
1%
b101 &
#60000
1*
1"
0+
1'
0!
0)
1$
0%
b110 &
#70000
1!
1(
1)
1%
b111 &
#80000
b1000 &
