// Seed: 1478284960
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input logic id_8,
    output logic id_9,
    input tri0 id_10,
    output wire id_11,
    input supply0 id_12,
    output uwire id_13,
    output uwire id_14
);
  always @(posedge 1) begin
    id_9 <= id_8;
  end
  xnor (id_11, id_12, id_2, id_3, id_4, id_5, id_7, id_8);
  module_0();
endmodule
