{:input (genetic.crossover/dumb-crossover 925815631 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_11_:missing , wire1_10_11_13, \\wire2_:missing_13 , wire3_18, \\wire:missing_edge , wire23_42);\n  wire \\:missing_edge ;\n  input \\wire0_10_11_:missing ;\n  wire \\wire0_10_11_:missing ;\n  wire \\wire10_:missing ;\n  wire \\wire15_:missing ;\n  wire wire16;\n  wire wire17;\n  input wire1_10_11_13;\n  wire wire1_10_11_13;\n  wire wire20;\n  output wire23_42;\n  wire wire23_42;\n  wire \\wire25_:missing_42_45_46 ;\n  wire wire26;\n  wire wire27_34;\n  wire wire27_42;\n  wire wire28_34;\n  wire wire28_42;\n  wire wire29_35;\n  wire wire29_42;\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  wire wire30_16;\n  wire wire30_18;\n  wire wire30_33;\n  wire \\wire30_33_:missing ;\n  wire wire30_37;\n  wire wire30_38;\n  wire wire30_40;\n  wire wire30_43;\n  wire \\wire30_:missing_19 ;\n  wire \\wire30_:missing_41_44 ;\n  wire wire31_36;\n  wire \\wire31_:missing ;\n  wire \\wire32_42_:missing ;\n  wire wire32_47;\n  wire wire34_35;\n  output wire3_18;\n  wire wire3_18;\n  wire wire41;\n  wire wire45;\n  wire \\wire4_17_:missing_20_21 ;\n  wire wire6_11;\n  wire wire7_12;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15_12 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36_12 ;\n  wire \\wire:missing_36_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_42_22 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_11;\n  assign \\wire15_:missing  = 4'h8 >> { \\wire:missing_15_12 , \\wire:missing_15_12  };\n  assign wire27_34 = 2'h1 >> wire27_42;\n  assign wire28_34 = 2'h1 >> wire28_42;\n  assign wire7_12 = 2'h1 >> \\wire:missing_edge ;\n  assign wire29_35 = 2'h1 >> wire29_42;\n  assign \\wire30_:missing_19  = 2'h1 >> wire30_43;\n  assign \\wire31_:missing  = 2'h1 >> wire31_36;\n  assign wire32_47 = 2'h1 >> \\wire32_42_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire30_33_:missing , wire30_33 };\n  assign wire34_35 = 4'h8 >> { wire28_34, wire27_34 };\n  assign \\wire:missing_35  = 4'h8 >> { wire29_35, wire34_35 };\n  assign wire31_36 = 4'h8 >> { \\wire:missing_36_37 , \\wire:missing_36_12  };\n  assign \\wire:missing_8  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire9_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 4'h6 >> { wire1_10_11_13, \\wire0_10_11_:missing  };\n  assign wire6_11 = 4'h8 >> { wire1_10_11_13, \\wire0_10_11_:missing  };\n  assign \\wire:missing_15_12  = 4'h8 >> { wire7_12, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_:missing_13 , wire1_10_11_13 };\n  assign \\wire:missing_14  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire4_17_:missing_20_21  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire25_:missing_42_45_46  = 1'h1;\n  assign wire26 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire32_47;\n  assign \\wire:missing_edge  = \\wire25_:missing_42_45_46 ;\n  assign wire45 = \\wire25_:missing_42_45_46 ;\n  assign \\wire:missing_edge  = \\wire30_:missing_41_44 ;\n  assign wire30_43 = \\wire:missing_edge ;\n  assign \\wire:missing_42  = \\wire25_:missing_42_45_46 ;\n  assign wire41 = \\wire30_:missing_41_44 ;\n  assign \\wire:missing_edge  = wire30_40;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign \\wire:missing_38  = wire30_38;\n  assign \\wire:missing_36_37  = wire30_37;\n  assign \\wire:missing_22  = \\wire:missing_42_22 ;\n  assign \\wire:missing_edge  = \\wire4_17_:missing_20_21 ;\n  assign wire20 = \\wire4_17_:missing_20_21 ;\n  assign \\wire:missing_edge  = \\wire30_:missing_19 ;\n  assign wire3_18 = wire30_18;\n  assign wire17 = \\wire4_17_:missing_20_21 ;\n  assign wire16 = wire30_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:3.1-105.10\" *)\nmodule postsynth(\\wire0_10_11_:missing , wire1_10_11_13, \\wire2_:missing_13 , wire3_18, \\wire:missing_edge , wire23_42);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:5.9-5.30\" *)\n  input \\wire0_10_11_:missing ;\n  wire \\wire0_10_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:8.8-8.24\" *)\n  wire \\wire15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:10.8-10.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:11.9-11.23\" *)\n  input wire1_10_11_13;\n  wire wire1_10_11_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:13.8-13.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:14.10-14.19\" *)\n  output wire23_42;\n  wire wire23_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:16.8-16.33\" *)\n  wire \\wire25_:missing_42_45_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:17.8-17.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:24.9-24.27\" *)\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:27.8-27.17\" *)\n  wire wire30_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:32.8-32.17\" *)\n  wire wire30_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:33.8-33.17\" *)\n  wire wire30_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:34.8-34.27\" *)\n  wire \\wire30_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:35.8-35.30\" *)\n  wire \\wire30_:missing_41_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:39.8-39.17\" *)\n  wire wire32_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:41.10-41.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:43.8-43.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:44.8-44.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:45.8-45.32\" *)\n  wire \\wire4_17_:missing_20_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:47.8-47.16\" *)\n  wire wire7_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:48.8-48.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:49.8-49.24\" *)\n  wire \\wire:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:50.8-50.27\" *)\n  wire \\wire:missing_15_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:56.8-56.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:57.8-57.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:59.8-59.23\" *)\n  wire \\wire:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/91DE613E.v:60.10-60.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire15_:missing  = 1'h0;\n  assign wire17 = 1'h1;\n  assign wire20 = 1'h1;\n  assign wire23_42 = 1'hx;\n  assign \\wire25_:missing_42_45_46  = 1'h1;\n  assign wire26 = 1'h0;\n  assign wire30_18 = 1'hx;\n  assign wire30_40 = 1'h0;\n  assign wire30_43 = 1'h0;\n  assign \\wire30_:missing_19  = 1'h0;\n  assign \\wire30_:missing_41_44  = 1'h0;\n  assign wire32_47 = 1'h0;\n  assign wire3_18 = 1'hx;\n  assign wire41 = 1'h0;\n  assign wire45 = 1'h1;\n  assign \\wire4_17_:missing_20_21  = 1'h1;\n  assign wire7_12 = 1'h1;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_14  = 1'h0;\n  assign \\wire:missing_15_12  = 1'h0;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_42  = 1'h1;\n  assign \\wire:missing_8  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:29:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k/src/top.v'.\nSBY  1:29:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] Copy '/tmp/fuzzmount2DDF5D8C/91DE613E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k/src/91DE613E.v'.\nSBY  1:29:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] Copy '/tmp/fuzzmount2DDF5D8C/91DE613E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k/src/91DE613E.post.v'.\nSBY  1:29:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] engine_0: abc pdr\nSBY  1:29:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:29:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:71$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:71$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:29:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:70$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:70$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:29:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:80$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:80$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:29:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:62$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/91DE613E.v:62$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:29:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  1:29:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: Warning: Wire presynth.\\wire23_42 is used but has no driver.\nSBY  1:29:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] base: finished (returncode=0)\nSBY  1:29:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:29:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] aig: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  1:29:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] aig: Warning: Wire presynth.\\wire23_42 is used but has no driver.\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] aig: finished (returncode=0)\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] engine_0: Warning: The network has no constraints.\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] engine_0: finished (returncode=0)\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] engine_0: Status returned by engine: FAIL\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k'.\nSBY  1:29:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6_w4_y7k] DONE (FAIL, rc=2)\n", :err ""}}}