Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
