// Code your design here
module or_1(a,b,y);
  input a,b;
  output reg y;
  assign y = ~(~a&~b);
endmodule
   
