# system info histogram on 2023.04.26.12:05:52
system_info:
name,value
DEVICE,1SX280HH3F55I1VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for histogram on 2023.04.26.12:05:52
files:
filepath,kind,attributes,module,is_top
sim/histogram.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,histogram,true
histogram_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ecc_pkg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_mlab_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_pop_stall_latency.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_sync.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_desync.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_push_stall_latency.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_fast_pipeline.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_loop_admit.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_shift_register_no_reset_dont_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_memory_depth_quantization_pkg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iord.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iord_stall_latency.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iord_stall_valid.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ffwdsrc.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ffwddst.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_burst_host.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_global_load_store.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_burst_coalescer.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_data_aligner.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_read_cache.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_read_data_alignment.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_unaligned_controller.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_word_coalescer.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_write_data_alignment.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_write_kernel_downstream.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iowr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iowr_stall_latency.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iowr_stall_valid.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_loop_profiler.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_function_wrapper.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_function.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B0_runOnce.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B0_runOnce_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B0_runOnce_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B0_runOnce_merge_storage.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B1_start.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_iord_bl_call_unnamed_histogram1_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000ogram1_full_detector.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000histogram1_data_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_dummy_thread_b1_start_dummy_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_forked_b1_start_forked_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going7_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_notexitcond8_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_s_c1_in_wt_entry_s_c1_enter_histogram4.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c1_out_0000ogram1_full_detector.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c1_out_0000histogram1_data_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_2_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_3_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B1_start_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B1_start_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B1_start_merge_storage.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B2.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B2_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_s_c0_in_for_body_s_c0_enter102_histogram1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit12_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0001ogram1_full_detector.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0001histogram1_data_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_logic_s_c0_in_for_body_s_c0_enter102_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_dummy_thread_b2_dummy_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i1_cmp94_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i1_cmp95_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_6_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_forked_b2_forked_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_lm1_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_lm52_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_lm73_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_memdep_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B2_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B2_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B2_merge_storage.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B3.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B3_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_iowr_bl_return_unnamed_histogram7_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B3_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B3_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B3_merge_storage.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_start_pulse.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_wait_pulse_extender_inst.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_mem1x.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_ecc.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_tall_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_remaining_width.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_bits_per_enable.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_short_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_bottom_width_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_bottom_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_host_endpoint.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_agent_endpoint.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_agent_rrp.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_agent_wrp.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_internal.v,SYSTEM_VERILOG,,histogram_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
histogram.histogram_internal_inst,histogram_internal
