\hypertarget{struct_r_c_c___type_def}{}\section{R\+C\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{P\+L\+L\+C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{C\+IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{A\+H\+B1\+R\+S\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{A\+H\+B2\+R\+S\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{A\+H\+B3\+R\+S\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{A\+P\+B1\+R\+S\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{A\+P\+B2\+R\+S\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a3c50f8698052818ea3024b4b52d65886}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{A\+H\+B1\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{A\+H\+B2\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{A\+H\+B3\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{A\+P\+B1\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{A\+P\+B2\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a955c57c5240e03f2f51ab7d6d033f59d}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{A\+H\+B1\+L\+P\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{A\+H\+B2\+L\+P\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{A\+H\+B3\+L\+P\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{A\+P\+B1\+L\+P\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{A\+P\+B2\+L\+P\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a99d0f80afb3d4e8ea9c465096498c327}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{B\+D\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{C\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ac2f0dff647e768676abe64fb2bde63be}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{S\+S\+C\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{P\+L\+L\+I2\+S\+C\+F\+GR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a3996b25fd21e35d51d83becbe6c79524}{R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a0a5d6d20b17d55b2e892a924b6e70296}{D\+C\+K\+C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a968181c52f663e22dd22d2622deb2455}{C\+K\+G\+A\+T\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}{D\+C\+K\+C\+F\+G\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}{P\+L\+L\+S\+A\+I\+C\+F\+GR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Reset and Clock Control. 

Definition at line 355 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}}
\index{A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+E\+NR}{AHB1ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B1\+E\+NR}\hypertarget{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{}\label{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}
R\+CC A\+H\+B1 peripheral clock register, Address offset\+: 0x30 

Definition at line 368 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}}
\index{A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+L\+P\+E\+NR}{AHB1LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B1\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{}\label{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}
R\+CC A\+H\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x50 

Definition at line 375 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}}
\index{A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+R\+S\+TR}{AHB1RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B1\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{}\label{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}
R\+CC A\+H\+B1 peripheral reset register, Address offset\+: 0x10 

Definition at line 361 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}}
\index{A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+E\+NR}{AHB2ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B2\+E\+NR}\hypertarget{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{}\label{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}
R\+CC A\+H\+B2 peripheral clock register, Address offset\+: 0x34 

Definition at line 369 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}}
\index{A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+L\+P\+E\+NR}{AHB2LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B2\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{}\label{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}
R\+CC A\+H\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x54 

Definition at line 376 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}}
\index{A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+R\+S\+TR}{AHB2RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B2\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{}\label{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}
R\+CC A\+H\+B2 peripheral reset register, Address offset\+: 0x14 

Definition at line 362 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}}
\index{A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B3\+E\+NR}{AHB3ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B3\+E\+NR}\hypertarget{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{}\label{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}
R\+CC A\+H\+B3 peripheral clock register, Address offset\+: 0x38 

Definition at line 370 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}}
\index{A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B3\+L\+P\+E\+NR}{AHB3LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B3\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{}\label{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}
R\+CC A\+H\+B3 peripheral clock enable in low power mode register, Address offset\+: 0x58 

Definition at line 377 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}}
\index{A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B3\+R\+S\+TR}{AHB3RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+H\+B3\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{}\label{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}
R\+CC A\+H\+B3 peripheral reset register, Address offset\+: 0x18 

Definition at line 363 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}}
\index{A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+E\+NR}{APB1ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B1\+E\+NR}\hypertarget{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{}\label{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}
R\+CC A\+P\+B1 peripheral clock enable register, Address offset\+: 0x40 

Definition at line 372 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}}
\index{A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+L\+P\+E\+NR}{APB1LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B1\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{}\label{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}
R\+CC A\+P\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x60 

Definition at line 379 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}}
\index{A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+R\+S\+TR}{APB1RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B1\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{}\label{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}
R\+CC A\+P\+B1 peripheral reset register, Address offset\+: 0x20 

Definition at line 365 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}}
\index{A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+E\+NR}{APB2ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B2\+E\+NR}\hypertarget{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{}\label{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}
R\+CC A\+P\+B2 peripheral clock enable register, Address offset\+: 0x44 

Definition at line 373 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}}
\index{A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+L\+P\+E\+NR}{APB2LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B2\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{}\label{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}
R\+CC A\+P\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x64 

Definition at line 380 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}}
\index{A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+R\+S\+TR}{APB2RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B2\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{}\label{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}
R\+CC A\+P\+B2 peripheral reset register, Address offset\+: 0x24 

Definition at line 366 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!B\+D\+CR@{B\+D\+CR}}
\index{B\+D\+CR@{B\+D\+CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+D\+CR}{BDCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+D\+CR}\hypertarget{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{}\label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}
R\+CC Backup domain control register, Address offset\+: 0x70 

Definition at line 382 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+GR}{CFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+GR}\hypertarget{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{}\label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}
R\+CC clock configuration register, Address offset\+: 0x08 

Definition at line 359 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+IR@{C\+IR}}
\index{C\+IR@{C\+IR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+IR}{CIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+IR}\hypertarget{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{}\label{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}
R\+CC clock interrupt register, Address offset\+: 0x0C 

Definition at line 360 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+K\+G\+A\+T\+E\+NR@{C\+K\+G\+A\+T\+E\+NR}}
\index{C\+K\+G\+A\+T\+E\+NR@{C\+K\+G\+A\+T\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+K\+G\+A\+T\+E\+NR}{CKGATENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+K\+G\+A\+T\+E\+NR}\hypertarget{struct_r_c_c___type_def_a968181c52f663e22dd22d2622deb2455}{}\label{struct_r_c_c___type_def_a968181c52f663e22dd22d2622deb2455}
R\+CC Clocks Gated E\+Nable Register, Address offset\+: 0x90 

Definition at line 422 of file stm32f410cx.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
R\+CC clock control register, Address offset\+: 0x00 

Definition at line 357 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+SR}\hypertarget{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{}\label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}
R\+CC clock control \& status register, Address offset\+: 0x74 

Definition at line 383 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!D\+C\+K\+C\+F\+GR@{D\+C\+K\+C\+F\+GR}}
\index{D\+C\+K\+C\+F\+GR@{D\+C\+K\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+K\+C\+F\+GR}{DCKCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+K\+C\+F\+GR}\hypertarget{struct_r_c_c___type_def_a0a5d6d20b17d55b2e892a924b6e70296}{}\label{struct_r_c_c___type_def_a0a5d6d20b17d55b2e892a924b6e70296}
R\+CC Dedicated Clocks configuration register, Address offset\+: 0x8C 

Definition at line 421 of file stm32f410cx.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!D\+C\+K\+C\+F\+G\+R2@{D\+C\+K\+C\+F\+G\+R2}}
\index{D\+C\+K\+C\+F\+G\+R2@{D\+C\+K\+C\+F\+G\+R2}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+K\+C\+F\+G\+R2}{DCKCFGR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+K\+C\+F\+G\+R2}\hypertarget{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}{}\label{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}
R\+CC Dedicated Clocks configuration register 2, Address offset\+: 0x94 

Definition at line 423 of file stm32f410cx.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}}
\index{P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+C\+F\+GR}{PLLCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+L\+L\+C\+F\+GR}\hypertarget{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{}\label{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}
R\+CC P\+LL configuration register, Address offset\+: 0x04 

Definition at line 358 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}}
\index{P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+I2\+S\+C\+F\+GR}{PLLI2SCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+L\+L\+I2\+S\+C\+F\+GR}\hypertarget{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{}\label{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}
R\+CC P\+L\+L\+I2S configuration register, Address offset\+: 0x84 

Definition at line 386 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+S\+A\+I\+C\+F\+GR@{P\+L\+L\+S\+A\+I\+C\+F\+GR}}
\index{P\+L\+L\+S\+A\+I\+C\+F\+GR@{P\+L\+L\+S\+A\+I\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+S\+A\+I\+C\+F\+GR}{PLLSAICFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+L\+L\+S\+A\+I\+C\+F\+GR}\hypertarget{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}{}\label{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}
R\+CC P\+L\+L\+S\+AI configuration register, Address offset\+: 0x88 

Definition at line 693 of file stm32f427xx.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{}\label{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}
Reserved, 0x1C

Reserved, 0x14-\/0x1C 

Definition at line 364 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_r_c_c___type_def_a3c50f8698052818ea3024b4b52d65886}{}\label{struct_r_c_c___type_def_a3c50f8698052818ea3024b4b52d65886}
Reserved, 0x28-\/0x2C 

Definition at line 367 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{}\label{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}
Reserved, 0x3C

Reserved, 0x34-\/0x3C 

Definition at line 371 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_r_c_c___type_def_a955c57c5240e03f2f51ab7d6d033f59d}{}\label{struct_r_c_c___type_def_a955c57c5240e03f2f51ab7d6d033f59d}
Reserved, 0x48-\/0x4C 

Definition at line 374 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{}\label{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}
Reserved, 0x5C

Reserved, 0x54-\/0x5C 

Definition at line 378 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_r_c_c___type_def_a99d0f80afb3d4e8ea9c465096498c327}{}\label{struct_r_c_c___type_def_a99d0f80afb3d4e8ea9c465096498c327}
Reserved, 0x68-\/0x6C 

Definition at line 381 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}\hypertarget{struct_r_c_c___type_def_ac2f0dff647e768676abe64fb2bde63be}{}\label{struct_r_c_c___type_def_ac2f0dff647e768676abe64fb2bde63be}
Reserved, 0x78-\/0x7C 

Definition at line 384 of file stm32f401xc.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{struct_r_c_c___type_def_a3996b25fd21e35d51d83becbe6c79524}{}\label{struct_r_c_c___type_def_a3996b25fd21e35d51d83becbe6c79524}
Reserved, 0x84-\/0x88 

Definition at line 420 of file stm32f410cx.\+h.

\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!S\+S\+C\+GR@{S\+S\+C\+GR}}
\index{S\+S\+C\+GR@{S\+S\+C\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+S\+C\+GR}{SSCGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+S\+C\+GR}\hypertarget{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{}\label{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}
R\+CC spread spectrum clock generation register, Address offset\+: 0x80 

Definition at line 385 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
