Analysis & Synthesis report for motor
Mon Jan 30 18:03:30 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |motor|top:Utop|Logic_control5:logicUnit|state
 11. State Machine - |motor|uart:unitUArt|uart_tx_state
 12. State Machine - |motor|uart:unitUArt|uart_rx_state
 13. State Machine - |motor|movingStates:UmovingStates|current_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component|altsyncram_vp71:auto_generated
 21. Parameter Settings for User Entity Instance: uart:unitUArt
 22. Parameter Settings for User Entity Instance: top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: top:Utop|divider:clkUnit
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "top:Utop|divider:clkUnit"
 26. Port Connectivity Checks: "top:Utop|logic_control5:logicUnit"
 27. Port Connectivity Checks: "uart:unitUArt"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 30 18:03:30 2017           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; motor                                           ;
; Top-level Entity Name              ; motor                                           ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 1,273                                           ;
;     Total combinational functions  ; 1,116                                           ;
;     Dedicated logic registers      ; 599                                             ;
; Total registers                    ; 599                                             ;
; Total pins                         ; 49                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; motor              ; motor              ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; motor.vhd                        ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/motor.vhd                    ;         ;
; trigger_mux.vhd                  ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/trigger_mux.vhd              ;         ;
; echo_block.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/echo_block.vhd               ;         ;
; pwm.vhd                          ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/pwm.vhd                      ;         ;
; ultra_sonar.vhd                  ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/ultra_sonar.vhd              ;         ;
; movingstates.vhd                 ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/movingstates.vhd             ;         ;
; uart.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/uart.vhd                     ;         ;
; top.vhd                          ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/top.vhd                      ;         ;
; logic_control5.vhd               ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/logic_control5.vhd           ;         ;
; snookermifforreal.vhd            ; yes             ; Auto-Found Wizard-Generated File       ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/snookermifforreal.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vp71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/db/altsyncram_vp71.tdf       ;         ;
; snookermif.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/snookermif.mif               ;         ;
; divider.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/divider.vhd                  ;         ;
; com_rs232.vhd                    ; yes             ; Auto-Found VHDL File                   ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/com_rs232.vhd                ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 49               ;
; Total memory bits        ; 2048             ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; rst~input        ;
; Maximum fan-out          ; 523              ;
; Total fan-out            ; 5665             ;
; Average fan-out          ; 3.11             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; |motor                                       ; 1116 (0)          ; 599 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 49   ; 0            ; |motor                                                                                                    ; work         ;
;    |COM_rs232:UCOM_rs232|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|COM_rs232:UCOM_rs232                                                                               ; work         ;
;    |PWM:Upwm0|                               ; 32 (32)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|PWM:Upwm0                                                                                          ; work         ;
;    |PWM:Upwm1|                               ; 17 (17)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|PWM:Upwm1                                                                                          ; work         ;
;    |PWM:Upwm2|                               ; 15 (15)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|PWM:Upwm2                                                                                          ; work         ;
;    |PWM:Upwm3|                               ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|PWM:Upwm3                                                                                          ; work         ;
;    |echo_block:Uecho0|                       ; 22 (22)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|echo_block:Uecho0                                                                                  ; work         ;
;    |echo_block:Uecho1|                       ; 22 (22)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|echo_block:Uecho1                                                                                  ; work         ;
;    |echo_block:Uecho2|                       ; 22 (22)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|echo_block:Uecho2                                                                                  ; work         ;
;    |echo_block:Uecho3|                       ; 22 (22)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|echo_block:Uecho3                                                                                  ; work         ;
;    |movingStates:UmovingStates|              ; 520 (520)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|movingStates:UmovingStates                                                                         ; work         ;
;    |top:Utop|                                ; 201 (0)           ; 106 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|top:Utop                                                                                           ; work         ;
;       |Logic_control5:logicUnit|             ; 188 (188)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|top:Utop|Logic_control5:logicUnit                                                                  ; work         ;
;       |divider:clkUnit|                      ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|top:Utop|divider:clkUnit                                                                           ; work         ;
;       |snookermifforreal:dataUnit|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|top:Utop|snookermifforreal:dataUnit                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_vp71:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component|altsyncram_vp71:auto_generated ; work         ;
;    |trigger_mux:Utrigger_mux|                ; 43 (43)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|trigger_mux:Utrigger_mux                                                                           ; work         ;
;    |uart:unitUArt|                           ; 50 (50)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|uart:unitUArt                                                                                      ; work         ;
;    |ultra_sonar:Utrigger0|                   ; 35 (35)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|ultra_sonar:Utrigger0                                                                              ; work         ;
;    |ultra_sonar:Utrigger1|                   ; 35 (35)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|ultra_sonar:Utrigger1                                                                              ; work         ;
;    |ultra_sonar:Utrigger2|                   ; 35 (35)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|ultra_sonar:Utrigger2                                                                              ; work         ;
;    |ultra_sonar:Utrigger3|                   ; 35 (35)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |motor|ultra_sonar:Utrigger3                                                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component|altsyncram_vp71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; snookermif.mif ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |motor|top:Utop|snookermifforreal:dataUnit ; C:/raphy/robotSnooker 2015-2016/VHDL/Motor/snookermifforreal.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |motor|top:Utop|Logic_control5:logicUnit|state                                                                                                               ;
+-------------------+-----------+-------------+----------------+-----------------+------------+-------------------+--------------+----------------+--------------+-------------+
; Name              ; state.EOF ; state.Timer ; state.StartBit ; state.DataLoadS ; state.AddS ; state.SendCounter ; state.WCheck ; state.readData ; state.wait_e ; state.start ;
+-------------------+-----------+-------------+----------------+-----------------+------------+-------------------+--------------+----------------+--------------+-------------+
; state.start       ; 0         ; 0           ; 0              ; 0               ; 0          ; 0                 ; 0            ; 0              ; 0            ; 0           ;
; state.wait_e      ; 0         ; 0           ; 0              ; 0               ; 0          ; 0                 ; 0            ; 0              ; 1            ; 1           ;
; state.readData    ; 0         ; 0           ; 0              ; 0               ; 0          ; 0                 ; 0            ; 1              ; 0            ; 1           ;
; state.WCheck      ; 0         ; 0           ; 0              ; 0               ; 0          ; 0                 ; 1            ; 0              ; 0            ; 1           ;
; state.SendCounter ; 0         ; 0           ; 0              ; 0               ; 0          ; 1                 ; 0            ; 0              ; 0            ; 1           ;
; state.AddS        ; 0         ; 0           ; 0              ; 0               ; 1          ; 0                 ; 0            ; 0              ; 0            ; 1           ;
; state.DataLoadS   ; 0         ; 0           ; 0              ; 1               ; 0          ; 0                 ; 0            ; 0              ; 0            ; 1           ;
; state.StartBit    ; 0         ; 0           ; 1              ; 0               ; 0          ; 0                 ; 0            ; 0              ; 0            ; 1           ;
; state.Timer       ; 0         ; 1           ; 0              ; 0               ; 0          ; 0                 ; 0            ; 0              ; 0            ; 1           ;
; state.EOF         ; 1         ; 0           ; 0              ; 0               ; 0          ; 0                 ; 0            ; 0              ; 0            ; 1           ;
+-------------------+-----------+-------------+----------------+-----------------+------------+-------------------+--------------+----------------+--------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |motor|uart:unitUArt|uart_tx_state                                                                              ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; Name                            ; uart_tx_state.tx_send_stop_bit ; uart_tx_state.tx_send_data ; uart_tx_state.tx_send_start_bit ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; uart_tx_state.tx_send_start_bit ; 0                              ; 0                          ; 0                               ;
; uart_tx_state.tx_send_data      ; 0                              ; 1                          ; 1                               ;
; uart_tx_state.tx_send_stop_bit  ; 1                              ; 0                          ; 1                               ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |motor|uart:unitUArt|uart_rx_state                                                                                                     ;
+--------------------------------+-------------------------------+--------------------------+---------------------------+--------------------------------+
; Name                           ; uart_rx_state.rx_get_stop_bit ; uart_rx_state.zynq_state ; uart_rx_state.rx_get_data ; uart_rx_state.rx_get_start_bit ;
+--------------------------------+-------------------------------+--------------------------+---------------------------+--------------------------------+
; uart_rx_state.rx_get_start_bit ; 0                             ; 0                        ; 0                         ; 0                              ;
; uart_rx_state.rx_get_data      ; 0                             ; 0                        ; 1                         ; 1                              ;
; uart_rx_state.zynq_state       ; 0                             ; 1                        ; 0                         ; 1                              ;
; uart_rx_state.rx_get_stop_bit  ; 1                             ; 0                        ; 0                         ; 1                              ;
+--------------------------------+-------------------------------+--------------------------+---------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |motor|movingStates:UmovingStates|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------+------------------------+-------------------------+-------------------------+------------------------------+---------------------+----------------------------+------------------------+--------------------------+-------------------------+-----------------------+--------------------+-----------------------------+------------------------+------------------------------+------------------------------+-------------------------+-----------------------------------+--------------------------+------------------------------+---------------------+-------------------------------+--------------------------------+
; Name                              ; current_state.wait_EOF ; current_state.zynq_stop ; current_state.stopDrive ; current_state.alignAfterBack ; current_state.start ; current_state.rs_backwards ; current_state.rs_align ; current_state.rs_outside ; current_state.rs_rotate ; current_state.rs_move ; current_state.stop ; current_state.delayRotate90 ; current_state.rotate90 ; current_state.delayMoveUntil ; current_state.afterMoveUntil ; current_state.moveUntil ; current_state.delayAlignedDriving ; current_state.delayAlign ; current_state.alignedDriving ; current_state.align ; current_state.drivingDistance ; current_state.drivingBackwards ;
+-----------------------------------+------------------------+-------------------------+-------------------------+------------------------------+---------------------+----------------------------+------------------------+--------------------------+-------------------------+-----------------------+--------------------+-----------------------------+------------------------+------------------------------+------------------------------+-------------------------+-----------------------------------+--------------------------+------------------------------+---------------------+-------------------------------+--------------------------------+
; current_state.drivingBackwards    ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 0                              ;
; current_state.drivingDistance     ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 1                             ; 1                              ;
; current_state.align               ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 1                   ; 0                             ; 1                              ;
; current_state.alignedDriving      ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 1                            ; 0                   ; 0                             ; 1                              ;
; current_state.delayAlign          ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 1                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.delayAlignedDriving ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 1                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.moveUntil           ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 1                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.afterMoveUntil      ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 1                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.delayMoveUntil      ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 1                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.rotate90            ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 1                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.delayRotate90       ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 1                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.stop                ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 1                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.rs_move             ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 1                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.rs_rotate           ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 1                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.rs_outside          ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 1                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.rs_align            ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 1                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.rs_backwards        ; 0                      ; 0                       ; 0                       ; 0                            ; 0                   ; 1                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.start               ; 0                      ; 0                       ; 0                       ; 0                            ; 1                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.alignAfterBack      ; 0                      ; 0                       ; 0                       ; 1                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.stopDrive           ; 0                      ; 0                       ; 1                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.zynq_stop           ; 0                      ; 1                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
; current_state.wait_EOF            ; 1                      ; 0                       ; 0                       ; 0                            ; 0                   ; 0                          ; 0                      ; 0                        ; 0                       ; 0                     ; 0                  ; 0                           ; 0                      ; 0                            ; 0                            ; 0                       ; 0                                 ; 0                        ; 0                            ; 0                   ; 0                             ; 1                              ;
+-----------------------------------+------------------------+-------------------------+-------------------------+------------------------------+---------------------+----------------------------+------------------------+--------------------------+-------------------------+-----------------------+--------------------+-----------------------------+------------------------+------------------------------+------------------------------+-------------------------+-----------------------------------+--------------------------+------------------------------+---------------------+-------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
; movingStates:UmovingStates|direction0_s             ; movingStates:UmovingStates|Selector74              ; yes                    ;
; movingStates:UmovingStates|direction1_s             ; movingStates:UmovingStates|Selector73              ; yes                    ;
; movingStates:UmovingStates|direction2_s             ; movingStates:UmovingStates|Selector74              ; yes                    ;
; movingStates:UmovingStates|direction3_s             ; movingStates:UmovingStates|Selector72              ; yes                    ;
; movingStates:UmovingStates|strike_confirm           ; movingStates:UmovingStates|current_state.zynq_stop ; yes                    ;
; movingStates:UmovingStates|pwm0_s[12]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[11]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[10]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[9]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[8]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[7]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[6]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[5]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm0_s[4]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[15]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[14]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[13]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[12]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[11]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[10]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[9]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[8]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[7]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[6]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[5]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[4]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[3]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[2]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm1_s[1]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[12]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[11]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[10]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[9]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[8]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[7]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[6]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[5]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[4]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[3]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[2]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[1]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm2_s[0]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[12]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[11]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[10]               ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[8]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[7]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[6]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[5]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[4]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[2]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|pwm3_s[1]                ; movingStates:UmovingStates|Selector75              ; yes                    ;
; movingStates:UmovingStates|afterMoveUntil_active    ; movingStates:UmovingStates|afterMoveUntil_active   ; yes                    ;
; movingStates:UmovingStates|delay_active             ; movingStates:UmovingStates|Selector45              ; yes                    ;
; Number of user-specified and inferred latches = 54  ;                                                    ;                        ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+-------------------------------------------------------+---------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                            ;
+-------------------------------------------------------+---------------------------------------------------------------+
; PWM:Upwm1|scount[15]                                  ; Merged with PWM:Upwm0|scount[15]                              ;
; PWM:Upwm2|scount[15]                                  ; Merged with PWM:Upwm0|scount[15]                              ;
; PWM:Upwm3|scount[15]                                  ; Merged with PWM:Upwm0|scount[15]                              ;
; PWM:Upwm1|scount[14]                                  ; Merged with PWM:Upwm0|scount[14]                              ;
; PWM:Upwm2|scount[14]                                  ; Merged with PWM:Upwm0|scount[14]                              ;
; PWM:Upwm3|scount[14]                                  ; Merged with PWM:Upwm0|scount[14]                              ;
; PWM:Upwm1|scount[13]                                  ; Merged with PWM:Upwm0|scount[13]                              ;
; PWM:Upwm2|scount[13]                                  ; Merged with PWM:Upwm0|scount[13]                              ;
; PWM:Upwm3|scount[13]                                  ; Merged with PWM:Upwm0|scount[13]                              ;
; PWM:Upwm1|scount[12]                                  ; Merged with PWM:Upwm0|scount[12]                              ;
; PWM:Upwm2|scount[12]                                  ; Merged with PWM:Upwm0|scount[12]                              ;
; PWM:Upwm3|scount[12]                                  ; Merged with PWM:Upwm0|scount[12]                              ;
; PWM:Upwm1|scount[11]                                  ; Merged with PWM:Upwm0|scount[11]                              ;
; PWM:Upwm2|scount[11]                                  ; Merged with PWM:Upwm0|scount[11]                              ;
; PWM:Upwm3|scount[11]                                  ; Merged with PWM:Upwm0|scount[11]                              ;
; PWM:Upwm1|scount[10]                                  ; Merged with PWM:Upwm0|scount[10]                              ;
; PWM:Upwm2|scount[10]                                  ; Merged with PWM:Upwm0|scount[10]                              ;
; PWM:Upwm3|scount[10]                                  ; Merged with PWM:Upwm0|scount[10]                              ;
; PWM:Upwm1|scount[9]                                   ; Merged with PWM:Upwm0|scount[9]                               ;
; PWM:Upwm2|scount[9]                                   ; Merged with PWM:Upwm0|scount[9]                               ;
; PWM:Upwm3|scount[9]                                   ; Merged with PWM:Upwm0|scount[9]                               ;
; PWM:Upwm1|scount[8]                                   ; Merged with PWM:Upwm0|scount[8]                               ;
; PWM:Upwm2|scount[8]                                   ; Merged with PWM:Upwm0|scount[8]                               ;
; PWM:Upwm3|scount[8]                                   ; Merged with PWM:Upwm0|scount[8]                               ;
; PWM:Upwm1|scount[7]                                   ; Merged with PWM:Upwm0|scount[7]                               ;
; PWM:Upwm2|scount[7]                                   ; Merged with PWM:Upwm0|scount[7]                               ;
; PWM:Upwm3|scount[7]                                   ; Merged with PWM:Upwm0|scount[7]                               ;
; PWM:Upwm1|scount[6]                                   ; Merged with PWM:Upwm0|scount[6]                               ;
; PWM:Upwm2|scount[6]                                   ; Merged with PWM:Upwm0|scount[6]                               ;
; PWM:Upwm3|scount[6]                                   ; Merged with PWM:Upwm0|scount[6]                               ;
; PWM:Upwm1|scount[5]                                   ; Merged with PWM:Upwm0|scount[5]                               ;
; PWM:Upwm2|scount[5]                                   ; Merged with PWM:Upwm0|scount[5]                               ;
; PWM:Upwm3|scount[5]                                   ; Merged with PWM:Upwm0|scount[5]                               ;
; PWM:Upwm1|scount[4]                                   ; Merged with PWM:Upwm0|scount[4]                               ;
; PWM:Upwm2|scount[4]                                   ; Merged with PWM:Upwm0|scount[4]                               ;
; PWM:Upwm3|scount[4]                                   ; Merged with PWM:Upwm0|scount[4]                               ;
; PWM:Upwm1|scount[3]                                   ; Merged with PWM:Upwm0|scount[3]                               ;
; PWM:Upwm2|scount[3]                                   ; Merged with PWM:Upwm0|scount[3]                               ;
; PWM:Upwm3|scount[3]                                   ; Merged with PWM:Upwm0|scount[3]                               ;
; PWM:Upwm1|scount[2]                                   ; Merged with PWM:Upwm0|scount[2]                               ;
; PWM:Upwm2|scount[2]                                   ; Merged with PWM:Upwm0|scount[2]                               ;
; PWM:Upwm3|scount[2]                                   ; Merged with PWM:Upwm0|scount[2]                               ;
; PWM:Upwm1|scount[1]                                   ; Merged with PWM:Upwm0|scount[1]                               ;
; PWM:Upwm2|scount[1]                                   ; Merged with PWM:Upwm0|scount[1]                               ;
; PWM:Upwm3|scount[1]                                   ; Merged with PWM:Upwm0|scount[1]                               ;
; PWM:Upwm1|scount[0]                                   ; Merged with PWM:Upwm0|scount[0]                               ;
; PWM:Upwm2|scount[0]                                   ; Merged with PWM:Upwm0|scount[0]                               ;
; PWM:Upwm3|scount[0]                                   ; Merged with PWM:Upwm0|scount[0]                               ;
; echo_block:Uecho2|output[0]                           ; Lost fanout                                                   ;
; echo_block:Uecho2|last_output[0]                      ; Lost fanout                                                   ;
; echo_block:Uecho2|output[1]                           ; Lost fanout                                                   ;
; echo_block:Uecho2|last_output[1]                      ; Lost fanout                                                   ;
; echo_block:Uecho2|output[2]                           ; Lost fanout                                                   ;
; echo_block:Uecho2|last_output[2]                      ; Lost fanout                                                   ;
; echo_block:Uecho2|output[3]                           ; Lost fanout                                                   ;
; echo_block:Uecho2|last_output[3]                      ; Lost fanout                                                   ;
; echo_block:Uecho2|output[4]                           ; Lost fanout                                                   ;
; echo_block:Uecho2|last_output[4]                      ; Lost fanout                                                   ;
; echo_block:Uecho3|output[0]                           ; Lost fanout                                                   ;
; echo_block:Uecho3|last_output[0]                      ; Lost fanout                                                   ;
; echo_block:Uecho3|output[1]                           ; Lost fanout                                                   ;
; echo_block:Uecho3|last_output[1]                      ; Lost fanout                                                   ;
; echo_block:Uecho3|output[2]                           ; Lost fanout                                                   ;
; echo_block:Uecho3|last_output[2]                      ; Lost fanout                                                   ;
; echo_block:Uecho3|output[3]                           ; Lost fanout                                                   ;
; echo_block:Uecho3|last_output[3]                      ; Lost fanout                                                   ;
; echo_block:Uecho3|output[4]                           ; Lost fanout                                                   ;
; echo_block:Uecho3|last_output[4]                      ; Lost fanout                                                   ;
; uart:unitUArt|tx_baud_tick                            ; Lost fanout                                                   ;
; uart:unitUArt|uart_tx_count[0..2]                     ; Lost fanout                                                   ;
; uart:unitUArt|tx_baud_counter[0..9]                   ; Lost fanout                                                   ;
; uart:unitUArt|uart_tx_state.tx_send_start_bit         ; Lost fanout                                                   ;
; uart:unitUArt|uart_tx_state.tx_send_data              ; Lost fanout                                                   ;
; uart:unitUArt|uart_tx_state.tx_send_stop_bit          ; Lost fanout                                                   ;
; movingStates:UmovingStates|current_state.rs_backwards ; Merged with movingStates:UmovingStates|current_state.rs_align ;
; movingStates:UmovingStates|current_state.rs_align     ; Stuck at GND due to stuck port data_in                        ;
; Total Number of Removed Registers = 87                ;                                                               ;
+-------------------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+--------------------------------+--------------------+---------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                              ;
+--------------------------------+--------------------+---------------------------------------------------------------------+
; uart:unitUArt|tx_baud_tick     ; Lost Fanouts       ; uart:unitUArt|tx_baud_counter[9], uart:unitUArt|tx_baud_counter[8], ;
;                                ;                    ; uart:unitUArt|tx_baud_counter[7], uart:unitUArt|tx_baud_counter[6], ;
;                                ;                    ; uart:unitUArt|tx_baud_counter[5], uart:unitUArt|tx_baud_counter[4], ;
;                                ;                    ; uart:unitUArt|tx_baud_counter[3], uart:unitUArt|tx_baud_counter[2], ;
;                                ;                    ; uart:unitUArt|tx_baud_counter[1], uart:unitUArt|tx_baud_counter[0]  ;
; uart:unitUArt|uart_tx_count[2] ; Lost Fanouts       ; uart:unitUArt|uart_tx_count[1], uart:unitUArt|uart_tx_count[0],     ;
;                                ;                    ; uart:unitUArt|uart_tx_state.tx_send_data                            ;
; echo_block:Uecho2|output[0]    ; Lost Fanouts       ; echo_block:Uecho2|last_output[0]                                    ;
; echo_block:Uecho2|output[1]    ; Lost Fanouts       ; echo_block:Uecho2|last_output[1]                                    ;
; echo_block:Uecho2|output[2]    ; Lost Fanouts       ; echo_block:Uecho2|last_output[2]                                    ;
; echo_block:Uecho2|output[3]    ; Lost Fanouts       ; echo_block:Uecho2|last_output[3]                                    ;
; echo_block:Uecho2|output[4]    ; Lost Fanouts       ; echo_block:Uecho2|last_output[4]                                    ;
; echo_block:Uecho3|output[0]    ; Lost Fanouts       ; echo_block:Uecho3|last_output[0]                                    ;
; echo_block:Uecho3|output[1]    ; Lost Fanouts       ; echo_block:Uecho3|last_output[1]                                    ;
; echo_block:Uecho3|output[2]    ; Lost Fanouts       ; echo_block:Uecho3|last_output[2]                                    ;
; echo_block:Uecho3|output[3]    ; Lost Fanouts       ; echo_block:Uecho3|last_output[3]                                    ;
; echo_block:Uecho3|output[4]    ; Lost Fanouts       ; echo_block:Uecho3|last_output[4]                                    ;
+--------------------------------+--------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 599   ;
; Number of registers using Synchronous Clear  ; 309   ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 512   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 198   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; top:Utop|Logic_control5:logicUnit|Sadd[0] ; 2       ;
; top:Utop|Logic_control5:logicUnit|Sadd[1] ; 2       ;
; top:Utop|Logic_control5:logicUnit|Sadd[2] ; 2       ;
; top:Utop|Logic_control5:logicUnit|Sadd[3] ; 2       ;
; top:Utop|Logic_control5:logicUnit|Sadd[4] ; 2       ;
; top:Utop|Logic_control5:logicUnit|Sadd[5] ; 2       ;
; top:Utop|Logic_control5:logicUnit|Sadd[6] ; 2       ;
; top:Utop|Logic_control5:logicUnit|Sadd[7] ; 2       ;
; top:Utop|Logic_control5:logicUnit|sTXD    ; 5       ;
; uart:unitUArt|uart_rx_bit                 ; 4       ;
; uart:unitUArt|uart_rx_filter[1]           ; 3       ;
; uart:unitUArt|uart_rx_filter[0]           ; 3       ;
; uart:unitUArt|uart_rx_data_sr[1]          ; 2       ;
; uart:unitUArt|uart_rx_data_sr[0]          ; 1       ;
; Total number of inverted registers = 14   ;         ;
+-------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |motor|uart:unitUArt|uart_rx_bit_spacing[1]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |motor|movingStates:UmovingStates|delay_counter[13]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |motor|movingStates:UmovingStates|afterMoveUntil_counter[28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |motor|top:Utop|Logic_control5:logicUnit|timeCounter[3]      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |motor|trigger_mux:Utrigger_mux|t_enable3                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |motor|uart:unitUArt|uart_tx_count[0]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |motor|top:Utop|Logic_control5:logicUnit|Sdata[6]            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |motor|uart:unitUArt|uart_rx_data_vec[2]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |motor|uart:unitUArt|uart_rx_filter[1]                       ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |motor|top:Utop|Logic_control5:logicUnit|Sadd[2]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |motor|movingStates:UmovingStates|pwm0_s[11]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |motor|movingStates:UmovingStates|dynamicSpeed1[14]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |motor|top:Utop|Logic_control5:logicUnit|state               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |motor|uart:unitUArt|Selector15                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |motor|movingStates:UmovingStates|Selector43                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |motor|uart:unitUArt|Selector3                               ;
; 18:1               ; 9 bits    ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |motor|movingStates:UmovingStates|Selector4                  ;
; 18:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |motor|movingStates:UmovingStates|Selector6                  ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; No         ; |motor|movingStates:UmovingStates|Selector21                 ;
; 20:1               ; 8 bits    ; 104 LEs       ; 96 LEs               ; 8 LEs                  ; No         ; |motor|movingStates:UmovingStates|Selector14                 ;
; 46:1               ; 14 bits   ; 420 LEs       ; 238 LEs              ; 182 LEs                ; No         ; |motor|movingStates:UmovingStates|Selector64                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component|altsyncram_vp71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:unitUArt ;
+-----------------+----------+-------------------------------+
; Parameter Name  ; Value    ; Type                          ;
+-----------------+----------+-------------------------------+
; baud            ; 115200   ; Signed Integer                ;
; clock_frequency ; 50000000 ; Signed Integer                ;
+-----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; snookermif.mif       ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_vp71      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:Utop|divider:clkUnit ;
+-----------------+----------+------------------------------------------+
; Parameter Name  ; Value    ; Type                                     ;
+-----------------+----------+------------------------------------------+
; baud            ; 115200   ; Signed Integer                           ;
; clock_frequency ; 50000000 ; Signed Integer                           ;
+-----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:Utop|divider:clkUnit"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ocscloc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; realclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:Utop|logic_control5:logicUnit"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dataload ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oflag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; odata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ocounter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:unitUArt"                                                                                                                                              ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_stream_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_stream_in_stb  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_stream_in_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; data_stream_out_stb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 30 18:03:23 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off motor -c motor
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (12125): Using design file motor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: motor-motor_architecture
    Info (12023): Found entity 1: motor
Info (12127): Elaborating entity "motor" for the top level hierarchy
Warning (12125): Using design file trigger_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: trigger_mux-trigger_mux_architecture
    Info (12023): Found entity 1: trigger_mux
Info (12128): Elaborating entity "trigger_mux" for hierarchy "trigger_mux:Utrigger_mux"
Warning (12125): Using design file echo_block.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: echo_block-echo_block_architecture
    Info (12023): Found entity 1: echo_block
Info (12128): Elaborating entity "echo_block" for hierarchy "echo_block:Uecho0"
Warning (12125): Using design file pwm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PWM-PWM_architecture
    Info (12023): Found entity 1: PWM
Info (12128): Elaborating entity "PWM" for hierarchy "PWM:Upwm0"
Warning (12125): Using design file ultra_sonar.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ultra_sonar-ultra_sonar_architecture
    Info (12023): Found entity 1: ultra_sonar
Info (12128): Elaborating entity "ultra_sonar" for hierarchy "ultra_sonar:Utrigger0"
Warning (12125): Using design file movingstates.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: movingStates-movingStates_architecture
    Info (12023): Found entity 1: movingStates
Info (12128): Elaborating entity "movingStates" for hierarchy "movingStates:UmovingStates"
Warning (10036): Verilog HDL or VHDL warning at movingstates.vhd(76): object "rs_delay_condition" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at movingstates.vhd(101): object "toggle_await_signal" assigned a value but never read
Warning (10631): VHDL Process Statement warning at movingstates.vhd(175): inferring latch(es) for signal or variable "dynamicSpeed3", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at movingstates.vhd(336): signal "align_backwards_delta_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at movingstates.vhd(342): signal "align_backwards_delta_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at movingstates.vhd(442): signal "dynamicSpeed1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at movingstates.vhd(444): signal "dynamicSpeed3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at movingstates.vhd(570): signal "rs_unready_condition" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at movingstates.vhd(572): signal "rs_outside_condition" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at movingstates.vhd(576): signal "zynq_stop_condition" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "strike_confirm", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "COM_send", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "pwm0_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "pwm1_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "pwm2_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "pwm3_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "delay_active", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "direction0_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "direction2_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "direction1_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "direction3_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "delay_time", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at movingstates.vhd(276): inferring latch(es) for signal or variable "afterMoveUntil_active", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "afterMoveUntil_active" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[0]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[1]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[2]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[3]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[4]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[5]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[6]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[7]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[8]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[9]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[10]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[11]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[12]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[13]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[14]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[15]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[16]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[17]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[18]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[19]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[20]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[21]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[22]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[23]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[24]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[25]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[26]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[27]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[28]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[29]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[30]" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_time[31]" at movingstates.vhd(276)
Info (10041): Inferred latch for "direction3_s" at movingstates.vhd(276)
Info (10041): Inferred latch for "direction1_s" at movingstates.vhd(276)
Info (10041): Inferred latch for "direction2_s" at movingstates.vhd(276)
Info (10041): Inferred latch for "direction0_s" at movingstates.vhd(276)
Info (10041): Inferred latch for "delay_active" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[0]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[1]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[2]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[3]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[4]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[5]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[6]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[7]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[8]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[9]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[10]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[11]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[12]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[13]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[14]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm3_s[15]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[0]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[1]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[2]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[3]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[4]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[5]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[6]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[7]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[8]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[9]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[10]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[11]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[12]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[13]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[14]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm2_s[15]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[0]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[1]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[2]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[3]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[4]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[5]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[6]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[7]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[8]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[9]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[10]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[11]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[12]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[13]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[14]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm1_s[15]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[0]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[1]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[2]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[3]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[4]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[5]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[6]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[7]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[8]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[9]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[10]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[11]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[12]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[13]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[14]" at movingstates.vhd(276)
Info (10041): Inferred latch for "pwm0_s[15]" at movingstates.vhd(276)
Info (10041): Inferred latch for "COM_send" at movingstates.vhd(276)
Info (10041): Inferred latch for "strike_confirm" at movingstates.vhd(276)
Info (10041): Inferred latch for "dynamicSpeed3[0]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[1]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[2]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[3]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[4]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[5]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[6]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[7]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[8]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[9]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[10]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[11]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[12]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[13]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[14]" at movingstates.vhd(175)
Info (10041): Inferred latch for "dynamicSpeed3[15]" at movingstates.vhd(175)
Warning (12125): Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: uart-rtl
    Info (12023): Found entity 1: uart
Info (12128): Elaborating entity "uart" for hierarchy "uart:unitUArt"
Warning (10036): Verilog HDL or VHDL warning at uart.vhd(55): object "zynq_clkwise" assigned a value but never read
Warning (10492): VHDL Process Statement warning at uart.vhd(125): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: top-arc_top
    Info (12023): Found entity 1: top
Info (12128): Elaborating entity "top" for hierarchy "top:Utop"
Warning (10541): VHDL Signal Declaration warning at top.vhd(23): used implicit default value for signal "DataLoad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (12125): Using design file logic_control5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Logic_control5-Behavioral
    Info (12023): Found entity 1: Logic_control5
Info (12128): Elaborating entity "logic_control5" for hierarchy "top:Utop|logic_control5:logicUnit"
Warning (10541): VHDL Signal Declaration warning at logic_control5.vhd(45): used implicit default value for signal "Odata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at logic_control5.vhd(47): used implicit default value for signal "Ocounter" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at logic_control5.vhd(61): object "RepeatCounter" assigned a value but never read
Warning (10492): VHDL Process Statement warning at logic_control5.vhd(81): signal "sTXD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file snookermifforreal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: snookermifforreal-SYN
    Info (12023): Found entity 1: snookermifforreal
Info (12128): Elaborating entity "snookermifforreal" for hierarchy "top:Utop|snookermifforreal:dataUnit"
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "snookermif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vp71.tdf
    Info (12023): Found entity 1: altsyncram_vp71
Info (12128): Elaborating entity "altsyncram_vp71" for hierarchy "top:Utop|snookermifforreal:dataUnit|altsyncram:altsyncram_component|altsyncram_vp71:auto_generated"
Warning (12125): Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: divider-Behavioral
    Info (12023): Found entity 1: divider
Info (12128): Elaborating entity "divider" for hierarchy "top:Utop|divider:clkUnit"
Warning (12125): Using design file com_rs232.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: COM_rs232-COM_rs232_architecture
    Info (12023): Found entity 1: COM_rs232
Info (12128): Elaborating entity "COM_rs232" for hierarchy "COM_rs232:UCOM_rs232"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[12]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[12]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[3]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[12]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[2]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[12]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[0]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[12]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[5]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[11]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[1]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[11]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm0_s[9]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[10]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm0_s[8]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[10]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[10]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[10]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[7]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[7]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[4]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[7]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm0_s[4]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[6]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[8]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[6]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[6]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[6]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm2_s[11]" merged with LATCH primitive "movingStates:UmovingStates|pwm0_s[5]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm3_s[10]" merged with LATCH primitive "movingStates:UmovingStates|pwm1_s[1]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm3_s[1]" merged with LATCH primitive "movingStates:UmovingStates|pwm1_s[1]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm3_s[6]" merged with LATCH primitive "movingStates:UmovingStates|pwm2_s[9]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm3_s[2]" merged with LATCH primitive "movingStates:UmovingStates|pwm3_s[12]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm3_s[5]" merged with LATCH primitive "movingStates:UmovingStates|pwm3_s[11]"
    Info (13026): Duplicate LATCH primitive "movingStates:UmovingStates|pwm3_s[4]" merged with LATCH primitive "movingStates:UmovingStates|pwm3_s[7]"
Warning (13012): Latch movingStates:UmovingStates|direction0_s has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.zynq_stop
Warning (13012): Latch movingStates:UmovingStates|direction1_s has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.align
Warning (13012): Latch movingStates:UmovingStates|direction2_s has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rotate90
Warning (13012): Latch movingStates:UmovingStates|direction3_s has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rotate90
Warning (13012): Latch movingStates:UmovingStates|pwm0_s[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm0_s[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm0_s[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm0_s[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm0_s[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm0_s[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.alignedDriving
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.alignedDriving
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.alignedDriving
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_outside
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm1_s[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm2_s[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rotate90
Warning (13012): Latch movingStates:UmovingStates|pwm3_s[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm3_s[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm3_s[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|pwm3_s[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.rs_move
Warning (13012): Latch movingStates:UmovingStates|delay_active has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal movingStates:UmovingStates|current_state.start
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "top:Utop|Logic_control5:logicUnit|TXD" is converted into an equivalent circuit using register "top:Utop|Logic_control5:logicUnit|TXD~_emulated" and latch "top:Utop|Logic_control5:logicUnit|TXD~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DataLoad" is stuck at GND
    Warning (13410): Pin "topOstate[4]" is stuck at GND
    Warning (13410): Pin "topOstate[5]" is stuck at GND
    Warning (13410): Pin "topOstate[6]" is stuck at GND
    Warning (13410): Pin "topOstate[7]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register top:Utop|Logic_control5:logicUnit|counter[31] will power up to Low
    Critical Warning (18010): Register top:Utop|Logic_control5:logicUnit|counter[0] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switch0"
    Warning (15610): No output dependent on input pin "switch1"
    Warning (15610): No output dependent on input pin "switch2"
    Warning (15610): No output dependent on input pin "switch3"
    Warning (15610): No output dependent on input pin "toggle_await"
Info (21057): Implemented 1331 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 1274 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 437 megabytes
    Info: Processing ended: Mon Jan 30 18:03:30 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


