<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/tiva/chip/tm4c_ethernet.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_be86ff29f706306a10d5a26b6c845751.html">tiva</a></li><li class="navelem"><a class="el" href="dir_84bcfa4e55496c777103e3d6cc8e0042.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tm4c_ethernet.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/tiva/chip/tm4c_ethernet.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2014 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Includes some register bit definitions provided by:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   Copyright (C) 2014 TRD2 Inc. All rights reserved.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   Author: Calvin Maguranis &lt;calvin.maguranis@trd2inc.com&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_TIVA_CHIP_TM4C_ETHERNET_H</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_TIVA_CHIP_TM4C_ETHERNET_H</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Ethernet Controller Register Offsets *********************************************/</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Ethernet MAC Register Offsets */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define TIVA_EMAC_CFG_OFFSET           0x0000  </span><span class="comment">/* Ethernet MAC Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_FRAMEFLTR_OFFSET     0x0004  </span><span class="comment">/* Ethernet MAC Frame Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HASHTBLH_OFFSET      0x0008  </span><span class="comment">/* Ethernet MAC Hash Table High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HASHTBLL_OFFSET      0x000c  </span><span class="comment">/* Ethernet MAC Hash Table Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MIIADDR_OFFSET       0x0010  </span><span class="comment">/* Ethernet MAC MII Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MIIDATA_OFFSET       0x0014  </span><span class="comment">/* Ethernet MAC MII Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_FLOWCTL_OFFSET       0x0018  </span><span class="comment">/* Ethernet MAC Flow Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_VLANTG_OFFSET        0x001c  </span><span class="comment">/* Ethernet MAC VLAN Tag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_STATUS_OFFSET        0x0024  </span><span class="comment">/* Ethernet MAC Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RWUFF_OFFSET         0x0028  </span><span class="comment">/* Ethernet MAC Remote Wake-Up Frame Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PMTCTLSTAT_OFFSET    0x002c  </span><span class="comment">/* Ethernet MAC PMT Control and Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RIS_OFFSET           0x0038  </span><span class="comment">/* Ethernet MAC Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_IM_OFFSET            0x003c  </span><span class="comment">/* Ethernet MAC Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR0H_OFFSET        0x0040  </span><span class="comment">/* Ethernet MAC Address 0 High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR0L_OFFSET        0x0044  </span><span class="comment">/* Ethernet MAC Address 0 Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR1H_OFFSET        0x0048  </span><span class="comment">/* Ethernet MAC Address 1 High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR1L_OFFSET        0x004c  </span><span class="comment">/* Ethernet MAC Address 1 Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR2H_OFFSET        0x0050  </span><span class="comment">/* Ethernet MAC Address 2 High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR2L_OFFSET        0x0054  </span><span class="comment">/* Ethernet MAC Address 2 Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR3H_OFFSET        0x0058  </span><span class="comment">/* Ethernet MAC Address 3 High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR3L_OFFSET        0x005c  </span><span class="comment">/* Ethernet MAC Address 3 Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_WDOGTO_OFFSET        0x00dc  </span><span class="comment">/* Ethernet MAC Watchdog Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define TIVA_EMAC_MMCCTRL_OFFSET       0x0100  </span><span class="comment">/* Ethernet MAC MMC Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCRXRIS_OFFSET      0x0104  </span><span class="comment">/* Ethernet MAC MMC Receive Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCTXRIS_OFFSET      0x0108  </span><span class="comment">/* Ethernet MAC MMC Transmit Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCRXIM_OFFSET       0x010c  </span><span class="comment">/* Ethernet MAC MMC Receive Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCTXIM_OFFSET       0x0110  </span><span class="comment">/* Ethernet MAC MMC Transmit Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXCNTGB_OFFSET       0x0118  </span><span class="comment">/* Ethernet MAC Transmit Frame Count for Good and Bad Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXCNTSCOL_OFFSET     0x014c  </span><span class="comment">/* Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXCNTMCOL_OFFSET     0x0150  </span><span class="comment">/* Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXOCTCNTG_OFFSET     0x0164  </span><span class="comment">/* Ethernet MAC Transmit Octet Count Good */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTGB_OFFSET       0x0180  </span><span class="comment">/* Ethernet MAC Receive Frame Count for Good and Bad Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTCRCERR_OFFSET   0x0194  </span><span class="comment">/* Ethernet MAC Receive Frame Count for CRC Error Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTALGNERR_OFFSET  0x0198  </span><span class="comment">/* Ethernet MAC Receive Frame Count for Alignment Error Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTGUNI_OFFSET     0x01c4  </span><span class="comment">/* Ethernet MAC Receive Frame Count for Good Unicast Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define TIVA_EMAC_VLNINCREP_OFFSET     0x0584  </span><span class="comment">/* Ethernet MAC VLAN Tag Inclusion or Replacement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_VLANHASH_OFFSET      0x0588  </span><span class="comment">/* Ethernet MAC VLAN Hash Table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define TIVA_EMAC_TIMSTCTRL_OFFSET     0x0700  </span><span class="comment">/* Ethernet MAC Timestamp Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_SUBSECINC_OFFSET     0x0704  </span><span class="comment">/* Ethernet MAC Sub-Second Increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMSEC_OFFSET        0x0708  </span><span class="comment">/* Ethernet MAC System Time - Seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMNANO_OFFSET       0x070c  </span><span class="comment">/* Ethernet MAC System Time - Nanoseconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMSECU_OFFSET       0x0710  </span><span class="comment">/* Ethernet MAC System Time - Seconds Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMNANOU_OFFSET      0x0714  </span><span class="comment">/* Ethernet MAC System Time - Nanoseconds Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMADD_OFFSET        0x0718  </span><span class="comment">/* Ethernet MAC Timestamp Addend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TARGSEC_OFFSET       0x071c  </span><span class="comment">/* Ethernet MAC Target Time Seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TARGNANO_OFFSET      0x0720  </span><span class="comment">/* Ethernet MAC Target Time Nanoseconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HWORDSEC_OFFSET      0x0724  </span><span class="comment">/* Ethernet MAC System Time-Higher Word Seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMSTAT_OFFSET       0x0728  </span><span class="comment">/* Ethernet MAC Timestamp Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PPSCTRL_OFFSET       0x072c  </span><span class="comment">/* Ethernet MAC PPS Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PPS0INTVL_OFFSET     0x0760  </span><span class="comment">/* Ethernet MAC PPS0 Interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PPS0WIDTH_OFFSET     0x0764  </span><span class="comment">/* Ethernet MAC PPS0 Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define TIVA_EMAC_DMABUSMOD_OFFSET     0x0c00  </span><span class="comment">/* Ethernet MAC DMA Bus Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXPOLLD_OFFSET       0x0c04  </span><span class="comment">/* Ethernet MAC Transmit Poll Demand */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXPOLLD_OFFSET       0x0c08  </span><span class="comment">/* Ethernet MAC Receive Poll Demand */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXDLADDR_OFFSET      0x0c0c  </span><span class="comment">/* Ethernet MAC Receive Descriptor List Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXDLADDR_OFFSET      0x0c10  </span><span class="comment">/* Ethernet MAC Transmit Descriptor List Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_DMARIS_OFFSET        0x0c14  </span><span class="comment">/* Ethernet MAC DMA Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_DMAOPMODE_OFFSET     0x0c18  </span><span class="comment">/* Ethernet MAC DMA Operation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_DMAIM_OFFSET         0x0c1c  </span><span class="comment">/* Ethernet MAC DMA Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MFBOC_OFFSET         0x0c20  </span><span class="comment">/* Ethernet MAC Missed Frame and Buffer Overflow Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXINTWDT_OFFSET      0x0c24  </span><span class="comment">/* Ethernet MAC Receive Interrupt Watchdog Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSTXDESC_OFFSET     0x0c48  </span><span class="comment">/* Ethernet MAC Current Host Transmit Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSRXDESC_OFFSET     0x0c4c  </span><span class="comment">/* Ethernet MAC Current Host Receive Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSTXBA_OFFSET       0x0c50  </span><span class="comment">/* Ethernet MAC Current Host Transmit Buffer Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSRXBA_OFFSET       0x0c54  </span><span class="comment">/* Ethernet MAC Current Host Receive Buffer Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TIVA_EMAC_PP_OFFSET            0x0fc0  </span><span class="comment">/* Ethernet MAC Peripheral Property Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PC_OFFSET            0x0fc4  </span><span class="comment">/* Ethernet MAC Peripheral Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_CC_OFFSET            0x0fc8  </span><span class="comment">/* Ethernet MAC Clock Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_RIS_OFFSET           0x0fd0  </span><span class="comment">/* Ethernet PHY Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_IM_OFFSET            0x0fd4  </span><span class="comment">/* Ethernet PHY Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_MISC_OFFSET          0x0fd8  </span><span class="comment">/* RW1C Ethernet PHY Masked Interrupt Status and Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Ethernet Controller Register Addresses *******************************************/</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define TIVA_EMAC_CFG                  (TIVA_ETHCON_BASE + TIVA_EMAC_CFG_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_FRAMEFLTR            (TIVA_ETHCON_BASE + TIVA_EMAC_FRAMEFLTR_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HASHTBLH             (TIVA_ETHCON_BASE + TIVA_EMAC_HASHTBLH_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HASHTBLL             (TIVA_ETHCON_BASE + TIVA_EMAC_HASHTBLL_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MIIADDR              (TIVA_ETHCON_BASE + TIVA_EMAC_MIIADDR_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MIIDATA              (TIVA_ETHCON_BASE + TIVA_EMAC_MIIDATA_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_FLOWCTL              (TIVA_ETHCON_BASE + TIVA_EMAC_FLOWCTL_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_VLANTG               (TIVA_ETHCON_BASE + TIVA_EMAC_VLANTG_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_STATUS               (TIVA_ETHCON_BASE + TIVA_EMAC_STATUS_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RWUFF                (TIVA_ETHCON_BASE + TIVA_EMAC_RWUFF_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PMTCTLSTAT           (TIVA_ETHCON_BASE + TIVA_EMAC_PMTCTLSTAT_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RIS                  (TIVA_ETHCON_BASE + TIVA_EMAC_RIS_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_IM                   (TIVA_ETHCON_BASE + TIVA_EMAC_IM_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR0H               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR0H_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR0L               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR0L_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR1H               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR1H_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR1L               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR1L_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR2H               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR2H_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR2L               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR2L_OFFSET)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR3H               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR3H_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_ADDR3L               (TIVA_ETHCON_BASE + TIVA_EMAC_ADDR3L_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_WDOGTO               (TIVA_ETHCON_BASE + TIVA_EMAC_WDOGTO_OFFSET)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCCTRL              (TIVA_ETHCON_BASE + TIVA_EMAC_MMCCTRL_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCRXRIS             (TIVA_ETHCON_BASE + TIVA_EMAC_MMCRXRIS_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCTXRIS             (TIVA_ETHCON_BASE + TIVA_EMAC_MMCTXRIS_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCRXIM              (TIVA_ETHCON_BASE + TIVA_EMAC_MMCRXIM_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MMCTXIM              (TIVA_ETHCON_BASE + TIVA_EMAC_MMCTXIM_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXCNTGB              (TIVA_ETHCON_BASE + TIVA_EMAC_TXCNTGB_OFFSET)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXCNTSCOL            (TIVA_ETHCON_BASE + TIVA_EMAC_TXCNTSCOL_OFFSET)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXCNTMCOL            (TIVA_ETHCON_BASE + TIVA_EMAC_TXCNTMCOL_OFFSET)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXOCTCNTG            (TIVA_ETHCON_BASE + TIVA_EMAC_TXOCTCNTG_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTGB              (TIVA_ETHCON_BASE + TIVA_EMAC_RXCNTGB_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTCRCERR          (TIVA_ETHCON_BASE + TIVA_EMAC_RXCNTCRCERR_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTALGNERR         (TIVA_ETHCON_BASE + TIVA_EMAC_RXCNTALGNERR_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXCNTGUNI            (TIVA_ETHCON_BASE + TIVA_EMAC_RXCNTGUNI_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_VLNINCREP            (TIVA_ETHCON_BASE + TIVA_EMAC_VLNINCREP_OFFSET)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_VLANHASH             (TIVA_ETHCON_BASE + TIVA_EMAC_VLANHASH_OFFSET)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMSTCTRL            (TIVA_ETHCON_BASE + TIVA_EMAC_TIMSTCTRL_OFFSET)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_SUBSECINC            (TIVA_ETHCON_BASE + TIVA_EMAC_SUBSECINC_OFFSET)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMSEC               (TIVA_ETHCON_BASE + TIVA_EMAC_TIMSEC_OFFSET)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMNANO              (TIVA_ETHCON_BASE + TIVA_EMAC_TIMNANO_OFFSET)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMSECU              (TIVA_ETHCON_BASE + TIVA_EMAC_TIMSECU_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMNANOU             (TIVA_ETHCON_BASE + TIVA_EMAC_TIMNANOU_OFFSET)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMADD               (TIVA_ETHCON_BASE + TIVA_EMAC_TIMADD_OFFSET)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TARGSEC              (TIVA_ETHCON_BASE + TIVA_EMAC_TARGSEC_OFFSET)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TARGNANO             (TIVA_ETHCON_BASE + TIVA_EMAC_TARGNANO_OFFSET)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HWORDSEC             (TIVA_ETHCON_BASE + TIVA_EMAC_HWORDSEC_OFFSET)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TIMSTAT              (TIVA_ETHCON_BASE + TIVA_EMAC_TIMSTAT_OFFSET)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PPSCTRL              (TIVA_ETHCON_BASE + TIVA_EMAC_PPSCTRL_OFFSET)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PPS0INTVL            (TIVA_ETHCON_BASE + TIVA_EMAC_PPS0INTVL_OFFSET)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PPS0WIDTH            (TIVA_ETHCON_BASE + TIVA_EMAC_PPS0WIDTH_OFFSET)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_DMABUSMOD            (TIVA_ETHCON_BASE + TIVA_EMAC_DMABUSMOD_OFFSET)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXPOLLD              (TIVA_ETHCON_BASE + TIVA_EMAC_TXPOLLD_OFFSET)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXPOLLD              (TIVA_ETHCON_BASE + TIVA_EMAC_RXPOLLD_OFFSET)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXDLADDR             (TIVA_ETHCON_BASE + TIVA_EMAC_RXDLADDR_OFFSET)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_TXDLADDR             (TIVA_ETHCON_BASE + TIVA_EMAC_TXDLADDR_OFFSET)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_DMARIS               (TIVA_ETHCON_BASE + TIVA_EMAC_DMARIS_OFFSET)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_DMAOPMODE            (TIVA_ETHCON_BASE + TIVA_EMAC_DMAOPMODE_OFFSET)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_DMAIM                (TIVA_ETHCON_BASE + TIVA_EMAC_DMAIM_OFFSET)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_MFBOC                (TIVA_ETHCON_BASE + TIVA_EMAC_MFBOC_OFFSET)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_RXINTWDT             (TIVA_ETHCON_BASE + TIVA_EMAC_RXINTWDT_OFFSET)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSTXDESC            (TIVA_ETHCON_BASE + TIVA_EMAC_HOSTXDESC_OFFSET)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSRXDESC            (TIVA_ETHCON_BASE + TIVA_EMAC_HOSRXDESC_OFFSET)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSTXBA              (TIVA_ETHCON_BASE + TIVA_EMAC_HOSTXBA_OFFSET)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_HOSRXBA              (TIVA_ETHCON_BASE + TIVA_EMAC_HOSRXBA_OFFSET)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PP                   (TIVA_ETHCON_BASE + TIVA_EMAC_PP_OFFSET)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_PC                   (TIVA_ETHCON_BASE + TIVA_EMAC_PC_OFFSET)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EMAC_CC                   (TIVA_ETHCON_BASE + TIVA_EMAC_CC_OFFSET)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_RIS                  (TIVA_ETHCON_BASE + TIVA_EPHY_RIS_OFFSET)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_IM                   (TIVA_ETHCON_BASE + TIVA_EPHY_IM_OFFSET)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_MISC                 (TIVA_ETHCON_BASE + TIVA_EPHY_MISC_OFFSET)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* MII Management Register Addresses */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define TIVA_EPHY_BMCR                 0x00 </span><span class="comment">/* Ethernet PHY Basic Mode Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_BMSR                 0x01 </span><span class="comment">/* Ethernet PHY Basic Mode Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ID1                  0x02 </span><span class="comment">/* Ethernet PHY Identifier Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ID2                  0x03 </span><span class="comment">/* Ethernet PHY Identifier Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ANA                  0x04 </span><span class="comment">/* Ethernet PHY Auto-Negotiation Advertisement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ANLPA                0x05 </span><span class="comment">/* Ethernet PHY Auto-Negotiation Link Partner Ability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ANER                 0x06 </span><span class="comment">/* Ethernet PHY Auto-Negotiation Expansion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ANNPTR               0x07 </span><span class="comment">/* Ethernet PHY Auto-Negotiation Next Page TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ANLNPTR              0x08 </span><span class="comment">/* Ethernet PHY Auto-Negotiation Link Partner Ability Next Page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_CFG1                 0x09 </span><span class="comment">/* Ethernet PHY Configuration 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_CFG2                 0x0a </span><span class="comment">/* Ethernet PHY Configuration 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_CFG3                 0x0b </span><span class="comment">/* Ethernet PHY Configuration 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_REGCTL               0x0d </span><span class="comment">/* Ethernet PHY Register Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_ADDAR                0x0e </span><span class="comment">/* Ethernet PHY Address or Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_STS                  0x10 </span><span class="comment">/* Ethernet PHY Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_SCR                  0x11 </span><span class="comment">/* Ethernet PHY Specific Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_MISR1                0x12 </span><span class="comment">/* Ethernet PHY MII Interrupt Status 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_MISR2                0x13 </span><span class="comment">/* Ethernet PHY MII Interrupt Status 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_FCSCR                0x14 </span><span class="comment">/* Ethernet PHY False Carrier Sense Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_RXERCNT              0x15 </span><span class="comment">/* Ethernet PHY Receive Error Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_BISTCR               0x16 </span><span class="comment">/* Ethernet PHY BIST Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_LEDCR                0x18 </span><span class="comment">/* Ethernet PHY LED Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_CTL                  0x19 </span><span class="comment">/* Ethernet PHY Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_10BTSC               0x1a </span><span class="comment">/* Ethernet PHY 10Base-T Status/Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_BICSR1               0x1b </span><span class="comment">/* Ethernet PHY BIST Control and Status 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_BICSR2               0x1c </span><span class="comment">/* Ethernet PHY BIST Control and Status 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_CDCR                 0x1e </span><span class="comment">/* Ethernet PHY Cable Diagnostic Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_RCR                  0x1f </span><span class="comment">/* Ethernet PHY Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_EPHY_LEDCFG               0x25 </span><span class="comment">/* Ethernet PHY LED Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* Ethernet Controller Register Bit Definitions *************************************/</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Ethernet MAC Configuration */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_SHIFT          (0)       </span><span class="comment">/* Bits 0-1: Preamble Length for Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_PRELEN_MASK           (3 &lt;&lt; EMAC_CFG_PRELEN_SHIFT)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_PRELEN_7            (0 &lt;&lt; EMAC_CFG_PRELEN_SHIFT) </span><span class="comment">/* 7 bytes of preamble */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_PRELEN_5            (1 &lt;&lt; EMAC_CFG_PRELEN_SHIFT) </span><span class="comment">/* 5 bytes of preamble */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_PRELEN_3            (2 &lt;&lt; EMAC_CFG_PRELEN_SHIFT) </span><span class="comment">/* 3 bytes of preamble */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_RE                    (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Receiver Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_TE                    (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Transmitter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DC                    (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Deferral Check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_BL_SHIFT              (5)       </span><span class="comment">/* Bits 5-6: Back-Off Limit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_BL_MASK               (3 &lt;&lt; EMAC_CFG_BL_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_BL_10               (0 &lt;&lt; EMAC_CFG_BL_SHIFT) </span><span class="comment">/* k = min (n,10) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_BL_8                (1 &lt;&lt; EMAC_CFG_BL_SHIFT) </span><span class="comment">/* k = min (n,8) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_BL_4                (2 &lt;&lt; EMAC_CFG_BL_SHIFT) </span><span class="comment">/* k = min (n,4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_BL_1                (3 &lt;&lt; EMAC_CFG_BL_SHIFT) </span><span class="comment">/* k = min (n,1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_ACS                   (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Automatic Pad or CRC Stripping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DR                    (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 8:  Disable Retry */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IPC                   (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Checksum Offload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DUPM                  (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Duplex Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_LOOPBM                (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Loopback Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DRO                   (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Disable Receive Own */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_FES                   (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_PS                    (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Port Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DISCRS                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Disable Carrier Sense During Transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_SHIFT             (17)     </span><span class="comment">/* Bits 17-19: Inter-Frame Gap (IFG) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_MASK              (7 &lt;&lt; EMAC_CFG_IFG_SHIFT)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG(n)              ((12-((n) &gt;&gt; 3)) &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* n bit times, n=40,48,..96 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_96              (0 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 96 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_88              (1 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 88 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_80              (2 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 80 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_72              (3 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 72 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_64              (4 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 64 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_56              (5 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 56 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_48              (6 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 48 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_IFG_40              (7 &lt;&lt; EMAC_CFG_IFG_SHIFT) </span><span class="comment">/* 40 bit times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_JFEN                  (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Jumbo Frame Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_JD                    (1 &lt;&lt; 22) </span><span class="comment">/* Bit 21: Jabber Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_WDDIS                 (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Watchdog Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_CST                   (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CRC Stripping for Type Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_TWOKPEN               (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: IEEE 802 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_SADDR_SHIFT           (28)      </span><span class="comment">/* Bits 28-30: Source Address Insertion or Replacement Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_SADDR_MASK            (7 &lt;&lt; EMAC_CFG_SADDR_SHIFT)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_SADDR_RADDR0        (2 &lt;&lt; EMAC_CFG_SADDR_SHIFT) </span><span class="comment">/* Insert EMACADDR0x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_SADDR_IADDR0        (3 &lt;&lt; EMAC_CFG_SADDR_SHIFT) </span><span class="comment">/* Replace with EMACADDR0x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_SADDR_RADDR1        (6 &lt;&lt; EMAC_CFG_SADDR_SHIFT) </span><span class="comment">/* Insert EMACADDR1x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_CFG_SADDR_IADDR1        (7 &lt;&lt; EMAC_CFG_SADDR_SHIFT) </span><span class="comment">/* Replace with EMACADDR1x */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* Ethernet MAC Frame Filter */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PR              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Promiscuous Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_HUC             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Hash Unicast */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_HMC             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Hash Multicast */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_DAIF            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Destination Address (DA) Inverse Filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_PM              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Pass All Multicast */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_DBF             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Disable Broadcast Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_SHIFT       (6)       </span><span class="comment">/* Bits 6-7: Pass Control Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_MASK        (3 &lt;&lt; EMAC_FRAMEFLTR_PCF_SHIFT)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FRAMEFLTR_PCF_NONE      (0 &lt;&lt; EMAC_FRAMEFLTR_PCF_SHIFT) </span><span class="comment">/* Prevents all control frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FRAMEFLTR_PCF_PAUSE     (1 &lt;&lt; EMAC_FRAMEFLTR_PCF_SHIFT) </span><span class="comment">/* Prevents all except PAUSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FRAMEFLTR_PCF_ALL       (2 &lt;&lt; EMAC_FRAMEFLTR_PCF_SHIFT) </span><span class="comment">/* Forward all control frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FRAMEFLTR_PCF_FILTER    (3 &lt;&lt; EMAC_FRAMEFLTR_PCF_SHIFT) </span><span class="comment">/* Forwards all that pass address filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_SAIF            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Source Address (SA) Inverse Filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_SAF             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Source Address Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_HPF             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Hash or Perfect Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_VTFE            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: VLAN Tag Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_RA              (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Receive All */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Ethernet MAC Hash Table High (32-bit data) */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* Ethernet MAC Hash Table Low (32-bit data) */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* Ethernet MAC MII Address */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MIIB              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  MII Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_MIIW              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  MII Write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_CR_SHIFT          (2)       </span><span class="comment">/* Bits 2-5: Clock Reference Frequency Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_CR_MASK           (15 &lt;&lt; EMAC_MIIADDR_CR_SHIFT)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_MIIADDR_CR_60_100       (0 &lt;&lt; EMAC_MIIADDR_CR_SHIFT) </span><span class="comment">/* System Clock=60-100 MHz; MDIO clock=SYSCLK/42 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_MIIADDR_CR_100_150      (1 &lt;&lt; EMAC_MIIADDR_CR_SHIFT) </span><span class="comment">/* System Clock=100-150 MHz; MDIO clock=SYSCLK/62 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_MIIADDR_CR_20_35        (2 &lt;&lt; EMAC_MIIADDR_CR_SHIFT) </span><span class="comment">/* System Clock=20-35 MHz; MDIO clock=SYSCLK/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_MIIADDR_CR_35_60        (3 &lt;&lt; EMAC_MIIADDR_CR_SHIFT) </span><span class="comment">/* System Clock=35-60 MHz; MDIO clock=SYSCLK/26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_MIIADDR_CR_150_168      (4 &lt;&lt; EMAC_MIIADDR_CR_SHIFT) </span><span class="comment">/* System Clock=150-168 MHz; MDIO clock=SYSCLK/102 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_MII_SHIFT         (6)       </span><span class="comment">/* Bits 6-10: MII Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_MII_MASK          (31 &lt;&lt; EMAC_MIIADDR_MII_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_MIIADDR_MII(n)          ((uint32_t)(n) &lt;&lt; EMAC_MIIADDR_MII_SHIFT)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_PLA_SHIFT         (11)      </span><span class="comment">/* Bits 11-15: Physical Layer Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_PLA_MASK          (31 &lt;&lt; EMAC_MIIADDR_PLA_SHIFT)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_MIIADDR_PLA(n)          ((uint32_t)(n) &lt;&lt; EMAC_MIIADDR_PLA_SHIFT)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* Ethernet MAC MII Data Register */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define EMAC_MIIDATA_SHIFT             (0)       </span><span class="comment">/* Bit 0-15: MII Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIDATA_MASK              (0xffff &lt;&lt; EMAC_MIIDATA_SHIFT)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* Ethernet MAC Flow Control */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_FCBBPA            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Flow Control Busy or Back-pressure Activate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_TFE               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Transmit Flow Control Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_RFE               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Receive Flow Control Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_UP                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Unicast Pause Frame Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_PLT_SHIFT         (4)       </span><span class="comment">/* Bits 4-5: Pause Low Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_PLT_MASK          (3 &lt;&lt; EMAC_FLOWCTL_PLT_SHIFT)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FLOWCTL_PLT_M4          (0 &lt;&lt; EMAC_FLOWCTL_PLT_SHIFT) </span><span class="comment">/* Pause time minus 4 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FLOWCTL_PLT_M28         (1 &lt;&lt; EMAC_FLOWCTL_PLT_SHIFT) </span><span class="comment">/* Pause time minus 28 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FLOWCTL_PLT_M144        (2 &lt;&lt; EMAC_FLOWCTL_PLT_SHIFT) </span><span class="comment">/* Pause time minus 144 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FLOWCTL_PLT_M256        (3 &lt;&lt; EMAC_FLOWCTL_PLT_SHIFT) </span><span class="comment">/* Pause time minus 256 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_DZQP              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Disable Zero-Quanta Pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_PT_SHIFT          (16)      </span><span class="comment">/* Bits 16-31: Pause Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_PT_MASK           (0xffff &lt;&lt; EMAC_FLOWCTL_PT_SHIFT)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_FLOWCTL_PT(n)           ((uint32_t)(n) &lt;&lt; EMAC_FLOWCTL_PT_SHIFT)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* Ethernet MAC VLAN Tag */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VL_SHIFT           (0)       </span><span class="comment">/* Bits 0-15: VLAN Tag Identifier for Receive Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_VL_MASK            (0xffff &lt;&lt; EMAC_VLANTG_VL_SHIFT)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_ETV                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Enable 12-Bit VLAN Tag Comparison */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_VTIM               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: VLAN Tag Inverse Match Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_ESVL               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Enable S-VLAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_VTHM               (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: VLAN Tag Hash Table Match Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Ethernet MAC Status */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RPE                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  MAC MII Receive Protocol Engine Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RFCFC_SHIFT        (1)       </span><span class="comment">/* Bits 1-2: MAC Receive Frame Controller FIFO Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RFCFC_MASK         (3 &lt;&lt; EMAC_STATUS_RFCFC_SHIFT)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RWC                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  TX/RX Controller RX FIFO Write Controller Active Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RRC_SHIFT          (5)       </span><span class="comment">/* Bits 5-6: TX/RX Controller Read Controller State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RRC_MASK           (3 &lt;&lt; EMAC_STATUS_RRC_SHIFT)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RRC_IDLE         (0 &lt;&lt; EMAC_STATUS_RRC_SHIFT) </span><span class="comment">/* IDLE state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RRC_STATUS       (1 &lt;&lt; EMAC_STATUS_RRC_SHIFT) </span><span class="comment">/* Reading frame data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RRC_DATA         (2 &lt;&lt; EMAC_STATUS_RRC_SHIFT) </span><span class="comment">/* Reading frame status (or timestamp) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RRC_FLUSH        (3 &lt;&lt; EMAC_STATUS_RRC_SHIFT) </span><span class="comment">/* Flushing the frame data and status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RXF_SHIFT          (8)       </span><span class="comment">/* Bits 8-9: TX/RX Controller RX FIFO Fill-level Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RXF_MASK           (3 &lt;&lt; EMAC_STATUS_RXF_SHIFT)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RXF_EMPTY        (0 &lt;&lt; EMAC_STATUS_RXF_SHIFT) </span><span class="comment">/* RX FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RXF_BELOW        (1 &lt;&lt; EMAC_STATUS_RXF_SHIFT) </span><span class="comment">/* Below the flow-control deactivate threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RXF_ABOVE        (2 &lt;&lt; EMAC_STATUS_RXF_SHIFT) </span><span class="comment">/* Above the flow-control activate threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_RXF_FULL         (3 &lt;&lt; EMAC_STATUS_RXF_SHIFT) </span><span class="comment">/* RX FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TPE                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: MAC MII Transmit Protocol Engine Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TFC_SHIFT          (17)      </span><span class="comment">/* Bits 17-18: MAC Transmit Frame Controller Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TFC_MASK           (3 &lt;&lt; EMAC_STATUS_TFC_SHIFT)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TFC_IDLE         (0 &lt;&lt; EMAC_STATUS_TFC_SHIFT) </span><span class="comment">/* IDLE state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TFC_STATUS       (1 &lt;&lt; EMAC_STATUS_TFC_SHIFT) </span><span class="comment">/* Waiting for status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TFC_PAUSE        (2 &lt;&lt; EMAC_STATUS_TFC_SHIFT) </span><span class="comment">/* Generating and transmitting a PAUSE control frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TFC_INPUT        (3 &lt;&lt; EMAC_STATUS_TFC_SHIFT) </span><span class="comment">/* Transferring input frame for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TXPAUSED           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: MAC Transmitter PAUSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TRC_SHIFT          (20)      </span><span class="comment">/* Bits 20-21: TX/RX Controller&#39;s TX FIFO Read Controller Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TRC_MASK           (3 &lt;&lt; EMAC_STATUS_TRC_SHIFT)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TRC_IDLE         (0 &lt;&lt; EMAC_STATUS_TRC_SHIFT) </span><span class="comment">/* IDLE state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TRC_READ         (1 &lt;&lt; EMAC_STATUS_TRC_SHIFT) </span><span class="comment">/* READ state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TRC_WAIT         (2 &lt;&lt; EMAC_STATUS_TRC_SHIFT) </span><span class="comment">/* Waiting for TX Status from MAC transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_STATUS_TRC_WRFLUSH      (3 &lt;&lt; EMAC_STATUS_TRC_SHIFT) </span><span class="comment">/* Writing received TX Status or flushing TX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TWC                (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: TX/RX Controller TX FIFO Write Controller Active Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TXFE               (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: TX/RX Controller TX FIFO Not Empty Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TXFF               (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: TX/RX Controller TX FIFO Full Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* Ethernet MAC Remote Wake-Up Frame Filter (32-bit data) */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* Ethernet MAC PMT Control and Status Register */</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_PWRDWN         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPKTEN       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Magic Packet Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFREN        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Wake-Up Frame Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPRX         (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 3:  Magic Packet Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPRX          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Wake-Up Frame Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_GLBLUCAST      (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 7:  Global Unicast */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_SHIFT   (24)      </span><span class="comment">/* Bits 24-26:  Remote Wake-Up FIFO Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_MASK    (7 &lt;&lt; EMAC_PMTCTLSTAT_RWKPTR_SHIFT)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PMTCTLSTAT_RWKPTR(n)    ((uint32_t)(n) &lt;&lt; EMAC_PMTCTLSTAT_RWKPTR_SHIFT)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFRRST       (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Wake-Up Frame Filter Register Pointer Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* Ethernet MAC Raw Interrupt Status */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define EMAC_RIS_PMT                   (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  PMT Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_MMC                   (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  MMC Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_MMCRX                 (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  MMC Receive Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_MMCTX                 (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  MMC Transmit Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_TS                    (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Timestamp Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* Ethernet MAC Interrupt Mask */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define EMAC_IM_PMT                    (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  PMT Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_IM_TSI                    (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Timestamp Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_IM_ALLINTS                (EMAC_IM_PMT|EMAC_IM_TSI)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Ethernet MAC Address 0 High */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* Ethernet MAC Address 0 Low Register (32-bit MAC Address0 [31:0]) */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: MAC Address0 [47:32] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_MASK        (0xffff &lt;&lt; EMAC_ADDR0H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR0H_ADDRHI(n)        ((uint32_t)(n) &lt;&lt; EMAC_ADDR0H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR0H_AE                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* Ethernet MAC Address 1 High */</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* Ethernet MAC Address 1 Low  (32-bit MAC Address0 [31:0]) */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: MAC Address0 [47:32] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_MASK        (0xffff &lt;&lt; EMAC_ADDR1H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_ADDRHI(n)        ((uint32_t)(n) &lt;&lt; EMAC_ADDR1H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_MBC_SHIFT          (24)      </span><span class="comment">/* Bits 24-29: Mask Byte Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_MBC_MASK           (0x3f &lt;&lt; EMAC_ADDR1H_MBC_SHIFT)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_MBC(n)           ((uint32_t)(n) &lt;&lt; EMAC_ADDR1H_MBC_SHIFT)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_EMACADDR1L_0     (1 &lt;&lt; 24) </span><span class="comment">/* ADDRLO [7:0] of EMACADDR1L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_EMACADDR1L_8     (1 &lt;&lt; 25) </span><span class="comment">/* ADDRLO [15:8] of EMACADDR1L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_EMACADDR1L_16    (1 &lt;&lt; 26) </span><span class="comment">/* ADDRLO [23:16] of EMACADDR1L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_EMACADDR1L_24    (1 &lt;&lt; 27) </span><span class="comment">/* ADDRLO [31:24] of EMACADDR1L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_EMACADDR1H_0     (1 &lt;&lt; 28) </span><span class="comment">/* ADDRHI [7:0] of EMACADDR1H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR1H_EMACADDR1H_8     (1 &lt;&lt; 29) </span><span class="comment">/* ADDRHI [15:8] of EMACADDR1H Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_SA                 (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_AE                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* Ethernet MAC Address 2 High */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Ethernet MAC Address 2 Low  (32-bit MAC Address0 [31:0]) */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: MAC Address0 [47:32] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_MASK        (0xffff &lt;&lt; EMAC_ADDR2H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_ADDRHI(n)        ((uint32_t)(n) &lt;&lt; EMAC_ADDR2H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_MBC_SHIFT          (24)      </span><span class="comment">/* Bits 24-29: Mask Byte Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_MBC_MASK           (0x3f &lt;&lt; EMAC_ADDR2H_MBC_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_MBC(n)           ((uint32_t)(n) &lt;&lt; EMAC_ADDR2H_MBC_SHIFT)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_EMACADDR2L_0     (1 &lt;&lt; 24) </span><span class="comment">/* ADDRLO [7:0] of EMACADDR2L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_EMACADDR2L_8     (1 &lt;&lt; 25) </span><span class="comment">/* ADDRLO [15:8] of EMACADDR2L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_EMACADDR2L_16    (1 &lt;&lt; 26) </span><span class="comment">/* ADDRLO [23:16] of EMACADDR2L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_EMACADDR2L_24    (1 &lt;&lt; 27) </span><span class="comment">/* ADDRLO [31:24] of EMACADDR2L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_EMACADDR2H_0     (1 &lt;&lt; 28) </span><span class="comment">/* ADDRHI [7:0] of EMACADDR2H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR2H_EMACADDR2H_8     (1 &lt;&lt; 29) </span><span class="comment">/* ADDRHI [15:8] of EMACADDR2H Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_SA                 (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_AE                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* Ethernet MAC Address 3 High */</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* Ethernet MAC Address 3 Low  (32-bit MAC Address0 [31:0]) */</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: MAC Address0 [47:32] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_MASK        (0xffff &lt;&lt; EMAC_ADDR3H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_ADDRHI(n)        ((uint32_t)(n) &lt;&lt; EMAC_ADDR3H_ADDRHI_SHIFT)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_MBC_SHIFT          (24)      </span><span class="comment">/* Bits 24-29: Mask Byte Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_MBC_MASK           (0x3f &lt;&lt; EMAC_ADDR3H_MBC_SHIFT)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_MBC(n)           ((uint32_t)(n) &lt;&lt; EMAC_ADDR3H_MBC_SHIFT)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_EMACADDR3L_0     (1 &lt;&lt; 24) </span><span class="comment">/* ADDRLO [7:0] of EMACADDR3L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_EMACADDR3L_8     (1 &lt;&lt; 25) </span><span class="comment">/* ADDRLO [15:8] of EMACADDR3L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_EMACADDR3L_16    (1 &lt;&lt; 26) </span><span class="comment">/* ADDRLO [23:16] of EMACADDR3L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_EMACADDR3L_24    (1 &lt;&lt; 27) </span><span class="comment">/* ADDRLO [31:24] of EMACADDR3L register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_EMACADDR3H_0     (1 &lt;&lt; 28) </span><span class="comment">/* ADDRHI [7:0] of EMACADDR3H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_ADDR3H_EMACADDR3H_8     (1 &lt;&lt; 29) </span><span class="comment">/* ADDRHI [15:8] of EMACADDR3H Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_SA                 (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_AE                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* Ethernet MAC Watchdog Timeout */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define EMAC_WDOGTO_WTO_SHIFT          (0)       </span><span class="comment">/* Bits 0-13: Watchdog Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_WDOGTO_WTO_MASK           (0x3fff &lt;&lt; EMAC_WDOGTO_WTO_SHIFT)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_WDOGTO_WTO(n)           ((uint32_t)(n) &lt;&lt; EMAC_WDOGTO_WTO_SHIFT)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_WDOGTO_PWE                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Programmable Watchdog Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Ethernet MAC MMC Control */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTRST            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Counters Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTSTPRO          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Counters Stop Rollover */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_RSTONRD           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Reset on Read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTFREEZ          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  MMC Counter Freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTPRST           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Counters Preset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTPRSTLVL        (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Full/Half Preset Level Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_UCDBC             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Update MMC Counters for Dropped Broadcast Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* Ethernet MAC MMC Receive Raw Interrupt Status */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_GBF              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  MMC Receive Good Bad Frame Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCRXRIS_CRCERR           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  MMC Receive CRC Error Frame Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCRXRIS_ALGNERR          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  MMC Receive Alignment Error Frame Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCRXRIS_UCGF             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: MMC Receive Unicast Good Frame Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* Ethernet MAC MMC Transmit Raw Interrupt Status */</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_GBF              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  MMC Transmit Good Bad Frame Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCTXRIS_SCOLLGF          (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: MMC Transmit Single Collision Good Frame Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCTXRIS_MCOLLGF          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: MMC Transmit Multiple Collision Good Frame Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCTXRIS_OCTCNT           (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Octet Counter Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* Ethernet MAC MMC Receive Interrupt Mask */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_GBF               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  MMC Receive Good Bad Frame Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCRXIM_CRCERR            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  MMC Receive CRC Error Frame Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCRXIM_ALGNERR           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  MMC Receive Alignment Error Frame Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCRXIM_UCGF              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: MMC Receive Unicast Good Frame Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* Ethernet MAC MMC Transmit Interrupt Mask */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_GBF               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  MMC Transmit Good Bad Frame Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCTXIM_SCOLLGF           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: MMC Transmit Single Collision Good Frame Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCTXIM_MCOLLGF           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: MMC Transmit Multiple Collision Good Frame Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCTXIM_OCTCNT            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: MMC Transmit Good Octet Counter Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/* Ethernet MAC Transmit Frame Count for Good and Bad Frames (32-bit data) */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision (32-bit data) */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions (32-bit data) */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* Ethernet MAC Transmit Octet Count Good (32-bit data) */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* Ethernet MAC Receive Frame Count for Good and Bad Frames (32-bit data) */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/* Ethernet MAC Receive Frame Count for CRC Error Frames (32-bit data) */</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* Ethernet MAC Receive Frame Count for Alignment Error Frames (32-bit data) */</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* Ethernet MAC Receive Frame Count for Good Unicast Frames (32-bit data) */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* Ethernet MAC VLAN Tag Inclusion or Replacement */</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLT_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: VLAN Tag for Transmit Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLT_MASK        (0xffff &lt;&lt; EMAC_VLNINCREP_VLT_SHIFT)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_VLNINCREP_VLT(n)        ((uint32_t)(n) &lt;&lt; EMAC_VLNINCREP_VLT_SHIFT)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLC_SHIFT       (16)      </span><span class="comment">/* Bits 16-17: VLAN Tag Control in Transmit Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLC_MASK        (3 &lt;&lt; EMAC_VLNINCREP_VLC_SHIFT)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_VLNINCREP_VLC_NONE      (0 &lt;&lt; EMAC_VLNINCREP_VLC_SHIFT) </span><span class="comment">/* No VLAN tag deletion, insertion, or replacement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_VLNINCREP_VLC_TAGDEL    (1 &lt;&lt; EMAC_VLNINCREP_VLC_SHIFT) </span><span class="comment">/* VLAN tag deletion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_VLNINCREP_VLC_TAGINS    (2 &lt;&lt; EMAC_VLNINCREP_VLC_SHIFT) </span><span class="comment">/* VLAN tag insertion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_VLNINCREP_VLC_TAGREP    (3 &lt;&lt; EMAC_VLNINCREP_VLC_SHIFT) </span><span class="comment">/* VLAN tag replacement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLP             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: VLAN Priority Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_CSVL            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: C-VLAN or S-VLAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* Ethernet MAC VLAN Hash Table */</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define EMAC_VLANHASH_VLHT_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: VLAN Hash Table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANHASH_VLHT_MASK        (0xffff &lt;&lt; EMAC_VLANHASH_VLHT_SHIFT)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* Ethernet MAC Timestamp Control */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSEN            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Timestamp Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSFCUPDT        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Timestamp Fine or Coarse Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSINIT          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Timestamp Initialize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSUPDT          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Timestamp Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_INTTRIG         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Timestamp Interrupt Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_ADDREGUP        (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Addend Register Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_ALLF            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Enable Timestamp For All Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_DGTLBIN         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Timestamp Digital or Binary Rollover Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_PTPVER2         (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Enable PTP Packet Processing For Version 2 Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_PTPETH          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Enable Processing of PTP Over Ethernet Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV6         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Enable Processing of PTP Frames Sent Over IPv6-UDP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV4         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Enable Processing of PTP Frames Sent over IPv4-UDP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSEVNT          (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Enable Timestamp Snapshot for Event Messages */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSMAST          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Enable Snapshot for Messages Relevant to Master */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_SHIFT    (16)      </span><span class="comment">/* Bits 16-17: Select PTP packets for Taking Snapshots */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_MASK     (3 &lt;&lt; EMAC_TIMSTCTRL_SELPTP_SHIFT)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TIMSTCTRL_SELPTP(n)     ((uint32_t)(n) &lt;&lt; EMAC_TIMSTCTRL_SELPTP_SHIFT)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_PTPFLTR         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Enable MAC address for PTP Frame Filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* Ethernet MAC Sub-Second Increment */</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define EMAC_SUBSECINC_SSINC_SHIFT     (0)       </span><span class="comment">/* Bits 0-7: Sub-second Increment Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_SUBSECINC_SSINC_MASK      (0xff &lt;&lt; EMAC_SUBSECINC_SSINC_SHIFT)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* Ethernet MAC System Time - Seconds (32-bit value) */</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* Ethernet MAC System Time - Nanoseconds */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define EMAC_TIMNANO_TSSS_SHIFT        (0)       </span><span class="comment">/* Bits 0-30: Timestamp Sub-Seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMNANO_TSSS_MASK         (0x7fffffff &lt;&lt; EMAC_TIMNANO_TSSS_SHIFT)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* Ethernet MAC System Time - Seconds Update (32-bit value) */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/* Ethernet MAC System Time - Nanoseconds Update */</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define EMAC_TIMNANOU_TSSS_SHIFT       (0)       </span><span class="comment">/* Bits 0-30: Timestamp Sub-Second */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMNANOU_TSSS_MASK        (0x7fffffff &lt;&lt; EMAC_TIMNANOU_TSSS_SHIFT)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMNANOU_ADDSUB           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Add or subtract time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* Ethernet MAC Timestamp Addend (32-bit value) */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* Ethernet MAC Target Time Seconds (32-bit value) */</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/* Ethernet MAC Target Time Nanoseconds */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define EMAC_TARGNANO_TTSLO_SHIFT      (0)       </span><span class="comment">/* Bits 0-30: Target Timestamp Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TARGNANO_TTSLO_MASK       (0x7fffffff &lt;&lt; EMAC_TARGNANO_TTSLO_SHIFT)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TARGNANO_TRGTBUSY         (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Target Time Register Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* Ethernet MAC System Time-Higher Word Seconds */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_SHIFT      (0)       </span><span class="comment">/* Bits 0-15: Target Timestamp Higher Word Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_MASK       (0xffff &lt;&lt; EMAC_HWORDSEC_TSHWR_SHIFT)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* Ethernet MAC Timestamp Status */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define EMAC_TIMSTAT_TSSOVF            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Timestamp Seconds Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTAT_TSTARGT           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Timestamp Target Time Reached */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* Ethernet MAC PPS Control */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_SHIFT     (0)       </span><span class="comment">/* Bits 0-3: EN0PPS Output Frequency Control (PPSCTRL) or Command Control (PPSCMD) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_MASK      (15 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_1HZ     (0 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* EN0PPS signal=PTP reference clock/sec */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_2HZ     (1 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* Binary rollover=2 Hz; digital rollover=1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_4HZ     (2 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* Binary rollover=4 Hz; digital rollover=2 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_8HZ     (3 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* Binary rollover=8 Hz; digital rollover=4 Hz, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_16HZ    (4 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* Binary rollover=16 Hz; digital rollover=8 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_32HZ    (5 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* Binary rollover=32 Hz; digital rollover=16 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_64HZ    (6 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* Binary rollover=64 Hz; digital rollover=32 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_128HZ   (7 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* Binary rollover=128 Hz; digital rollover=64 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_256HZ   (8 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* binary rollover=256 Hz; digital rollover=128 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_512HZ   (9 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT)  </span><span class="comment">/* binary rollover=512 Hz; digital rollover=256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_1024HZ  (10 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT) </span><span class="comment">/* binary rollover=1.024 kHz; digital rollover=512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_2048HZ  (11 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT) </span><span class="comment">/* Binary rollover=2.048 kHz; digital rollover=1.024 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_4096HZ  (12 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT) </span><span class="comment">/* Binary rollover=4.096 kHz; digital rollover=2.048 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_8192HZ  (13 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT) </span><span class="comment">/* Binary rollover=8.192 kHz; digital rollover=4.096 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_16384HZ (14 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT) </span><span class="comment">/* Binary rollover=16.384 kHz; digital rollover=8.092 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_PPSCTRL_32768HZ (15 &lt;&lt; EMAC_PPSCTRL_PPSCTRL_SHIFT) </span><span class="comment">/* Binary rollover=32.768 KHz; digital rollover=16.384 KHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PPSCTRL_PPSEN0            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Flexible PPS Output Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_SHIFT    (5)       </span><span class="comment">/* Bits 5-6: Target Time Register Mode for PPS0 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_MASK     (3 &lt;&lt; EMAC_PPSCTRL_TRGMODS0_SHIFT)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_TRGMODS0_INTONLY  (0 &lt;&lt; EMAC_PPSCTRL_TRGMODS0_SHIFT) </span><span class="comment">/* Generate the interrupt event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_TRGMODS0_INTPPS0  (2 &lt;&lt; EMAC_PPSCTRL_TRGMODS0_SHIFT) </span><span class="comment">/* Generate the interrupt event and control EN0PPS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PPSCTRL_TRGMODS0_PPS0ONLY (3 &lt;&lt; EMAC_PPSCTRL_TRGMODS0_SHIFT) </span><span class="comment">/* Control ENOPPS output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* Ethernet MAC PPS0 Interval (32-bit value) */</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">/* Ethernet MAC PPS0 Width (32-bit value) */</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* Ethernet MAC DMA Bus Mode */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_SWR             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  DMA Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_DA              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DMA Arbitration Scheme */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_DSL_SHIFT       (2)       </span><span class="comment">/* Bits 2-6: Descriptor Skip Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_DSL_MASK        (31 &lt;&lt; EMAC_DMABUSMOD_DSL_SHIFT)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMABUSMOD_DSL(n)        ((uint32_t)(n) &lt;&lt; EMAC_DMABUSMOD_DSL_SHIFT)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_ATDS            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Alternate Descriptor Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PBL_SHIFT       (8)       </span><span class="comment">/* Bits 8-13: Programmable Burst Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PBL_MASK        (0x3f &lt;&lt; EMAC_DMABUSMOD_PBL_SHIFT)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMABUSMOD_PBL(n)        ((uint32_t)(n) &lt;&lt; EMAC_DMABUSMOD_PBL_SHIFT)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PR_SHIFT        (14)      </span><span class="comment">/* Bits 14-15: Priority Ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PR_MASK         (3 &lt;&lt; EMAC_DMABUSMOD_PR_SHIFT)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMABUSMOD_PR_1TO1       (0 &lt;&lt; EMAC_DMABUSMOD_PR_SHIFT) </span><span class="comment">/* Priority Ratio is 1:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMABUSMOD_PR_2TO1       (1 &lt;&lt; EMAC_DMABUSMOD_PR_SHIFT) </span><span class="comment">/* Priority Ratio is 2:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMABUSMOD_PR_3TO1       (2 &lt;&lt; EMAC_DMABUSMOD_PR_SHIFT) </span><span class="comment">/* Priority Ratio is 3:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMABUSMOD_PR_4TO1       (3 &lt;&lt; EMAC_DMABUSMOD_PR_SHIFT) </span><span class="comment">/* Priority Ratio is 4:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_FB              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Fixed Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_SHIFT      (17)      </span><span class="comment">/* Bits 17:22: RX DMA Programmable Burst Length (PBL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_MASK       (0x3f &lt;&lt; EMAC_DMABUSMOD_RPBL_SHIFT)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMABUSMOD_RPBL(n)       ((uint32_t)(n) &lt;&lt; EMAC_DMABUSMOD_RPBL_SHIFT)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_USP             (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Use Separate Programmable Burst Length (PBL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_8XPBL           (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: 8 x Programmable Burst Length (PBL) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_AAL             (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Address Aligned Beats */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_MB              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Mixed Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_TXPR            (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Transmit Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_RIB             (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Rebuild Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">/* Ethernet MAC Transmit Poll Demand (32-bit value) */</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">/* Ethernet MAC Receive Poll Demand (32-bit value) */</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/* Ethernet MAC Receive Descriptor List Address */</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define EMAC_RXDLADDR_MASK             (0xfffffffc)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* Ethernet MAC Transmit Descriptor List Address */</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define EMAC_TXDLADDR_MASK             (0xfffffffc)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* Ethernet MAC DMA Interrupt Status and Ethernet MAC DMA Interrupt Mask Register (common bit definitions) */</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define EMAC_DMAINT_TI                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transmit interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_TPSI               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Transmit process stopped interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_TBUI               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Transmit buffer unavailable interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_TJTI               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Transmit jabber timeout interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_OVFI               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Overflow interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_EMAINT_UNFI               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Underflow interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_RI                 (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Receive interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_RBUI               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Receive buffer unavailable interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_RPSI               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Receive process stopped interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_RWTI               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Receive watchdog timeout interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_ETI                (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Early transmit interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_FBEI               (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Fatal bus error interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_ERI                (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Early receive interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_AIS                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Abnormal interrupt summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAINT_NIS                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Normal interrupt summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/* Ethernet MAC DMA Interrupt Status (unique fields) */</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_SHIFT           (17)      </span><span class="comment">/* Bits 17-19: Received Process State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_RS_MASK            (7 &lt;&lt; EMAC_DMARIS_RS_SHIFT)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_RS_STOP          (0 &lt;&lt; EMAC_DMARIS_RS_SHIFT) </span><span class="comment">/* Stopped: Reset or stop receive command issued */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_RS_RUNRXTD       (1 &lt;&lt; EMAC_DMARIS_RS_SHIFT) </span><span class="comment">/* Running: Fetching receive transfer descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_RS_RUNRXD        (3 &lt;&lt; EMAC_DMARIS_RS_SHIFT) </span><span class="comment">/* Running: Waiting for receive packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_RS_SUSPEND       (4 &lt;&lt; EMAC_DMARIS_RS_SHIFT) </span><span class="comment">/* Suspended: Receive descriptor unavailable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_RS_RUNCRD        (5 &lt;&lt; EMAC_DMARIS_RS_SHIFT) </span><span class="comment">/* Running: Closing receive descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_RS_TSWS          (6 &lt;&lt; EMAC_DMARIS_RS_SHIFT) </span><span class="comment">/* Writing Timestamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_RS_RUNTXD        (7 &lt;&lt; EMAC_DMARIS_RS_SHIFT) </span><span class="comment">/* Running: Transferring receive packet data from buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TS_SHIFT           (20)      </span><span class="comment">/* Bits 20-22: Transmit Process State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TS_MASK            (7 &lt;&lt; EMAC_DMARIS_TS_SHIFT)</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_TS_STOP          (0 &lt;&lt; EMAC_DMARIS_TS_SHIFT) </span><span class="comment">/* Stopped; Reset or Stop transmit command processed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_TS_RUNTXTD       (1 &lt;&lt; EMAC_DMARIS_TS_SHIFT) </span><span class="comment">/* Running; Fetching transmit transfer descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_TS_STATUS        (2 &lt;&lt; EMAC_DMARIS_TS_SHIFT) </span><span class="comment">/* Running; Waiting for status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_TS_RUNTX         (3 &lt;&lt; EMAC_DMARIS_TS_SHIFT) </span><span class="comment">/* Running; Reading data from host buffer and queuing to TX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_TS_TSTAMP        (4 &lt;&lt; EMAC_DMARIS_TS_SHIFT) </span><span class="comment">/* Writing Timestamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_TS_SUSPEND       (6 &lt;&lt; EMAC_DMARIS_TS_SHIFT) </span><span class="comment">/* Suspended; Transmit descriptor unavailable or transmit underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_TS_RUNCTD        (7 &lt;&lt; EMAC_DMARIS_TS_SHIFT)  </span><span class="comment">/* Running; Closing transmit descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_AE_SHIFT           (23)      </span><span class="comment">/* Bits 23-25: Access Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_AE_MASK            (7 &lt;&lt; EMAC_DMARIS_AE_SHIFT)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_AE_RXDMAWD       (0 &lt;&lt; EMAC_DMARIS_AE_SHIFT) </span><span class="comment">/* Error during RX DMA Write Data Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_AE_TXDMARD       (3 &lt;&lt; EMAC_DMARIS_AE_SHIFT) </span><span class="comment">/* Error during TX DMA Read Data Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_AE_RXDMADW       (4 &lt;&lt; EMAC_DMARIS_AE_SHIFT) </span><span class="comment">/* Error during RX DMA Descriptor Write Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_AE_TXDMADW       (5 &lt;&lt; EMAC_DMARIS_AE_SHIFT) </span><span class="comment">/* Error during TX DMA Descriptor Write Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_AE_RXDMADR       (6 &lt;&lt; EMAC_DMARIS_AE_SHIFT) </span><span class="comment">/* Error during RX DMA Descriptor Read Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMARIS_AE_TXDMADR       (7 &lt;&lt; EMAC_DMARIS_AE_SHIFT) </span><span class="comment">/* Error during TX DMA Descriptor Read Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_MMC                (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: MAC MMC Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_PMT                (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: MAC PMT Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TT                 (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Timestamp Trigger Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/* Ethernet MAC DMA Operation Mode */</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_SR              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Start or Stop Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_OSF             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Operate on Second Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RTC_SHIFT       (3)       </span><span class="comment">/* Bits 3-4: Receive Threshold Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RTC_MASK        (3 &lt;&lt; EMAC_DMAOPMODE_RTC_SHIFT)</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_RTC_64        (0 &lt;&lt; EMAC_DMAOPMODE_RTC_SHIFT) </span><span class="comment">/* 64 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_RTC_32        (1 &lt;&lt; EMAC_DMAOPMODE_RTC_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_RTC_96        (2 &lt;&lt; EMAC_DMAOPMODE_RTC_SHIFT) </span><span class="comment">/* 96 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_RTC_128       (3 &lt;&lt; EMAC_DMAOPMODE_RTC_SHIFT) </span><span class="comment">/* 128 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_DGF             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Drop Giant Frame Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_FUF             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Forward Undersized Good Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_FEF             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Forward Error Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_ST              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Start or Stop Transmission Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_SHIFT       (14)      </span><span class="comment">/* Bits 14-16: Transmit Threshold Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_MASK        (7 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_64        (0 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 64 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_128       (1 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 128 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_192       (2 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 192 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_256       (3 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 256 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_40        (4 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 40 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_32        (5 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_24        (6 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 24 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_DMAOPMODE_TTC_16        (7 &lt;&lt; EMAC_DMAOPMODE_TTC_SHIFT) </span><span class="comment">/* 16 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_FTF             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Flush Transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TSF             (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Transmit Store and Forward */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_DFF             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Disable Flushing of Received Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RSF             (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Receive Store and Forward */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_DT              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Disable Dropping of TCP/IP Checksum Error Frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/* Ethernet MAC Missed Frame and Buffer Overflow Counter */</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_SHIFT     (0)       </span><span class="comment">/* Bits 0-15: Missed Frame Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_MASK      (0xffff &lt;&lt; EMAC_MFBOC_MISFRMCNT_SHIFT)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_MISCNTOVF           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Overflow bit for Missed Frame Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_SHIFT     (17)      </span><span class="comment">/* Bits 17-27: Overflow Frame Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_MASK      (0x7ff &lt;&lt; EMAC_MFBOC_OVFFRMCNT_SHIFT)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_OVFCNTOVF           (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Overflow Bit for FIFO Overflow Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/* Ethernet MAC Receive Interrupt Watchdog Timer */</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define EMAC_RXINTWDT_RIWT_SHIFT       (0)       </span><span class="comment">/* Bits 0-7: Receive Interrupt Watchdog Timer Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RXINTWDT_RIWT_MASK        (0xff &lt;&lt; EMAC_RXINTWDT_RIWT_SHIFT)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* Ethernet MAC Current Host Transmit Descriptor (32-bit value) */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">/* Ethernet MAC Current Host Receive Descriptor (32-bit value) */</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/* Ethernet MAC Current Host Transmit Buffer Address (32-bit value) */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/* Ethernet MAC Current Host Receive Buffer Address (32-bit value) */</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/* Ethernet MAC Peripheral Property Register */</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define EMAC_PP_PHYTYPE_SHIFT          (0)       </span><span class="comment">/* Bits 0-2: Ethernet PHY Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PP_PHYTYPE_MASK           (7 &lt;&lt; EMAC_PP_PHYTYPE_SHIFT)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PP_PHYTYPE_NONE         (0 &lt;&lt; EMAC_PP_PHYTYPE_SHIFT) </span><span class="comment">/* No PHY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PP_PHYTYPE_FURY         (1 &lt;&lt; EMAC_PP_PHYTYPE_SHIFT) </span><span class="comment">/* Fury class PHY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PP_PHYTYPE_TPFS         (2 &lt;&lt; EMAC_PP_PHYTYPE_SHIFT) </span><span class="comment">/* Tempest/Firestorm class PHY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PP_PHYTYPE_SNOWFLAKE    (3 &lt;&lt; EMAC_PP_PHYTYPE_SHIFT) </span><span class="comment">/* Snowflake class PHY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PP_MACTYPE_SHIFT          (8)       </span><span class="comment">/* Bits 8-11: Ethernet MAC Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PP_MACTYPE_MASK           (7 &lt;&lt; EMAC_PP_MACTYPE_SHIFT)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PP_MACTYPE_LM3S         (0 &lt;&lt; EMAC_PP_MACTYPE_SHIFT) </span><span class="comment">/* Stellaris LM3S-class MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PP_MACTYPE_TM4C129X     (1 &lt;&lt; EMAC_PP_MACTYPE_SHIFT) </span><span class="comment">/* Tiva TM4E129x-class MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* Ethernet MAC Peripheral Configuration Register */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define EMAC_PC_PHYHOLD                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Ethernet PHY Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ANMODE_SHIFT           (1)       </span><span class="comment">/* Bits 1-2: Auto Negotiation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ANMODE_MASK            (3 &lt;&lt; EMAC_PC_ANMODE_SHIFT)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_ANMODE_10HD          (0 &lt;&lt; EMAC_PC_ANMODE_SHIFT)  </span><span class="comment">/* When ANEN = 0x0, mode is 10Base-T, Half-Duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_ANMODE_10FD          (1 &lt;&lt; EMAC_PC_ANMODE_SHIFT)  </span><span class="comment">/* When ANEN = 0x0, mode is 10Base-T, Full-Duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_ANMODE_100HD         (2 &lt;&lt; EMAC_PC_ANMODE_SHIFT)  </span><span class="comment">/* When ANEN = 0x0, mode is 100Base-TX, Half-Duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_ANMODE_100FD         (3 &lt;&lt; EMAC_PC_ANMODE_SHIFT)  </span><span class="comment">/* When ANEN = 0x0, mode is 100Base-TX, Full-Duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ANEN                   (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Auto Negotiation Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTANSEL_SHIFT        (4)       </span><span class="comment">/* Bits 4-5: Fast Auto Negotiation Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTANSEL_MASK         (3 &lt;&lt; EMAC_PC_FASTANSEL_SHIFT)</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_FASTANSEL(n)         ((uint32_t)(n) &lt;&lt; EMAC_PC_FASTANSEL_SHIFT)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTANEN               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Fast Auto Negotiation Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_EXTFD                  (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Extended Full Duplex Ability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTLUPD               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  FAST Link-Up in Parallel Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTRXDV               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Fast RXDV Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_MDIXEN                 (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: MDIX Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTMDIX               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Fast Auto MDI-X */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_RBSTMDIX               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Robust Auto MDI-X */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_MDISWAP                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: MDI Swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_POLSWAP                (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Polarity Swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTLDMODE_SHIFT       (15)      </span><span class="comment">/* Bits 15-19: Fast Link Down Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTLDMODE_MASK        (31 &lt;&lt; EMAC_PC_FASTLDMODE_SHIFT)</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_FASTLDMODE(n)        ((uint32_t)(n) &lt;&lt; EMAC_PC_FASTLDMODE_SHIFT)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_TDRRUN                 (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: TDR Auto Run */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_LRR                    (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Link Loss Recovery */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ISOMIILL               (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Isolate MII in Link Loss */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_RXERIDLE               (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: RXER Detection During Idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_NIBDETDIS              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Odd Nibble TXER Detection Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_DIGRESTART             (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: PHY Soft Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_PINTFS_SHIFT           (28)      </span><span class="comment">/* Bits 28-30: Ethernet Interface Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_PINTFS_MASK            (7 &lt;&lt; EMAC_PC_PINTFS_SHIFT)</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_PINTFS_MII           (0 &lt;&lt; EMAC_PC_PINTFS_SHIFT) </span><span class="comment">/* MII: Internal PHY or external PHY connected via MII */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_PC_PINTFS_RMII          (4 &lt;&lt; EMAC_PC_PINTFS_SHIFT) </span><span class="comment">/* RMII: External PHY connected via RMII */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_PHYEXT                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: PHY Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/* Ethernet MAC Clock Configuration Register */</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define EMAC_CC_CLKEN                  (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: EN0RREF_CLK Signal Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CC_POL                    (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: LED Polarity Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_CC_PTPCEN                 (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: PTP Clock Reference Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/* Ethernet PHY Raw Interrupt Status */</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define EMAC_PHYRIS_INT                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Ethernet PHY Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">/* Ethernet PHY Interrupt Mask */</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define EMAC_PHYIM_INT                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Ethernet PHY Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/* RW1C Ethernet PHY Masked Interrupt Status and Clear */</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define EMAC_PHYMISC_INT              (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Ethernet PHY Status and Clear register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/* MII Management Register Bit Definitions */</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* Ethernet PHY Basic Mode Control */</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define EPHY_BMCR_COLLTST              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Collision Test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_DUPLEXM              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Duplex Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_RESTARTAN            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Restart Auto-Negotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_ISOLATE              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Port Isolate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_PWRDWN               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_ANEN                 (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Auto-Negotiate Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_SPEED                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Speed Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_MIILOOPBK            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: MII Loopback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_MIIRESET             (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: MII Register reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/* Ethernet PHY Basic Mode Status */</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define EPHY_BMSR_EXTEN                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Extended Capability Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_JABBER               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Jabber Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_LINKSTAT             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Link Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_ANEN                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Auto Negotiation Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_RFAULT               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Remote Fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_ANC                  (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Auto-Negotiation Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_MFPRESUP             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Preamble Suppression Capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_10BTHD               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: 10 Base-T Half Duplex Capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_10BTFD               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: 10 Base-T Full Duplex Capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_100BTXHD             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: 100Base-TX Half Duplex Capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_100BTXFD             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: 100Base-TX Full Duplex Capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/* Ethernet PHY Identifier Register 1 (Most significant 16 bits of the OUI) */</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* Ethernet PHY Identifier Register 2 */</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define EPHY_ID2_MDLREV_SHIFT          (0)       </span><span class="comment">/* Bits 0-3:  Model Revision Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_MDLREV_MASK           (15 &lt;&lt; EPHY_ID2_MDLREV_SHIFT)</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_VNDRMDL_SHIFT         (4)       </span><span class="comment">/* Bits 4-9:  Vendor Model Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_VNDRMDL_MASK          (0x3f &lt;&lt; EPHY_ID2_VNDRMDL_SHIFT)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_OUILSB_SHIFT          (10)      </span><span class="comment">/* Bits 10-15:  OUI Least Significant Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_OUILSB_MASK           (0x3f &lt;&lt; EPHY_ID2_OUILSB_SHIFT)</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* Ethernet PHY Auto-Negotiation Advertisement */</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define EPHY_ANA_SELECT_SHIFT          (0)       </span><span class="comment">/* Bits 0-4:  Protocol Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_SELECT_MASK           (31 &lt;&lt; EPHY_ANA_SELECT_SHIFT)</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_ANA_SELECT(n)           ((uint16_t)(n) &lt;&lt; EPHY_ANA_SELECT_SHIFT)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_ANA_SELECT_802p3U       (1 &lt;&lt; EPHY_ANA_SELECT_SHIFT)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_10BT                  (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  10Base-T Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_10BTFD                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  10Base-T Full Duplex Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_100BTX                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  100Base-TX Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_100BTXFD              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  100Base-TX Full Duplex Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_100BT4                (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  100Base-T4 Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_PAUSE                 (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: PAUSE Support for Full Duplex Links */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_ASMDUP                (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Asymmetric PAUSE support for Full Duplex Links */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_RF                    (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Remote Fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_NP                    (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Next Page Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">/* Ethernet PHY Auto-Negotiation Link Partner Ability */</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_SELECT_SHIFT        (0)       </span><span class="comment">/* Bits 0-4:  Protocol Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_SELECT_MASK         (31 &lt;&lt; EPHY_ANLPA_SELECT_SHIFT)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_ANLPA_SELECT_802p3U     (1 &lt;&lt; EPHY_ANA_SELECT_SHIFT)</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_10BT                (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  10Base-T Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_10BTFD              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  10Base-T Full Duplex Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_100BTX              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  100Base-TX Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_100BTXFD            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  100Base-TX Full Duplex Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_100BT4              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  100Base-T4 Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_PAUSE               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: PAUSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_ASMDUP              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Asymmetric PAUSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_RF                  (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Remote Fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_ACK                 (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_NP                  (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Next Page Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/* Ethernet PHY Auto-Negotiation Expansion */</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define EPHY_ANER_LPANABLE             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Link Partner Auto-Negotiation Able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_PAGERX               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Link Code Word Page Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_NPABLE               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Next Page Able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_LPNPABLE             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Link Partner Next Page Able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_PDF                  (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Parallel Detection Fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/* Ethernet PHY Auto-Negotiation Next Page TX */</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_CODE_SHIFT         (0)        </span><span class="comment">/* Bits 0-10:  Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_CODE_MASK          (0x7ff &lt;&lt; EPHY_ANNPTR_CODE_SHIFT)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_ANNPTR_CODE(n)          ((uint16_t)(n) &lt;&lt; EPHY_ANNPTR_CODE_SHIFT)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_TOGTX              (1 &lt;&lt; 11)  </span><span class="comment">/* Bit 11: Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_ACK2               (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12: Acknowledge 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_MP                 (1 &lt;&lt; 13)  </span><span class="comment">/* Bit 13: Message Page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_NP                 (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: Next Page Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/* Ethernet PHY Auto-Negotiation Link Partner Ability Next Page */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_CODE_SHIFT        (0)  </span><span class="comment">/* Bits 0-10:  Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_CODE_MASK         (0x7ff &lt;&lt; EPHY_ANLNPTR_CODE_SHIFT)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_TOG               (1 &lt;&lt; 11)  </span><span class="comment">/* Bit 11: Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_ACK2              (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12: Acknowledge 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_MP                (1 &lt;&lt; 13)  </span><span class="comment">/* Bit 13: Message Page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_ACK               (1 &lt;&lt; 14)  </span><span class="comment">/* Bit 14: Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_NP                (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: Next Page Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/* Ethernet PHY Configuration 1 */</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FRXDVDET             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  FAST RXDV Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_SHIFT         (2)       </span><span class="comment">/* Bits 2-3:  Fast Auto-Negotiation Select Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FANSEL_MASK          (3 &lt;&lt; EPHY_CFG1_FANSEL_SHIFT)</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_CFG1_FANSEL_BLT80       (0 &lt;&lt; EPHY_CFG1_FANSEL_SHIFT) </span><span class="comment">/* Break Link Timer: 80 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_CFG1_FANSEL_BLT120      (1 &lt;&lt; EPHY_CFG1_FANSEL_SHIFT) </span><span class="comment">/* Break Link Timer: 120 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_CFG1_FANSEL_BLT240      (2 &lt;&lt; EPHY_CFG1_FANSEL_SHIFT) </span><span class="comment">/*  Break Link Timer: 240 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FASTANEN             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Fast Auto Negotiation Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_RAMDIX               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Robust Auto MDI/MDIX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FAMDIX               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Fast Auto MDI/MDIX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_LLR                  (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Link Loss Recovery */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_TDRAR                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  TDR Auto-Run at Link Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_DONE                 (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Configuration Done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">/* Ethernet PHY Configuration 2 */</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define EPHY_CFG2_ODDNDETDIS           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Detection of Transmit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2_RXERRIDLE            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Detection of Receive Symbol Error During IDLE State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2_ISOMIILL             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Isolate MII outputs when Enhanced Link is not Achievable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2_ENLEDLINK            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Enhanced LED Functionality */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2_EXTFD                (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Extended Full-Duplex Ability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2_FLUPPD               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Fast Link-Up in Parallel Detect Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/* Ethernet PHY Configuration 3 */</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define EPHY_CFG3_FLDWNM_SHIFT         (0)       </span><span class="comment">/* Bits 0-4:  Fast Link Down Modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG3_FLDWNM_MASK          (31 &lt;&lt; EPHY_CFG3_FLDWNM_SHIFT)</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_CFG3_FLDWNM(n)          ((uint16_t)(n) &lt;&lt; EPHY_CFG3_FLDWNM_SHIFT)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG3_MDIMDIXS             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  MDI/MDIX Swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG3_POLSWAP              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Polarity Swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">/* Ethernet PHY Register Control */</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_DEVAD_SHIFT        (0)       </span><span class="comment">/* Bits 0-4:  Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL_DEVAD_MASK         (31 &lt;&lt; EPHY_REGCTL_DEVAD_SHIFT)</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_REGCTL_DEVAD(n)         ((uint16_t)(n) &lt;&lt; EPHY_REGCTL_DEVAD_SHIFT)</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL_FUNC_SHIFT         (14)      </span><span class="comment">/* Bits 14-15:  Function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL_FUNC_MASK          (3 &lt;&lt; EPHY_REGCTL_FUNC_SHIFT)</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_REGCTL_FUNC_ADDR        (0 &lt;&lt; EPHY_REGCTL_FUNC_SHIFT) </span><span class="comment">/* Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_REGCTL_FUNC_DATANI      (1 &lt;&lt; EPHY_REGCTL_FUNC_SHIFT) </span><span class="comment">/* Data, no post increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_REGCTL_FUNC_DATAPIRW    (2 &lt;&lt; EPHY_REGCTL_FUNC_SHIFT) </span><span class="comment">/* Data, post increment on read and write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_REGCTL_FUNC_DATAPIWO    (3 &lt;&lt; EPHY_REGCTL_FUNC_SHIFT) </span><span class="comment">/* Data, post increment on write only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">/* Ethernet PHY Address or Data (16-bit value) */</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* Ethernet PHY Status */</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define EPHY_STS_LINK                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Link Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_SPEED                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Speed Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_DUPLEX                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Duplex Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_MIILB                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  MII Loopback Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_ANS                   (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Auto-Negotiation Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_JD                    (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Jabber Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_RF                    (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Remote Fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_MIIREQ                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  MII Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_PAGERX                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Link Code Page Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_DL                    (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Descrambler Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_SD                    (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Signal Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_FCSL                  (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: False Carrier Sense Latch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_POLSTAT               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Polarity Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_RXLERR                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Receive Error Latch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_MDIXM                 (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: MDI-X Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/* Ethernet PHY Specific Control */</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define EPHY_SCR_INTEN                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_TINT                  (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Test Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_COLFDM                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Collision in Full-Duplex Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_LBFIFO_SHIFT          (8)       </span><span class="comment">/* Bits 8-9:  Loopback FIFO Depth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_LBFIFO_MASK           (3 &lt;&lt; EPHY_SCR_LBFIFO_SHIFT)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_LBFIFO_4            (0 &lt;&lt; EPHY_SCR_LBFIFO_SHIFT) </span><span class="comment">/* Four nibble FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_LBFIFO_5            (1 &lt;&lt; EPHY_SCR_LBFIFO_SHIFT) </span><span class="comment">/* Five nibble FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_LBFIFO_6            (2 &lt;&lt; EPHY_SCR_LBFIFO_SHIFT) </span><span class="comment">/* Six nibble FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_LBFIFO_8            (3 &lt;&lt; EPHY_SCR_LBFIFO_SHIFT) </span><span class="comment">/* Eight nibble FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_SBPYASS               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Scrambler Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSMODE_SHIFT          (12)      </span><span class="comment">/* Bits 12-13:  Power Saving Modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSMODE_MASK           (3 &lt;&lt; EPHY_SCR_PSMODE_SHIFT)</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_PSMODE_NORMAL       (0 &lt;&lt; EPHY_SCR_PSMODE_SHIFT) </span><span class="comment">/* Normal operation mode. PHY is fully functional */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_PSMODE_LOWPWR       (1 &lt;&lt; EPHY_SCR_PSMODE_SHIFT) </span><span class="comment">/* IEEE Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_PSMODE_ACTWOL       (2 &lt;&lt; EPHY_SCR_PSMODE_SHIFT) </span><span class="comment">/* Active Sleep */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_SCR_PSMODE_PASWOL       (3 &lt;&lt; EPHY_SCR_PSMODE_SHIFT) </span><span class="comment">/* Passive Sleep */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSEN                  (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Power Saving Modes Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_DISCLK                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Disable CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">/* Ethernet PHY MII Interrupt Status 1 */</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define EPHY_MISR1_RXHFEN              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Receive Error Counter Register Half-Full Event Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_FCHFEN              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  False Carrier Counter Register half-full Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_ANCEN               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Auto-Negotiation Complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_DUPLEXMEN           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Duplex Status Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_SPEEDEN             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Speed Change Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_LINKSTATEN          (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Link Status Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_RXHF                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Receive Error Counter Half-Full Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_FCHF                (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  False Carrier Counter Half-Full Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_ANC                 (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Auto-Negotiation Complete Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_DUPLEXM             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Change of Duplex Status Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_SPEED               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Change of Speed Status Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_LINKSTAT            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Change of Link Status Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/* Ethernet PHY MII Interrupt Status 2 */</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define EPHY_MISR2_JABBEREN            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Jabber Detect Event Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_POLINTEN            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Polarity Changed Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_SLEEPEN             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Sleep Mode Event Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_MDICOEN             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  MDI/MDIX Crossover Status Changed Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_LBFIFOEN            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Loopback FIFO Overflow/Underflow Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_PAGERXEN            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Page Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_ANERREN             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Auto-Negotiation Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_JABBER              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Jabber Detect Event Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_POLINT              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Polarity Changed Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_SLEEP               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Sleep Mode Event Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_MDICO               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: MDI/MDIX Crossover Status Changed Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_LBFIFO              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Loopback FIFO Overflow/Underflow Event Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_PAGERX              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Page Receive Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_ANERR               (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Auto-Negotiation Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">/* Ethernet PHY False Carrier Sense Counter */</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define EPHY_FCSCR_FCSCNT_SHIFT        (0)       </span><span class="comment">/* Bits 0-7:  False Carrier Event Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_FCSCR_FCSCNT_MASK         (0xff &lt;&lt; EPHY_FCSCR_FCSCNT_SHIFT)</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* Ethernet PHY Receive Error Count (16-bit value) */</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* Ethernet PHY BIST Control */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_SHIFT       (0)       </span><span class="comment">/* Bits 0-4:  Loopback Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_LBMODE_MASK        (31 &lt;&lt; EPHY_BISTCR_LBMODE_SHIFT)</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_BISTCR_LBMODE_NPCSIN    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Near-end loopback: PCS Input Loopback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_BISTCR_LBMODE_NPCSOUT   (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Near-end loopback: PCS Output Loopback (100Base-TX only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_BISTCR_LBMODE_NDIG      (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Near-end loopback: Digital Loopback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_BISTCR_LBMODE_NANA      (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Near-end loopback: Analog Loopback (requires 100 Ohm termination) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_BISTCR_LBMODE_FREV      (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Far-end Loopback: Reverse Loopback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_TXMIILB            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Transmit Data in MII Loopback Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PWRMODE            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Power Mode Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PKTGENSTAT         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Packet Generator Status Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PRBSCHKSYNC        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: PRBS Checker Lock Sync Loss Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PRBSCHKLK          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: PRBS Checker Lock Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PKTEN              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Packet Generation Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PRBSPKT            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Generated PRBS Packets */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PRBSM              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: PRBS Single/Continuous Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">/* Ethernet PHY LED Control */</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_SHIFT     (9)      </span><span class="comment">/* Bits 9-10: LED Blinking Rate (ON/OFF duration): */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_MASK      (3 &lt;&lt; EPHY_LEDCR_BLINKRATE_SHIFT)</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCR_BLINKRATE_20HZ    (0 &lt;&lt; EPHY_LEDCR_BLINKRATE_SHIFT) </span><span class="comment">/* 20 Hz (50 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCR_BLINKRATE_10HZ    (1 &lt;&lt; EPHY_LEDCR_BLINKRATE_SHIFT) </span><span class="comment">/* 10 Hz (100 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCR_BLINKRATE_5HZ     (2 &lt;&lt; EPHY_LEDCR_BLINKRATE_SHIFT) </span><span class="comment">/* 5 Hz (200 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCR_BLINKRATE_2HZ     (3 &lt;&lt; EPHY_LEDCR_BLINKRATE_SHIFT) </span><span class="comment">/* 2 Hz (500 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/* Ethernet PHY Control */</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define EPHY_CTL_BYPLEDSTRCH           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Bypass LED Stretching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_MIILNKSTAT            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: MII Link Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_PAUSETX               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Pause Transmit Negotiated Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_PAUSERX               (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Pause Receive Negotiated Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_FORCEMDI              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Force MDIX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_AUTOMDI               (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Auto-MDIX Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/* Ethernet PHY 10Base-T Status/Control */</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define EPHY_10BTSC_JABBERD            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Jabber Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_POLSTAT            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  10 Mb Polarity Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_NLPDIS             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Normal Link Pulse (NLP) Transmission Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_SQUELCH_SHIFT      (9)       </span><span class="comment">/* Bits 9-12:  Squelch Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_SQUELCH_MASK       (15 &lt;&lt; EPHY_10BTSC_SQUELCH_SHIFT)</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_10BTSC_SQUELCH(n)       ((uint16_t)(n) &lt;&lt; EPHY_10BTSC_SQUELCH_SHIFT)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_RXTHEN             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Lower Receiver Threshold Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/* Ethernet PHY BIST Control and Status 1 */</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_SHIFT    (0)       </span><span class="comment">/* Bits 0-7:  BIST IPG Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_MASK     (0xff &lt;&lt; EPHY_BICSR1_IPGLENGTH_SHIFT)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_BICSR1_IPGLENGTH(n)     ((uint16_t)(n) &lt;&lt; EPHY_BICSR1_IPGLENGTH_SHIFT)</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR1_ERRCNT_SHIFT       (8)       </span><span class="comment">/* Bits 8-15:  BIST Error Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR1_ERRCNT_MASK        (0xff &lt;&lt; EPHY_BICSR1_ERRCNT_SHIFT)</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">/* Ethernet PHY BIST Control and Status 2 */</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_SHIFT    (0)  </span><span class="comment">/* Bits 0-10:  BIST Packet Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_MASK     (0x7ff &lt;&lt; EPHY_BICSR2_PKTLENGTH_SHIFT)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_BICSR2_PKTLENGTH(n)     ((uint16_t)(n &lt;&lt; EPHY_BICSR2_PKTLENGTH_SHIFT)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">/* Ethernet PHY Cable Diagnostic Control */</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define EPHY_CDCR_FAIL                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Cable Diagnostic Process Fail */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_DONE                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Cable Diagnostic Process Done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_LINKQUAL_SHIFT       (8)       </span><span class="comment">/* Bits 8-9:  Link Quality Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_LINKQUAL_MASK        (3 &lt;&lt; EPHY_CDCR_LINKQUAL_SHIFT)</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_CDCR_LINKQUAL_GOOD      (1 &lt;&lt; EPHY_CDCR_LINKQUAL_SHIFT) </span><span class="comment">/* Good Quality Link Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_CDCR_LINKQUAL_MILD      (2 &lt;&lt; EPHY_CDCR_LINKQUAL_SHIFT) </span><span class="comment">/* Mid- Quality Link Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_CDCR_LINKQUAL_POOR      (3 &lt;&lt; EPHY_CDCR_LINKQUAL_SHIFT) </span><span class="comment">/* Poor Quality Link Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_START                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Cable Diagnostic Process Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/* Ethernet PHY Reset Control */</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define EPHY_RCR_SWRESTART             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Software Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_RCR_SWRST                 (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/* Ethernet PHY LED Configuration */</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_SHIFT         (0)       </span><span class="comment">/* Bit0-13:  LED0 Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_MASK          (15 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_LINK        (0 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* Link OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_RXTX        (1 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* RX/TX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_TX          (2 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* TX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_RX          (3 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* RX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_COL         (4 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* Collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_100BT       (5 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* 100-Base TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_10BT        (6 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* 10-Base TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_FD          (7 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* Full Duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED0_LINKTXRX    (8 &lt;&lt; EPHY_LEDCFG_LED0_SHIFT) </span><span class="comment">/* Link OK/Blink on TX/RX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_SHIFT         (4)       </span><span class="comment">/* Bits 4-7:  LED1 Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_MASK          (15 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT)</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_LINK        (0 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* Link OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_RXTX        (1 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* RX/TX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_TX          (2 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* TX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_RX          (3 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* RX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_COL         (4 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* Collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_100BT       (5 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* 100-Base TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_10BT        (6 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* 10-Base TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_FD          (7 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* Full Duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED1_LINKTXRX    (8 &lt;&lt; EPHY_LEDCFG_LED1_SHIFT) </span><span class="comment">/* Link OK/Blink on TX/RX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_SHIFT         (8)       </span><span class="comment">/* Bits 8-11:  LED2 Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_MASK          (15 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_LINK        (0 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* Link OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_RXTX        (1 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* RX/TX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_TX          (2 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* TX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_RX          (3 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* RX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_COL         (4 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* Collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_100BT       (5 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* 100-Base TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_10BT        (6 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* 10-Base TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_FD          (7 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* Full Duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EPHY_LEDCFG_LED2_LINKTXRX    (8 &lt;&lt; EPHY_LEDCFG_LED2_SHIFT) </span><span class="comment">/* Link OK/Blink on TX/RX Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/* DMA Descriptors **********************************************************************************/</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* TDES0: Transmit descriptor Word0 */</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define EMAC_TDES0_DB                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Deferred bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_UF                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Underflow error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_ED                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Excessive deferral */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_CC_SHIFT           (3)       </span><span class="comment">/* Bits 3-6: Collision count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_CC_MASK            (15 &lt;&lt; EMAC_TDES0_CC_SHIFT)</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_VF                 (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  VLAN frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_EC                 (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Excessive collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_LCO                (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Late collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_NC                 (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: No carrier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_LCA                (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Loss of carrier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_IPE                (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: IP payload error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_FF                 (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Frame flushed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_JT                 (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Jabber timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_ES                 (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Error summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_IHE                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: IP header error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_TTSS               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Transmit time stamp status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_VLIC_SHIFT         (18)      </span><span class="comment">/* Bits 18-19: VLAN Insertion Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_VLIC_MASK          (3 &lt;&lt; EMAC_TDES0_VLIC_SHIFT)</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_VLIC_NOACTION    (0 &lt;&lt; EMAC_TDES0_VLIC_SHIFT) </span><span class="comment">/* Do not add a VLAN tag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_VLIC_REMOVE      (1 &lt;&lt; EMAC_TDES0_VLIC_SHIFT) </span><span class="comment">/* Remove the VLAN tag before sending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_VLIC_INSERT      (2 &lt;&lt; EMAC_TDES0_VLIC_SHIFT) </span><span class="comment">/* Insert a VLAN tag (EMACVLNINCREP) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_VLIC_REPLACE     (3 &lt;&lt; EMAC_TDES0_VLIC_SHIFT) </span><span class="comment">/* Replace the VLAN tag i(EMACVLNINCREP) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_TCH                (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Second address chained */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_TER                (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Transmit end of ring */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_CIC_SHIFT          (22)      </span><span class="comment">/* Bits 22-23: Checksum insertion control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_CIC_MASK           (3 &lt;&lt; EMAC_TDES0_CIC_SHIFT)</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_CIC_DISABLED     (0 &lt;&lt; EMAC_TDES0_CIC_SHIFT) </span><span class="comment">/* Checksum disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_CIC_IH           (1 &lt;&lt; EMAC_TDES0_CIC_SHIFT) </span><span class="comment">/* Insert IPv4 header checksum */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_CIC_IHPL         (2 &lt;&lt; EMAC_TDES0_CIC_SHIFT) </span><span class="comment">/* Insert TCP/UDP/ICMP checksum */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES0_CIC_ALL          (3 &lt;&lt; EMAC_TDES0_CIC_SHIFT) </span><span class="comment">/* TCP/UDP/ICMP checksum fully calculated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_CRCR               (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: CRC Replacement Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_TTSE               (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Transmit time stamp enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_DP                 (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Disable pad */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_DC                 (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Disable CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_FS                 (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: First segment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_LS                 (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Last segment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_IC                 (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Interrupt on completion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES0_OWN                (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Own bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/* TDES1: Transmit descriptor Word1 */</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define EMAC_TDES1_TBS1_SHIFT         (0)  </span><span class="comment">/* Bits 0-12: Transmit buffer 1 size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES1_TBS1_MASK          (0x1fff &lt;&lt; EMAC_TDES1_TBS1_SHIFT)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES1_TBS1(n)          ((uint32_t)(n) &lt;&lt; EMAC_TDES1_TBS1_SHIFT)</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES1_TBS2_SHIFT         (16)  </span><span class="comment">/* Bits 16-28: Transmit buffer 2 size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES1_TBS2_MASK          (0x1fff &lt;&lt; EMAC_TDES1_TBS2_SHIFT)</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES1_TBS2(n)          ((uint32_t)(n) &lt;&lt; EMAC_TDES1_TBS2_SHIFT)</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES1_CTRL_SHIFT         (29)  </span><span class="comment">/* Bits 29-31:SA Insertion Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_TDES1_CTRL_MASK          (7 &lt;&lt; EMAC_TDES1_CTRL_SHIFT)</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES1_CTRL_NOACTION    (0 &lt;&lt; EMAC_TDES1_CTRL_SHIFT) </span><span class="comment">/* Do not include the source address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES1_CTRL_INSERT      (1 &lt;&lt; EMAC_TDES1_CTRL_SHIFT) </span><span class="comment">/* Insert the source address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_TDES1_CTRL_REPLACE     (2 &lt;&lt; EMAC_TDES1_CTRL_SHIFT) </span><span class="comment">/* Replace the source address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/* TDES2: Transmit descriptor Word2 (32-bit address) */</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/* TDES3: Transmit descriptor Word3 (32-bit address) */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">/* TDES6: Transmit descriptor Word6 (32-bit time stamp) */</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">/* TDES7: Transmit descriptor Word7 (32-bit time stamp) */</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">/* RDES0: Receive descriptor Word0 */</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define EMAC_RDES0_ESA                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Extended status available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_CE                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  CRC error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_DBE                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Dribble bit error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_RE                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Receive error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_RWT                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Receive watchdog timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_FT                 (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Frame type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_LCO                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Late collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_TSV                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Time stamp available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_GIANT              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Giant frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_LS                 (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Last descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_FS                 (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  First descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_VLAN               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: VLAN tag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_OE                 (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Overflow error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_LE                 (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Length error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_SAF                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Source address filter fail */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_DE                 (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Descriptor error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_ES                 (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Error summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_FL_SHIFT           (16)      </span><span class="comment">/* Bits 16-29: Frame length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_FL_MASK            (0x3fff &lt;&lt; EMAC_RDES0_FL_SHIFT)</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_AFM                (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Destination address filter fail */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES0_OWN                (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Own bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* RDES1: Receive descriptor Word1 */</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define EMAC_RDES1_RBS1_SHIFT         (0)       </span><span class="comment">/* Bits 0-12: Receive buffer 1 size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES1_RBS1_MASK          (0x1fff &lt;&lt; EMAC_RDES1_RBS1_SHIFT)</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span>                                                <span class="comment">/* Bit 13: Reserved */</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define EMAC_RDES1_RCH                (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Second address chained */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES1_RER                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Receive end of ring */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES1_RBS2_SHIFT         (16)      </span><span class="comment">/* Bits 16-28: Receive buffer 2 size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES1_RBS2_MASK          (0x1fff &lt;&lt; EMAC_RDES1_RBS2_SHIFT)</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES1_DIC                (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Disable interrupt on completion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/* RDES2: Receive descriptor Word2 (32-bit address) */</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/* RDES3: Receive descriptor Word3 (32-bit address) */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/* RDES4: Receive descriptor Word4 */</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define EMAC_RDES4_IPPT_SHIFT         (0)       </span><span class="comment">/* Bits 0-2: IP payload type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_IPPT_MASK          (7 &lt;&lt; EMAC_RDES4_IPPT_SHIFT)</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_IPPT_UNKNOWN     (0 &lt;&lt; EMAC_RDES4_IPPT_SHIFT) </span><span class="comment">/* Unknown */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_IPPT_UDP         (1 &lt;&lt; EMAC_RDES4_IPPT_SHIFT) </span><span class="comment">/* UDP payload in IP datagram */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_IPPT_TCP         (2 &lt;&lt; EMAC_RDES4_IPPT_SHIFT) </span><span class="comment">/* TCP payload in IP datagram */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_IPPT_ICMP        (3 &lt;&lt; EMAC_RDES4_IPPT_SHIFT) </span><span class="comment">/* ICMP payload in IP datagram */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_IPHE               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  IP header error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_IPPE               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  IP payload error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_IPCB               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  IP checksum bypassed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_IPV4PR             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  IPv4 packet received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_IPV6PR             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  IPv6 packet received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_PMT_SHIFT          (8)       </span><span class="comment">/* Bits 8-11: PTP message type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_PMT_MASK           (15 &lt;&lt; EMAC_RDES4_PMT_SHIFT)</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_NONE         (0 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* No PTP message received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_SYNC         (1 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* SYNC (all clock types) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_FOLLOWUP     (2 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Follow_Up (all clock types) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_DELAYREQ     (3 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Delay_Req (all clock types) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_DELAYRESP    (4 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Delay_Resp (all clock types) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_PDELREQAM    (5 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Pdelay_Req (in peer-to-peer</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">                                                                    * transparent clock) or Announce (in</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">                                                                    * ordinary or boundary clock) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_PDELREQMM    (6 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Pdelay_Resp (in peer-to-peer</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">                                                                    * transparent clock) or Management (in</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">                                                                    * ordinary or boundary clock) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_PDELREQFUS   (7 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Pdelay_Resp_Follow_Up (in</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">                                                                    * peer-to-peer transparent clock) or</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">                                                                    * Signaling (for ordinary or boundary</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">                                                                    * clock) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_ANNOUNCE     (8 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Announce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_MANAGEMENT   (9 &lt;&lt; EMAC_RDES4_PMT_SHIFT)  </span><span class="comment">/* Management */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_SIGNALING    (10 &lt;&lt; EMAC_RDES4_PMT_SHIFT) </span><span class="comment">/* Signaling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EMAC_RDES4_PMT_PTP          (15 &lt;&lt; EMAC_RDES4_PMT_SHIFT) </span><span class="comment">/* PTP packet w/ Reserved message type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_PFT                (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: PTP frame type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_PV                 (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: PTP version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMAC_RDES4_TSD                (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Time stampe dropped */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">/* RDES5: Receive descriptor Word5 - Reserved */</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/* RDES6: Receive descriptor Word6 (32-bit time stamp) */</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">/* RDES7: Receive descriptor Word7 (32-bit time stamp) */</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">/* Ethernet TX DMA Descriptor */</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="keyword">struct </span><a class="code" href="structemac__txdesc__s.html">emac_txdesc_s</a></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;{</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="comment">/* Normal DMA descriptor words */</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keyword">volatile</span> uint32_t tdes0;   <span class="comment">/* Status */</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keyword">volatile</span> uint32_t tdes1;   <span class="comment">/* Control and buffer1/2 lengths */</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keyword">volatile</span> uint32_t tdes2;   <span class="comment">/* Buffer1 address pointer */</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keyword">volatile</span> uint32_t tdes3;   <span class="comment">/* Buffer2 or next descriptor address pointer */</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="comment">/* Enhanced DMA descriptor words with time stamp */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#ifdef CONFIG_TIVA_EMAC_ENHANCEDDESC</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span>  <span class="keyword">volatile</span> uint32_t tdes4;   <span class="comment">/* Reserved */</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keyword">volatile</span> uint32_t tdes5;   <span class="comment">/* Reserved */</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keyword">volatile</span> uint32_t tdes6;   <span class="comment">/* Time Stamp Low value for transmit and receive */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keyword">volatile</span> uint32_t tdes7;   <span class="comment">/* Time Stamp High value for transmit and receive */</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span>};</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/* Ethernet RX DMA Descriptor */</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="keyword">struct </span><a class="code" href="structemac__rxdesc__s.html">emac_rxdesc_s</a></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;{</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keyword">volatile</span> uint32_t rdes0;   <span class="comment">/* Status */</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keyword">volatile</span> uint32_t rdes1;   <span class="comment">/* Control and buffer1/2 lengths */</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keyword">volatile</span> uint32_t rdes2;   <span class="comment">/* Buffer1 address pointer */</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keyword">volatile</span> uint32_t rdes3;   <span class="comment">/* Buffer2 or next descriptor address pointer */</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="comment">/* Enhanced DMA descriptor words with time stamp and PTP support */</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#ifdef CONFIG_TIVA_EMAC_ENHANCEDDESC</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor"></span>  <span class="keyword">volatile</span> uint32_t rdes4;   <span class="comment">/* Extended status for PTP receive descriptor */</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keyword">volatile</span> uint32_t rdes5;   <span class="comment">/* Reserved */</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keyword">volatile</span> uint32_t rdes6;   <span class="comment">/* Time Stamp Low value for transmit and receive */</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keyword">volatile</span> uint32_t rdes7;   <span class="comment">/* Time Stamp High value for transmit and receive */</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span>};</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment"> * Public Function Prototypes</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_TIVA_CHIP_TM4C_ETHERNET_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="structemac__txdesc__s_html"><div class="ttname"><a href="structemac__txdesc__s.html">emac_txdesc_s</a></div><div class="ttdef"><b>Definition:</b> sam_emac.h:665</div></div>
<div class="ttc" id="structemac__rxdesc__s_html"><div class="ttname"><a href="structemac__rxdesc__s.html">emac_rxdesc_s</a></div><div class="ttdef"><b>Definition:</b> sam_emac.h:657</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
