#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug 16 20:51:49 2020
# Process ID: 28444
# Current directory: /home/y/fpga/vio_test/vio_test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/y/fpga/vio_test/vio_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.066 ; gain = 136.066 ; free physical = 1901 ; free virtual = 6224
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_S00_AXI_0_0/design_1_myip_v1_0_S00_AXI_0_0.dcp' for cell 'design_1_i/myip_v1_0_S00_AXI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2609.504 ; gain = 0.000 ; free physical = 1080 ; free virtual = 5453
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/y/fpga/vio_test/vio_test.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.496 ; gain = 0.000 ; free physical = 969 ; free virtual = 5378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 14 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2777.496 ; gain = 467.430 ; free physical = 969 ; free virtual = 5378
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2777.496 ; gain = 0.000 ; free physical = 931 ; free virtual = 5353

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8863972c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2896.707 ; gain = 119.211 ; free physical = 771 ; free virtual = 5183

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ec419aaaf7e85b5d.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3096.488 ; gain = 0.000 ; free physical = 1468 ; free virtual = 5332
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1156d05d6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1468 ; free virtual = 5332

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 14 inverter(s) to 1020 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 174d9f039

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1465 ; free virtual = 5342
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 313 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14caa55b8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1465 ; free virtual = 5343
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 50 cells
INFO: [Opt 31-1021] In phase Constant propagation, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: adf048d2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1442 ; free virtual = 5344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 687 cells
INFO: [Opt 31-1021] In phase Sweep, 1014 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: adf048d2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1442 ; free virtual = 5344
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: adf048d2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1441 ; free virtual = 5344
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: adf048d2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1442 ; free virtual = 5345
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             313  |                                             93  |
|  Constant propagation         |               4  |              50  |                                             93  |
|  Sweep                        |               0  |             687  |                                           1014  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            121  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3096.488 ; gain = 0.000 ; free physical = 1441 ; free virtual = 5344
Ending Logic Optimization Task | Checksum: 16e51de65

Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3096.488 ; gain = 31.875 ; free physical = 1441 ; free virtual = 5344

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16e51de65

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3096.488 ; gain = 0.000 ; free physical = 1440 ; free virtual = 5344

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16e51de65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.488 ; gain = 0.000 ; free physical = 1440 ; free virtual = 5344

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.488 ; gain = 0.000 ; free physical = 1440 ; free virtual = 5344
Ending Netlist Obfuscation Task | Checksum: 16e51de65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.488 ; gain = 0.000 ; free physical = 1440 ; free virtual = 5344
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3096.488 ; gain = 318.992 ; free physical = 1440 ; free virtual = 5344
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3239.898 ; gain = 0.000 ; free physical = 1263 ; free virtual = 5297
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 868541d1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3239.898 ; gain = 0.000 ; free physical = 1263 ; free virtual = 5297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.898 ; gain = 0.000 ; free physical = 1263 ; free virtual = 5297

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e71091e9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 4316.168 ; gain = 1076.270 ; free physical = 297 ; free virtual = 4311

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127efa2c6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 269 ; free virtual = 4285

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127efa2c6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 269 ; free virtual = 4285
Phase 1 Placer Initialization | Checksum: 127efa2c6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 269 ; free virtual = 4285

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 12b67b820

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 265 ; free virtual = 4281

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ba140eff

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 264 ; free virtual = 4280

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1ba140eff

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 262 ; free virtual = 4275

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1abd938e4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 266 ; free virtual = 4278

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1abd938e4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 266 ; free virtual = 4278
Phase 2.1.1 Partition Driven Placement | Checksum: 1abd938e4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 266 ; free virtual = 4278
Phase 2.1 Floorplanning | Checksum: 223b253e4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 266 ; free virtual = 4278

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 290 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 111 nets or cells. Created 0 new cell, deleted 111 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 199 ; free virtual = 4243

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            111  |                   111  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            111  |                   111  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a1c3a045

Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 203 ; free virtual = 4243
Phase 2.2 Global Placement Core | Checksum: 1d7908c65

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 198 ; free virtual = 4240
Phase 2 Global Placement | Checksum: 1d7908c65

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 203 ; free virtual = 4244

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e169c436

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 212 ; free virtual = 4246

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c898dcbf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 215 ; free virtual = 4246

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 156ec8747

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 218 ; free virtual = 4243

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: ffab1d94

Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 218 ; free virtual = 4243

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 15b65a3da

Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 215 ; free virtual = 4240

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 11437ee14

Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 237 ; free virtual = 4236
Phase 3.4 Small Shape DP | Checksum: 1fe7db978

Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 245 ; free virtual = 4245

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 2071e0923

Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 245 ; free virtual = 4244

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1d931757e

Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 245 ; free virtual = 4244
Phase 3 Detail Placement | Checksum: 1d931757e

Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 245 ; free virtual = 4244

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2aff8f1d7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.406 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2befb0d0b

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 244 ; free virtual = 4243
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 29b1bfd1d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 244 ; free virtual = 4242
Phase 4.1.1.1 BUFG Insertion | Checksum: 2aff8f1d7

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 244 ; free virtual = 4242
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.406. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 211ffb245

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 244 ; free virtual = 4243
Phase 4.1 Post Commit Optimization | Checksum: 211ffb245

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 248 ; free virtual = 4241

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 211ffb245

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 243 ; free virtual = 4241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 252 ; free virtual = 4250

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2623186d5

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 252 ; free virtual = 4250

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 252 ; free virtual = 4250
Phase 4.4 Final Placement Cleanup | Checksum: 1edee5928

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 252 ; free virtual = 4250
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1edee5928

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 255 ; free virtual = 4250
Ending Placer Task | Checksum: 18f3e076c

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 256 ; free virtual = 4251
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:07 . Memory (MB): peak = 4355.211 ; gain = 1115.312 ; free physical = 288 ; free virtual = 4284
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 270 ; free virtual = 4277
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 271 ; free virtual = 4273
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 282 ; free virtual = 4283
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4355.211 ; gain = 0.000 ; free physical = 225 ; free virtual = 4249
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d8ca8160 ConstDB: 0 ShapeSum: 6641b17c RouteDB: 5031d490

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 167 ; free virtual = 4176
Phase 1 Build RT Design | Checksum: 12f00a309

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 180 ; free virtual = 4129
Post Restoration Checksum: NetGraph: e42c1dcd NumContArr: 35872276 Constraints: 15dfd0aa Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12f9310ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 176 ; free virtual = 4128

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12f9310ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 188 ; free virtual = 4076

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12f9310ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 184 ; free virtual = 4074

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 13d475541

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 189 ; free virtual = 4040

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 121c2999e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 197 ; free virtual = 4041
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.437  | TNS=0.000  | WHS=-0.088 | THS=-6.003 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1c786fe4c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 237 ; free virtual = 4040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.437  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 182e743e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 234 ; free virtual = 4040
Phase 2 Router Initialization | Checksum: 1667a7dc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 234 ; free virtual = 4040

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00286071 %
  Global Horizontal Routing Utilization  = 0.000656685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6444
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5025
  Number of Partially Routed Nets     = 1419
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f06cb275

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 219 ; free virtual = 4024

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1150
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.042  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 14d4e2a3d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 246 ; free virtual = 4047

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 205c273a6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 246 ; free virtual = 4047
Phase 4 Rip-up And Reroute | Checksum: 205c273a6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 246 ; free virtual = 4047

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f6bd29ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 247 ; free virtual = 4049

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6bd29ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 247 ; free virtual = 4049
Phase 5 Delay and Skew Optimization | Checksum: 1f6bd29ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 247 ; free virtual = 4049

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dcef7d77

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 253 ; free virtual = 4050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.042  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1531397a2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 253 ; free virtual = 4050
Phase 6 Post Hold Fix | Checksum: 1531397a2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 253 ; free virtual = 4050

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.756499 %
  Global Horizontal Routing Utilization  = 0.926665 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16096cf7a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 252 ; free virtual = 4049

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16096cf7a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 250 ; free virtual = 4047

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16096cf7a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 251 ; free virtual = 4048

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.042  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16096cf7a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 252 ; free virtual = 4049
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 302 ; free virtual = 4099

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 4371.219 ; gain = 16.008 ; free physical = 302 ; free virtual = 4099
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4371.219 ; gain = 0.000 ; free physical = 276 ; free virtual = 4088
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/y/fpga/vio_test/vio_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 85 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow... and (the first 15 of 59 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/y/fpga/vio_test/vio_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Aug 16 20:55:29 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 4412.242 ; gain = 0.000 ; free physical = 273 ; free virtual = 4024
INFO: [Common 17-206] Exiting Vivado at Sun Aug 16 20:55:29 2020...
