Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 16 20:45:55 2020
| Host         : Rc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_top_timing_summary_routed.rpt -pb HDMI_top_timing_summary_routed.pb -rpx HDMI_top_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: div_10/out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 80 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.556        0.000                      0                  110        0.102        0.000                      0                  110        1.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 2.000}        4.000           250.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 2.000}        4.000           250.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.557        0.000                      0                  110        0.165        0.000                      0                  110        1.500        0.000                       0                    82  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.556        0.000                      0                  110        0.165        0.000                      0                  110        1.500        0.000                       0                    82  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.556        0.000                      0                  110        0.102        0.000                      0                  110  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.556        0.000                      0                  110        0.102        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[0]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[1]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[5]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SR0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  SR0/out_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.301    SR0/data1[0]
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/C
                         clock pessimism              0.245    -0.475    
    SLICE_X112Y147       FDRE (Hold_fdre_C_D)         0.009    -0.466    SR0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SR0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.251    SR0/data1[3]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.047    -0.425    SR0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.804%)  route 0.132ns (41.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.216    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT5 (Prop_lut5_I0_O)        0.048    -0.168 r  SR1/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.168    SR1/counter[4]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/C
                         clock pessimism              0.247    -0.476    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.131    -0.345    SR1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SR2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  SR2/out_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.244    SR2/out_reg_n_0_[2]
    SLICE_X109Y144       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  SR2/out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SR2/out[1]_i_1_n_0
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X109Y144       FDSE (Hold_fdse_C_D)         0.091    -0.386    SR2/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.212    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.045    -0.167 r  SR1/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    SR1/counter[5]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/C
                         clock pessimism              0.247    -0.476    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.121    -0.355    SR1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SR2/out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.349 r  SR2/out_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.201    SR2/out_reg_n_0_[5]
    SLICE_X108Y144       LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  SR2/out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    SR2/out[4]_i_1_n_0
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X108Y144       FDRE (Hold_fdre_C_D)         0.121    -0.356    SR2/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SR1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/out_reg[8]/Q
                         net (fo=1, routed)           0.174    -0.174    SR1/out_reg_n_0_[8]
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.270    -0.450    
    SLICE_X111Y148       FDRE (Hold_fdre_C_D)         0.075    -0.375    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SR2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR2/clk_out1
    SLICE_X110Y144       FDRE                                         r  SR2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR2/counter_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.229    SR2/counter_reg_n_0_[6]
    SLICE_X111Y144       LUT6 (Prop_lut6_I3_O)        0.045    -0.184 r  SR2/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SR2/counter[10]
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.994    -0.721    SR2/clk_out1
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/C
                         clock pessimism              0.245    -0.476    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.091    -0.385    SR2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SR0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.192    SR0/data1[1]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.075    -0.397    SR0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SR0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y148       FDRE                                         r  SR0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/counter_reg[2]/Q
                         net (fo=6, routed)           0.173    -0.174    SR0/counter_reg_n_0_[2]
    SLICE_X112Y148       LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  SR0/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.129    SR0/counter[5]
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/C
                         clock pessimism              0.245    -0.475    
    SLICE_X112Y148       FDRE (Hold_fdre_C_D)         0.120    -0.355    SR0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_inst_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16   clk_inst_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y149   SR0/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y149   SR0/counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y149   SR0/counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y149   SR0/counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y147   SR0/out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y147   SR0/out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y147   SR0/out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y147   SR0/out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y147   SR0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y147   SR0/out_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y147   SR0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y147   SR0/out_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_inst_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_inst_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[0]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[1]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[5]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SR0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  SR0/out_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.301    SR0/data1[0]
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/C
                         clock pessimism              0.245    -0.475    
    SLICE_X112Y147       FDRE (Hold_fdre_C_D)         0.009    -0.466    SR0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SR0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.251    SR0/data1[3]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.047    -0.425    SR0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.804%)  route 0.132ns (41.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.216    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT5 (Prop_lut5_I0_O)        0.048    -0.168 r  SR1/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.168    SR1/counter[4]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/C
                         clock pessimism              0.247    -0.476    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.131    -0.345    SR1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SR2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  SR2/out_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.244    SR2/out_reg_n_0_[2]
    SLICE_X109Y144       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  SR2/out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SR2/out[1]_i_1_n_0
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X109Y144       FDSE (Hold_fdse_C_D)         0.091    -0.386    SR2/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.212    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.045    -0.167 r  SR1/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    SR1/counter[5]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/C
                         clock pessimism              0.247    -0.476    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.121    -0.355    SR1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SR2/out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.349 r  SR2/out_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.201    SR2/out_reg_n_0_[5]
    SLICE_X108Y144       LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  SR2/out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    SR2/out[4]_i_1_n_0
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X108Y144       FDRE (Hold_fdre_C_D)         0.121    -0.356    SR2/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SR1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/out_reg[8]/Q
                         net (fo=1, routed)           0.174    -0.174    SR1/out_reg_n_0_[8]
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.270    -0.450    
    SLICE_X111Y148       FDRE (Hold_fdre_C_D)         0.075    -0.375    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SR2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR2/clk_out1
    SLICE_X110Y144       FDRE                                         r  SR2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR2/counter_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.229    SR2/counter_reg_n_0_[6]
    SLICE_X111Y144       LUT6 (Prop_lut6_I3_O)        0.045    -0.184 r  SR2/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SR2/counter[10]
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.994    -0.721    SR2/clk_out1
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/C
                         clock pessimism              0.245    -0.476    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.091    -0.385    SR2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SR0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.192    SR0/data1[1]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.075    -0.397    SR0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SR0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y148       FDRE                                         r  SR0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/counter_reg[2]/Q
                         net (fo=6, routed)           0.173    -0.174    SR0/counter_reg_n_0_[2]
    SLICE_X112Y148       LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  SR0/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.129    SR0/counter[5]
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/C
                         clock pessimism              0.245    -0.475    
    SLICE_X112Y148       FDRE (Hold_fdre_C_D)         0.120    -0.355    SR0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_inst_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16   clk_inst_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y149   SR0/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y149   SR0/counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y149   SR0/counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y149   SR0/counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y147   SR0/out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y147   SR0/out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y147   SR0/out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X113Y147   SR0/out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y147   SR0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y147   SR0/out_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y149   SR0/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y149   SR0/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y147   SR0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y147   SR0/out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y147   SR0/out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y147   SR0/out_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_inst_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_inst_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_inst_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[0]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[1]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[5]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SR0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  SR0/out_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.301    SR0/data1[0]
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/C
                         clock pessimism              0.245    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X112Y147       FDRE (Hold_fdre_C_D)         0.009    -0.403    SR0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SR0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.251    SR0/data1[3]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.047    -0.362    SR0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.804%)  route 0.132ns (41.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.216    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT5 (Prop_lut5_I0_O)        0.048    -0.168 r  SR1/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.168    SR1/counter[4]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.131    -0.282    SR1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SR2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  SR2/out_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.244    SR2/out_reg_n_0_[2]
    SLICE_X109Y144       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  SR2/out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SR2/out[1]_i_1_n_0
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.063    -0.414    
    SLICE_X109Y144       FDSE (Hold_fdse_C_D)         0.091    -0.323    SR2/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.212    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.045    -0.167 r  SR1/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    SR1/counter[5]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.121    -0.292    SR1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SR2/out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.349 r  SR2/out_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.201    SR2/out_reg_n_0_[5]
    SLICE_X108Y144       LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  SR2/out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    SR2/out[4]_i_1_n_0
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.063    -0.414    
    SLICE_X108Y144       FDRE (Hold_fdre_C_D)         0.121    -0.293    SR2/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SR1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/out_reg[8]/Q
                         net (fo=1, routed)           0.174    -0.174    SR1/out_reg_n_0_[8]
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.270    -0.450    
                         clock uncertainty            0.063    -0.387    
    SLICE_X111Y148       FDRE (Hold_fdre_C_D)         0.075    -0.312    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SR2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR2/clk_out1
    SLICE_X110Y144       FDRE                                         r  SR2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR2/counter_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.229    SR2/counter_reg_n_0_[6]
    SLICE_X111Y144       LUT6 (Prop_lut6_I3_O)        0.045    -0.184 r  SR2/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SR2/counter[10]
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.994    -0.721    SR2/clk_out1
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/C
                         clock pessimism              0.245    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.091    -0.322    SR2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SR0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.192    SR0/data1[1]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.075    -0.334    SR0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SR0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y148       FDRE                                         r  SR0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/counter_reg[2]/Q
                         net (fo=6, routed)           0.173    -0.174    SR0/counter_reg_n_0_[2]
    SLICE_X112Y148       LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  SR0/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.129    SR0/counter[5]
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/C
                         clock pessimism              0.245    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X112Y148       FDRE (Hold_fdre_C_D)         0.120    -0.292    SR0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[0]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[0]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[1]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[1]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[3]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[5]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[5]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 SR1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.027ns (35.554%)  route 1.862ns (64.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 2.716 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          2.056    -0.636    SR1/clk_out1
    SLICE_X108Y149       FDRE                                         r  SR1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.478    -0.158 f  SR1/counter_reg[7]/Q
                         net (fo=5, routed)           0.682     0.524    SR1/counter_reg_n_0_[7]
    SLICE_X109Y149       LUT4 (Prop_lut4_I1_O)        0.301     0.825 f  SR1/counter[3]_i_3__1/O
                         net (fo=1, routed)           0.312     1.138    SR1/counter[3]_i_3__1_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I4_O)        0.124     1.262 f  SR1/counter[3]_i_2__1/O
                         net (fo=8, routed)           0.338     1.599    SR1/counter[3]_i_2__1_n_0
    SLICE_X110Y148       LUT4 (Prop_lut4_I0_O)        0.124     1.723 r  SR1/out[7]_i_1/O
                         net (fo=5, routed)           0.529     2.252    SR1/out[7]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     2.716    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.585     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y148       FDRE (Setup_fdre_C_R)       -0.429     2.809    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          2.809    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[13]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[14]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.963ns (33.313%)  route 1.928ns (66.687%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.557     1.856    div_10/out
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X53Y47         FDRE                                         r  div_10/counter_reg[15]/C
                         clock pessimism              0.604     2.943    
                         clock uncertainty           -0.063     2.880    
    SLICE_X53Y47         FDRE (Setup_fdre_C_R)       -0.429     2.451    div_10/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[10]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 div_10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            div_10/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.963ns (33.263%)  route 1.932ns (66.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.338 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657    -1.035    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.616 r  div_10/counter_reg[2]/Q
                         net (fo=2, routed)           0.800     0.184    div_10/counter[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I0_O)        0.296     0.480 f  div_10/counter[0]_i_4/O
                         net (fo=1, routed)           0.406     0.886    div_10/counter[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.010 f  div_10/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     1.175    div_10/counter[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  div_10/counter[15]_i_1/O
                         net (fo=15, routed)          0.561     1.860    div_10/out
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.248 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.764    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.855 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483     2.338    div_10/clk_out1
    SLICE_X52Y47         FDRE                                         r  div_10/counter_reg[11]/C
                         clock pessimism              0.626     2.965    
                         clock uncertainty           -0.063     2.902    
    SLICE_X52Y47         FDRE (Setup_fdre_C_R)       -0.429     2.473    div_10/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SR0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  SR0/out_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.301    SR0/data1[0]
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y147       FDRE                                         r  SR0/out_reg[0]/C
                         clock pessimism              0.245    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X112Y147       FDRE (Hold_fdre_C_D)         0.009    -0.403    SR0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SR0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.251    SR0/data1[3]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[3]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.047    -0.362    SR0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.804%)  route 0.132ns (41.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.216    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT5 (Prop_lut5_I0_O)        0.048    -0.168 r  SR1/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.168    SR1/counter[4]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[4]/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.131    -0.282    SR1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SR2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  SR2/out_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.244    SR2/out_reg_n_0_[2]
    SLICE_X109Y144       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  SR2/out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SR2/out[1]_i_1_n_0
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[1]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.063    -0.414    
    SLICE_X109Y144       FDSE (Hold_fdse_C_D)         0.091    -0.323    SR2/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SR1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/counter_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.212    SR1/counter_reg_n_0_[1]
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.045    -0.167 r  SR1/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    SR1/counter[5]
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.992    -0.723    SR1/clk_out1
    SLICE_X108Y148       FDRE                                         r  SR1/counter_reg[5]/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.121    -0.292    SR1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SR2/out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.717    -0.490    SR2/clk_out1
    SLICE_X109Y144       FDSE                                         r  SR2/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.349 r  SR2/out_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.201    SR2/out_reg_n_0_[5]
    SLICE_X108Y144       LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  SR2/out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    SR2/out[4]_i_1_n_0
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.991    -0.724    SR2/clk_out1
    SLICE_X108Y144       FDRE                                         r  SR2/out_reg[4]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.063    -0.414    
    SLICE_X108Y144       FDRE (Hold_fdre_C_D)         0.121    -0.293    SR2/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SR1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR1/clk_out1
    SLICE_X109Y148       FDRE                                         r  SR1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR1/out_reg[8]/Q
                         net (fo=1, routed)           0.174    -0.174    SR1/out_reg_n_0_[8]
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR1/clk_out1
    SLICE_X111Y148       FDRE                                         r  SR1/out_reg[7]/C
                         clock pessimism              0.270    -0.450    
                         clock uncertainty            0.063    -0.387    
    SLICE_X111Y148       FDRE (Hold_fdre_C_D)         0.075    -0.312    SR1/out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SR2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.718    -0.489    SR2/clk_out1
    SLICE_X110Y144       FDRE                                         r  SR2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  SR2/counter_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.229    SR2/counter_reg_n_0_[6]
    SLICE_X111Y144       LUT6 (Prop_lut6_I3_O)        0.045    -0.184 r  SR2/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SR2/counter[10]
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.994    -0.721    SR2/clk_out1
    SLICE_X111Y144       FDRE                                         r  SR2/counter_reg[10]/C
                         clock pessimism              0.245    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.091    -0.322    SR2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SR0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X111Y147       FDRE                                         r  SR0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/out_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.192    SR0/data1[1]
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X113Y147       FDRE                                         r  SR0/out_reg[1]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X113Y147       FDRE (Hold_fdre_C_D)         0.075    -0.334    SR0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SR0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SR0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.719    -0.488    SR0/clk_out1
    SLICE_X113Y148       FDRE                                         r  SR0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  SR0/counter_reg[2]/Q
                         net (fo=6, routed)           0.173    -0.174    SR0/counter_reg_n_0_[2]
    SLICE_X112Y148       LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  SR0/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.129    SR0/counter[5]
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_inst_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_inst_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst_0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.995    -0.720    SR0/clk_out1
    SLICE_X112Y148       FDRE                                         r  SR0/counter_reg[5]/C
                         clock pessimism              0.245    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X112Y148       FDRE (Hold_fdre_C_D)         0.120    -0.292    SR0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.163    





