
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800200  00001528  000015bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001528  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f12  00800298  00800298  00001654  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001654  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001684  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e0  00000000  00000000  000016c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006c58  00000000  00000000  00001aa4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001af7  00000000  00000000  000086fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000021fd  00000000  00000000  0000a1f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e14  00000000  00000000  0000c3f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001323  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000058d9  00000000  00000000  0000e527  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000378  00000000  00000000  00013e00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	90 c0       	rjmp	.+288    	; 0x126 <__bad_interrupt>
       6:	00 00       	nop
       8:	8e c0       	rjmp	.+284    	; 0x126 <__bad_interrupt>
       a:	00 00       	nop
       c:	8c c0       	rjmp	.+280    	; 0x126 <__bad_interrupt>
       e:	00 00       	nop
      10:	8a c0       	rjmp	.+276    	; 0x126 <__bad_interrupt>
      12:	00 00       	nop
      14:	88 c0       	rjmp	.+272    	; 0x126 <__bad_interrupt>
      16:	00 00       	nop
      18:	86 c0       	rjmp	.+268    	; 0x126 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	84 c0       	rjmp	.+264    	; 0x126 <__bad_interrupt>
      1e:	00 00       	nop
      20:	82 c0       	rjmp	.+260    	; 0x126 <__bad_interrupt>
      22:	00 00       	nop
      24:	80 c0       	rjmp	.+256    	; 0x126 <__bad_interrupt>
      26:	00 00       	nop
      28:	7e c0       	rjmp	.+252    	; 0x126 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7c c0       	rjmp	.+248    	; 0x126 <__bad_interrupt>
      2e:	00 00       	nop
      30:	7a c0       	rjmp	.+244    	; 0x126 <__bad_interrupt>
      32:	00 00       	nop
      34:	78 c0       	rjmp	.+240    	; 0x126 <__bad_interrupt>
      36:	00 00       	nop
      38:	76 c0       	rjmp	.+236    	; 0x126 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	74 c0       	rjmp	.+232    	; 0x126 <__bad_interrupt>
      3e:	00 00       	nop
      40:	72 c0       	rjmp	.+228    	; 0x126 <__bad_interrupt>
      42:	00 00       	nop
      44:	70 c0       	rjmp	.+224    	; 0x126 <__bad_interrupt>
      46:	00 00       	nop
      48:	6e c0       	rjmp	.+220    	; 0x126 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6c c0       	rjmp	.+216    	; 0x126 <__bad_interrupt>
      4e:	00 00       	nop
      50:	6a c0       	rjmp	.+212    	; 0x126 <__bad_interrupt>
      52:	00 00       	nop
      54:	68 c0       	rjmp	.+208    	; 0x126 <__bad_interrupt>
      56:	00 00       	nop
      58:	66 c0       	rjmp	.+204    	; 0x126 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	64 c0       	rjmp	.+200    	; 0x126 <__bad_interrupt>
      5e:	00 00       	nop
      60:	62 c0       	rjmp	.+196    	; 0x126 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 45 09 	jmp	0x128a	; 0x128a <__vector_25>
      68:	0c 94 08 09 	jmp	0x1210	; 0x1210 <__vector_26>
      6c:	5c c0       	rjmp	.+184    	; 0x126 <__bad_interrupt>
      6e:	00 00       	nop
      70:	5a c0       	rjmp	.+180    	; 0x126 <__bad_interrupt>
      72:	00 00       	nop
      74:	58 c0       	rjmp	.+176    	; 0x126 <__bad_interrupt>
      76:	00 00       	nop
      78:	56 c0       	rjmp	.+172    	; 0x126 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	54 c0       	rjmp	.+168    	; 0x126 <__bad_interrupt>
      7e:	00 00       	nop
      80:	52 c0       	rjmp	.+164    	; 0x126 <__bad_interrupt>
      82:	00 00       	nop
      84:	50 c0       	rjmp	.+160    	; 0x126 <__bad_interrupt>
      86:	00 00       	nop
      88:	4e c0       	rjmp	.+156    	; 0x126 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4c c0       	rjmp	.+152    	; 0x126 <__bad_interrupt>
      8e:	00 00       	nop
      90:	4a c0       	rjmp	.+148    	; 0x126 <__bad_interrupt>
      92:	00 00       	nop
      94:	48 c0       	rjmp	.+144    	; 0x126 <__bad_interrupt>
      96:	00 00       	nop
      98:	46 c0       	rjmp	.+140    	; 0x126 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	44 c0       	rjmp	.+136    	; 0x126 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	42 c0       	rjmp	.+132    	; 0x126 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	40 c0       	rjmp	.+128    	; 0x126 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3e c0       	rjmp	.+124    	; 0x126 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3c c0       	rjmp	.+120    	; 0x126 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	3a c0       	rjmp	.+116    	; 0x126 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	38 c0       	rjmp	.+112    	; 0x126 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	36 c0       	rjmp	.+108    	; 0x126 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	34 c0       	rjmp	.+104    	; 0x126 <__bad_interrupt>
      be:	00 00       	nop
      c0:	32 c0       	rjmp	.+100    	; 0x126 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	30 c0       	rjmp	.+96     	; 0x126 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2e c0       	rjmp	.+92     	; 0x126 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2c c0       	rjmp	.+88     	; 0x126 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	2a c0       	rjmp	.+84     	; 0x126 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	28 c0       	rjmp	.+80     	; 0x126 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	26 c0       	rjmp	.+76     	; 0x126 <__bad_interrupt>
      da:	00 00       	nop
      dc:	24 c0       	rjmp	.+72     	; 0x126 <__bad_interrupt>
      de:	00 00       	nop
      e0:	22 c0       	rjmp	.+68     	; 0x126 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e8 e2       	ldi	r30, 0x28	; 40
      fc:	f5 e1       	ldi	r31, 0x15	; 21
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a8 39       	cpi	r26, 0x98	; 152
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	21 e1       	ldi	r18, 0x11	; 17
     110:	a8 e9       	ldi	r26, 0x98	; 152
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	aa 3a       	cpi	r26, 0xAA	; 170
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	0e 94 70 09 	call	0x12e0	; 0x12e0 <main>
     122:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <_exit>

00000126 <__bad_interrupt>:
     126:	6c cf       	rjmp	.-296    	; 0x0 <__vectors>

00000128 <IO_init>:

//Init_IO

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
     128:	87 e0       	ldi	r24, 0x07	; 7
     12a:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
     12c:	88 e0       	ldi	r24, 0x08	; 8
     12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
     132:	8b e0       	ldi	r24, 0x0B	; 11
     134:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
	PUMPE_DDR2 = PUMPE2_OUTPUT_MASK;
     138:	80 e2       	ldi	r24, 0x20	; 32
     13a:	83 bb       	out	0x13, r24	; 19
	Position = 0;
     13c:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     140:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     144:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     148:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     14c:	08 95       	ret

0000014e <check_Communication_Input_UART_0>:
}

char check_Communication_Input_UART_0(void)
{
     14e:	1f 93       	push	r17
     150:	cf 93       	push	r28
     152:	df 93       	push	r29
	char ret = 0;
     154:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
     156:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
     158:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     15a:	1c c0       	rjmp	.+56     	; 0x194 <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
     15c:	84 ea       	ldi	r24, 0xA4	; 164
     15e:	9a e0       	ldi	r25, 0x0A	; 10
     160:	22 d2       	rcall	.+1092   	; 0x5a6 <RB_readByte>
		if (ch == 13)
     162:	8d 30       	cpi	r24, 0x0D	; 13
     164:	61 f4       	brne	.+24     	; 0x17e <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
     166:	e0 91 9a 02 	lds	r30, 0x029A	; 0x80029a <cntr_UART_0>
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	e6 55       	subi	r30, 0x56	; 86
     16e:	ff 4e       	sbci	r31, 0xEF	; 239
     170:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
     172:	c0 93 9a 02 	sts	0x029A, r28	; 0x80029a <cntr_UART_0>
			cntr_End_UART_0 = 0;
     176:	c0 93 99 02 	sts	0x0299, r28	; 0x800299 <cntr_End_UART_0>
			ret = 1;
     17a:	d1 2f       	mov	r29, r17
     17c:	0b c0       	rjmp	.+22     	; 0x194 <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
     17e:	90 91 9a 02 	lds	r25, 0x029A	; 0x80029a <cntr_UART_0>
     182:	e9 2f       	mov	r30, r25
     184:	f0 e0       	ldi	r31, 0x00	; 0
     186:	e6 55       	subi	r30, 0x56	; 86
     188:	ff 4e       	sbci	r31, 0xEF	; 239
     18a:	80 83       	st	Z, r24
			cntr_UART_0++;
     18c:	9f 5f       	subi	r25, 0xFF	; 255
     18e:	90 93 9a 02 	sts	0x029A, r25	; 0x80029a <cntr_UART_0>
			ret = 0;
     192:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     194:	84 ea       	ldi	r24, 0xA4	; 164
     196:	9a e0       	ldi	r25, 0x0A	; 10
     198:	fa d1       	rcall	.+1012   	; 0x58e <RB_length>
     19a:	81 11       	cpse	r24, r1
     19c:	df cf       	rjmp	.-66     	; 0x15c <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
     19e:	8d 2f       	mov	r24, r29
     1a0:	df 91       	pop	r29
     1a2:	cf 91       	pop	r28
     1a4:	1f 91       	pop	r17
     1a6:	08 95       	ret

000001a8 <my_itoa>:
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
	}
}

void my_itoa( int64_t z, char* buffer )
{
     1a8:	2f 92       	push	r2
     1aa:	3f 92       	push	r3
     1ac:	4f 92       	push	r4
     1ae:	5f 92       	push	r5
     1b0:	6f 92       	push	r6
     1b2:	7f 92       	push	r7
     1b4:	8f 92       	push	r8
     1b6:	9f 92       	push	r9
     1b8:	af 92       	push	r10
     1ba:	bf 92       	push	r11
     1bc:	cf 92       	push	r12
     1be:	df 92       	push	r13
     1c0:	ef 92       	push	r14
     1c2:	ff 92       	push	r15
     1c4:	0f 93       	push	r16
     1c6:	1f 93       	push	r17
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	2b 97       	sbiw	r28, 0x0b	; 11
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
     1dc:	29 83       	std	Y+1, r18	; 0x01
     1de:	3a 83       	std	Y+2, r19	; 0x02
     1e0:	4b 83       	std	Y+3, r20	; 0x03
     1e2:	95 2e       	mov	r9, r21
     1e4:	56 2e       	mov	r5, r22
     1e6:	47 2e       	mov	r4, r23
     1e8:	38 2e       	mov	r3, r24
     1ea:	29 2e       	mov	r2, r25
     1ec:	1f 83       	std	Y+7, r17	; 0x07
     1ee:	0e 83       	std	Y+6, r16	; 0x06

	u= z;
	// ist die Zahl negativ?
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
     1f0:	a0 e0       	ldi	r26, 0x00	; 0
     1f2:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <__cmpdi2_s8>
     1f6:	6c f4       	brge	.+26     	; 0x212 <my_itoa+0x6a>
	{
		u= u*(-1);
     1f8:	0e 94 0c 0a 	call	0x1418	; 0x1418 <__negdi2>
     1fc:	29 83       	std	Y+1, r18	; 0x01
     1fe:	3a 83       	std	Y+2, r19	; 0x02
     200:	4b 83       	std	Y+3, r20	; 0x03
     202:	95 2e       	mov	r9, r21
     204:	56 2e       	mov	r5, r22
     206:	47 2e       	mov	r4, r23
     208:	38 2e       	mov	r3, r24
     20a:	29 2e       	mov	r2, r25
		sflag= 1;
     20c:	81 e0       	ldi	r24, 0x01	; 1
     20e:	8a 87       	std	Y+10, r24	; 0x0a
     210:	01 c0       	rjmp	.+2      	; 0x214 <my_itoa+0x6c>

	int      i = 0;
	int      j;
	char     tmp;
	int64_t  u;    // In u bearbeiten wir den Absolutbetrag von z.
	char     sflag= 0;
     212:	1a 86       	std	Y+10, r1	; 0x0a
     214:	ae 81       	ldd	r26, Y+6	; 0x06
     216:	bf 81       	ldd	r27, Y+7	; 0x07
     218:	b9 87       	std	Y+9, r27	; 0x09
     21a:	a8 87       	std	Y+8, r26	; 0x08
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
	{
		u= u*(-1);
		sflag= 1;
     21c:	bd 83       	std	Y+5, r27	; 0x05
     21e:	ac 83       	std	Y+4, r26	; 0x04
     220:	61 2c       	mov	r6, r1
     222:	71 2c       	mov	r7, r1
     224:	4b 86       	std	Y+11, r4	; 0x0b
     226:	42 2c       	mov	r4, r2
     228:	25 2c       	mov	r2, r5
     22a:	53 2c       	mov	r5, r3
     22c:	39 2c       	mov	r3, r9
     22e:	01 c0       	rjmp	.+2      	; 0x232 <my_itoa+0x8a>
	}
	do
	{
		buffer[i++] = '0' + (u % 10);
     230:	34 01       	movw	r6, r8
     232:	43 01       	movw	r8, r6
     234:	bf ef       	ldi	r27, 0xFF	; 255
     236:	8b 1a       	sub	r8, r27
     238:	9b 0a       	sbc	r9, r27
     23a:	0f 2e       	mov	r0, r31
     23c:	fa e0       	ldi	r31, 0x0A	; 10
     23e:	af 2e       	mov	r10, r31
     240:	f0 2d       	mov	r31, r0
     242:	b1 2c       	mov	r11, r1
     244:	c1 2c       	mov	r12, r1
     246:	d1 2c       	mov	r13, r1
     248:	e1 2c       	mov	r14, r1
     24a:	f1 2c       	mov	r15, r1
     24c:	00 e0       	ldi	r16, 0x00	; 0
     24e:	10 e0       	ldi	r17, 0x00	; 0
     250:	29 81       	ldd	r18, Y+1	; 0x01
     252:	3a 81       	ldd	r19, Y+2	; 0x02
     254:	4b 81       	ldd	r20, Y+3	; 0x03
     256:	53 2d       	mov	r21, r3
     258:	62 2d       	mov	r22, r2
     25a:	7b 85       	ldd	r23, Y+11	; 0x0b
     25c:	85 2d       	mov	r24, r5
     25e:	94 2d       	mov	r25, r4
     260:	0e 94 83 09 	call	0x1306	; 0x1306 <__moddi3>
     264:	20 5d       	subi	r18, 0xD0	; 208
     266:	ec 81       	ldd	r30, Y+4	; 0x04
     268:	fd 81       	ldd	r31, Y+5	; 0x05
     26a:	21 93       	st	Z+, r18
     26c:	fd 83       	std	Y+5, r31	; 0x05
     26e:	ec 83       	std	Y+4, r30	; 0x04
		u /= 10;
     270:	29 81       	ldd	r18, Y+1	; 0x01
     272:	3a 81       	ldd	r19, Y+2	; 0x02
     274:	4b 81       	ldd	r20, Y+3	; 0x03
     276:	53 2d       	mov	r21, r3
     278:	62 2d       	mov	r22, r2
     27a:	7b 85       	ldd	r23, Y+11	; 0x0b
     27c:	85 2d       	mov	r24, r5
     27e:	94 2d       	mov	r25, r4
     280:	0e 94 85 09 	call	0x130a	; 0x130a <__divdi3>
     284:	29 83       	std	Y+1, r18	; 0x01
     286:	3a 83       	std	Y+2, r19	; 0x02
     288:	4b 83       	std	Y+3, r20	; 0x03
     28a:	35 2e       	mov	r3, r21
     28c:	26 2e       	mov	r2, r22
     28e:	7b 87       	std	Y+11, r23	; 0x0b
     290:	58 2e       	mov	r5, r24
     292:	49 2e       	mov	r4, r25
	}
	while( u > 0 );
     294:	a0 e0       	ldi	r26, 0x00	; 0
     296:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <__cmpdi2_s8>
     29a:	09 f0       	breq	.+2      	; 0x29e <my_itoa+0xf6>
     29c:	4c f6       	brge	.-110    	; 0x230 <my_itoa+0x88>
	if (sflag)  { buffer[i++]= '-'; }
     29e:	9a 85       	ldd	r25, Y+10	; 0x0a
     2a0:	99 23       	and	r25, r25
     2a2:	49 f0       	breq	.+18     	; 0x2b6 <my_itoa+0x10e>
     2a4:	ee 81       	ldd	r30, Y+6	; 0x06
     2a6:	ff 81       	ldd	r31, Y+7	; 0x07
     2a8:	e8 0d       	add	r30, r8
     2aa:	f9 1d       	adc	r31, r9
     2ac:	8d e2       	ldi	r24, 0x2D	; 45
     2ae:	80 83       	st	Z, r24
     2b0:	d3 01       	movw	r26, r6
     2b2:	12 96       	adiw	r26, 0x02	; 2
     2b4:	4d 01       	movw	r8, r26

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2b6:	94 01       	movw	r18, r8
     2b8:	99 20       	and	r9, r9
     2ba:	14 f4       	brge	.+4      	; 0x2c0 <my_itoa+0x118>
     2bc:	2f 5f       	subi	r18, 0xFF	; 255
     2be:	3f 4f       	sbci	r19, 0xFF	; 255
     2c0:	35 95       	asr	r19
     2c2:	27 95       	ror	r18
     2c4:	12 16       	cp	r1, r18
     2c6:	13 06       	cpc	r1, r19
     2c8:	9c f4       	brge	.+38     	; 0x2f0 <my_itoa+0x148>
     2ca:	ee 81       	ldd	r30, Y+6	; 0x06
     2cc:	ff 81       	ldd	r31, Y+7	; 0x07
     2ce:	e8 0d       	add	r30, r8
     2d0:	f9 1d       	adc	r31, r9
     2d2:	8e 81       	ldd	r24, Y+6	; 0x06
     2d4:	9f 81       	ldd	r25, Y+7	; 0x07
     2d6:	28 0f       	add	r18, r24
     2d8:	39 1f       	adc	r19, r25
	{
		tmp = buffer[j];
     2da:	a8 85       	ldd	r26, Y+8	; 0x08
     2dc:	b9 85       	ldd	r27, Y+9	; 0x09
     2de:	8c 91       	ld	r24, X
		buffer[j] = buffer[i-j-1];
     2e0:	92 91       	ld	r25, -Z
     2e2:	9d 93       	st	X+, r25
     2e4:	b9 87       	std	Y+9, r27	; 0x09
     2e6:	a8 87       	std	Y+8, r26	; 0x08
		buffer[i-j-1] = tmp;
     2e8:	80 83       	st	Z, r24
	}
	while( u > 0 );
	if (sflag)  { buffer[i++]= '-'; }

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2ea:	a2 17       	cp	r26, r18
     2ec:	b3 07       	cpc	r27, r19
     2ee:	a9 f7       	brne	.-22     	; 0x2da <my_itoa+0x132>
		tmp = buffer[j];
		buffer[j] = buffer[i-j-1];
		buffer[i-j-1] = tmp;
	}

	buffer[i] = '\0';
     2f0:	ee 81       	ldd	r30, Y+6	; 0x06
     2f2:	ff 81       	ldd	r31, Y+7	; 0x07
     2f4:	e8 0d       	add	r30, r8
     2f6:	f9 1d       	adc	r31, r9
     2f8:	10 82       	st	Z, r1
}
     2fa:	2b 96       	adiw	r28, 0x0b	; 11
     2fc:	0f b6       	in	r0, 0x3f	; 63
     2fe:	f8 94       	cli
     300:	de bf       	out	0x3e, r29	; 62
     302:	0f be       	out	0x3f, r0	; 63
     304:	cd bf       	out	0x3d, r28	; 61
     306:	df 91       	pop	r29
     308:	cf 91       	pop	r28
     30a:	1f 91       	pop	r17
     30c:	0f 91       	pop	r16
     30e:	ff 90       	pop	r15
     310:	ef 90       	pop	r14
     312:	df 90       	pop	r13
     314:	cf 90       	pop	r12
     316:	bf 90       	pop	r11
     318:	af 90       	pop	r10
     31a:	9f 90       	pop	r9
     31c:	8f 90       	pop	r8
     31e:	7f 90       	pop	r7
     320:	6f 90       	pop	r6
     322:	5f 90       	pop	r5
     324:	4f 90       	pop	r4
     326:	3f 90       	pop	r3
     328:	2f 90       	pop	r2
     32a:	08 95       	ret

0000032c <read_Position_TMC4671>:

void read_Position_TMC4671(void)
{
     32c:	8f 92       	push	r8
     32e:	9f 92       	push	r9
     330:	af 92       	push	r10
     332:	bf 92       	push	r11
     334:	ef 92       	push	r14
     336:	ff 92       	push	r15
     338:	0f 93       	push	r16
     33a:	1f 93       	push	r17
     33c:	cf 93       	push	r28
     33e:	df 93       	push	r29
     340:	cd b7       	in	r28, 0x3d	; 61
     342:	de b7       	in	r29, 0x3e	; 62
     344:	c4 56       	subi	r28, 0x64	; 100
     346:	d1 09       	sbc	r29, r1
     348:	0f b6       	in	r0, 0x3f	; 63
     34a:	f8 94       	cli
     34c:	de bf       	out	0x3e, r29	; 62
     34e:	0f be       	out	0x3f, r0	; 63
     350:	cd bf       	out	0x3d, r28	; 61
	// +/- alle 100ms Position abfragen und über Seiriellen Port ausgeben
	static uint8_t cntrr = 0;
	if (cntrr == 10)
     352:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
     356:	8a 30       	cpi	r24, 0x0A	; 10
     358:	11 f5       	brne	.+68     	; 0x39e <read_Position_TMC4671+0x72>
	{
		cntrr = 0;
     35a:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <__data_end>
		int64_t val = tmc4671_getActualPosition(0);
     35e:	80 e0       	ldi	r24, 0x00	; 0
     360:	72 d5       	rcall	.+2788   	; 0xe46 <tmc4671_getActualPosition>
		char testarray[100] = {'\0'};
     362:	9e 01       	movw	r18, r28
     364:	2f 5f       	subi	r18, 0xFF	; 255
     366:	3f 4f       	sbci	r19, 0xFF	; 255
     368:	79 01       	movw	r14, r18
     36a:	24 e6       	ldi	r18, 0x64	; 100
     36c:	f7 01       	movw	r30, r14
     36e:	11 92       	st	Z+, r1
     370:	2a 95       	dec	r18
     372:	e9 f7       	brne	.-6      	; 0x36e <read_Position_TMC4671+0x42>
		my_itoa(val, (char *)testarray);
     374:	4b 01       	movw	r8, r22
     376:	5c 01       	movw	r10, r24
     378:	bb 0c       	add	r11, r11
     37a:	88 08       	sbc	r8, r8
     37c:	98 2c       	mov	r9, r8
     37e:	54 01       	movw	r10, r8
     380:	87 01       	movw	r16, r14
     382:	26 2f       	mov	r18, r22
     384:	37 2f       	mov	r19, r23
     386:	48 2f       	mov	r20, r24
     388:	59 2f       	mov	r21, r25
     38a:	68 2d       	mov	r22, r8
     38c:	78 2d       	mov	r23, r8
     38e:	88 2d       	mov	r24, r8
     390:	98 2d       	mov	r25, r8
     392:	0a df       	rcall	.-492    	; 0x1a8 <my_itoa>
		Uart_Transmit_IT_PC((char *)testarray);
     394:	c7 01       	movw	r24, r14
     396:	2a d7       	rcall	.+3668   	; 0x11ec <Uart_Transmit_IT_PC>
		Uart_Transmit_IT_PC("\r");
     398:	81 e1       	ldi	r24, 0x11	; 17
     39a:	92 e0       	ldi	r25, 0x02	; 2
     39c:	27 d7       	rcall	.+3662   	; 0x11ec <Uart_Transmit_IT_PC>
     39e:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
	}
	cntrr++;
     3a2:	8f 5f       	subi	r24, 0xFF	; 255
     3a4:	80 93 98 02 	sts	0x0298, r24	; 0x800298 <__data_end>
     3a8:	8f e9       	ldi	r24, 0x9F	; 159
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3aa:	9f e0       	ldi	r25, 0x0F	; 15
     3ac:	01 97       	sbiw	r24, 0x01	; 1
     3ae:	f1 f7       	brne	.-4      	; 0x3ac <read_Position_TMC4671+0x80>
     3b0:	00 c0       	rjmp	.+0      	; 0x3b2 <read_Position_TMC4671+0x86>
     3b2:	00 00       	nop
     3b4:	cc 59       	subi	r28, 0x9C	; 156
	_delay_ms(1);
     3b6:	df 4f       	sbci	r29, 0xFF	; 255
     3b8:	0f b6       	in	r0, 0x3f	; 63
     3ba:	f8 94       	cli
     3bc:	de bf       	out	0x3e, r29	; 62
     3be:	0f be       	out	0x3f, r0	; 63
     3c0:	cd bf       	out	0x3d, r28	; 61
     3c2:	df 91       	pop	r29
     3c4:	cf 91       	pop	r28
     3c6:	1f 91       	pop	r17
     3c8:	0f 91       	pop	r16
     3ca:	ff 90       	pop	r15
     3cc:	ef 90       	pop	r14
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	08 95       	ret

000003d8 <proceed_Communication_Input_UART_0>:
     3d8:	2f 92       	push	r2
	}
	return ret;
}

void proceed_Communication_Input_UART_0(void)
{
     3da:	3f 92       	push	r3
     3dc:	4f 92       	push	r4
     3de:	5f 92       	push	r5
     3e0:	6f 92       	push	r6
     3e2:	7f 92       	push	r7
     3e4:	8f 92       	push	r8
     3e6:	9f 92       	push	r9
     3e8:	af 92       	push	r10
     3ea:	bf 92       	push	r11
     3ec:	cf 92       	push	r12
     3ee:	df 92       	push	r13
     3f0:	ef 92       	push	r14
     3f2:	ff 92       	push	r15
     3f4:	0f 93       	push	r16
     3f6:	1f 93       	push	r17
     3f8:	cf 93       	push	r28
     3fa:	df 93       	push	r29
     3fc:	00 d0       	rcall	.+0      	; 0x3fe <proceed_Communication_Input_UART_0+0x26>
     3fe:	1f 92       	push	r1
     400:	1f 92       	push	r1
     402:	cd b7       	in	r28, 0x3d	; 61
     404:	de b7       	in	r29, 0x3e	; 62
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
     406:	80 e0       	ldi	r24, 0x00	; 0
     408:	92 e0       	ldi	r25, 0x02	; 2
     40a:	f0 d6       	rcall	.+3552   	; 0x11ec <Uart_Transmit_IT_PC>
	if (INPUT_UART_0[0]=='0')
     40c:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <INPUT_UART_0>
     410:	80 33       	cpi	r24, 0x30	; 48
     412:	71 f4       	brne	.+28     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
	{
		tmc4671_setAbsolutTargetPosition(0,0);
     414:	40 e0       	ldi	r20, 0x00	; 0
     416:	50 e0       	ldi	r21, 0x00	; 0
     418:	ba 01       	movw	r22, r20
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	e2 d3       	rcall	.+1988   	; 0xbe2 <tmc4671_setAbsolutTargetPosition>
		Position = 0;
     41e:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     422:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     426:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     42a:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     42e:	84 c0       	rjmp	.+264    	; 0x538 <__LOCK_REGION_LENGTH__+0x138>
	}
	else if (INPUT_UART_0[0]=='1')
     430:	81 33       	cpi	r24, 0x31	; 49
     432:	09 f0       	breq	.+2      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     434:	6a c0       	rjmp	.+212    	; 0x50a <__LOCK_REGION_LENGTH__+0x10a>
     436:	0f 2e       	mov	r0, r31
     438:	f0 e4       	ldi	r31, 0x40	; 64
     43a:	4f 2e       	mov	r4, r31
     43c:	f2 e4       	ldi	r31, 0x42	; 66
     43e:	5f 2e       	mov	r5, r31
     440:	ff e0       	ldi	r31, 0x0F	; 15
     442:	6f 2e       	mov	r6, r31
     444:	71 2c       	mov	r7, r1
     446:	f0 2d       	mov	r31, r0
     448:	01 e0       	ldi	r16, 0x01	; 1
     44a:	10 e0       	ldi	r17, 0x00	; 0
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
			char buff[5] = {'\0'};
     44c:	ce 01       	movw	r24, r28
     44e:	01 96       	adiw	r24, 0x01	; 1
     450:	1c 01       	movw	r2, r24

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
     452:	b3 01       	movw	r22, r6
     454:	a2 01       	movw	r20, r4
     456:	80 e0       	ldi	r24, 0x00	; 0
     458:	c4 d3       	rcall	.+1928   	; 0xbe2 <tmc4671_setAbsolutTargetPosition>
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     45a:	73 01       	movw	r14, r6
     45c:	62 01       	movw	r12, r4
     45e:	98 ec       	ldi	r25, 0xC8	; 200
     460:	c9 1a       	sub	r12, r25
     462:	d1 08       	sbc	r13, r1
     464:	e1 08       	sbc	r14, r1
     466:	f1 08       	sbc	r15, r1
     468:	53 01       	movw	r10, r6
     46a:	42 01       	movw	r8, r4
     46c:	e8 ec       	ldi	r30, 0xC8	; 200
     46e:	8e 0e       	add	r8, r30
     470:	91 1c       	adc	r9, r1
     472:	a1 1c       	adc	r10, r1
     474:	b1 1c       	adc	r11, r1
			{
				read_Position_TMC4671();
     476:	01 c0       	rjmp	.+2      	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     478:	59 df       	rcall	.-334    	; 0x32c <read_Position_TMC4671>
	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     47a:	80 e0       	ldi	r24, 0x00	; 0
     47c:	e4 d4       	rcall	.+2504   	; 0xe46 <tmc4671_getActualPosition>
     47e:	c6 16       	cp	r12, r22
     480:	d7 06       	cpc	r13, r23
     482:	e8 06       	cpc	r14, r24
     484:	f9 06       	cpc	r15, r25
     486:	c0 f7       	brcc	.-16     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     488:	80 e0       	ldi	r24, 0x00	; 0
     48a:	dd d4       	rcall	.+2490   	; 0xe46 <tmc4671_getActualPosition>
     48c:	68 15       	cp	r22, r8
     48e:	79 05       	cpc	r23, r9
     490:	8a 05       	cpc	r24, r10
     492:	9b 05       	cpc	r25, r11
     494:	88 f7       	brcc	.-30     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
     496:	83 e1       	ldi	r24, 0x13	; 19
     498:	92 e0       	ldi	r25, 0x02	; 2
     49a:	a8 d6       	rcall	.+3408   	; 0x11ec <Uart_Transmit_IT_PC>
     49c:	f1 01       	movw	r30, r2
			char buff[5] = {'\0'};
     49e:	25 e0       	ldi	r18, 0x05	; 5
     4a0:	11 92       	st	Z+, r1
     4a2:	2a 95       	dec	r18
     4a4:	e9 f7       	brne	.-6      	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     4a6:	4a e0       	ldi	r20, 0x0A	; 10
     4a8:	b1 01       	movw	r22, r2
     4aa:	c8 01       	movw	r24, r16
     4ac:	0e 94 5f 0a 	call	0x14be	; 0x14be <__itoa_ncheck>
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
     4b0:	c1 01       	movw	r24, r2
     4b2:	9c d6       	rcall	.+3384   	; 0x11ec <Uart_Transmit_IT_PC>
			Uart_Transmit_IT_PC(" erreicht\r");
     4b4:	8d e1       	ldi	r24, 0x1D	; 29
     4b6:	92 e0       	ldi	r25, 0x02	; 2
     4b8:	99 d6       	rcall	.+3378   	; 0x11ec <Uart_Transmit_IT_PC>
     4ba:	8f ef       	ldi	r24, 0xFF	; 255
     4bc:	93 ed       	ldi	r25, 0xD3	; 211
     4be:	e0 e3       	ldi	r30, 0x30	; 48
     4c0:	81 50       	subi	r24, 0x01	; 1
     4c2:	90 40       	sbci	r25, 0x00	; 0
     4c4:	e0 40       	sbci	r30, 0x00	; 0
     4c6:	e1 f7       	brne	.-8      	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
     4c8:	00 c0       	rjmp	.+0      	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
     4ca:	00 00       	nop
     4cc:	0f 5f       	subi	r16, 0xFF	; 255
	}
	else if (INPUT_UART_0[0]=='1')

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
     4ce:	1f 4f       	sbci	r17, 0xFF	; 255
     4d0:	f0 e4       	ldi	r31, 0x40	; 64
     4d2:	4f 0e       	add	r4, r31
     4d4:	f2 e4       	ldi	r31, 0x42	; 66
     4d6:	5f 1e       	adc	r5, r31
     4d8:	ff e0       	ldi	r31, 0x0F	; 15
     4da:	6f 1e       	adc	r6, r31
     4dc:	71 1c       	adc	r7, r1
     4de:	0d 30       	cpi	r16, 0x0D	; 13
     4e0:	11 05       	cpc	r17, r1
     4e2:	09 f0       	breq	.+2      	; 0x4e6 <__LOCK_REGION_LENGTH__+0xe6>
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
     4e4:	b6 cf       	rjmp	.-148    	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     4e6:	40 e0       	ldi	r20, 0x00	; 0
     4e8:	50 e0       	ldi	r21, 0x00	; 0
     4ea:	ba 01       	movw	r22, r20
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	79 d3       	rcall	.+1778   	; 0xbe2 <tmc4671_setAbsolutTargetPosition>
			while((tmc4671_getActualPosition(0) >= (200)))
     4f0:	01 c0       	rjmp	.+2      	; 0x4f4 <__LOCK_REGION_LENGTH__+0xf4>
			{
				read_Position_TMC4671();
     4f2:	1c df       	rcall	.-456    	; 0x32c <read_Position_TMC4671>
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
			while((tmc4671_getActualPosition(0) >= (200)))
     4f4:	80 e0       	ldi	r24, 0x00	; 0
     4f6:	a7 d4       	rcall	.+2382   	; 0xe46 <tmc4671_getActualPosition>
     4f8:	68 3c       	cpi	r22, 0xC8	; 200
     4fa:	71 05       	cpc	r23, r1
     4fc:	81 05       	cpc	r24, r1
     4fe:	91 05       	cpc	r25, r1
     500:	c4 f7       	brge	.-16     	; 0x4f2 <__LOCK_REGION_LENGTH__+0xf2>
     502:	88 e2       	ldi	r24, 0x28	; 40
			{
				read_Position_TMC4671();
			}
		Uart_Transmit_IT_PC("Ausgangspunkt erreicht.");
     504:	92 e0       	ldi	r25, 0x02	; 2
     506:	72 d6       	rcall	.+3300   	; 0x11ec <Uart_Transmit_IT_PC>
     508:	17 c0       	rjmp	.+46     	; 0x538 <__LOCK_REGION_LENGTH__+0x138>
     50a:	81 11       	cpse	r24, r1
     50c:	15 c0       	rjmp	.+42     	; 0x538 <__LOCK_REGION_LENGTH__+0x138>
	}
	else if (INPUT_UART_0[0] == 0)
     50e:	40 91 9c 04 	lds	r20, 0x049C	; 0x80049c <Position>
	{
		Position += 10000000;
     512:	50 91 9d 04 	lds	r21, 0x049D	; 0x80049d <Position+0x1>
     516:	60 91 9e 04 	lds	r22, 0x049E	; 0x80049e <Position+0x2>
     51a:	70 91 9f 04 	lds	r23, 0x049F	; 0x80049f <Position+0x3>
     51e:	40 58       	subi	r20, 0x80	; 128
     520:	59 46       	sbci	r21, 0x69	; 105
     522:	67 46       	sbci	r22, 0x67	; 103
     524:	7f 4f       	sbci	r23, 0xFF	; 255
     526:	40 93 9c 04 	sts	0x049C, r20	; 0x80049c <Position>
     52a:	50 93 9d 04 	sts	0x049D, r21	; 0x80049d <Position+0x1>
     52e:	60 93 9e 04 	sts	0x049E, r22	; 0x80049e <Position+0x2>
     532:	70 93 9f 04 	sts	0x049F, r23	; 0x80049f <Position+0x3>
     536:	55 d3       	rcall	.+1706   	; 0xbe2 <tmc4671_setAbsolutTargetPosition>
		tmc4671_setAbsolutTargetPosition(0,Position);
     538:	0f 90       	pop	r0
     53a:	0f 90       	pop	r0
	}
}
     53c:	0f 90       	pop	r0
     53e:	0f 90       	pop	r0
     540:	0f 90       	pop	r0
     542:	df 91       	pop	r29
     544:	cf 91       	pop	r28
     546:	1f 91       	pop	r17
     548:	0f 91       	pop	r16
     54a:	ff 90       	pop	r15
     54c:	ef 90       	pop	r14
     54e:	df 90       	pop	r13
     550:	cf 90       	pop	r12
     552:	bf 90       	pop	r11
     554:	af 90       	pop	r10
     556:	9f 90       	pop	r9
     558:	8f 90       	pop	r8
     55a:	7f 90       	pop	r7
     55c:	6f 90       	pop	r6
     55e:	5f 90       	pop	r5
     560:	4f 90       	pop	r4
     562:	3f 90       	pop	r3
     564:	2f 90       	pop	r2
     566:	08 95       	ret

00000568 <check_Communication_Input_UART>:
     568:	f2 dd       	rcall	.-1052   	; 0x14e <check_Communication_Input_UART_0>
     56a:	81 11       	cpse	r24, r1

void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
     56c:	35 cf       	rjmp	.-406    	; 0x3d8 <proceed_Communication_Input_UART_0>
     56e:	08 95       	ret

00000570 <RB_init>:
     570:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
     572:	11 82       	std	Z+1, r1	; 0x01
     574:	10 82       	st	Z, r1
     576:	08 95       	ret

00000578 <RB_free>:
     578:	fc 01       	movw	r30, r24
     57a:	90 81       	ld	r25, Z
     57c:	81 81       	ldd	r24, Z+1	; 0x01
     57e:	98 17       	cp	r25, r24
     580:	20 f0       	brcs	.+8      	; 0x58a <RB_free+0x12>
     582:	98 1b       	sub	r25, r24
     584:	89 2f       	mov	r24, r25
     586:	80 95       	com	r24
     588:	08 95       	ret
     58a:	89 1b       	sub	r24, r25
     58c:	08 95       	ret

0000058e <RB_length>:
     58e:	fc 01       	movw	r30, r24
     590:	20 81       	ld	r18, Z
     592:	91 81       	ldd	r25, Z+1	; 0x01
     594:	29 17       	cp	r18, r25
     596:	18 f0       	brcs	.+6      	; 0x59e <RB_length+0x10>
     598:	82 2f       	mov	r24, r18
     59a:	89 1b       	sub	r24, r25
     59c:	08 95       	ret
     59e:	89 2f       	mov	r24, r25
     5a0:	82 1b       	sub	r24, r18
     5a2:	80 95       	com	r24
     5a4:	08 95       	ret

000005a6 <RB_readByte>:
     5a6:	cf 93       	push	r28
     5a8:	df 93       	push	r29
     5aa:	ec 01       	movw	r28, r24
     5ac:	f0 df       	rcall	.-32     	; 0x58e <RB_length>
     5ae:	88 23       	and	r24, r24
     5b0:	39 f0       	breq	.+14     	; 0x5c0 <RB_readByte+0x1a>
     5b2:	99 81       	ldd	r25, Y+1	; 0x01
     5b4:	fe 01       	movw	r30, r28
     5b6:	e9 0f       	add	r30, r25
     5b8:	f1 1d       	adc	r31, r1
     5ba:	82 81       	ldd	r24, Z+2	; 0x02
     5bc:	9f 5f       	subi	r25, 0xFF	; 255
     5be:	99 83       	std	Y+1, r25	; 0x01
     5c0:	df 91       	pop	r29
     5c2:	cf 91       	pop	r28
     5c4:	08 95       	ret

000005c6 <RB_writeByte>:
     5c6:	0f 93       	push	r16
     5c8:	1f 93       	push	r17
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	ec 01       	movw	r28, r24
     5d0:	06 2f       	mov	r16, r22
     5d2:	18 81       	ld	r17, Y
     5d4:	d1 df       	rcall	.-94     	; 0x578 <RB_free>
     5d6:	88 23       	and	r24, r24
     5d8:	f1 f3       	breq	.-4      	; 0x5d6 <RB_writeByte+0x10>
     5da:	01 11       	cpse	r16, r1
     5dc:	01 c0       	rjmp	.+2      	; 0x5e0 <RB_writeByte+0x1a>
     5de:	0f ef       	ldi	r16, 0xFF	; 255
     5e0:	fe 01       	movw	r30, r28
     5e2:	e1 0f       	add	r30, r17
     5e4:	f1 1d       	adc	r31, r1
     5e6:	02 83       	std	Z+2, r16	; 0x02
     5e8:	1f 5f       	subi	r17, 0xFF	; 255
     5ea:	18 83       	st	Y, r17
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	df 91       	pop	r29
     5f0:	cf 91       	pop	r28
     5f2:	1f 91       	pop	r17
     5f4:	0f 91       	pop	r16
     5f6:	08 95       	ret

000005f8 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
     5f8:	ff 92       	push	r15
     5fa:	0f 93       	push	r16
     5fc:	1f 93       	push	r17
     5fe:	cf 93       	push	r28
     600:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
     602:	44 23       	and	r20, r20
     604:	c9 f0       	breq	.+50     	; 0x638 <RB_write+0x40>
     606:	c4 2f       	mov	r28, r20
     608:	d7 2f       	mov	r29, r23
     60a:	f6 2e       	mov	r15, r22
     60c:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
     60e:	b4 df       	rcall	.-152    	; 0x578 <RB_free>
     610:	8c 17       	cp	r24, r28
     612:	f0 f3       	brcs	.-4      	; 0x610 <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
     614:	f8 01       	movw	r30, r16
     616:	90 81       	ld	r25, Z
     618:	ef 2d       	mov	r30, r15
     61a:	fd 2f       	mov	r31, r29
     61c:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     61e:	21 91       	ld	r18, Z+
     620:	d8 01       	movw	r26, r16
     622:	a9 0f       	add	r26, r25
     624:	b1 1d       	adc	r27, r1
     626:	12 96       	adiw	r26, 0x02	; 2
     628:	2c 93       	st	X, r18
     62a:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     62c:	9c 13       	cpse	r25, r28
     62e:	f7 cf       	rjmp	.-18     	; 0x61e <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
     630:	f8 01       	movw	r30, r16
     632:	c0 83       	st	Z, r28
	
	return 1;
     634:	81 e0       	ldi	r24, 0x01	; 1
     636:	01 c0       	rjmp	.+2      	; 0x63a <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
     638:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
     63a:	df 91       	pop	r29
     63c:	cf 91       	pop	r28
     63e:	1f 91       	pop	r17
     640:	0f 91       	pop	r16
     642:	ff 90       	pop	r15
     644:	08 95       	ret

00000646 <softspi_clk_low>:
}
void softspi_write_uint16(uint16_t x)
{
    softspi_write_uint8((uint8_t)(x >> 8));
    softspi_write_uint8((uint8_t)(x & 0xff));
}
     646:	e8 e0       	ldi	r30, 0x08	; 8
     648:	f1 e0       	ldi	r31, 0x01	; 1
     64a:	80 81       	ld	r24, Z
     64c:	87 7f       	andi	r24, 0xF7	; 247
     64e:	80 83       	st	Z, r24
     650:	08 95       	ret

00000652 <softspi_clk_high>:
     652:	e8 e0       	ldi	r30, 0x08	; 8
     654:	f1 e0       	ldi	r31, 0x01	; 1
     656:	80 81       	ld	r24, Z
     658:	88 60       	ori	r24, 0x08	; 8
     65a:	80 83       	st	Z, r24
     65c:	08 95       	ret

0000065e <softspi_mosi_low>:
     65e:	e8 e0       	ldi	r30, 0x08	; 8
     660:	f1 e0       	ldi	r31, 0x01	; 1
     662:	80 81       	ld	r24, Z
     664:	8d 7f       	andi	r24, 0xFD	; 253
     666:	80 83       	st	Z, r24
     668:	08 95       	ret

0000066a <softspi_mosi_high>:
     66a:	e8 e0       	ldi	r30, 0x08	; 8
     66c:	f1 e0       	ldi	r31, 0x01	; 1
     66e:	80 81       	ld	r24, Z
     670:	82 60       	ori	r24, 0x02	; 2
     672:	80 83       	st	Z, r24
     674:	08 95       	ret

00000676 <softspi_write_bit>:
     676:	cf 93       	push	r28
     678:	df 93       	push	r29
     67a:	d8 2f       	mov	r29, r24
     67c:	c6 2f       	mov	r28, r22
     67e:	e3 df       	rcall	.-58     	; 0x646 <softspi_clk_low>
     680:	cd 23       	and	r28, r29
     682:	11 f0       	breq	.+4      	; 0x688 <softspi_write_bit+0x12>
     684:	f2 df       	rcall	.-28     	; 0x66a <softspi_mosi_high>
     686:	01 c0       	rjmp	.+2      	; 0x68a <softspi_write_bit+0x14>
     688:	ea df       	rcall	.-44     	; 0x65e <softspi_mosi_low>
     68a:	8a e1       	ldi	r24, 0x1A	; 26
     68c:	8a 95       	dec	r24
     68e:	f1 f7       	brne	.-4      	; 0x68c <softspi_write_bit+0x16>
     690:	00 c0       	rjmp	.+0      	; 0x692 <softspi_write_bit+0x1c>
     692:	df df       	rcall	.-66     	; 0x652 <softspi_clk_high>
     694:	8a e1       	ldi	r24, 0x1A	; 26
     696:	8a 95       	dec	r24
     698:	f1 f7       	brne	.-4      	; 0x696 <softspi_write_bit+0x20>
     69a:	00 c0       	rjmp	.+0      	; 0x69c <softspi_write_bit+0x26>
     69c:	df 91       	pop	r29
     69e:	cf 91       	pop	r28
     6a0:	08 95       	ret

000006a2 <softspi_write_uint8>:
     6a2:	cf 93       	push	r28
     6a4:	c8 2f       	mov	r28, r24
     6a6:	60 e8       	ldi	r22, 0x80	; 128
     6a8:	e6 df       	rcall	.-52     	; 0x676 <softspi_write_bit>
     6aa:	60 e4       	ldi	r22, 0x40	; 64
     6ac:	8c 2f       	mov	r24, r28
     6ae:	e3 df       	rcall	.-58     	; 0x676 <softspi_write_bit>
     6b0:	60 e2       	ldi	r22, 0x20	; 32
     6b2:	8c 2f       	mov	r24, r28
     6b4:	e0 df       	rcall	.-64     	; 0x676 <softspi_write_bit>
     6b6:	60 e1       	ldi	r22, 0x10	; 16
     6b8:	8c 2f       	mov	r24, r28
     6ba:	dd df       	rcall	.-70     	; 0x676 <softspi_write_bit>
     6bc:	68 e0       	ldi	r22, 0x08	; 8
     6be:	8c 2f       	mov	r24, r28
     6c0:	da df       	rcall	.-76     	; 0x676 <softspi_write_bit>
     6c2:	64 e0       	ldi	r22, 0x04	; 4
     6c4:	8c 2f       	mov	r24, r28
     6c6:	d7 df       	rcall	.-82     	; 0x676 <softspi_write_bit>
     6c8:	62 e0       	ldi	r22, 0x02	; 2
     6ca:	8c 2f       	mov	r24, r28
     6cc:	d4 df       	rcall	.-88     	; 0x676 <softspi_write_bit>
     6ce:	61 e0       	ldi	r22, 0x01	; 1
     6d0:	8c 2f       	mov	r24, r28
     6d2:	d1 df       	rcall	.-94     	; 0x676 <softspi_write_bit>
     6d4:	cf 91       	pop	r28
     6d6:	08 95       	ret

000006d8 <softspi_read_bit>:

#if (SOFTSPI_DONT_USE_MISO == 0)

void softspi_read_bit(uint8_t* x, uint8_t i)
{
     6d8:	1f 93       	push	r17
     6da:	cf 93       	push	r28
     6dc:	df 93       	push	r29
     6de:	ec 01       	movw	r28, r24
     6e0:	16 2f       	mov	r17, r22

    /* read at rising edge */
    softspi_clk_low();
     6e2:	b1 df       	rcall	.-158    	; 0x646 <softspi_clk_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6e4:	8a e1       	ldi	r24, 0x1A	; 26
     6e6:	8a 95       	dec	r24
     6e8:	f1 f7       	brne	.-4      	; 0x6e6 <softspi_read_bit+0xe>
    _delay_us(5);
    softspi_clk_high();
     6ea:	00 c0       	rjmp	.+0      	; 0x6ec <softspi_read_bit+0x14>
     6ec:	b2 df       	rcall	.-156    	; 0x652 <softspi_clk_high>
    if (SOFTSPI_MISO_PIN & SOFTSPI_MISO_BIT) *x |= 1 << i;
     6ee:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     6f2:	82 ff       	sbrs	r24, 2
     6f4:	0a c0       	rjmp	.+20     	; 0x70a <softspi_read_bit+0x32>
     6f6:	81 e0       	ldi	r24, 0x01	; 1
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	02 c0       	rjmp	.+4      	; 0x700 <softspi_read_bit+0x28>
     6fc:	88 0f       	add	r24, r24
     6fe:	99 1f       	adc	r25, r25
     700:	1a 95       	dec	r17
     702:	e2 f7       	brpl	.-8      	; 0x6fc <softspi_read_bit+0x24>
     704:	98 81       	ld	r25, Y
     706:	89 2b       	or	r24, r25
     708:	88 83       	st	Y, r24
     70a:	8a e1       	ldi	r24, 0x1A	; 26
     70c:	8a 95       	dec	r24
     70e:	f1 f7       	brne	.-4      	; 0x70c <softspi_read_bit+0x34>
     710:	00 c0       	rjmp	.+0      	; 0x712 <softspi_read_bit+0x3a>
    _delay_us(5);

}
     712:	df 91       	pop	r29
     714:	cf 91       	pop	r28
     716:	1f 91       	pop	r17
     718:	08 95       	ret

0000071a <softspi_read_uint8>:

uint8_t softspi_read_uint8(void)
{
     71a:	cf 93       	push	r28
     71c:	df 93       	push	r29
     71e:	1f 92       	push	r1
     720:	cd b7       	in	r28, 0x3d	; 61
     722:	de b7       	in	r29, 0x3e	; 62
    /* receive msb first, sample at clock rising edge */

    /* must be initialized to 0 */
    uint8_t x = 0;
     724:	19 82       	std	Y+1, r1	; 0x01

    SOFTSPI_MISO_PORT &= ~SOFTSPI_MOSI_BIT;
     726:	e8 e0       	ldi	r30, 0x08	; 8
     728:	f1 e0       	ldi	r31, 0x01	; 1
     72a:	80 81       	ld	r24, Z
     72c:	8d 7f       	andi	r24, 0xFD	; 253
     72e:	80 83       	st	Z, r24
    softspi_read_bit(&x, 7);
     730:	67 e0       	ldi	r22, 0x07	; 7
     732:	ce 01       	movw	r24, r28
     734:	01 96       	adiw	r24, 0x01	; 1
     736:	d0 df       	rcall	.-96     	; 0x6d8 <softspi_read_bit>
    softspi_read_bit(&x, 6);
     738:	66 e0       	ldi	r22, 0x06	; 6
     73a:	ce 01       	movw	r24, r28
     73c:	01 96       	adiw	r24, 0x01	; 1
     73e:	cc df       	rcall	.-104    	; 0x6d8 <softspi_read_bit>
    softspi_read_bit(&x, 5);
     740:	65 e0       	ldi	r22, 0x05	; 5
     742:	ce 01       	movw	r24, r28
     744:	01 96       	adiw	r24, 0x01	; 1
     746:	c8 df       	rcall	.-112    	; 0x6d8 <softspi_read_bit>
    softspi_read_bit(&x, 4);
     748:	64 e0       	ldi	r22, 0x04	; 4
     74a:	ce 01       	movw	r24, r28
     74c:	01 96       	adiw	r24, 0x01	; 1
     74e:	c4 df       	rcall	.-120    	; 0x6d8 <softspi_read_bit>
    softspi_read_bit(&x, 3);
     750:	63 e0       	ldi	r22, 0x03	; 3
     752:	ce 01       	movw	r24, r28
     754:	01 96       	adiw	r24, 0x01	; 1
     756:	c0 df       	rcall	.-128    	; 0x6d8 <softspi_read_bit>
    softspi_read_bit(&x, 2);
     758:	62 e0       	ldi	r22, 0x02	; 2
     75a:	ce 01       	movw	r24, r28
     75c:	01 96       	adiw	r24, 0x01	; 1
     75e:	bc df       	rcall	.-136    	; 0x6d8 <softspi_read_bit>
    softspi_read_bit(&x, 1);
     760:	61 e0       	ldi	r22, 0x01	; 1
     762:	ce 01       	movw	r24, r28
     764:	01 96       	adiw	r24, 0x01	; 1
     766:	b8 df       	rcall	.-144    	; 0x6d8 <softspi_read_bit>
    softspi_read_bit(&x, 0);
     768:	60 e0       	ldi	r22, 0x00	; 0
     76a:	ce 01       	movw	r24, r28
     76c:	01 96       	adiw	r24, 0x01	; 1
     76e:	b4 df       	rcall	.-152    	; 0x6d8 <softspi_read_bit>
     770:	89 81       	ldd	r24, Y+1	; 0x01

    return x;
}
     772:	0f 90       	pop	r0
     774:	df 91       	pop	r29
     776:	cf 91       	pop	r28
     778:	08 95       	ret

0000077a <SPI_init>:
     77a:	8f e5       	ldi	r24, 0x5F	; 95
	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
     77c:	8c bd       	out	0x2c, r24	; 44
     77e:	1d bc       	out	0x2d, r1	; 45
     780:	28 9a       	sbi	0x05, 0	; 5
     782:	e8 e0       	ldi	r30, 0x08	; 8
     784:	f1 e0       	ldi	r31, 0x01	; 1
     786:	80 81       	ld	r24, Z
     788:	81 60       	ori	r24, 0x01	; 1
     78a:	80 83       	st	Z, r24
     78c:	08 95       	ret

0000078e <spi_transmit>:
	}
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     78e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     790:	0d b4       	in	r0, 0x2d	; 45
     792:	07 fe       	sbrs	r0, 7
     794:	fd cf       	rjmp	.-6      	; 0x790 <spi_transmit+0x2>
	return data;
}
     796:	08 95       	ret

00000798 <spi_receive>:

char spi_receive(void)
{
	char data;
	// Wait for reception complete
	SPDR = 0x00;
     798:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
     79a:	0d b4       	in	r0, 0x2d	; 45
     79c:	07 fe       	sbrs	r0, 7
     79e:	fd cf       	rjmp	.-6      	; 0x79a <spi_receive+0x2>
	data = SPDR;
     7a0:	8e b5       	in	r24, 0x2e	; 46
	// Return data register
	return data;
}
     7a2:	08 95       	ret

000007a4 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
     7a4:	88 23       	and	r24, r24
     7a6:	19 f0       	breq	.+6      	; 0x7ae <enable_Slave+0xa>
     7a8:	81 30       	cpi	r24, 0x01	; 1
     7aa:	19 f0       	breq	.+6      	; 0x7b2 <enable_Slave+0xe>
     7ac:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
     7ae:	28 98       	cbi	0x05, 0	; 5
		break;
     7b0:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
     7b2:	e8 e0       	ldi	r30, 0x08	; 8
     7b4:	f1 e0       	ldi	r31, 0x01	; 1
     7b6:	80 81       	ld	r24, Z
     7b8:	8e 7f       	andi	r24, 0xFE	; 254
     7ba:	80 83       	st	Z, r24
     7bc:	08 95       	ret

000007be <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
     7be:	88 23       	and	r24, r24
     7c0:	19 f0       	breq	.+6      	; 0x7c8 <disable_Slave+0xa>
     7c2:	81 30       	cpi	r24, 0x01	; 1
     7c4:	19 f0       	breq	.+6      	; 0x7cc <disable_Slave+0xe>
     7c6:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     7c8:	28 9a       	sbi	0x05, 0	; 5
		break;
     7ca:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     7cc:	e8 e0       	ldi	r30, 0x08	; 8
     7ce:	f1 e0       	ldi	r31, 0x01	; 1
     7d0:	80 81       	ld	r24, Z
     7d2:	81 60       	ori	r24, 0x01	; 1
     7d4:	80 83       	st	Z, r24
     7d6:	08 95       	ret

000007d8 <tmc40bit_writeInt>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
     7d8:	cf 92       	push	r12
     7da:	df 92       	push	r13
     7dc:	ef 92       	push	r14
     7de:	ff 92       	push	r15
     7e0:	0f 93       	push	r16
     7e2:	1f 93       	push	r17
     7e4:	cf 93       	push	r28
     7e6:	df 93       	push	r29
     7e8:	cd b7       	in	r28, 0x3d	; 61
     7ea:	de b7       	in	r29, 0x3e	; 62
     7ec:	2b 97       	sbiw	r28, 0x0b	; 11
     7ee:	0f b6       	in	r0, 0x3f	; 63
     7f0:	f8 94       	cli
     7f2:	de bf       	out	0x3e, r29	; 62
     7f4:	0f be       	out	0x3f, r0	; 63
     7f6:	cd bf       	out	0x3d, r28	; 61
     7f8:	fe 01       	movw	r30, r28
     7fa:	31 96       	adiw	r30, 0x01	; 1
     7fc:	76 e0       	ldi	r23, 0x06	; 6
     7fe:	df 01       	movw	r26, r30
     800:	1d 92       	st	X+, r1
     802:	7a 95       	dec	r23
     804:	e9 f7       	brne	.-6      	; 0x800 <tmc40bit_writeInt+0x28>
     806:	60 68       	ori	r22, 0x80	; 128
     808:	69 83       	std	Y+1, r22	; 0x01
     80a:	5a 83       	std	Y+2, r21	; 0x02
     80c:	4b 83       	std	Y+3, r20	; 0x03
     80e:	3c 83       	std	Y+4, r19	; 0x04
     810:	2d 83       	std	Y+5, r18	; 0x05
     812:	01 97       	sbiw	r24, 0x01	; 1
     814:	09 f0       	breq	.+2      	; 0x818 <tmc40bit_writeInt+0x40>
     816:	46 c0       	rjmp	.+140    	; 0x8a4 <tmc40bit_writeInt+0xcc>
     818:	36 96       	adiw	r30, 0x06	; 6
     81a:	85 e0       	ldi	r24, 0x05	; 5
     81c:	df 01       	movw	r26, r30
     81e:	1d 92       	st	X+, r1
     820:	8a 95       	dec	r24
     822:	e9 f7       	brne	.-6      	; 0x81e <tmc40bit_writeInt+0x46>
     824:	80 e4       	ldi	r24, 0x40	; 64
     826:	92 e0       	ldi	r25, 0x02	; 2
     828:	e1 d4       	rcall	.+2498   	; 0x11ec <Uart_Transmit_IT_PC>
     82a:	fe 01       	movw	r30, r28
     82c:	31 96       	adiw	r30, 0x01	; 1
     82e:	6f 01       	movw	r12, r30
     830:	00 e0       	ldi	r16, 0x00	; 0
     832:	10 e0       	ldi	r17, 0x00	; 0
     834:	d6 01       	movw	r26, r12
     836:	fd 90       	ld	r15, X+
     838:	6d 01       	movw	r12, r26
     83a:	f1 10       	cpse	r15, r1
     83c:	04 c0       	rjmp	.+8      	; 0x846 <tmc40bit_writeInt+0x6e>
     83e:	85 e5       	ldi	r24, 0x55	; 85
     840:	92 e0       	ldi	r25, 0x02	; 2
     842:	d4 d4       	rcall	.+2472   	; 0x11ec <Uart_Transmit_IT_PC>
     844:	1b c0       	rjmp	.+54     	; 0x87c <tmc40bit_writeInt+0xa4>
     846:	bf e0       	ldi	r27, 0x0F	; 15
     848:	bf 15       	cp	r27, r15
     84a:	70 f0       	brcs	.+28     	; 0x868 <tmc40bit_writeInt+0x90>
     84c:	86 e5       	ldi	r24, 0x56	; 86
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	cd d4       	rcall	.+2458   	; 0x11ec <Uart_Transmit_IT_PC>
     852:	40 e1       	ldi	r20, 0x10	; 16
     854:	be 01       	movw	r22, r28
     856:	69 5f       	subi	r22, 0xF9	; 249
     858:	7f 4f       	sbci	r23, 0xFF	; 255
     85a:	8f 2d       	mov	r24, r15
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	2f d6       	rcall	.+3166   	; 0x14be <__itoa_ncheck>
     860:	ce 01       	movw	r24, r28
     862:	07 96       	adiw	r24, 0x07	; 7
     864:	c3 d4       	rcall	.+2438   	; 0x11ec <Uart_Transmit_IT_PC>
     866:	0a c0       	rjmp	.+20     	; 0x87c <tmc40bit_writeInt+0xa4>
     868:	40 e1       	ldi	r20, 0x10	; 16
     86a:	be 01       	movw	r22, r28
     86c:	69 5f       	subi	r22, 0xF9	; 249
     86e:	7f 4f       	sbci	r23, 0xFF	; 255
     870:	8f 2d       	mov	r24, r15
     872:	90 e0       	ldi	r25, 0x00	; 0
     874:	24 d6       	rcall	.+3144   	; 0x14be <__itoa_ncheck>
     876:	ce 01       	movw	r24, r28
     878:	07 96       	adiw	r24, 0x07	; 7
     87a:	b8 d4       	rcall	.+2416   	; 0x11ec <Uart_Transmit_IT_PC>
     87c:	04 30       	cpi	r16, 0x04	; 4
     87e:	11 05       	cpc	r17, r1
     880:	1c f4       	brge	.+6      	; 0x888 <tmc40bit_writeInt+0xb0>
     882:	88 e5       	ldi	r24, 0x58	; 88
     884:	92 e0       	ldi	r25, 0x02	; 2
     886:	b2 d4       	rcall	.+2404   	; 0x11ec <Uart_Transmit_IT_PC>
     888:	0f 5f       	subi	r16, 0xFF	; 255
     88a:	1f 4f       	sbci	r17, 0xFF	; 255
     88c:	05 30       	cpi	r16, 0x05	; 5
     88e:	11 05       	cpc	r17, r1
     890:	89 f6       	brne	.-94     	; 0x834 <tmc40bit_writeInt+0x5c>
     892:	ef e3       	ldi	r30, 0x3F	; 63
     894:	fc e9       	ldi	r31, 0x9C	; 156
     896:	31 97       	sbiw	r30, 0x01	; 1
     898:	f1 f7       	brne	.-4      	; 0x896 <tmc40bit_writeInt+0xbe>
     89a:	00 c0       	rjmp	.+0      	; 0x89c <tmc40bit_writeInt+0xc4>
     89c:	00 00       	nop
     89e:	81 e1       	ldi	r24, 0x11	; 17
     8a0:	92 e0       	ldi	r25, 0x02	; 2
     8a2:	a4 d4       	rcall	.+2376   	; 0x11ec <Uart_Transmit_IT_PC>
     8a4:	80 e0       	ldi	r24, 0x00	; 0
     8a6:	7e df       	rcall	.-260    	; 0x7a4 <enable_Slave>
     8a8:	8e 01       	movw	r16, r28
     8aa:	0f 5f       	subi	r16, 0xFF	; 255
     8ac:	1f 4f       	sbci	r17, 0xFF	; 255
     8ae:	7e 01       	movw	r14, r28
     8b0:	f6 e0       	ldi	r31, 0x06	; 6
     8b2:	ef 0e       	add	r14, r31
     8b4:	f1 1c       	adc	r15, r1
     8b6:	d8 01       	movw	r26, r16
     8b8:	8d 91       	ld	r24, X+
     8ba:	8d 01       	movw	r16, r26
     8bc:	68 df       	rcall	.-304    	; 0x78e <spi_transmit>
     8be:	0e 15       	cp	r16, r14
     8c0:	1f 05       	cpc	r17, r15
     8c2:	c9 f7       	brne	.-14     	; 0x8b6 <tmc40bit_writeInt+0xde>
     8c4:	80 e0       	ldi	r24, 0x00	; 0
     8c6:	7b df       	rcall	.-266    	; 0x7be <disable_Slave>
     8c8:	2b 96       	adiw	r28, 0x0b	; 11
     8ca:	0f b6       	in	r0, 0x3f	; 63
     8cc:	f8 94       	cli
     8ce:	de bf       	out	0x3e, r29	; 62
     8d0:	0f be       	out	0x3f, r0	; 63
     8d2:	cd bf       	out	0x3d, r28	; 61
     8d4:	df 91       	pop	r29
     8d6:	cf 91       	pop	r28
     8d8:	1f 91       	pop	r17
     8da:	0f 91       	pop	r16
     8dc:	ff 90       	pop	r15
     8de:	ef 90       	pop	r14
     8e0:	df 90       	pop	r13
     8e2:	cf 90       	pop	r12
     8e4:	08 95       	ret

000008e6 <tmc40bit_readInt>:
     8e6:	5f 92       	push	r5
     8e8:	6f 92       	push	r6
     8ea:	7f 92       	push	r7
     8ec:	8f 92       	push	r8
     8ee:	9f 92       	push	r9
     8f0:	af 92       	push	r10
     8f2:	bf 92       	push	r11
     8f4:	cf 92       	push	r12
     8f6:	df 92       	push	r13
     8f8:	ef 92       	push	r14
     8fa:	ff 92       	push	r15
     8fc:	0f 93       	push	r16
     8fe:	1f 93       	push	r17
     900:	cf 93       	push	r28
     902:	df 93       	push	r29
     904:	cd b7       	in	r28, 0x3d	; 61
     906:	de b7       	in	r29, 0x3e	; 62
     908:	2b 97       	sbiw	r28, 0x0b	; 11
     90a:	0f b6       	in	r0, 0x3f	; 63
     90c:	f8 94       	cli
     90e:	de bf       	out	0x3e, r29	; 62
     910:	0f be       	out	0x3f, r0	; 63
     912:	cd bf       	out	0x3d, r28	; 61
     914:	8c 01       	movw	r16, r24
     916:	fe 01       	movw	r30, r28
     918:	31 96       	adiw	r30, 0x01	; 1
     91a:	86 e0       	ldi	r24, 0x06	; 6
     91c:	df 01       	movw	r26, r30
     91e:	1d 92       	st	X+, r1
     920:	8a 95       	dec	r24
     922:	e9 f7       	brne	.-6      	; 0x91e <tmc40bit_readInt+0x38>
     924:	6f 77       	andi	r22, 0x7F	; 127
     926:	f6 2e       	mov	r15, r22
     928:	69 83       	std	Y+1, r22	; 0x01
     92a:	80 e0       	ldi	r24, 0x00	; 0
     92c:	3b df       	rcall	.-394    	; 0x7a4 <enable_Slave>
     92e:	8f 2d       	mov	r24, r15
     930:	2e df       	rcall	.-420    	; 0x78e <spi_transmit>
     932:	7e 01       	movw	r14, r28
     934:	b2 e0       	ldi	r27, 0x02	; 2
     936:	eb 0e       	add	r14, r27
     938:	f1 1c       	adc	r15, r1
     93a:	6e 01       	movw	r12, r28
     93c:	e6 e0       	ldi	r30, 0x06	; 6
     93e:	ce 0e       	add	r12, r30
     940:	d1 1c       	adc	r13, r1
     942:	2a df       	rcall	.-428    	; 0x798 <spi_receive>
     944:	d7 01       	movw	r26, r14
     946:	8d 93       	st	X+, r24
     948:	7d 01       	movw	r14, r26
     94a:	ac 15       	cp	r26, r12
     94c:	bd 05       	cpc	r27, r13
     94e:	c9 f7       	brne	.-14     	; 0x942 <tmc40bit_readInt+0x5c>
     950:	80 e0       	ldi	r24, 0x00	; 0
     952:	35 df       	rcall	.-406    	; 0x7be <disable_Slave>
     954:	8a 80       	ldd	r8, Y+2	; 0x02
     956:	91 2c       	mov	r9, r1
     958:	a1 2c       	mov	r10, r1
     95a:	b1 2c       	mov	r11, r1
     95c:	ba 2c       	mov	r11, r10
     95e:	a9 2c       	mov	r10, r9
     960:	98 2c       	mov	r9, r8
     962:	88 24       	eor	r8, r8
     964:	8b 81       	ldd	r24, Y+3	; 0x03
     966:	88 2a       	or	r8, r24
     968:	ba 2c       	mov	r11, r10
     96a:	a9 2c       	mov	r10, r9
     96c:	98 2c       	mov	r9, r8
     96e:	88 24       	eor	r8, r8
     970:	8c 81       	ldd	r24, Y+4	; 0x04
     972:	88 2a       	or	r8, r24
     974:	ba 2c       	mov	r11, r10
     976:	a9 2c       	mov	r10, r9
     978:	98 2c       	mov	r9, r8
     97a:	88 24       	eor	r8, r8
     97c:	8d 81       	ldd	r24, Y+5	; 0x05
     97e:	88 2a       	or	r8, r24
     980:	01 30       	cpi	r16, 0x01	; 1
     982:	11 05       	cpc	r17, r1
     984:	09 f0       	breq	.+2      	; 0x988 <tmc40bit_readInt+0xa2>
     986:	4c c0       	rjmp	.+152    	; 0xa20 <tmc40bit_readInt+0x13a>
     988:	8a e5       	ldi	r24, 0x5A	; 90
     98a:	92 e0       	ldi	r25, 0x02	; 2
     98c:	2f d4       	rcall	.+2142   	; 0x11ec <Uart_Transmit_IT_PC>
     98e:	fe 01       	movw	r30, r28
     990:	31 96       	adiw	r30, 0x01	; 1
     992:	6f 01       	movw	r12, r30
     994:	00 e0       	ldi	r16, 0x00	; 0
     996:	10 e0       	ldi	r17, 0x00	; 0
     998:	0f 2e       	mov	r0, r31
     99a:	f5 e0       	ldi	r31, 0x05	; 5
     99c:	5f 2e       	mov	r5, r31
     99e:	f0 2d       	mov	r31, r0
     9a0:	7e 01       	movw	r14, r28
     9a2:	f7 e0       	ldi	r31, 0x07	; 7
     9a4:	ef 0e       	add	r14, r31
     9a6:	f1 1c       	adc	r15, r1
     9a8:	0f 2e       	mov	r0, r31
     9aa:	f0 e3       	ldi	r31, 0x30	; 48
     9ac:	6f 2e       	mov	r6, r31
     9ae:	f0 2d       	mov	r31, r0
     9b0:	d7 01       	movw	r26, r14
     9b2:	e5 2d       	mov	r30, r5
     9b4:	1d 92       	st	X+, r1
     9b6:	ea 95       	dec	r30
     9b8:	e9 f7       	brne	.-6      	; 0x9b4 <tmc40bit_readInt+0xce>
     9ba:	6f 82       	std	Y+7, r6	; 0x07
     9bc:	d6 01       	movw	r26, r12
     9be:	7d 90       	ld	r7, X+
     9c0:	6d 01       	movw	r12, r26
     9c2:	71 10       	cpse	r7, r1
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <tmc40bit_readInt+0xe8>
     9c6:	85 e5       	ldi	r24, 0x55	; 85
     9c8:	92 e0       	ldi	r25, 0x02	; 2
     9ca:	10 d4       	rcall	.+2080   	; 0x11ec <Uart_Transmit_IT_PC>
     9cc:	15 c0       	rjmp	.+42     	; 0x9f8 <tmc40bit_readInt+0x112>
     9ce:	bf e0       	ldi	r27, 0x0F	; 15
     9d0:	b7 15       	cp	r27, r7
     9d2:	58 f0       	brcs	.+22     	; 0x9ea <tmc40bit_readInt+0x104>
     9d4:	86 e5       	ldi	r24, 0x56	; 86
     9d6:	92 e0       	ldi	r25, 0x02	; 2
     9d8:	09 d4       	rcall	.+2066   	; 0x11ec <Uart_Transmit_IT_PC>
     9da:	40 e1       	ldi	r20, 0x10	; 16
     9dc:	b7 01       	movw	r22, r14
     9de:	87 2d       	mov	r24, r7
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	6d d5       	rcall	.+2778   	; 0x14be <__itoa_ncheck>
     9e4:	c7 01       	movw	r24, r14
     9e6:	02 d4       	rcall	.+2052   	; 0x11ec <Uart_Transmit_IT_PC>
     9e8:	07 c0       	rjmp	.+14     	; 0x9f8 <tmc40bit_readInt+0x112>
     9ea:	40 e1       	ldi	r20, 0x10	; 16
     9ec:	b7 01       	movw	r22, r14
     9ee:	87 2d       	mov	r24, r7
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	65 d5       	rcall	.+2762   	; 0x14be <__itoa_ncheck>
     9f4:	c7 01       	movw	r24, r14
     9f6:	fa d3       	rcall	.+2036   	; 0x11ec <Uart_Transmit_IT_PC>
     9f8:	04 30       	cpi	r16, 0x04	; 4
     9fa:	11 05       	cpc	r17, r1
     9fc:	1c f4       	brge	.+6      	; 0xa04 <tmc40bit_readInt+0x11e>
     9fe:	88 e5       	ldi	r24, 0x58	; 88
     a00:	92 e0       	ldi	r25, 0x02	; 2
     a02:	f4 d3       	rcall	.+2024   	; 0x11ec <Uart_Transmit_IT_PC>
     a04:	0f 5f       	subi	r16, 0xFF	; 255
     a06:	1f 4f       	sbci	r17, 0xFF	; 255
     a08:	05 30       	cpi	r16, 0x05	; 5
     a0a:	11 05       	cpc	r17, r1
     a0c:	89 f6       	brne	.-94     	; 0x9b0 <tmc40bit_readInt+0xca>
     a0e:	ef e3       	ldi	r30, 0x3F	; 63
     a10:	fc e9       	ldi	r31, 0x9C	; 156
     a12:	31 97       	sbiw	r30, 0x01	; 1
     a14:	f1 f7       	brne	.-4      	; 0xa12 <tmc40bit_readInt+0x12c>
     a16:	00 c0       	rjmp	.+0      	; 0xa18 <tmc40bit_readInt+0x132>
     a18:	00 00       	nop
     a1a:	81 e1       	ldi	r24, 0x11	; 17
     a1c:	92 e0       	ldi	r25, 0x02	; 2
     a1e:	e6 d3       	rcall	.+1996   	; 0x11ec <Uart_Transmit_IT_PC>
     a20:	c5 01       	movw	r24, r10
     a22:	b4 01       	movw	r22, r8
     a24:	2b 96       	adiw	r28, 0x0b	; 11
     a26:	0f b6       	in	r0, 0x3f	; 63
     a28:	f8 94       	cli
     a2a:	de bf       	out	0x3e, r29	; 62
     a2c:	0f be       	out	0x3f, r0	; 63
     a2e:	cd bf       	out	0x3d, r28	; 61
     a30:	df 91       	pop	r29
     a32:	cf 91       	pop	r28
     a34:	1f 91       	pop	r17
     a36:	0f 91       	pop	r16
     a38:	ff 90       	pop	r15
     a3a:	ef 90       	pop	r14
     a3c:	df 90       	pop	r13
     a3e:	cf 90       	pop	r12
     a40:	bf 90       	pop	r11
     a42:	af 90       	pop	r10
     a44:	9f 90       	pop	r9
     a46:	8f 90       	pop	r8
     a48:	7f 90       	pop	r7
     a4a:	6f 90       	pop	r6
     a4c:	5f 90       	pop	r5
     a4e:	08 95       	ret

00000a50 <tmc4671_readInt>:
     a50:	4a cf       	rjmp	.-364    	; 0x8e6 <tmc40bit_readInt>
     a52:	08 95       	ret

00000a54 <read_registers_TMC4671>:
     a54:	6b e1       	ldi	r22, 0x1B	; 27
     a56:	81 e0       	ldi	r24, 0x01	; 1
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	fa df       	rcall	.-12     	; 0xa50 <tmc4671_readInt>
     a5c:	67 e1       	ldi	r22, 0x17	; 23
     a5e:	81 e0       	ldi	r24, 0x01	; 1
     a60:	90 e0       	ldi	r25, 0x00	; 0
     a62:	f6 df       	rcall	.-20     	; 0xa50 <tmc4671_readInt>
     a64:	68 e1       	ldi	r22, 0x18	; 24
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	f2 df       	rcall	.-28     	; 0xa50 <tmc4671_readInt>
     a6c:	69 e1       	ldi	r22, 0x19	; 25
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	ee df       	rcall	.-36     	; 0xa50 <tmc4671_readInt>
     a74:	6a e1       	ldi	r22, 0x1A	; 26
     a76:	81 e0       	ldi	r24, 0x01	; 1
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	ea df       	rcall	.-44     	; 0xa50 <tmc4671_readInt>
     a7c:	6f e1       	ldi	r22, 0x1F	; 31
     a7e:	81 e0       	ldi	r24, 0x01	; 1
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	e6 df       	rcall	.-52     	; 0xa50 <tmc4671_readInt>
     a84:	60 e2       	ldi	r22, 0x20	; 32
     a86:	81 e0       	ldi	r24, 0x01	; 1
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	e2 df       	rcall	.-60     	; 0xa50 <tmc4671_readInt>
     a8c:	61 e2       	ldi	r22, 0x21	; 33
     a8e:	81 e0       	ldi	r24, 0x01	; 1
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	de cf       	rjmp	.-68     	; 0xa50 <tmc4671_readInt>
     a94:	08 95       	ret

00000a96 <encoder_testdrive>:
     a96:	28 e0       	ldi	r18, 0x08	; 8
     a98:	30 e0       	ldi	r19, 0x00	; 0
     a9a:	40 e0       	ldi	r20, 0x00	; 0
     a9c:	50 e0       	ldi	r21, 0x00	; 0
     a9e:	63 e6       	ldi	r22, 0x63	; 99
     aa0:	80 e0       	ldi	r24, 0x00	; 0
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	99 de       	rcall	.-718    	; 0x7d8 <tmc40bit_writeInt>
     aa6:	20 e0       	ldi	r18, 0x00	; 0
     aa8:	30 e0       	ldi	r19, 0x00	; 0
     aaa:	a9 01       	movw	r20, r18
     aac:	69 e2       	ldi	r22, 0x29	; 41
     aae:	80 e0       	ldi	r24, 0x00	; 0
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	92 de       	rcall	.-732    	; 0x7d8 <tmc40bit_writeInt>
     ab4:	21 e0       	ldi	r18, 0x01	; 1
     ab6:	30 e0       	ldi	r19, 0x00	; 0
     ab8:	40 e0       	ldi	r20, 0x00	; 0
     aba:	50 e0       	ldi	r21, 0x00	; 0
     abc:	62 e5       	ldi	r22, 0x52	; 82
     abe:	80 e0       	ldi	r24, 0x00	; 0
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	8a de       	rcall	.-748    	; 0x7d8 <tmc40bit_writeInt>
     ac4:	20 e0       	ldi	r18, 0x00	; 0
     ac6:	30 e0       	ldi	r19, 0x00	; 0
     ac8:	a9 01       	movw	r20, r18
     aca:	6c e1       	ldi	r22, 0x1C	; 28
     acc:	80 e0       	ldi	r24, 0x00	; 0
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	83 de       	rcall	.-762    	; 0x7d8 <tmc40bit_writeInt>
     ad2:	20 ed       	ldi	r18, 0xD0	; 208
     ad4:	37 e0       	ldi	r19, 0x07	; 7
     ad6:	40 e0       	ldi	r20, 0x00	; 0
     ad8:	50 e0       	ldi	r21, 0x00	; 0
     ada:	64 e2       	ldi	r22, 0x24	; 36
     adc:	80 e0       	ldi	r24, 0x00	; 0
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	7b de       	rcall	.-778    	; 0x7d8 <tmc40bit_writeInt>
     ae2:	2f ef       	ldi	r18, 0xFF	; 255
     ae4:	83 ed       	ldi	r24, 0xD3	; 211
     ae6:	90 e3       	ldi	r25, 0x30	; 48
     ae8:	21 50       	subi	r18, 0x01	; 1
     aea:	80 40       	sbci	r24, 0x00	; 0
     aec:	90 40       	sbci	r25, 0x00	; 0
     aee:	e1 f7       	brne	.-8      	; 0xae8 <encoder_testdrive+0x52>
     af0:	00 c0       	rjmp	.+0      	; 0xaf2 <encoder_testdrive+0x5c>
     af2:	00 00       	nop
     af4:	20 e0       	ldi	r18, 0x00	; 0
     af6:	30 e0       	ldi	r19, 0x00	; 0
     af8:	a9 01       	movw	r20, r18
     afa:	67 e2       	ldi	r22, 0x27	; 39
     afc:	80 e0       	ldi	r24, 0x00	; 0
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	6b de       	rcall	.-810    	; 0x7d8 <tmc40bit_writeInt>
     b02:	23 e0       	ldi	r18, 0x03	; 3
     b04:	30 e0       	ldi	r19, 0x00	; 0
     b06:	40 e0       	ldi	r20, 0x00	; 0
     b08:	50 e0       	ldi	r21, 0x00	; 0
     b0a:	62 e5       	ldi	r22, 0x52	; 82
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	63 de       	rcall	.-826    	; 0x7d8 <tmc40bit_writeInt>
     b12:	29 e0       	ldi	r18, 0x09	; 9
     b14:	30 e0       	ldi	r19, 0x00	; 0
     b16:	40 e0       	ldi	r20, 0x00	; 0
     b18:	50 e0       	ldi	r21, 0x00	; 0
     b1a:	60 e5       	ldi	r22, 0x50	; 80
     b1c:	80 e0       	ldi	r24, 0x00	; 0
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	5b de       	rcall	.-842    	; 0x7d8 <tmc40bit_writeInt>
     b22:	21 e0       	ldi	r18, 0x01	; 1
     b24:	30 e0       	ldi	r19, 0x00	; 0
     b26:	40 e0       	ldi	r20, 0x00	; 0
     b28:	50 e0       	ldi	r21, 0x00	; 0
     b2a:	63 e6       	ldi	r22, 0x63	; 99
     b2c:	80 e0       	ldi	r24, 0x00	; 0
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	53 de       	rcall	.-858    	; 0x7d8 <tmc40bit_writeInt>
     b32:	23 e0       	ldi	r18, 0x03	; 3
     b34:	30 e0       	ldi	r19, 0x00	; 0
     b36:	40 e0       	ldi	r20, 0x00	; 0
     b38:	50 e0       	ldi	r21, 0x00	; 0
     b3a:	62 e5       	ldi	r22, 0x52	; 82
     b3c:	80 e0       	ldi	r24, 0x00	; 0
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	4b de       	rcall	.-874    	; 0x7d8 <tmc40bit_writeInt>
     b42:	29 e0       	ldi	r18, 0x09	; 9
     b44:	30 e0       	ldi	r19, 0x00	; 0
     b46:	40 e0       	ldi	r20, 0x00	; 0
     b48:	50 e0       	ldi	r21, 0x00	; 0
     b4a:	60 e5       	ldi	r22, 0x50	; 80
     b4c:	80 e0       	ldi	r24, 0x00	; 0
     b4e:	90 e0       	ldi	r25, 0x00	; 0
     b50:	43 de       	rcall	.-890    	; 0x7d8 <tmc40bit_writeInt>
     b52:	21 e0       	ldi	r18, 0x01	; 1
     b54:	30 e0       	ldi	r19, 0x00	; 0
     b56:	40 e0       	ldi	r20, 0x00	; 0
     b58:	50 e0       	ldi	r21, 0x00	; 0
     b5a:	63 e6       	ldi	r22, 0x63	; 99
     b5c:	80 e0       	ldi	r24, 0x00	; 0
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	3b de       	rcall	.-906    	; 0x7d8 <tmc40bit_writeInt>
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	48 ee       	ldi	r20, 0xE8	; 232
     b68:	53 e0       	ldi	r21, 0x03	; 3
     b6a:	64 e6       	ldi	r22, 0x64	; 100
     b6c:	80 e0       	ldi	r24, 0x00	; 0
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	33 de       	rcall	.-922    	; 0x7d8 <tmc40bit_writeInt>
     b72:	2f ef       	ldi	r18, 0xFF	; 255
     b74:	8b e7       	ldi	r24, 0x7B	; 123
     b76:	92 e9       	ldi	r25, 0x92	; 146
     b78:	21 50       	subi	r18, 0x01	; 1
     b7a:	80 40       	sbci	r24, 0x00	; 0
     b7c:	90 40       	sbci	r25, 0x00	; 0
     b7e:	e1 f7       	brne	.-8      	; 0xb78 <encoder_testdrive+0xe2>
     b80:	00 c0       	rjmp	.+0      	; 0xb82 <encoder_testdrive+0xec>
     b82:	00 00       	nop
     b84:	20 e0       	ldi	r18, 0x00	; 0
     b86:	30 e0       	ldi	r19, 0x00	; 0
     b88:	48 e1       	ldi	r20, 0x18	; 24
     b8a:	5c ef       	ldi	r21, 0xFC	; 252
     b8c:	64 e6       	ldi	r22, 0x64	; 100
     b8e:	80 e0       	ldi	r24, 0x00	; 0
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	22 de       	rcall	.-956    	; 0x7d8 <tmc40bit_writeInt>
     b94:	2f ef       	ldi	r18, 0xFF	; 255
     b96:	8b e7       	ldi	r24, 0x7B	; 123
     b98:	92 e9       	ldi	r25, 0x92	; 146
     b9a:	21 50       	subi	r18, 0x01	; 1
     b9c:	80 40       	sbci	r24, 0x00	; 0
     b9e:	90 40       	sbci	r25, 0x00	; 0
     ba0:	e1 f7       	brne	.-8      	; 0xb9a <encoder_testdrive+0x104>
     ba2:	00 c0       	rjmp	.+0      	; 0xba4 <encoder_testdrive+0x10e>
     ba4:	00 00       	nop
     ba6:	20 e0       	ldi	r18, 0x00	; 0
     ba8:	30 e0       	ldi	r19, 0x00	; 0
     baa:	a9 01       	movw	r20, r18
     bac:	64 e6       	ldi	r22, 0x64	; 100
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	12 ce       	rjmp	.-988    	; 0x7d8 <tmc40bit_writeInt>
     bb4:	08 95       	ret

00000bb6 <tmc4671_switchToMotionMode>:
     bb6:	1f 93       	push	r17
     bb8:	cf 93       	push	r28
     bba:	df 93       	push	r29
     bbc:	16 2f       	mov	r17, r22
     bbe:	c8 2f       	mov	r28, r24
     bc0:	d0 e0       	ldi	r29, 0x00	; 0
     bc2:	63 e6       	ldi	r22, 0x63	; 99
     bc4:	ce 01       	movw	r24, r28
     bc6:	44 df       	rcall	.-376    	; 0xa50 <tmc4671_readInt>
     bc8:	dc 01       	movw	r26, r24
     bca:	cb 01       	movw	r24, r22
     bcc:	88 27       	eor	r24, r24
     bce:	9c 01       	movw	r18, r24
     bd0:	ad 01       	movw	r20, r26
     bd2:	21 2b       	or	r18, r17
     bd4:	63 e6       	ldi	r22, 0x63	; 99
     bd6:	ce 01       	movw	r24, r28
     bd8:	ff dd       	rcall	.-1026   	; 0x7d8 <tmc40bit_writeInt>
     bda:	df 91       	pop	r29
     bdc:	cf 91       	pop	r28
     bde:	1f 91       	pop	r17
     be0:	08 95       	ret

00000be2 <tmc4671_setAbsolutTargetPosition>:
     be2:	cf 92       	push	r12
     be4:	df 92       	push	r13
     be6:	ef 92       	push	r14
     be8:	ff 92       	push	r15
     bea:	cf 93       	push	r28
     bec:	c8 2f       	mov	r28, r24
     bee:	6a 01       	movw	r12, r20
     bf0:	7b 01       	movw	r14, r22
     bf2:	63 e0       	ldi	r22, 0x03	; 3
     bf4:	e0 df       	rcall	.-64     	; 0xbb6 <tmc4671_switchToMotionMode>
     bf6:	a7 01       	movw	r20, r14
     bf8:	96 01       	movw	r18, r12
     bfa:	68 e6       	ldi	r22, 0x68	; 104
     bfc:	8c 2f       	mov	r24, r28
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	eb dd       	rcall	.-1066   	; 0x7d8 <tmc40bit_writeInt>
     c02:	cf 91       	pop	r28
     c04:	ff 90       	pop	r15
     c06:	ef 90       	pop	r14
     c08:	df 90       	pop	r13
     c0a:	cf 90       	pop	r12
     c0c:	08 95       	ret

00000c0e <initTMC4671_Encoder>:
     c0e:	20 e0       	ldi	r18, 0x00	; 0
     c10:	30 e0       	ldi	r19, 0x00	; 0
     c12:	a9 01       	movw	r20, r18
     c14:	67 e1       	ldi	r22, 0x17	; 23
     c16:	81 e0       	ldi	r24, 0x01	; 1
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	de dd       	rcall	.-1092   	; 0x7d8 <tmc40bit_writeInt>
     c1c:	23 e0       	ldi	r18, 0x03	; 3
     c1e:	30 e0       	ldi	r19, 0x00	; 0
     c20:	a9 01       	movw	r20, r18
     c22:	6b e1       	ldi	r22, 0x1B	; 27
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	90 e0       	ldi	r25, 0x00	; 0
     c28:	d7 dd       	rcall	.-1106   	; 0x7d8 <tmc40bit_writeInt>
     c2a:	2f e9       	ldi	r18, 0x9F	; 159
     c2c:	3f e0       	ldi	r19, 0x0F	; 15
     c2e:	40 e0       	ldi	r20, 0x00	; 0
     c30:	50 e0       	ldi	r21, 0x00	; 0
     c32:	68 e1       	ldi	r22, 0x18	; 24
     c34:	81 e0       	ldi	r24, 0x01	; 1
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	cf dd       	rcall	.-1122   	; 0x7d8 <tmc40bit_writeInt>
     c3a:	29 e1       	ldi	r18, 0x19	; 25
     c3c:	39 e1       	ldi	r19, 0x19	; 25
     c3e:	40 e0       	ldi	r20, 0x00	; 0
     c40:	50 e0       	ldi	r21, 0x00	; 0
     c42:	69 e1       	ldi	r22, 0x19	; 25
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	c7 dd       	rcall	.-1138   	; 0x7d8 <tmc40bit_writeInt>
     c4a:	27 e0       	ldi	r18, 0x07	; 7
     c4c:	30 e0       	ldi	r19, 0x00	; 0
     c4e:	40 e0       	ldi	r20, 0x00	; 0
     c50:	50 e0       	ldi	r21, 0x00	; 0
     c52:	6a e1       	ldi	r22, 0x1A	; 26
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	bf dd       	rcall	.-1154   	; 0x7d8 <tmc40bit_writeInt>
     c5a:	2f ef       	ldi	r18, 0xFF	; 255
     c5c:	81 ee       	ldi	r24, 0xE1	; 225
     c5e:	94 e0       	ldi	r25, 0x04	; 4
     c60:	21 50       	subi	r18, 0x01	; 1
     c62:	80 40       	sbci	r24, 0x00	; 0
     c64:	90 40       	sbci	r25, 0x00	; 0
     c66:	e1 f7       	brne	.-8      	; 0xc60 <initTMC4671_Encoder+0x52>
     c68:	00 c0       	rjmp	.+0      	; 0xc6a <initTMC4671_Encoder+0x5c>
     c6a:	00 00       	nop
     c6c:	20 e0       	ldi	r18, 0x00	; 0
     c6e:	31 e0       	ldi	r19, 0x01	; 1
     c70:	40 e0       	ldi	r20, 0x00	; 0
     c72:	54 e2       	ldi	r21, 0x24	; 36
     c74:	6a e0       	ldi	r22, 0x0A	; 10
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	ae dd       	rcall	.-1188   	; 0x7d8 <tmc40bit_writeInt>
     c7c:	20 e1       	ldi	r18, 0x10	; 16
     c7e:	30 e0       	ldi	r19, 0x00	; 0
     c80:	a9 01       	movw	r20, r18
     c82:	64 e0       	ldi	r22, 0x04	; 4
     c84:	81 e0       	ldi	r24, 0x01	; 1
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	a7 dd       	rcall	.-1202   	; 0x7d8 <tmc40bit_writeInt>
     c8a:	20 e0       	ldi	r18, 0x00	; 0
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	40 e0       	ldi	r20, 0x00	; 0
     c90:	50 e2       	ldi	r21, 0x20	; 32
     c92:	65 e0       	ldi	r22, 0x05	; 5
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	90 e0       	ldi	r25, 0x00	; 0
     c98:	9f dd       	rcall	.-1218   	; 0x7d8 <tmc40bit_writeInt>
     c9a:	20 e0       	ldi	r18, 0x00	; 0
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	a9 01       	movw	r20, r18
     ca0:	66 e0       	ldi	r22, 0x06	; 6
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	98 dd       	rcall	.-1232   	; 0x7d8 <tmc40bit_writeInt>
     ca8:	2e e4       	ldi	r18, 0x4E	; 78
     caa:	31 e0       	ldi	r19, 0x01	; 1
     cac:	a9 01       	movw	r20, r18
     cae:	67 e0       	ldi	r22, 0x07	; 7
     cb0:	81 e0       	ldi	r24, 0x01	; 1
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	91 dd       	rcall	.-1246   	; 0x7d8 <tmc40bit_writeInt>
     cb6:	2e e2       	ldi	r18, 0x2E	; 46
     cb8:	31 e8       	ldi	r19, 0x81	; 129
     cba:	40 e0       	ldi	r20, 0x00	; 0
     cbc:	5f ef       	ldi	r21, 0xFF	; 255
     cbe:	69 e0       	ldi	r22, 0x09	; 9
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	89 dd       	rcall	.-1262   	; 0x7d8 <tmc40bit_writeInt>
     cc6:	23 ef       	ldi	r18, 0xF3	; 243
     cc8:	3e e8       	ldi	r19, 0x8E	; 142
     cca:	40 e0       	ldi	r20, 0x00	; 0
     ccc:	5f ef       	ldi	r21, 0xFF	; 255
     cce:	68 e0       	ldi	r22, 0x08	; 8
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	81 dd       	rcall	.-1278   	; 0x7d8 <tmc40bit_writeInt>
     cd6:	2f ef       	ldi	r18, 0xFF	; 255
     cd8:	81 ee       	ldi	r24, 0xE1	; 225
     cda:	94 e0       	ldi	r25, 0x04	; 4
     cdc:	21 50       	subi	r18, 0x01	; 1
     cde:	80 40       	sbci	r24, 0x00	; 0
     ce0:	90 40       	sbci	r25, 0x00	; 0
     ce2:	e1 f7       	brne	.-8      	; 0xcdc <initTMC4671_Encoder+0xce>
     ce4:	00 c0       	rjmp	.+0      	; 0xce6 <initTMC4671_Encoder+0xd8>
     ce6:	00 00       	nop
     ce8:	2a e0       	ldi	r18, 0x0A	; 10
     cea:	30 e1       	ldi	r19, 0x10	; 16
     cec:	40 e0       	ldi	r20, 0x00	; 0
     cee:	50 e0       	ldi	r21, 0x00	; 0
     cf0:	65 e2       	ldi	r22, 0x25	; 37
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	70 dd       	rcall	.-1312   	; 0x7d8 <tmc40bit_writeInt>
     cf8:	20 e0       	ldi	r18, 0x00	; 0
     cfa:	30 e2       	ldi	r19, 0x20	; 32
     cfc:	40 e0       	ldi	r20, 0x00	; 0
     cfe:	50 e0       	ldi	r21, 0x00	; 0
     d00:	66 e2       	ldi	r22, 0x26	; 38
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	68 dd       	rcall	.-1328   	; 0x7d8 <tmc40bit_writeInt>
     d08:	20 e0       	ldi	r18, 0x00	; 0
     d0a:	30 e0       	ldi	r19, 0x00	; 0
     d0c:	a9 01       	movw	r20, r18
     d0e:	67 e2       	ldi	r22, 0x27	; 39
     d10:	81 e0       	ldi	r24, 0x01	; 1
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	61 dd       	rcall	.-1342   	; 0x7d8 <tmc40bit_writeInt>
     d16:	20 e0       	ldi	r18, 0x00	; 0
     d18:	30 e0       	ldi	r19, 0x00	; 0
     d1a:	a9 01       	movw	r20, r18
     d1c:	69 e2       	ldi	r22, 0x29	; 41
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	5a dd       	rcall	.-1356   	; 0x7d8 <tmc40bit_writeInt>
     d24:	2f ef       	ldi	r18, 0xFF	; 255
     d26:	81 ee       	ldi	r24, 0xE1	; 225
     d28:	94 e0       	ldi	r25, 0x04	; 4
     d2a:	21 50       	subi	r18, 0x01	; 1
     d2c:	80 40       	sbci	r24, 0x00	; 0
     d2e:	90 40       	sbci	r25, 0x00	; 0
     d30:	e1 f7       	brne	.-8      	; 0xd2a <initTMC4671_Encoder+0x11c>
     d32:	00 c0       	rjmp	.+0      	; 0xd34 <initTMC4671_Encoder+0x126>
     d34:	00 00       	nop
     d36:	2f ef       	ldi	r18, 0xFF	; 255
     d38:	3f e7       	ldi	r19, 0x7F	; 127
     d3a:	40 e0       	ldi	r20, 0x00	; 0
     d3c:	50 e0       	ldi	r21, 0x00	; 0
     d3e:	6c e5       	ldi	r22, 0x5C	; 92
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	49 dd       	rcall	.-1390   	; 0x7d8 <tmc40bit_writeInt>
     d46:	21 e8       	ldi	r18, 0x81	; 129
     d48:	3a e5       	ldi	r19, 0x5A	; 90
     d4a:	40 e0       	ldi	r20, 0x00	; 0
     d4c:	50 e0       	ldi	r21, 0x00	; 0
     d4e:	6d e5       	ldi	r22, 0x5D	; 93
     d50:	81 e0       	ldi	r24, 0x01	; 1
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	41 dd       	rcall	.-1406   	; 0x7d8 <tmc40bit_writeInt>
     d56:	28 ee       	ldi	r18, 0xE8	; 232
     d58:	33 e0       	ldi	r19, 0x03	; 3
     d5a:	40 e0       	ldi	r20, 0x00	; 0
     d5c:	50 e0       	ldi	r21, 0x00	; 0
     d5e:	6e e5       	ldi	r22, 0x5E	; 94
     d60:	81 e0       	ldi	r24, 0x01	; 1
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	39 dd       	rcall	.-1422   	; 0x7d8 <tmc40bit_writeInt>
     d66:	28 ec       	ldi	r18, 0xC8	; 200
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	40 e0       	ldi	r20, 0x00	; 0
     d6c:	50 e0       	ldi	r21, 0x00	; 0
     d6e:	6f e5       	ldi	r22, 0x5F	; 95
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	31 dd       	rcall	.-1438   	; 0x7d8 <tmc40bit_writeInt>
     d76:	24 ef       	ldi	r18, 0xF4	; 244
     d78:	31 e0       	ldi	r19, 0x01	; 1
     d7a:	40 e0       	ldi	r20, 0x00	; 0
     d7c:	50 e0       	ldi	r21, 0x00	; 0
     d7e:	60 e6       	ldi	r22, 0x60	; 96
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	29 dd       	rcall	.-1454   	; 0x7d8 <tmc40bit_writeInt>
     d86:	21 e0       	ldi	r18, 0x01	; 1
     d88:	30 e0       	ldi	r19, 0x00	; 0
     d8a:	40 e0       	ldi	r20, 0x00	; 0
     d8c:	50 e8       	ldi	r21, 0x80	; 128
     d8e:	61 e6       	ldi	r22, 0x61	; 97
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	21 dd       	rcall	.-1470   	; 0x7d8 <tmc40bit_writeInt>
     d96:	2f ef       	ldi	r18, 0xFF	; 255
     d98:	3f ef       	ldi	r19, 0xFF	; 255
     d9a:	4f ef       	ldi	r20, 0xFF	; 255
     d9c:	5f e7       	ldi	r21, 0x7F	; 127
     d9e:	62 e6       	ldi	r22, 0x62	; 98
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	19 dd       	rcall	.-1486   	; 0x7d8 <tmc40bit_writeInt>
     da6:	2f ef       	ldi	r18, 0xFF	; 255
     da8:	81 ee       	ldi	r24, 0xE1	; 225
     daa:	94 e0       	ldi	r25, 0x04	; 4
     dac:	21 50       	subi	r18, 0x01	; 1
     dae:	80 40       	sbci	r24, 0x00	; 0
     db0:	90 40       	sbci	r25, 0x00	; 0
     db2:	e1 f7       	brne	.-8      	; 0xdac <initTMC4671_Encoder+0x19e>
     db4:	00 c0       	rjmp	.+0      	; 0xdb6 <initTMC4671_Encoder+0x1a8>
     db6:	00 00       	nop
     db8:	28 ee       	ldi	r18, 0xE8	; 232
     dba:	33 e0       	ldi	r19, 0x03	; 3
     dbc:	44 e6       	ldi	r20, 0x64	; 100
     dbe:	50 e0       	ldi	r21, 0x00	; 0
     dc0:	66 e5       	ldi	r22, 0x56	; 86
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	08 dd       	rcall	.-1520   	; 0x7d8 <tmc40bit_writeInt>
     dc8:	28 ee       	ldi	r18, 0xE8	; 232
     dca:	33 e0       	ldi	r19, 0x03	; 3
     dcc:	44 e6       	ldi	r20, 0x64	; 100
     dce:	50 e0       	ldi	r21, 0x00	; 0
     dd0:	64 e5       	ldi	r22, 0x54	; 84
     dd2:	81 e0       	ldi	r24, 0x01	; 1
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	00 dd       	rcall	.-1536   	; 0x7d8 <tmc40bit_writeInt>
     dd8:	24 e6       	ldi	r18, 0x64	; 100
     dda:	30 e0       	ldi	r19, 0x00	; 0
     ddc:	4c ed       	ldi	r20, 0xDC	; 220
     dde:	55 e0       	ldi	r21, 0x05	; 5
     de0:	68 e5       	ldi	r22, 0x58	; 88
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	f8 dc       	rcall	.-1552   	; 0x7d8 <tmc40bit_writeInt>
     de8:	20 e0       	ldi	r18, 0x00	; 0
     dea:	30 e0       	ldi	r19, 0x00	; 0
     dec:	44 ef       	ldi	r20, 0xF4	; 244
     dee:	51 e0       	ldi	r21, 0x01	; 1
     df0:	6a e5       	ldi	r22, 0x5A	; 90
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	f0 dc       	rcall	.-1568   	; 0x7d8 <tmc40bit_writeInt>
     df8:	2f ef       	ldi	r18, 0xFF	; 255
     dfa:	81 ee       	ldi	r24, 0xE1	; 225
     dfc:	94 e0       	ldi	r25, 0x04	; 4
     dfe:	21 50       	subi	r18, 0x01	; 1
     e00:	80 40       	sbci	r24, 0x00	; 0
     e02:	90 40       	sbci	r25, 0x00	; 0
     e04:	e1 f7       	brne	.-8      	; 0xdfe <initTMC4671_Encoder+0x1f0>
     e06:	00 c0       	rjmp	.+0      	; 0xe08 <initTMC4671_Encoder+0x1fa>
     e08:	00 00       	nop
     e0a:	45 de       	rcall	.-886    	; 0xa96 <encoder_testdrive>
     e0c:	23 e0       	ldi	r18, 0x03	; 3
     e0e:	30 e0       	ldi	r19, 0x00	; 0
     e10:	40 e0       	ldi	r20, 0x00	; 0
     e12:	50 e0       	ldi	r21, 0x00	; 0
     e14:	62 e5       	ldi	r22, 0x52	; 82
     e16:	81 e0       	ldi	r24, 0x01	; 1
     e18:	90 e0       	ldi	r25, 0x00	; 0
     e1a:	de dc       	rcall	.-1604   	; 0x7d8 <tmc40bit_writeInt>
     e1c:	23 e0       	ldi	r18, 0x03	; 3
     e1e:	30 e0       	ldi	r19, 0x00	; 0
     e20:	40 e0       	ldi	r20, 0x00	; 0
     e22:	50 e0       	ldi	r21, 0x00	; 0
     e24:	63 e6       	ldi	r22, 0x63	; 99
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	d6 dc       	rcall	.-1620   	; 0x7d8 <tmc40bit_writeInt>
     e2c:	20 e0       	ldi	r18, 0x00	; 0
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	a9 01       	movw	r20, r18
     e32:	6b e6       	ldi	r22, 0x6B	; 107
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	cf dc       	rcall	.-1634   	; 0x7d8 <tmc40bit_writeInt>
     e3a:	40 e0       	ldi	r20, 0x00	; 0
     e3c:	50 e0       	ldi	r21, 0x00	; 0
     e3e:	ba 01       	movw	r22, r20
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	cf ce       	rjmp	.-610    	; 0xbe2 <tmc4671_setAbsolutTargetPosition>
     e44:	08 95       	ret

00000e46 <tmc4671_getActualPosition>:
    tmc4671_writeInt(motor, TMC4671_PID_POSITION_ACTUAL, actualPosition);
}

int32_t tmc4671_getActualPosition(uint8_t motor)
{
    return tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL);
     e46:	6b e6       	ldi	r22, 0x6B	; 107
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	02 ce       	rjmp	.-1020   	; 0xa50 <tmc4671_readInt>
}
     e4c:	08 95       	ret

00000e4e <tmc6200_readInt>:
#include "TMC6200.h"
#include <util/delay.h>

// spi access
int tmc6200_readInt(uint8_t debug_message, uint8_t address)
{	
     e4e:	5f 92       	push	r5
     e50:	6f 92       	push	r6
     e52:	7f 92       	push	r7
     e54:	8f 92       	push	r8
     e56:	9f 92       	push	r9
     e58:	af 92       	push	r10
     e5a:	bf 92       	push	r11
     e5c:	cf 92       	push	r12
     e5e:	df 92       	push	r13
     e60:	ef 92       	push	r14
     e62:	ff 92       	push	r15
     e64:	0f 93       	push	r16
     e66:	1f 93       	push	r17
     e68:	cf 93       	push	r28
     e6a:	df 93       	push	r29
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
     e70:	2b 97       	sbiw	r28, 0x0b	; 11
     e72:	0f b6       	in	r0, 0x3f	; 63
     e74:	f8 94       	cli
     e76:	de bf       	out	0x3e, r29	; 62
     e78:	0f be       	out	0x3f, r0	; 63
     e7a:	cd bf       	out	0x3d, r28	; 61
     e7c:	18 2f       	mov	r17, r24
	// Read-Buffer (Array uint8_t)
	char rbuf[6] = {'\0'};
     e7e:	fe 01       	movw	r30, r28
     e80:	31 96       	adiw	r30, 0x01	; 1
     e82:	86 e0       	ldi	r24, 0x06	; 6
     e84:	df 01       	movw	r26, r30
     e86:	1d 92       	st	X+, r1
     e88:	8a 95       	dec	r24
     e8a:	e9 f7       	brne	.-6      	; 0xe86 <tmc6200_readInt+0x38>
	
	// Return-Value (uint32_t)
	int32_t value;
	
	// Read-Mode (First Bit = 0)
	address &= 0x7F;
     e8c:	06 2f       	mov	r16, r22
     e8e:	0f 77       	andi	r16, 0x7F	; 127
	
	rbuf[0] = address;
     e90:	09 83       	std	Y+1, r16	; 0x01
	
	// CS TMC6200 LOW
	enable_Slave(TMC6200);
     e92:	81 e0       	ldi	r24, 0x01	; 1
     e94:	87 dc       	rcall	.-1778   	; 0x7a4 <enable_Slave>

	// write address
    softspi_write_uint8(address);
     e96:	80 2f       	mov	r24, r16
     e98:	04 dc       	rcall	.-2040   	; 0x6a2 <softspi_write_uint8>
     e9a:	7e 01       	movw	r14, r28
     e9c:	b2 e0       	ldi	r27, 0x02	; 2
     e9e:	eb 0e       	add	r14, r27
     ea0:	f1 1c       	adc	r15, r1
     ea2:	6e 01       	movw	r12, r28
     ea4:	e6 e0       	ldi	r30, 0x06	; 6
     ea6:	ce 0e       	add	r12, r30
// 	spi_transmit(address);
	
	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
	{
        rbuf[k] = softspi_read_uint8();
     ea8:	d1 1c       	adc	r13, r1
     eaa:	37 dc       	rcall	.-1938   	; 0x71a <softspi_read_uint8>
     eac:	d7 01       	movw	r26, r14
     eae:	8d 93       	st	X+, r24
     eb0:	7d 01       	movw	r14, r26
	// write address
    softspi_write_uint8(address);
// 	spi_transmit(address);
	
	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
     eb2:	ac 15       	cp	r26, r12
     eb4:	bd 05       	cpc	r27, r13
        rbuf[k] = softspi_read_uint8();
// 		rbuf[k] = spi_receive();
	}
	
	// CS TMC600 HIGH
	disable_Slave(TMC6200);
     eb6:	c9 f7       	brne	.-14     	; 0xeaa <tmc6200_readInt+0x5c>
     eb8:	81 e0       	ldi	r24, 0x01	; 1
     eba:	81 dc       	rcall	.-1790   	; 0x7be <disable_Slave>
	
	// Generate uint32_t return value
	value = rbuf[1];
     ebc:	8a 80       	ldd	r8, Y+2	; 0x02
     ebe:	91 2c       	mov	r9, r1
     ec0:	a1 2c       	mov	r10, r1
     ec2:	b1 2c       	mov	r11, r1
	value <<= 8;
     ec4:	ba 2c       	mov	r11, r10
     ec6:	a9 2c       	mov	r10, r9
     ec8:	98 2c       	mov	r9, r8
     eca:	88 24       	eor	r8, r8
	value |= rbuf[2];
     ecc:	8b 81       	ldd	r24, Y+3	; 0x03
     ece:	88 2a       	or	r8, r24
	value <<= 8;
     ed0:	ba 2c       	mov	r11, r10
     ed2:	a9 2c       	mov	r10, r9
     ed4:	98 2c       	mov	r9, r8
     ed6:	88 24       	eor	r8, r8
	value |= rbuf[3];
     ed8:	8c 81       	ldd	r24, Y+4	; 0x04
     eda:	88 2a       	or	r8, r24
	value <<= 8;
     edc:	ba 2c       	mov	r11, r10
     ede:	a9 2c       	mov	r10, r9
     ee0:	98 2c       	mov	r9, r8
     ee2:	88 24       	eor	r8, r8
	value |= rbuf[4];
     ee4:	8d 81       	ldd	r24, Y+5	; 0x05
     ee6:	88 2a       	or	r8, r24

	if (debug_message == 1)
     ee8:	11 30       	cpi	r17, 0x01	; 1
     eea:	09 f0       	breq	.+2      	; 0xeee <tmc6200_readInt+0xa0>
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
     eec:	4c c0       	rjmp	.+152    	; 0xf86 <tmc6200_readInt+0x138>
     eee:	8e e6       	ldi	r24, 0x6E	; 110
     ef0:	92 e0       	ldi	r25, 0x02	; 2
     ef2:	7c d1       	rcall	.+760    	; 0x11ec <Uart_Transmit_IT_PC>
     ef4:	fe 01       	movw	r30, r28
     ef6:	31 96       	adiw	r30, 0x01	; 1
     ef8:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
     efa:	00 e0       	ldi	r16, 0x00	; 0
     efc:	10 e0       	ldi	r17, 0x00	; 0
		{
			// itoa-Buffer (Debug)
			char buff[5] = {'0'};
     efe:	0f 2e       	mov	r0, r31
     f00:	f5 e0       	ldi	r31, 0x05	; 5
     f02:	5f 2e       	mov	r5, r31
     f04:	f0 2d       	mov	r31, r0
     f06:	7e 01       	movw	r14, r28
     f08:	f7 e0       	ldi	r31, 0x07	; 7
     f0a:	ef 0e       	add	r14, r31
     f0c:	f1 1c       	adc	r15, r1
     f0e:	0f 2e       	mov	r0, r31
     f10:	f0 e3       	ldi	r31, 0x30	; 48
     f12:	6f 2e       	mov	r6, r31
     f14:	f0 2d       	mov	r31, r0
     f16:	d7 01       	movw	r26, r14
     f18:	e5 2d       	mov	r30, r5
     f1a:	1d 92       	st	X+, r1
     f1c:	ea 95       	dec	r30
     f1e:	e9 f7       	brne	.-6      	; 0xf1a <tmc6200_readInt+0xcc>
     f20:	6f 82       	std	Y+7, r6	; 0x07
			
			if (rbuf[count] == 0)
     f22:	d6 01       	movw	r26, r12
     f24:	7d 90       	ld	r7, X+
     f26:	6d 01       	movw	r12, r26
     f28:	71 10       	cpse	r7, r1
			{
				Uart_Transmit_IT_PC("00");
     f2a:	04 c0       	rjmp	.+8      	; 0xf34 <tmc6200_readInt+0xe6>
     f2c:	85 e5       	ldi	r24, 0x55	; 85
     f2e:	92 e0       	ldi	r25, 0x02	; 2
     f30:	5d d1       	rcall	.+698    	; 0x11ec <Uart_Transmit_IT_PC>
			}
			else if (rbuf[count] < 0x10)
     f32:	15 c0       	rjmp	.+42     	; 0xf5e <tmc6200_readInt+0x110>
     f34:	bf e0       	ldi	r27, 0x0F	; 15
     f36:	b7 15       	cp	r27, r7
			{
				Uart_Transmit_IT_PC("0");
     f38:	58 f0       	brcs	.+22     	; 0xf50 <tmc6200_readInt+0x102>
     f3a:	86 e5       	ldi	r24, 0x56	; 86
     f3c:	92 e0       	ldi	r25, 0x02	; 2
     f3e:	56 d1       	rcall	.+684    	; 0x11ec <Uart_Transmit_IT_PC>
     f40:	40 e1       	ldi	r20, 0x10	; 16
     f42:	b7 01       	movw	r22, r14
     f44:	87 2d       	mov	r24, r7
     f46:	90 e0       	ldi	r25, 0x00	; 0
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
     f48:	ba d2       	rcall	.+1396   	; 0x14be <__itoa_ncheck>
     f4a:	c7 01       	movw	r24, r14
     f4c:	4f d1       	rcall	.+670    	; 0x11ec <Uart_Transmit_IT_PC>
     f4e:	07 c0       	rjmp	.+14     	; 0xf5e <tmc6200_readInt+0x110>
     f50:	40 e1       	ldi	r20, 0x10	; 16
     f52:	b7 01       	movw	r22, r14
     f54:	87 2d       	mov	r24, r7
     f56:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
     f58:	b2 d2       	rcall	.+1380   	; 0x14be <__itoa_ncheck>
     f5a:	c7 01       	movw	r24, r14
     f5c:	47 d1       	rcall	.+654    	; 0x11ec <Uart_Transmit_IT_PC>
			}
			if (count <4)
     f5e:	04 30       	cpi	r16, 0x04	; 4
     f60:	11 05       	cpc	r17, r1
     f62:	1c f4       	brge	.+6      	; 0xf6a <tmc6200_readInt+0x11c>
			{
				Uart_Transmit_IT_PC(",");
     f64:	88 e5       	ldi	r24, 0x58	; 88
     f66:	92 e0       	ldi	r25, 0x02	; 2
     f68:	41 d1       	rcall	.+642    	; 0x11ec <Uart_Transmit_IT_PC>
     f6a:	0f 5f       	subi	r16, 0xFF	; 255

	if (debug_message == 1)
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
     f6c:	1f 4f       	sbci	r17, 0xFF	; 255
     f6e:	05 30       	cpi	r16, 0x05	; 5
     f70:	11 05       	cpc	r17, r1
     f72:	89 f6       	brne	.-94     	; 0xf16 <tmc6200_readInt+0xc8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f74:	ef e3       	ldi	r30, 0x3F	; 63
     f76:	fc e9       	ldi	r31, 0x9C	; 156
     f78:	31 97       	sbiw	r30, 0x01	; 1
     f7a:	f1 f7       	brne	.-4      	; 0xf78 <tmc6200_readInt+0x12a>
     f7c:	00 c0       	rjmp	.+0      	; 0xf7e <tmc6200_readInt+0x130>
     f7e:	00 00       	nop
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
     f80:	81 e1       	ldi	r24, 0x11	; 17
     f82:	92 e0       	ldi	r25, 0x02	; 2
     f84:	33 d1       	rcall	.+614    	; 0x11ec <Uart_Transmit_IT_PC>
     f86:	c4 01       	movw	r24, r8
	}
	
	// Return int32_t value
	return value;
}
     f88:	2b 96       	adiw	r28, 0x0b	; 11
     f8a:	0f b6       	in	r0, 0x3f	; 63
     f8c:	f8 94       	cli
     f8e:	de bf       	out	0x3e, r29	; 62
     f90:	0f be       	out	0x3f, r0	; 63
     f92:	cd bf       	out	0x3d, r28	; 61
     f94:	df 91       	pop	r29
     f96:	cf 91       	pop	r28
     f98:	1f 91       	pop	r17
     f9a:	0f 91       	pop	r16
     f9c:	ff 90       	pop	r15
     f9e:	ef 90       	pop	r14
     fa0:	df 90       	pop	r13
     fa2:	cf 90       	pop	r12
     fa4:	bf 90       	pop	r11
     fa6:	af 90       	pop	r10
     fa8:	9f 90       	pop	r9
     faa:	8f 90       	pop	r8
     fac:	7f 90       	pop	r7
     fae:	6f 90       	pop	r6
     fb0:	5f 90       	pop	r5
     fb2:	08 95       	ret

00000fb4 <tmc6200_writeInt>:
     fb4:	cf 92       	push	r12

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
     fb6:	df 92       	push	r13
     fb8:	ef 92       	push	r14
     fba:	ff 92       	push	r15
     fbc:	0f 93       	push	r16
     fbe:	1f 93       	push	r17
     fc0:	cf 93       	push	r28
     fc2:	df 93       	push	r29
     fc4:	cd b7       	in	r28, 0x3d	; 61
     fc6:	de b7       	in	r29, 0x3e	; 62
     fc8:	2b 97       	sbiw	r28, 0x0b	; 11
     fca:	0f b6       	in	r0, 0x3f	; 63
     fcc:	f8 94       	cli
     fce:	de bf       	out	0x3e, r29	; 62
     fd0:	0f be       	out	0x3f, r0	; 63
     fd2:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
     fd4:	fe 01       	movw	r30, r28
     fd6:	31 96       	adiw	r30, 0x01	; 1
     fd8:	96 e0       	ldi	r25, 0x06	; 6
     fda:	df 01       	movw	r26, r30
     fdc:	1d 92       	st	X+, r1
     fde:	9a 95       	dec	r25
     fe0:	e9 f7       	brne	.-6      	; 0xfdc <tmc6200_writeInt+0x28>
		
	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
     fe2:	60 68       	ori	r22, 0x80	; 128
     fe4:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
     fe6:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
     fe8:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
     fea:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
     fec:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
     fee:	81 30       	cpi	r24, 0x01	; 1
     ff0:	09 f0       	breq	.+2      	; 0xff4 <tmc6200_writeInt+0x40>
     ff2:	46 c0       	rjmp	.+140    	; 0x1080 <tmc6200_writeInt+0xcc>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
     ff4:	36 96       	adiw	r30, 0x06	; 6
     ff6:	85 e0       	ldi	r24, 0x05	; 5
     ff8:	df 01       	movw	r26, r30
     ffa:	1d 92       	st	X+, r1
     ffc:	8a 95       	dec	r24
     ffe:	e9 f7       	brne	.-6      	; 0xffa <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
    1000:	82 e8       	ldi	r24, 0x82	; 130
    1002:	92 e0       	ldi	r25, 0x02	; 2
    1004:	f3 d0       	rcall	.+486    	; 0x11ec <Uart_Transmit_IT_PC>
    1006:	fe 01       	movw	r30, r28
    1008:	31 96       	adiw	r30, 0x01	; 1
    100a:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
    100c:	00 e0       	ldi	r16, 0x00	; 0
    100e:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
    1010:	d6 01       	movw	r26, r12
    1012:	fd 90       	ld	r15, X+
    1014:	6d 01       	movw	r12, r26
    1016:	f1 10       	cpse	r15, r1
    1018:	04 c0       	rjmp	.+8      	; 0x1022 <tmc6200_writeInt+0x6e>
			{
				Uart_Transmit_IT_PC("00");
    101a:	85 e5       	ldi	r24, 0x55	; 85
    101c:	92 e0       	ldi	r25, 0x02	; 2
    101e:	e6 d0       	rcall	.+460    	; 0x11ec <Uart_Transmit_IT_PC>
    1020:	1b c0       	rjmp	.+54     	; 0x1058 <tmc6200_writeInt+0xa4>
			}
			else if (tbuf[count] < 0x10)
    1022:	bf e0       	ldi	r27, 0x0F	; 15
    1024:	bf 15       	cp	r27, r15
    1026:	70 f0       	brcs	.+28     	; 0x1044 <tmc6200_writeInt+0x90>
			{
				Uart_Transmit_IT_PC("0");
    1028:	86 e5       	ldi	r24, 0x56	; 86
    102a:	92 e0       	ldi	r25, 0x02	; 2
    102c:	df d0       	rcall	.+446    	; 0x11ec <Uart_Transmit_IT_PC>
    102e:	40 e1       	ldi	r20, 0x10	; 16
    1030:	be 01       	movw	r22, r28
    1032:	69 5f       	subi	r22, 0xF9	; 249
    1034:	7f 4f       	sbci	r23, 0xFF	; 255
    1036:	8f 2d       	mov	r24, r15
    1038:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    103a:	41 d2       	rcall	.+1154   	; 0x14be <__itoa_ncheck>
    103c:	ce 01       	movw	r24, r28
    103e:	07 96       	adiw	r24, 0x07	; 7
    1040:	d5 d0       	rcall	.+426    	; 0x11ec <Uart_Transmit_IT_PC>
    1042:	0a c0       	rjmp	.+20     	; 0x1058 <tmc6200_writeInt+0xa4>
    1044:	40 e1       	ldi	r20, 0x10	; 16
    1046:	be 01       	movw	r22, r28
    1048:	69 5f       	subi	r22, 0xF9	; 249
    104a:	7f 4f       	sbci	r23, 0xFF	; 255
    104c:	8f 2d       	mov	r24, r15
    104e:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    1050:	36 d2       	rcall	.+1132   	; 0x14be <__itoa_ncheck>
    1052:	ce 01       	movw	r24, r28
    1054:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
    1056:	ca d0       	rcall	.+404    	; 0x11ec <Uart_Transmit_IT_PC>
    1058:	04 30       	cpi	r16, 0x04	; 4
    105a:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
    105c:	1c f4       	brge	.+6      	; 0x1064 <tmc6200_writeInt+0xb0>
    105e:	88 e5       	ldi	r24, 0x58	; 88
    1060:	92 e0       	ldi	r25, 0x02	; 2
    1062:	c4 d0       	rcall	.+392    	; 0x11ec <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
    1064:	0f 5f       	subi	r16, 0xFF	; 255
    1066:	1f 4f       	sbci	r17, 0xFF	; 255
    1068:	05 30       	cpi	r16, 0x05	; 5
    106a:	11 05       	cpc	r17, r1
    106c:	89 f6       	brne	.-94     	; 0x1010 <tmc6200_writeInt+0x5c>
    106e:	ef e3       	ldi	r30, 0x3F	; 63
    1070:	fc e9       	ldi	r31, 0x9C	; 156
    1072:	31 97       	sbiw	r30, 0x01	; 1
    1074:	f1 f7       	brne	.-4      	; 0x1072 <tmc6200_writeInt+0xbe>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
    1076:	00 c0       	rjmp	.+0      	; 0x1078 <tmc6200_writeInt+0xc4>
    1078:	00 00       	nop
    107a:	81 e1       	ldi	r24, 0x11	; 17
    107c:	92 e0       	ldi	r25, 0x02	; 2
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
    107e:	b6 d0       	rcall	.+364    	; 0x11ec <Uart_Transmit_IT_PC>
    1080:	81 e0       	ldi	r24, 0x01	; 1
    1082:	90 db       	rcall	.-2272   	; 0x7a4 <enable_Slave>
    1084:	8e 01       	movw	r16, r28
    1086:	0f 5f       	subi	r16, 0xFF	; 255
    1088:	1f 4f       	sbci	r17, 0xFF	; 255
    108a:	7e 01       	movw	r14, r28
    108c:	f6 e0       	ldi	r31, 0x06	; 6
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
    {
	    softspi_write_uint8(tbuf[count]);
    108e:	ef 0e       	add	r14, r31
    1090:	f1 1c       	adc	r15, r1
    1092:	d8 01       	movw	r26, r16
    1094:	8d 91       	ld	r24, X+
    1096:	8d 01       	movw	r16, r26

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
    1098:	04 db       	rcall	.-2552   	; 0x6a2 <softspi_write_uint8>
    109a:	0e 15       	cp	r16, r14
    109c:	1f 05       	cpc	r17, r15
	    softspi_write_uint8(tbuf[count]);
	    // 	    spi_transmit(tbuf[count]);
    }
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
    109e:	c9 f7       	brne	.-14     	; 0x1092 <tmc6200_writeInt+0xde>
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	8d db       	rcall	.-2278   	; 0x7be <disable_Slave>
}
    10a4:	2b 96       	adiw	r28, 0x0b	; 11
    10a6:	0f b6       	in	r0, 0x3f	; 63
    10a8:	f8 94       	cli
    10aa:	de bf       	out	0x3e, r29	; 62
    10ac:	0f be       	out	0x3f, r0	; 63
    10ae:	cd bf       	out	0x3d, r28	; 61
    10b0:	df 91       	pop	r29
    10b2:	cf 91       	pop	r28
    10b4:	1f 91       	pop	r17
    10b6:	0f 91       	pop	r16
    10b8:	ff 90       	pop	r15
    10ba:	ef 90       	pop	r14
    10bc:	df 90       	pop	r13
    10be:	cf 90       	pop	r12
    10c0:	08 95       	ret

000010c2 <initTMC6200>:

void initTMC6200(void)
{
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
    10c2:	e2 e0       	ldi	r30, 0x02	; 2
    10c4:	f1 e0       	ldi	r31, 0x01	; 1
    10c6:	80 81       	ld	r24, Z
    10c8:	88 60       	ori	r24, 0x08	; 8
    10ca:	80 83       	st	Z, r24
    10cc:	2f ef       	ldi	r18, 0xFF	; 255
    10ce:	81 ee       	ldi	r24, 0xE1	; 225
    10d0:	94 e0       	ldi	r25, 0x04	; 4
    10d2:	21 50       	subi	r18, 0x01	; 1
    10d4:	80 40       	sbci	r24, 0x00	; 0
    10d6:	90 40       	sbci	r25, 0x00	; 0
    10d8:	e1 f7       	brne	.-8      	; 0x10d2 <initTMC6200+0x10>
    10da:	00 c0       	rjmp	.+0      	; 0x10dc <initTMC6200+0x1a>
    10dc:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
    10de:	80 81       	ld	r24, Z
    10e0:	87 7f       	andi	r24, 0xF7	; 247
    10e2:	80 83       	st	Z, r24
    10e4:	2f ef       	ldi	r18, 0xFF	; 255
    10e6:	81 ee       	ldi	r24, 0xE1	; 225
    10e8:	94 e0       	ldi	r25, 0x04	; 4
    10ea:	21 50       	subi	r18, 0x01	; 1
    10ec:	80 40       	sbci	r24, 0x00	; 0
    10ee:	90 40       	sbci	r25, 0x00	; 0
    10f0:	e1 f7       	brne	.-8      	; 0x10ea <initTMC6200+0x28>
    10f2:	00 c0       	rjmp	.+0      	; 0x10f4 <initTMC6200+0x32>
    10f4:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
    10f6:	80 81       	ld	r24, Z
    10f8:	88 60       	ori	r24, 0x08	; 8
    10fa:	80 83       	st	Z, r24
    10fc:	2f ef       	ldi	r18, 0xFF	; 255
    10fe:	83 ed       	ldi	r24, 0xD3	; 211
    1100:	90 e3       	ldi	r25, 0x30	; 48
    1102:	21 50       	subi	r18, 0x01	; 1
    1104:	80 40       	sbci	r24, 0x00	; 0
    1106:	90 40       	sbci	r25, 0x00	; 0
    1108:	e1 f7       	brne	.-8      	; 0x1102 <initTMC6200+0x40>
    110a:	00 c0       	rjmp	.+0      	; 0x110c <initTMC6200+0x4a>
    110c:	00 00       	nop
	_delay_ms(1000);
	
	tmc6200_writeInt(0, TMC6200_GCONF, 0x00000010);		// current amplification: 10
    110e:	20 e1       	ldi	r18, 0x10	; 16
    1110:	30 e0       	ldi	r19, 0x00	; 0
    1112:	40 e0       	ldi	r20, 0x00	; 0
    1114:	50 e0       	ldi	r21, 0x00	; 0
    1116:	60 e0       	ldi	r22, 0x00	; 0
    1118:	80 e0       	ldi	r24, 0x00	; 0
    111a:	4c df       	rcall	.-360    	; 0xfb4 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_GSTAT, 0x00000000);
    111c:	20 e0       	ldi	r18, 0x00	; 0
    111e:	30 e0       	ldi	r19, 0x00	; 0
    1120:	a9 01       	movw	r20, r18
    1122:	61 e0       	ldi	r22, 0x01	; 1
    1124:	80 e0       	ldi	r24, 0x00	; 0
    1126:	46 df       	rcall	.-372    	; 0xfb4 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);     //
    1128:	20 e0       	ldi	r18, 0x00	; 0
    112a:	30 e0       	ldi	r19, 0x00	; 0
    112c:	a9 01       	movw	r20, r18
    112e:	66 e0       	ldi	r22, 0x06	; 6
    1130:	80 e0       	ldi	r24, 0x00	; 0
    1132:	40 df       	rcall	.-384    	; 0xfb4 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000C); // clock frequency: 12MHz
    1134:	2c e0       	ldi	r18, 0x0C	; 12
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	40 e0       	ldi	r20, 0x00	; 0
    113a:	50 e0       	ldi	r21, 0x00	; 0
    113c:	68 e0       	ldi	r22, 0x08	; 8
    113e:	80 e0       	ldi	r24, 0x00	; 0
    1140:	39 df       	rcall	.-398    	; 0xfb4 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_SHORT_CONF, 0x13010606);	// default
    1142:	26 e0       	ldi	r18, 0x06	; 6
    1144:	36 e0       	ldi	r19, 0x06	; 6
    1146:	41 e0       	ldi	r20, 0x01	; 1
    1148:	53 e1       	ldi	r21, 0x13	; 19
    114a:	69 e0       	ldi	r22, 0x09	; 9
    114c:	80 e0       	ldi	r24, 0x00	; 0
    114e:	32 df       	rcall	.-412    	; 0xfb4 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
    1150:	24 e0       	ldi	r18, 0x04	; 4
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	48 e0       	ldi	r20, 0x08	; 8
    1156:	50 e0       	ldi	r21, 0x00	; 0
    1158:	6a e0       	ldi	r22, 0x0A	; 10
    115a:	80 e0       	ldi	r24, 0x00	; 0
    115c:	2b cf       	rjmp	.-426    	; 0xfb4 <tmc6200_writeInt>
    115e:	08 95       	ret

00001160 <read_registers_TMC6200>:
}

void read_registers_TMC6200(void)
{	
	tmc6200_readInt(1, TMC6200_GCONF);
    1160:	60 e0       	ldi	r22, 0x00	; 0
    1162:	81 e0       	ldi	r24, 0x01	; 1
    1164:	74 de       	rcall	.-792    	; 0xe4e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_GSTAT);
    1166:	61 e0       	ldi	r22, 0x01	; 1
    1168:	81 e0       	ldi	r24, 0x01	; 1
    116a:	71 de       	rcall	.-798    	; 0xe4e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_IOIN_OUTPUT);
    116c:	64 e0       	ldi	r22, 0x04	; 4
    116e:	81 e0       	ldi	r24, 0x01	; 1
    1170:	6e de       	rcall	.-804    	; 0xe4e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_PROG);
    1172:	66 e0       	ldi	r22, 0x06	; 6
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	6b de       	rcall	.-810    	; 0xe4e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_READ);
    1178:	67 e0       	ldi	r22, 0x07	; 7
    117a:	81 e0       	ldi	r24, 0x01	; 1
    117c:	68 de       	rcall	.-816    	; 0xe4e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_FACTORY_CONF);
    117e:	68 e0       	ldi	r22, 0x08	; 8
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	65 de       	rcall	.-822    	; 0xe4e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_SHORT_CONF);
    1184:	69 e0       	ldi	r22, 0x09	; 9
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	62 de       	rcall	.-828    	; 0xe4e <tmc6200_readInt>
    118a:	6a e0       	ldi	r22, 0x0A	; 10
	tmc6200_readInt(1, TMC6200_DRV_CONF);
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	5f de       	rcall	.-834    	; 0xe4e <tmc6200_readInt>
    1190:	2f ef       	ldi	r18, 0xFF	; 255
    1192:	81 ee       	ldi	r24, 0xE1	; 225
    1194:	94 e0       	ldi	r25, 0x04	; 4
    1196:	21 50       	subi	r18, 0x01	; 1
    1198:	80 40       	sbci	r24, 0x00	; 0
    119a:	90 40       	sbci	r25, 0x00	; 0
    119c:	e1 f7       	brne	.-8      	; 0x1196 <read_registers_TMC6200+0x36>
    119e:	00 c0       	rjmp	.+0      	; 0x11a0 <read_registers_TMC6200+0x40>
    11a0:	00 00       	nop
    11a2:	08 95       	ret

000011a4 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
    11a4:	00 00       	nop
	asm("nop");
    11a6:	00 00       	nop
    11a8:	08 95       	ret

000011aa <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
    11aa:	cf 93       	push	r28
    11ac:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
    11ae:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
    11b2:	80 e1       	ldi	r24, 0x10	; 16
    11b4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
    11b8:	c1 ec       	ldi	r28, 0xC1	; 193
    11ba:	d0 e0       	ldi	r29, 0x00	; 0
    11bc:	88 e1       	ldi	r24, 0x18	; 24
    11be:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
    11c0:	86 e0       	ldi	r24, 0x06	; 6
    11c2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
    11c6:	8b e9       	ldi	r24, 0x9B	; 155
    11c8:	92 e0       	ldi	r25, 0x02	; 2
    11ca:	d2 d9       	rcall	.-3164   	; 0x570 <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
    11cc:	84 ea       	ldi	r24, 0xA4	; 164
    11ce:	9a e0       	ldi	r25, 0x0A	; 10
    11d0:	cf d9       	rcall	.-3170   	; 0x570 <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
    11d2:	88 81       	ld	r24, Y
    11d4:	80 68       	ori	r24, 0x80	; 128
    11d6:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
    11d8:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
    11da:	82 ed       	ldi	r24, 0xD2	; 210
    11dc:	98 e0       	ldi	r25, 0x08	; 8
    11de:	90 93 a8 10 	sts	0x10A8, r25	; 0x8010a8 <ptr_tx_completed_0+0x1>
    11e2:	80 93 a7 10 	sts	0x10A7, r24	; 0x8010a7 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
    11e6:	df 91       	pop	r29
    11e8:	cf 91       	pop	r28
    11ea:	08 95       	ret

000011ec <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
    11ec:	fc 01       	movw	r30, r24
    11ee:	01 90       	ld	r0, Z+
    11f0:	00 20       	and	r0, r0
    11f2:	e9 f7       	brne	.-6      	; 0x11ee <Uart_Transmit_IT_PC+0x2>
    11f4:	31 97       	sbiw	r30, 0x01	; 1
    11f6:	af 01       	movw	r20, r30
    11f8:	48 1b       	sub	r20, r24
    11fa:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
    11fc:	bc 01       	movw	r22, r24
    11fe:	8b e9       	ldi	r24, 0x9B	; 155
    1200:	92 e0       	ldi	r25, 0x02	; 2
    1202:	fa d9       	rcall	.-3084   	; 0x5f8 <RB_write>
	Uart_EnableTransmitIT_0();
    1204:	e1 ec       	ldi	r30, 0xC1	; 193
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	80 62       	ori	r24, 0x20	; 32
    120c:	80 83       	st	Z, r24
    120e:	08 95       	ret

00001210 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
    1210:	1f 92       	push	r1
    1212:	0f 92       	push	r0
    1214:	0f b6       	in	r0, 0x3f	; 63
    1216:	0f 92       	push	r0
    1218:	11 24       	eor	r1, r1
    121a:	0b b6       	in	r0, 0x3b	; 59
    121c:	0f 92       	push	r0
    121e:	2f 93       	push	r18
    1220:	3f 93       	push	r19
    1222:	4f 93       	push	r20
    1224:	5f 93       	push	r21
    1226:	6f 93       	push	r22
    1228:	7f 93       	push	r23
    122a:	8f 93       	push	r24
    122c:	9f 93       	push	r25
    122e:	af 93       	push	r26
    1230:	bf 93       	push	r27
    1232:	ef 93       	push	r30
    1234:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
    1236:	8b e9       	ldi	r24, 0x9B	; 155
    1238:	92 e0       	ldi	r25, 0x02	; 2
    123a:	a9 d9       	rcall	.-3246   	; 0x58e <RB_length>
    123c:	88 23       	and	r24, r24
    123e:	31 f0       	breq	.+12     	; 0x124c <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
    1240:	8b e9       	ldi	r24, 0x9B	; 155
    1242:	92 e0       	ldi	r25, 0x02	; 2
    1244:	b0 d9       	rcall	.-3232   	; 0x5a6 <RB_readByte>
    1246:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    124a:	0c c0       	rjmp	.+24     	; 0x1264 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
    124c:	e1 ec       	ldi	r30, 0xC1	; 193
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	8f 7d       	andi	r24, 0xDF	; 223
    1254:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
    1256:	e0 91 a7 10 	lds	r30, 0x10A7	; 0x8010a7 <ptr_tx_completed_0>
    125a:	f0 91 a8 10 	lds	r31, 0x10A8	; 0x8010a8 <ptr_tx_completed_0+0x1>
    125e:	30 97       	sbiw	r30, 0x00	; 0
    1260:	09 f0       	breq	.+2      	; 0x1264 <__vector_26+0x54>
			ptr_tx_completed_0();
    1262:	19 95       	eicall
	}
}
    1264:	ff 91       	pop	r31
    1266:	ef 91       	pop	r30
    1268:	bf 91       	pop	r27
    126a:	af 91       	pop	r26
    126c:	9f 91       	pop	r25
    126e:	8f 91       	pop	r24
    1270:	7f 91       	pop	r23
    1272:	6f 91       	pop	r22
    1274:	5f 91       	pop	r21
    1276:	4f 91       	pop	r20
    1278:	3f 91       	pop	r19
    127a:	2f 91       	pop	r18
    127c:	0f 90       	pop	r0
    127e:	0b be       	out	0x3b, r0	; 59
    1280:	0f 90       	pop	r0
    1282:	0f be       	out	0x3f, r0	; 63
    1284:	0f 90       	pop	r0
    1286:	1f 90       	pop	r1
    1288:	18 95       	reti

0000128a <__vector_25>:

ISR(USART0_RX_vect)
{	
    128a:	1f 92       	push	r1
    128c:	0f 92       	push	r0
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	0f 92       	push	r0
    1292:	11 24       	eor	r1, r1
    1294:	0b b6       	in	r0, 0x3b	; 59
    1296:	0f 92       	push	r0
    1298:	2f 93       	push	r18
    129a:	3f 93       	push	r19
    129c:	4f 93       	push	r20
    129e:	5f 93       	push	r21
    12a0:	6f 93       	push	r22
    12a2:	7f 93       	push	r23
    12a4:	8f 93       	push	r24
    12a6:	9f 93       	push	r25
    12a8:	af 93       	push	r26
    12aa:	bf 93       	push	r27
    12ac:	ef 93       	push	r30
    12ae:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
    12b0:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
    12b4:	84 ea       	ldi	r24, 0xA4	; 164
    12b6:	9a e0       	ldi	r25, 0x0A	; 10
    12b8:	86 d9       	rcall	.-3316   	; 0x5c6 <RB_writeByte>
    12ba:	ff 91       	pop	r31
    12bc:	ef 91       	pop	r30
    12be:	bf 91       	pop	r27
    12c0:	af 91       	pop	r26
    12c2:	9f 91       	pop	r25
    12c4:	8f 91       	pop	r24
    12c6:	7f 91       	pop	r23
    12c8:	6f 91       	pop	r22
    12ca:	5f 91       	pop	r21
    12cc:	4f 91       	pop	r20
    12ce:	3f 91       	pop	r19
    12d0:	2f 91       	pop	r18
    12d2:	0f 90       	pop	r0
    12d4:	0b be       	out	0x3b, r0	; 59
    12d6:	0f 90       	pop	r0
    12d8:	0f be       	out	0x3f, r0	; 63
    12da:	0f 90       	pop	r0
    12dc:	1f 90       	pop	r1
    12de:	18 95       	reti

000012e0 <main>:
void read_Position_TMC4671(void);


int main(void)
{
    IO_init();                                              // Ein-/Ausgangspins initialisieren
    12e0:	0e 94 94 00 	call	0x128	; 0x128 <IO_init>
    SPI_init();                                             // SPI-Schnittstelle initialisieren
    12e4:	4a da       	rcall	.-2924   	; 0x77a <SPI_init>
    UART_init();                                            // UART-Schnittstelle initialisieren
    12e6:	61 df       	rcall	.-318    	; 0x11aa <UART_init>
    initTMC6200();                                          // Gate-Treiber initialisieren
    12e8:	ec de       	rcall	.-552    	; 0x10c2 <initTMC6200>
    initTMC4671_Encoder();                                  // FOC-Treiber initialisieren
    12ea:	91 dc       	rcall	.-1758   	; 0xc0e <initTMC4671_Encoder>
    {
        // Wird ein CR eingegeben durch dücken der Enter-Taste, inkrementiert die Position
        // Wird '0' eingegeben, so Springt der Motor auf Position 0 wie zu Beginn.
		// WIrd '1' eingegeben, so läuft ein Testskript durch 12 Positionen und dann wieder an die Startposition.

        check_Communication_Input_UART();
    12ec:	3d d9       	rcall	.-3462   	; 0x568 <check_Communication_Input_UART>
    12ee:	b2 db       	rcall	.-2204   	; 0xa54 <read_registers_TMC4671>
		
		read_registers_TMC4671();
    12f0:	37 df       	rcall	.-402    	; 0x1160 <read_registers_TMC6200>
    12f2:	2f ef       	ldi	r18, 0xFF	; 255
		read_registers_TMC6200();
    12f4:	83 e2       	ldi	r24, 0x23	; 35
    12f6:	94 ef       	ldi	r25, 0xF4	; 244
    12f8:	21 50       	subi	r18, 0x01	; 1
    12fa:	80 40       	sbci	r24, 0x00	; 0
    12fc:	90 40       	sbci	r25, 0x00	; 0
    12fe:	e1 f7       	brne	.-8      	; 0x12f8 <main+0x18>
    1300:	00 c0       	rjmp	.+0      	; 0x1302 <main+0x22>
    1302:	00 00       	nop
    1304:	f3 cf       	rjmp	.-26     	; 0x12ec <main+0xc>

00001306 <__moddi3>:
    1306:	68 94       	set
    1308:	01 c0       	rjmp	.+2      	; 0x130c <__divdi3_moddi3>

0000130a <__divdi3>:
    130a:	e8 94       	clt

0000130c <__divdi3_moddi3>:
    130c:	f9 2f       	mov	r31, r25
    130e:	f1 2b       	or	r31, r17
    1310:	0a f0       	brmi	.+2      	; 0x1314 <__divdi3_moddi3+0x8>
    1312:	27 c0       	rjmp	.+78     	; 0x1362 <__udivdi3_umoddi3>
    1314:	a0 e0       	ldi	r26, 0x00	; 0
    1316:	b0 e0       	ldi	r27, 0x00	; 0
    1318:	ef e8       	ldi	r30, 0x8F	; 143
    131a:	f9 e0       	ldi	r31, 0x09	; 9
    131c:	93 c0       	rjmp	.+294    	; 0x1444 <__prologue_saves__+0xc>
    131e:	09 2e       	mov	r0, r25
    1320:	05 94       	asr	r0
    1322:	1a f4       	brpl	.+6      	; 0x132a <__divdi3_moddi3+0x1e>
    1324:	79 d0       	rcall	.+242    	; 0x1418 <__negdi2>
    1326:	11 23       	and	r17, r17
    1328:	92 f4       	brpl	.+36     	; 0x134e <__divdi3_moddi3+0x42>
    132a:	f0 e8       	ldi	r31, 0x80	; 128
    132c:	0f 26       	eor	r0, r31
    132e:	ff ef       	ldi	r31, 0xFF	; 255
    1330:	e0 94       	com	r14
    1332:	f0 94       	com	r15
    1334:	00 95       	com	r16
    1336:	10 95       	com	r17
    1338:	b0 94       	com	r11
    133a:	c0 94       	com	r12
    133c:	d0 94       	com	r13
    133e:	a1 94       	neg	r10
    1340:	bf 0a       	sbc	r11, r31
    1342:	cf 0a       	sbc	r12, r31
    1344:	df 0a       	sbc	r13, r31
    1346:	ef 0a       	sbc	r14, r31
    1348:	ff 0a       	sbc	r15, r31
    134a:	0f 0b       	sbc	r16, r31
    134c:	1f 0b       	sbc	r17, r31
    134e:	13 d0       	rcall	.+38     	; 0x1376 <__udivmod64>
    1350:	07 fc       	sbrc	r0, 7
    1352:	62 d0       	rcall	.+196    	; 0x1418 <__negdi2>
    1354:	cd b7       	in	r28, 0x3d	; 61
    1356:	de b7       	in	r29, 0x3e	; 62
    1358:	ec e0       	ldi	r30, 0x0C	; 12
    135a:	90 c0       	rjmp	.+288    	; 0x147c <__epilogue_restores__+0xc>

0000135c <__umoddi3>:
    135c:	68 94       	set
    135e:	01 c0       	rjmp	.+2      	; 0x1362 <__udivdi3_umoddi3>

00001360 <__udivdi3>:
    1360:	e8 94       	clt

00001362 <__udivdi3_umoddi3>:
    1362:	8f 92       	push	r8
    1364:	9f 92       	push	r9
    1366:	cf 93       	push	r28
    1368:	df 93       	push	r29
    136a:	05 d0       	rcall	.+10     	; 0x1376 <__udivmod64>
    136c:	df 91       	pop	r29
    136e:	cf 91       	pop	r28
    1370:	9f 90       	pop	r9
    1372:	8f 90       	pop	r8
    1374:	08 95       	ret

00001376 <__udivmod64>:
    1376:	88 24       	eor	r8, r8
    1378:	99 24       	eor	r9, r9
    137a:	f4 01       	movw	r30, r8
    137c:	e4 01       	movw	r28, r8
    137e:	b0 e4       	ldi	r27, 0x40	; 64
    1380:	9f 93       	push	r25
    1382:	aa 27       	eor	r26, r26
    1384:	9a 15       	cp	r25, r10
    1386:	8b 04       	cpc	r8, r11
    1388:	9c 04       	cpc	r9, r12
    138a:	ed 05       	cpc	r30, r13
    138c:	fe 05       	cpc	r31, r14
    138e:	cf 05       	cpc	r28, r15
    1390:	d0 07       	cpc	r29, r16
    1392:	a1 07       	cpc	r26, r17
    1394:	98 f4       	brcc	.+38     	; 0x13bc <__udivmod64+0x46>
    1396:	ad 2f       	mov	r26, r29
    1398:	dc 2f       	mov	r29, r28
    139a:	cf 2f       	mov	r28, r31
    139c:	fe 2f       	mov	r31, r30
    139e:	e9 2d       	mov	r30, r9
    13a0:	98 2c       	mov	r9, r8
    13a2:	89 2e       	mov	r8, r25
    13a4:	98 2f       	mov	r25, r24
    13a6:	87 2f       	mov	r24, r23
    13a8:	76 2f       	mov	r23, r22
    13aa:	65 2f       	mov	r22, r21
    13ac:	54 2f       	mov	r21, r20
    13ae:	43 2f       	mov	r20, r19
    13b0:	32 2f       	mov	r19, r18
    13b2:	22 27       	eor	r18, r18
    13b4:	b8 50       	subi	r27, 0x08	; 8
    13b6:	31 f7       	brne	.-52     	; 0x1384 <__udivmod64+0xe>
    13b8:	bf 91       	pop	r27
    13ba:	27 c0       	rjmp	.+78     	; 0x140a <__udivmod64+0x94>
    13bc:	1b 2e       	mov	r1, r27
    13be:	bf 91       	pop	r27
    13c0:	bb 27       	eor	r27, r27
    13c2:	22 0f       	add	r18, r18
    13c4:	33 1f       	adc	r19, r19
    13c6:	44 1f       	adc	r20, r20
    13c8:	55 1f       	adc	r21, r21
    13ca:	66 1f       	adc	r22, r22
    13cc:	77 1f       	adc	r23, r23
    13ce:	88 1f       	adc	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	88 1c       	adc	r8, r8
    13d4:	99 1c       	adc	r9, r9
    13d6:	ee 1f       	adc	r30, r30
    13d8:	ff 1f       	adc	r31, r31
    13da:	cc 1f       	adc	r28, r28
    13dc:	dd 1f       	adc	r29, r29
    13de:	aa 1f       	adc	r26, r26
    13e0:	bb 1f       	adc	r27, r27
    13e2:	8a 14       	cp	r8, r10
    13e4:	9b 04       	cpc	r9, r11
    13e6:	ec 05       	cpc	r30, r12
    13e8:	fd 05       	cpc	r31, r13
    13ea:	ce 05       	cpc	r28, r14
    13ec:	df 05       	cpc	r29, r15
    13ee:	a0 07       	cpc	r26, r16
    13f0:	b1 07       	cpc	r27, r17
    13f2:	48 f0       	brcs	.+18     	; 0x1406 <__udivmod64+0x90>
    13f4:	8a 18       	sub	r8, r10
    13f6:	9b 08       	sbc	r9, r11
    13f8:	ec 09       	sbc	r30, r12
    13fa:	fd 09       	sbc	r31, r13
    13fc:	ce 09       	sbc	r28, r14
    13fe:	df 09       	sbc	r29, r15
    1400:	a0 0b       	sbc	r26, r16
    1402:	b1 0b       	sbc	r27, r17
    1404:	21 60       	ori	r18, 0x01	; 1
    1406:	1a 94       	dec	r1
    1408:	e1 f6       	brne	.-72     	; 0x13c2 <__udivmod64+0x4c>
    140a:	2e f4       	brtc	.+10     	; 0x1416 <__udivmod64+0xa0>
    140c:	94 01       	movw	r18, r8
    140e:	af 01       	movw	r20, r30
    1410:	be 01       	movw	r22, r28
    1412:	cd 01       	movw	r24, r26
    1414:	00 0c       	add	r0, r0
    1416:	08 95       	ret

00001418 <__negdi2>:
    1418:	60 95       	com	r22
    141a:	70 95       	com	r23
    141c:	80 95       	com	r24
    141e:	90 95       	com	r25
    1420:	30 95       	com	r19
    1422:	40 95       	com	r20
    1424:	50 95       	com	r21
    1426:	21 95       	neg	r18
    1428:	3f 4f       	sbci	r19, 0xFF	; 255
    142a:	4f 4f       	sbci	r20, 0xFF	; 255
    142c:	5f 4f       	sbci	r21, 0xFF	; 255
    142e:	6f 4f       	sbci	r22, 0xFF	; 255
    1430:	7f 4f       	sbci	r23, 0xFF	; 255
    1432:	8f 4f       	sbci	r24, 0xFF	; 255
    1434:	9f 4f       	sbci	r25, 0xFF	; 255
    1436:	08 95       	ret

00001438 <__prologue_saves__>:
    1438:	2f 92       	push	r2
    143a:	3f 92       	push	r3
    143c:	4f 92       	push	r4
    143e:	5f 92       	push	r5
    1440:	6f 92       	push	r6
    1442:	7f 92       	push	r7
    1444:	8f 92       	push	r8
    1446:	9f 92       	push	r9
    1448:	af 92       	push	r10
    144a:	bf 92       	push	r11
    144c:	cf 92       	push	r12
    144e:	df 92       	push	r13
    1450:	ef 92       	push	r14
    1452:	ff 92       	push	r15
    1454:	0f 93       	push	r16
    1456:	1f 93       	push	r17
    1458:	cf 93       	push	r28
    145a:	df 93       	push	r29
    145c:	cd b7       	in	r28, 0x3d	; 61
    145e:	de b7       	in	r29, 0x3e	; 62
    1460:	ca 1b       	sub	r28, r26
    1462:	db 0b       	sbc	r29, r27
    1464:	0f b6       	in	r0, 0x3f	; 63
    1466:	f8 94       	cli
    1468:	de bf       	out	0x3e, r29	; 62
    146a:	0f be       	out	0x3f, r0	; 63
    146c:	cd bf       	out	0x3d, r28	; 61
    146e:	19 94       	eijmp

00001470 <__epilogue_restores__>:
    1470:	2a 88       	ldd	r2, Y+18	; 0x12
    1472:	39 88       	ldd	r3, Y+17	; 0x11
    1474:	48 88       	ldd	r4, Y+16	; 0x10
    1476:	5f 84       	ldd	r5, Y+15	; 0x0f
    1478:	6e 84       	ldd	r6, Y+14	; 0x0e
    147a:	7d 84       	ldd	r7, Y+13	; 0x0d
    147c:	8c 84       	ldd	r8, Y+12	; 0x0c
    147e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1480:	aa 84       	ldd	r10, Y+10	; 0x0a
    1482:	b9 84       	ldd	r11, Y+9	; 0x09
    1484:	c8 84       	ldd	r12, Y+8	; 0x08
    1486:	df 80       	ldd	r13, Y+7	; 0x07
    1488:	ee 80       	ldd	r14, Y+6	; 0x06
    148a:	fd 80       	ldd	r15, Y+5	; 0x05
    148c:	0c 81       	ldd	r16, Y+4	; 0x04
    148e:	1b 81       	ldd	r17, Y+3	; 0x03
    1490:	aa 81       	ldd	r26, Y+2	; 0x02
    1492:	b9 81       	ldd	r27, Y+1	; 0x01
    1494:	ce 0f       	add	r28, r30
    1496:	d1 1d       	adc	r29, r1
    1498:	0f b6       	in	r0, 0x3f	; 63
    149a:	f8 94       	cli
    149c:	de bf       	out	0x3e, r29	; 62
    149e:	0f be       	out	0x3f, r0	; 63
    14a0:	cd bf       	out	0x3d, r28	; 61
    14a2:	ed 01       	movw	r28, r26
    14a4:	08 95       	ret

000014a6 <__cmpdi2_s8>:
    14a6:	00 24       	eor	r0, r0
    14a8:	a7 fd       	sbrc	r26, 7
    14aa:	00 94       	com	r0
    14ac:	2a 17       	cp	r18, r26
    14ae:	30 05       	cpc	r19, r0
    14b0:	40 05       	cpc	r20, r0
    14b2:	50 05       	cpc	r21, r0
    14b4:	60 05       	cpc	r22, r0
    14b6:	70 05       	cpc	r23, r0
    14b8:	80 05       	cpc	r24, r0
    14ba:	90 05       	cpc	r25, r0
    14bc:	08 95       	ret

000014be <__itoa_ncheck>:
    14be:	bb 27       	eor	r27, r27
    14c0:	4a 30       	cpi	r20, 0x0A	; 10
    14c2:	31 f4       	brne	.+12     	; 0x14d0 <__itoa_ncheck+0x12>
    14c4:	99 23       	and	r25, r25
    14c6:	22 f4       	brpl	.+8      	; 0x14d0 <__itoa_ncheck+0x12>
    14c8:	bd e2       	ldi	r27, 0x2D	; 45
    14ca:	90 95       	com	r25
    14cc:	81 95       	neg	r24
    14ce:	9f 4f       	sbci	r25, 0xFF	; 255
    14d0:	01 c0       	rjmp	.+2      	; 0x14d4 <__utoa_common>

000014d2 <__utoa_ncheck>:
    14d2:	bb 27       	eor	r27, r27

000014d4 <__utoa_common>:
    14d4:	fb 01       	movw	r30, r22
    14d6:	55 27       	eor	r21, r21
    14d8:	aa 27       	eor	r26, r26
    14da:	88 0f       	add	r24, r24
    14dc:	99 1f       	adc	r25, r25
    14de:	aa 1f       	adc	r26, r26
    14e0:	a4 17       	cp	r26, r20
    14e2:	10 f0       	brcs	.+4      	; 0x14e8 <__utoa_common+0x14>
    14e4:	a4 1b       	sub	r26, r20
    14e6:	83 95       	inc	r24
    14e8:	50 51       	subi	r21, 0x10	; 16
    14ea:	b9 f7       	brne	.-18     	; 0x14da <__utoa_common+0x6>
    14ec:	a0 5d       	subi	r26, 0xD0	; 208
    14ee:	aa 33       	cpi	r26, 0x3A	; 58
    14f0:	08 f0       	brcs	.+2      	; 0x14f4 <__utoa_common+0x20>
    14f2:	a9 5d       	subi	r26, 0xD9	; 217
    14f4:	a1 93       	st	Z+, r26
    14f6:	00 97       	sbiw	r24, 0x00	; 0
    14f8:	79 f7       	brne	.-34     	; 0x14d8 <__utoa_common+0x4>
    14fa:	b1 11       	cpse	r27, r1
    14fc:	b1 93       	st	Z+, r27
    14fe:	11 92       	st	Z+, r1
    1500:	cb 01       	movw	r24, r22
    1502:	00 c0       	rjmp	.+0      	; 0x1504 <strrev>

00001504 <strrev>:
    1504:	dc 01       	movw	r26, r24
    1506:	fc 01       	movw	r30, r24
    1508:	67 2f       	mov	r22, r23
    150a:	71 91       	ld	r23, Z+
    150c:	77 23       	and	r23, r23
    150e:	e1 f7       	brne	.-8      	; 0x1508 <strrev+0x4>
    1510:	32 97       	sbiw	r30, 0x02	; 2
    1512:	04 c0       	rjmp	.+8      	; 0x151c <strrev+0x18>
    1514:	7c 91       	ld	r23, X
    1516:	6d 93       	st	X+, r22
    1518:	70 83       	st	Z, r23
    151a:	62 91       	ld	r22, -Z
    151c:	ae 17       	cp	r26, r30
    151e:	bf 07       	cpc	r27, r31
    1520:	c8 f3       	brcs	.-14     	; 0x1514 <strrev+0x10>
    1522:	08 95       	ret

00001524 <_exit>:
    1524:	f8 94       	cli

00001526 <__stop_program>:
    1526:	ff cf       	rjmp	.-2      	; 0x1526 <__stop_program>
