// Seed: 4085646113
module module_0 ();
  assign module_2.type_26 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0
);
  assign id_2 = -1;
  assign id_2 = id_3;
  module_0 modCall_1 ();
endmodule
program module_0 (
    output wor id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    output logic id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    input uwire module_2,
    input tri id_11,
    output supply1 id_12,
    output tri id_13,
    input wire id_14,
    input wire id_15,
    output tri1 id_16,
    output uwire id_17,
    output logic id_18,
    output wand id_19,
    output tri id_20
);
  always id_4 <= 1;
  module_0 modCall_1 ();
  supply1 id_22 = 1;
  wire id_23;
  always id_18 <= 1;
  wire id_24;
endmodule
