$date
	Sat Jul 26 14:45:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clock $end
$scope module DUT $end
$var wire 1 " D $end
$var wire 1 # clock $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#5
1#
#9
1"
#10
0#
#15
1!
1#
#19
