#! /home/vinniny/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55556b6bfd30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55556b97c730 .scope autotask, "tsk_clock_gen" "tsk_clock_gen" 3 2, 3 2 0, S_0x55556b6bfd30;
 .timescale 0 0;
v0x55556b612950_0 .var/2s "CLOCK_PERIOD", 31 0;
v0x55556b2de6a0_0 .var "i_clk", 0 0;
TD_$unit.tsk_clock_gen ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b2de6a0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x55556b612950_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55556b2de6a0_0;
    %nor/r;
    %store/vec4 v0x55556b2de6a0_0, 0, 1;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55556b6968d0 .scope autotask, "tsk_reset" "tsk_reset" 3 10, 3 10 0, S_0x55556b6bfd30;
 .timescale 0 0;
v0x55556b2cf1c0_0 .var/2s "RESET_PERIOD", 31 0;
v0x55556b2c9260_0 .var "i_reset", 0 0;
TD_$unit.tsk_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b2c9260_0, 0, 1;
    %load/vec4 v0x55556b2cf1c0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b2c9260_0, 0, 1;
    %end;
S_0x55556b67d240 .scope autotask, "tsk_timeout" "tsk_timeout" 3 20, 3 20 0, S_0x55556b6bfd30;
 .timescale 0 0;
v0x55556b66c560_0 .var/2s "TIMEOUT", 31 0;
TD_$unit.tsk_timeout ;
    %load/vec4 v0x55556b66c560_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 23 "$display", "\012Timeout...\012" {0 0 0};
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
S_0x55556b69c940 .scope module, "PC" "PC" 4 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_pc_next";
    .port_info 3 /OUTPUT 32 "o_pc";
o0x7fce157a1108 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b304770_0 .net "i_clk", 0 0, o0x7fce157a1108;  0 drivers
o0x7fce157a1138 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55556b660f20_0 .net "i_pc_next", 31 0, o0x7fce157a1138;  0 drivers
o0x7fce157a1168 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b372000_0 .net "i_reset", 0 0, o0x7fce157a1168;  0 drivers
v0x55556b621b40_0 .var "o_pc", 31 0;
E_0x55556ae5d480/0 .event negedge, v0x55556b372000_0;
E_0x55556ae5d480/1 .event posedge, v0x55556b304770_0;
E_0x55556ae5d480 .event/or E_0x55556ae5d480/0, E_0x55556ae5d480/1;
S_0x55556b69f500 .scope module, "lsu" "lsu" 5 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 3 "i_funct3";
    .port_info 3 /INPUT 32 "i_lsu_addr";
    .port_info 4 /INPUT 32 "i_st_data";
    .port_info 5 /INPUT 1 "i_lsu_wren";
    .port_info 6 /OUTPUT 32 "o_ld_data";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "o_io_ledr";
    .port_info 11 /OUTPUT 32 "o_io_ledg";
    .port_info 12 /OUTPUT 7 "o_io_hex0";
    .port_info 13 /OUTPUT 7 "o_io_hex1";
    .port_info 14 /OUTPUT 7 "o_io_hex2";
    .port_info 15 /OUTPUT 7 "o_io_hex3";
    .port_info 16 /OUTPUT 7 "o_io_hex4";
    .port_info 17 /OUTPUT 7 "o_io_hex5";
    .port_info 18 /OUTPUT 7 "o_io_hex6";
    .port_info 19 /OUTPUT 7 "o_io_hex7";
    .port_info 20 /OUTPUT 32 "o_io_lcd";
    .port_info 21 /INPUT 32 "i_io_sw";
P_0x55556b6a1f10 .param/l "HEXH" 1 5 76, C4<0011>;
P_0x55556b6a1f50 .param/l "HEXL" 1 5 75, C4<0010>;
P_0x55556b6a1f90 .param/l "LCD" 1 5 77, C4<0100>;
P_0x55556b6a1fd0 .param/l "LEDG" 1 5 74, C4<0001>;
P_0x55556b6a2010 .param/l "LEDR" 1 5 73, C4<0000>;
P_0x55556b6a2050 .param/l "SW" 1 5 78, C4<0000>;
L_0x55556ba4ce90 .functor OR 1, L_0x55556ba4cc60, L_0x55556ba4cda0, C4<0>, C4<0>;
L_0x7fce156f6018 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55556b30cd60_0 .net/2u *"_ivl_0", 2 0, L_0x7fce156f6018;  1 drivers
L_0x7fce156f60a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b3183a0_0 .net/2u *"_ivl_10", 23 0, L_0x7fce156f60a8;  1 drivers
v0x55556b3239e0_0 .net *"_ivl_12", 31 0, L_0x55556ba5cfb0;  1 drivers
v0x55556b32f020_0 .net *"_ivl_15", 0 0, L_0x55556ba5d0a0;  1 drivers
v0x55556b33a660_0 .net *"_ivl_17", 23 0, L_0x55556ba5d190;  1 drivers
v0x55556b3456a0_0 .net *"_ivl_18", 31 0, L_0x55556ba5d280;  1 drivers
v0x55556b46ad20_0 .net *"_ivl_2", 0 0, L_0x55556ba4cc60;  1 drivers
L_0x7fce156f60f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b53a980_0 .net/2u *"_ivl_22", 15 0, L_0x7fce156f60f0;  1 drivers
v0x55556b426da0_0 .net *"_ivl_24", 31 0, L_0x55556ba5d540;  1 drivers
v0x55556b4323e0_0 .net *"_ivl_27", 0 0, L_0x55556ba5d680;  1 drivers
v0x55556b43da20_0 .net *"_ivl_29", 15 0, L_0x55556ba5d770;  1 drivers
v0x55556b449060_0 .net *"_ivl_30", 31 0, L_0x55556ba5d8c0;  1 drivers
L_0x7fce156f6060 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55556b4546a0_0 .net/2u *"_ivl_4", 2 0, L_0x7fce156f6060;  1 drivers
v0x55556b45fce0_0 .net *"_ivl_6", 0 0, L_0x55556ba4cda0;  1 drivers
v0x55556b52f940_0 .var "b_io_btn", 31 0;
v0x55556b5e67a0_0 .net "b_io_hexh", 31 0, v0x55556b6b7010_0;  1 drivers
v0x55556b5f17e0_0 .net "b_io_hexl", 31 0, v0x55556b6b49d0_0;  1 drivers
v0x55556b4f6a00_0 .net "b_io_lcd", 31 0, v0x55556b6d8410_0;  1 drivers
v0x55556b502040_0 .net "b_io_ledg", 31 0, v0x55556b6d8630_0;  1 drivers
v0x55556b50d680_0 .net "b_io_ledr", 31 0, v0x55556b6d8e20_0;  1 drivers
v0x55556b518cc0_0 .net "b_io_sw", 31 0, v0x55556b6254d0_0;  1 drivers
v0x55556b524300_0 .var "dmem_byte_enable", 3 0;
v0x55556b5db160_0 .net "dmem_read_data", 31 0, L_0x55556ba5de30;  1 drivers
v0x55556b57ebb0_0 .var "dmem_write_data", 31 0;
v0x55556b58a1f0_0 .net "extended_byte", 31 0, L_0x55556ba5d3b0;  1 drivers
v0x55556b595230_0 .net "extended_half", 31 0, L_0x55556ba5d960;  1 drivers
v0x55556b5ad860_0 .net "f_dmem_valid", 0 0, L_0x55556ba5e0d0;  1 drivers
v0x55556b5b8ea0_0 .net "f_dmem_wren", 0 0, L_0x55556ba5e710;  1 drivers
v0x55556b5c44e0_0 .net "f_io_valid", 0 0, L_0x55556ba5e5c0;  1 drivers
o0x7fce157a13a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b5cfb20_0 .net "i_clk", 0 0, o0x7fce157a13a8;  0 drivers
o0x7fce157a17f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b573570_0 .net "i_ctrl_bubble", 0 0, o0x7fce157a17f8;  0 drivers
o0x7fce157a1828 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b4be700_0 .net "i_ctrl_kill", 0 0, o0x7fce157a1828;  0 drivers
o0x7fce157a1858 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b4c9d40_0 .net "i_ctrl_valid", 0 0, o0x7fce157a1858;  0 drivers
o0x7fce157a1888 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x55556b4d5380_0 .net "i_funct3", 2 0, o0x7fce157a1888;  0 drivers
o0x7fce157a15e8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55556b4e03c0_0 .net "i_io_sw", 31 0, o0x7fce157a15e8;  0 drivers
o0x7fce157a18b8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55556b5512b0_0 .net "i_lsu_addr", 31 0, o0x7fce157a18b8;  0 drivers
o0x7fce157a1918 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b55c8f0_0 .net "i_lsu_wren", 0 0, o0x7fce157a1918;  0 drivers
o0x7fce157a13d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556b567f30_0 .net "i_reset", 0 0, o0x7fce157a13d8;  0 drivers
o0x7fce157a1948 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55556b4b30c0_0 .net "i_st_data", 31 0, o0x7fce157a1948;  0 drivers
v0x55556ae2a980_0 .net "is_unsigned", 0 0, L_0x55556ba4ce90;  1 drivers
v0x55556af1a7f0_0 .var "misaligned_access", 0 0;
v0x55556af1a670_0 .net "o_io_hex0", 6 0, L_0x55556ba5ea50;  1 drivers
v0x55556aedea50_0 .net "o_io_hex1", 6 0, L_0x55556ba5eb40;  1 drivers
v0x55556aee0600_0 .net "o_io_hex2", 6 0, L_0x55556ba5ecc0;  1 drivers
v0x55556b49c440_0 .net "o_io_hex3", 6 0, L_0x55556ba5ed60;  1 drivers
v0x55556b4a7a80_0 .net "o_io_hex4", 6 0, L_0x55556ba5ee50;  1 drivers
v0x55556afa4280_0 .net "o_io_hex5", 6 0, L_0x55556ba5ef40;  1 drivers
v0x55556afba4c0_0 .net "o_io_hex6", 6 0, L_0x55556ba5f0c0;  1 drivers
v0x55556afafb90_0 .net "o_io_hex7", 6 0, L_0x55556ba5f160;  1 drivers
v0x55556afb32a0_0 .net "o_io_lcd", 31 0, L_0x55556ba5e990;  1 drivers
v0x55556afb6bb0_0 .net "o_io_ledg", 31 0, L_0x55556ba5e8d0;  1 drivers
v0x55556ae3dc30_0 .net "o_io_ledr", 31 0, L_0x55556ba5e860;  1 drivers
v0x55556aeb0ed0_0 .net "o_ld_data", 31 0, v0x55556b301720_0;  1 drivers
v0x55556aeb0ce0_0 .var "processed_read_data", 31 0;
v0x55556af00a70_0 .var "selected_byte", 7 0;
v0x55556ae56760_0 .var "selected_half", 15 0;
E_0x55556ae5d4c0/0 .event anyedge, v0x55556af1a7f0_0, v0x55556b99c410_0, v0x55556b58a1f0_0, v0x55556b595230_0;
E_0x55556ae5d4c0/1 .event anyedge, v0x55556b635a30_0;
E_0x55556ae5d4c0 .event/or E_0x55556ae5d4c0/0, E_0x55556ae5d4c0/1;
E_0x55556ae119e0 .event anyedge, v0x55556b99c940_0, v0x55556b635a30_0;
E_0x55556b9a4680/0 .event anyedge, v0x55556b7c6bc0_0, v0x55556b7a4900_0, v0x55556af1a7f0_0, v0x55556b99c410_0;
E_0x55556b9a4680/1 .event anyedge, v0x55556b99c940_0;
E_0x55556b9a4680 .event/or E_0x55556b9a4680/0, E_0x55556b9a4680/1;
E_0x55556b74f310 .event anyedge, v0x55556b99c410_0, v0x55556b99c940_0;
L_0x55556ba4cc60 .cmp/eq 3, o0x7fce157a1888, L_0x7fce156f6018;
L_0x55556ba4cda0 .cmp/eq 3, o0x7fce157a1888, L_0x7fce156f6060;
L_0x55556ba5cfb0 .concat [ 8 24 0 0], v0x55556af00a70_0, L_0x7fce156f60a8;
L_0x55556ba5d0a0 .part v0x55556af00a70_0, 7, 1;
L_0x55556ba5d190 .repeat 24, 24, L_0x55556ba5d0a0;
L_0x55556ba5d280 .concat [ 8 24 0 0], v0x55556af00a70_0, L_0x55556ba5d190;
L_0x55556ba5d3b0 .functor MUXZ 32, L_0x55556ba5d280, L_0x55556ba5cfb0, L_0x55556ba4ce90, C4<>;
L_0x55556ba5d540 .concat [ 16 16 0 0], v0x55556ae56760_0, L_0x7fce156f60f0;
L_0x55556ba5d680 .part v0x55556ae56760_0, 15, 1;
L_0x55556ba5d770 .repeat 16, 16, L_0x55556ba5d680;
L_0x55556ba5d8c0 .concat [ 16 16 0 0], v0x55556ae56760_0, L_0x55556ba5d770;
L_0x55556ba5d960 .functor MUXZ 32, L_0x55556ba5d8c0, L_0x55556ba5d540, L_0x55556ba4ce90, C4<>;
L_0x55556ba5df40 .part o0x7fce157a18b8, 0, 16;
S_0x55556b67fc50 .scope module, "dmem_inst" "dmem" 5 259, 6 7 0, S_0x55556b69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x55556b2de740 .param/l "DEPTH" 1 6 16, +C4<00000000000000000100000000000000>;
L_0x55556ba5de30 .functor BUFZ 32, L_0x55556ba5dbb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b61b2b0_0 .net *"_ivl_2", 31 0, L_0x55556ba5dbb0;  1 drivers
v0x55556b34f420_0 .net *"_ivl_4", 15 0, L_0x55556ba5dc50;  1 drivers
L_0x7fce156f6138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b34cde0_0 .net *"_ivl_7", 1 0, L_0x7fce156f6138;  1 drivers
v0x55556b370950_0 .net "address", 15 0, L_0x55556ba5df40;  1 drivers
v0x55556b370b70_0 .net "data", 31 0, v0x55556b57ebb0_0;  1 drivers
v0x55556b62a3a0_0 .net "i_clk", 0 0, o0x7fce157a13a8;  alias, 0 drivers
v0x55556b63eec0_0 .net "i_reset", 0 0, o0x7fce157a13d8;  alias, 0 drivers
v0x55556b63f6b0 .array "mem", 16383 0, 31 0;
v0x55556b635a30_0 .net "q", 31 0, L_0x55556ba5de30;  alias, 1 drivers
v0x55556b635f60_0 .net "word_addr", 13 0, L_0x55556ba5db10;  1 drivers
v0x55556b63c720_0 .net "wren", 3 0, v0x55556b524300_0;  1 drivers
E_0x55556b74b3b0 .event posedge, v0x55556b62a3a0_0;
L_0x55556ba5db10 .part L_0x55556ba5df40, 2, 14;
L_0x55556ba5dbb0 .array/port v0x55556b63f6b0, L_0x55556ba5dc50;
L_0x55556ba5dc50 .concat [ 14 2 0 0], L_0x55556ba5db10, L_0x7fce156f6138;
S_0x55556b685cc0 .scope begin, "$unm_blk_131" "$unm_blk_131" 6 26, 6 26 0, S_0x55556b67fc50;
 .timescale 0 0;
v0x55556b61bd30_0 .var/i "i", 31 0;
S_0x55556b688880 .scope module, "u0" "input_buffer" 5 232, 7 6 0, S_0x55556b69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x55556b6254d0_0 .var "b_io_sw", 31 0;
v0x55556b62a180_0 .net "i_clk", 0 0, o0x7fce157a13a8;  alias, 0 drivers
v0x55556b6bf0b0_0 .net "i_io_sw", 31 0, o0x7fce157a15e8;  alias, 0 drivers
v0x55556b988600_0 .net "i_reset", 0 0, o0x7fce157a13d8;  alias, 0 drivers
S_0x55556b68b290 .scope module, "u1" "output_buffer" 5 240, 8 7 0, S_0x55556b69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x55556b981df0_0 .var "addr_offset_comb", 1 0;
v0x55556b6b7010_0 .var "b_io_hexh", 31 0;
v0x55556b6b49d0_0 .var "b_io_hexl", 31 0;
v0x55556b6d8410_0 .var "b_io_lcd", 31 0;
v0x55556b6d8630_0 .var "b_io_ledg", 31 0;
v0x55556b6d8e20_0 .var "b_io_ledr", 31 0;
v0x55556b990e60_0 .net "i_clk", 0 0, o0x7fce157a13a8;  alias, 0 drivers
v0x55556b6ad490_0 .net "i_ctrl_bubble", 0 0, o0x7fce157a17f8;  alias, 0 drivers
v0x55556b5977b0_0 .net "i_ctrl_kill", 0 0, o0x7fce157a1828;  alias, 0 drivers
v0x55556b8fe5a0_0 .net "i_ctrl_valid", 0 0, o0x7fce157a1858;  alias, 0 drivers
v0x55556b99c410_0 .net "i_funct3", 2 0, o0x7fce157a1888;  alias, 0 drivers
v0x55556b99c940_0 .net "i_io_addr", 31 0, o0x7fce157a18b8;  alias, 0 drivers
v0x55556b98bf90_0 .net "i_io_valid", 0 0, L_0x55556ba5e5c0;  alias, 1 drivers
v0x55556b990c40_0 .net "i_mem_write", 0 0, o0x7fce157a1918;  alias, 0 drivers
v0x55556b6a2450_0 .net "i_reset", 0 0, o0x7fce157a13d8;  alias, 0 drivers
v0x55556b7c6bc0_0 .net "i_st_data", 31 0, o0x7fce157a1948;  alias, 0 drivers
v0x55556b7d1c00_0 .var "io_write_enable_comb", 0 0;
v0x55556b669510_0 .var "write_data_comb", 31 0;
v0x55556b674b50_0 .var "write_mask_comb", 31 0;
E_0x55556b747560/0 .event anyedge, v0x55556b990c40_0, v0x55556b98bf90_0, v0x55556b8fe5a0_0, v0x55556b6ad490_0;
E_0x55556b747560/1 .event anyedge, v0x55556b5977b0_0, v0x55556b99c940_0, v0x55556b7d1c00_0, v0x55556b99c410_0;
E_0x55556b747560/2 .event anyedge, v0x55556b981df0_0, v0x55556b7c6bc0_0;
E_0x55556b747560 .event/or E_0x55556b747560/0, E_0x55556b747560/1, E_0x55556b747560/2;
S_0x55556b691300 .scope module, "u2" "input_mux" 5 269, 9 6 0, S_0x55556b69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55556ba5e5c0 .functor OR 1, L_0x55556ba5e260, L_0x55556ba5e440, C4<0>, C4<0>;
L_0x55556ba5e710 .functor AND 1, o0x7fce157a1918, L_0x55556ba5e0d0, C4<1>, C4<1>;
v0x55556b680190_0 .net *"_ivl_1", 20 0, L_0x55556ba5e030;  1 drivers
v0x55556b68b7d0_0 .net *"_ivl_10", 0 0, L_0x55556ba5e260;  1 drivers
v0x55556b696e10_0 .net *"_ivl_13", 15 0, L_0x55556ba5e3a0;  1 drivers
L_0x7fce156f6210 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55556b7bb580_0 .net/2u *"_ivl_14", 15 0, L_0x7fce156f6210;  1 drivers
v0x55556b88b0f0_0 .net *"_ivl_16", 0 0, L_0x55556ba5e440;  1 drivers
L_0x7fce156f6180 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b896730_0 .net/2u *"_ivl_2", 20 0, L_0x7fce156f6180;  1 drivers
v0x55556b8a1770_0 .net *"_ivl_7", 15 0, L_0x55556ba5e1c0;  1 drivers
L_0x7fce156f61c8 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b78dc80_0 .net/2u *"_ivl_8", 15 0, L_0x7fce156f61c8;  1 drivers
v0x55556b7992c0_0 .net "f_dmem_valid", 0 0, L_0x55556ba5e0d0;  alias, 1 drivers
v0x55556b7a4900_0 .net "f_dmem_wren", 0 0, L_0x55556ba5e710;  alias, 1 drivers
v0x55556b7aff40_0 .net "f_io_valid", 0 0, L_0x55556ba5e5c0;  alias, 1 drivers
v0x55556b87fab0_0 .net "i_lsu_addr", 31 0, o0x7fce157a18b8;  alias, 0 drivers
v0x55556b936910_0 .net "i_lsu_wren", 0 0, o0x7fce157a1918;  alias, 0 drivers
L_0x55556ba5e030 .part o0x7fce157a18b8, 11, 21;
L_0x55556ba5e0d0 .cmp/eq 21, L_0x55556ba5e030, L_0x7fce156f6180;
L_0x55556ba5e1c0 .part o0x7fce157a18b8, 16, 16;
L_0x55556ba5e260 .cmp/eq 16, L_0x55556ba5e1c0, L_0x7fce156f61c8;
L_0x55556ba5e3a0 .part o0x7fce157a18b8, 16, 16;
L_0x55556ba5e440 .cmp/eq 16, L_0x55556ba5e3a0, L_0x7fce156f6210;
S_0x55556b693ec0 .scope module, "u3" "output_mux" 5 278, 10 7 0, S_0x55556b69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "b_io_btn";
    .port_info 2 /INPUT 32 "b_io_sw";
    .port_info 3 /INPUT 32 "b_io_ledr";
    .port_info 4 /INPUT 32 "b_io_ledg";
    .port_info 5 /INPUT 32 "b_io_hexl";
    .port_info 6 /INPUT 32 "b_io_hexh";
    .port_info 7 /INPUT 32 "b_io_lcd";
    .port_info 8 /INPUT 32 "b_dmem_data";
    .port_info 9 /INPUT 1 "f_dmem_valid";
    .port_info 10 /INPUT 1 "f_io_valid";
    .port_info 11 /INPUT 32 "i_ld_addr";
    .port_info 12 /OUTPUT 32 "o_ld_data";
    .port_info 13 /OUTPUT 32 "o_io_ledr";
    .port_info 14 /OUTPUT 32 "o_io_ledg";
    .port_info 15 /OUTPUT 7 "o_io_hex0";
    .port_info 16 /OUTPUT 7 "o_io_hex1";
    .port_info 17 /OUTPUT 7 "o_io_hex2";
    .port_info 18 /OUTPUT 7 "o_io_hex3";
    .port_info 19 /OUTPUT 7 "o_io_hex4";
    .port_info 20 /OUTPUT 7 "o_io_hex5";
    .port_info 21 /OUTPUT 7 "o_io_hex6";
    .port_info 22 /OUTPUT 7 "o_io_hex7";
    .port_info 23 /OUTPUT 32 "o_io_lcd";
L_0x55556ba5e860 .functor BUFZ 32, v0x55556b6d8e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556ba5e8d0 .functor BUFZ 32, v0x55556b6d8630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556ba5e990 .functor BUFZ 32, v0x55556b6d8410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b941f50_0 .net "b_dmem_data", 31 0, v0x55556aeb0ce0_0;  1 drivers
v0x55556b94d590_0 .net "b_io_btn", 31 0, v0x55556b52f940_0;  1 drivers
v0x55556b9585d0_0 .net "b_io_hexh", 31 0, v0x55556b6b7010_0;  alias, 1 drivers
v0x55556b85d7f0_0 .net "b_io_hexl", 31 0, v0x55556b6b49d0_0;  alias, 1 drivers
v0x55556b868e30_0 .net "b_io_lcd", 31 0, v0x55556b6d8410_0;  alias, 1 drivers
v0x55556b874470_0 .net "b_io_ledg", 31 0, v0x55556b6d8630_0;  alias, 1 drivers
v0x55556b92b2d0_0 .net "b_io_ledr", 31 0, v0x55556b6d8e20_0;  alias, 1 drivers
v0x55556b8ced20_0 .net "b_io_sw", 31 0, v0x55556b6254d0_0;  alias, 1 drivers
v0x55556b8da360_0 .net "f_dmem_valid", 0 0, L_0x55556ba5e0d0;  alias, 1 drivers
v0x55556b8e59a0_0 .net "f_io_valid", 0 0, L_0x55556ba5e5c0;  alias, 1 drivers
v0x55556b8f0fe0_0 .net "i_clk", 0 0, o0x7fce157a13a8;  alias, 0 drivers
v0x55556b8fc020_0 .net "i_ld_addr", 31 0, o0x7fce157a18b8;  alias, 0 drivers
v0x55556b914650_0 .net "o_io_hex0", 6 0, L_0x55556ba5ea50;  alias, 1 drivers
v0x55556b91fc90_0 .net "o_io_hex1", 6 0, L_0x55556ba5eb40;  alias, 1 drivers
v0x55556b8c36e0_0 .net "o_io_hex2", 6 0, L_0x55556ba5ecc0;  alias, 1 drivers
v0x55556b80e870_0 .net "o_io_hex3", 6 0, L_0x55556ba5ed60;  alias, 1 drivers
v0x55556b819eb0_0 .net "o_io_hex4", 6 0, L_0x55556ba5ee50;  alias, 1 drivers
v0x55556b8254f0_0 .net "o_io_hex5", 6 0, L_0x55556ba5ef40;  alias, 1 drivers
v0x55556b830b30_0 .net "o_io_hex6", 6 0, L_0x55556ba5f0c0;  alias, 1 drivers
v0x55556b83c170_0 .net "o_io_hex7", 6 0, L_0x55556ba5f160;  alias, 1 drivers
v0x55556b8471b0_0 .net "o_io_lcd", 31 0, L_0x55556ba5e990;  alias, 1 drivers
v0x55556b8b80a0_0 .net "o_io_ledg", 31 0, L_0x55556ba5e8d0;  alias, 1 drivers
v0x55556b803230_0 .net "o_io_ledr", 31 0, L_0x55556ba5e860;  alias, 1 drivers
v0x55556b301720_0 .var "o_ld_data", 31 0;
E_0x55556b713a40/0 .event anyedge, v0x55556b7992c0_0, v0x55556b941f50_0, v0x55556b98bf90_0, v0x55556b99c940_0;
E_0x55556b713a40/1 .event anyedge, v0x55556b6254d0_0, v0x55556b6d8e20_0, v0x55556b6d8630_0, v0x55556b6b49d0_0;
E_0x55556b713a40/2 .event anyedge, v0x55556b6b7010_0, v0x55556b6d8410_0;
E_0x55556b713a40 .event/or E_0x55556b713a40/0, E_0x55556b713a40/1, E_0x55556b713a40/2;
L_0x55556ba5ea50 .part v0x55556b6b49d0_0, 0, 7;
L_0x55556ba5eb40 .part v0x55556b6b49d0_0, 8, 7;
L_0x55556ba5ecc0 .part v0x55556b6b49d0_0, 16, 7;
L_0x55556ba5ed60 .part v0x55556b6b49d0_0, 24, 7;
L_0x55556ba5ee50 .part v0x55556b6b7010_0, 0, 7;
L_0x55556ba5ef40 .part v0x55556b6b7010_0, 8, 7;
L_0x55556ba5f0c0 .part v0x55556b6b7010_0, 16, 7;
L_0x55556ba5f160 .part v0x55556b6b7010_0, 24, 7;
S_0x55556b6a7980 .scope module, "mux2_1" "mux2_1" 11 6;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /INPUT 1 "i_sel";
    .port_info 3 /OUTPUT 32 "o_c";
o0x7fce157a2ea8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55556ae800d0_0 .net "i_a", 31 0, o0x7fce157a2ea8;  0 drivers
o0x7fce157a2ed8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55556ae883e0_0 .net "i_b", 31 0, o0x7fce157a2ed8;  0 drivers
o0x7fce157a2f08 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556ae840b0_0 .net "i_sel", 0 0, o0x7fce157a2f08;  0 drivers
v0x55556ae77fb0_0 .net "o_c", 31 0, L_0x55556ba5f2a0;  1 drivers
L_0x55556ba5f2a0 .functor MUXZ 32, o0x7fce157a2ed8, o0x7fce157a2ea8, o0x7fce157a2f08, C4<>;
S_0x55556b6aa540 .scope module, "tbench" "tbench" 12 7;
 .timescale 0 0;
v0x55556b720a90_0 .var "clk", 0 0;
v0x55556b716d90_0 .net "ctrl", 0 0, L_0x55556bafeda0;  1 drivers
v0x55556b716ea0_0 .net "halt", 0 0, L_0x55556baff260;  1 drivers
v0x55556b716560_0 .net "insn_vld", 0 0, L_0x55556bafec20;  1 drivers
v0x55556b716650_0 .net "io_hex0", 6 0, L_0x55556bafd8d0;  1 drivers
v0x55556b715120_0 .net "io_hex1", 6 0, L_0x55556bafda00;  1 drivers
v0x55556b7151c0_0 .net "io_hex2", 6 0, L_0x55556bafdb30;  1 drivers
v0x55556b7148f0_0 .net "io_hex3", 6 0, L_0x55556bafdcf0;  1 drivers
v0x55556b714990_0 .net "io_hex4", 6 0, L_0x55556bafde20;  1 drivers
v0x55556b7134b0_0 .net "io_hex5", 6 0, L_0x55556bafdfa0;  1 drivers
v0x55556b713570_0 .net "io_hex6", 6 0, L_0x55556bafe0d0;  1 drivers
v0x55556b712c80_0 .net "io_hex7", 6 0, L_0x55556bafe290;  1 drivers
v0x55556b712d40_0 .net "io_lcd", 31 0, L_0x55556bafd7d0;  1 drivers
v0x55556b711720_0 .net "io_ledg", 31 0, L_0x55556bafd760;  1 drivers
v0x55556b7117e0_0 .net "io_ledr", 31 0, L_0x55556bafd6f0;  1 drivers
v0x55556b710ef0_0 .net "io_sw", 31 0, v0x55556b2d06f0_0;  1 drivers
v0x55556b710fb0_0 .net "mispred", 0 0, L_0x55556baff110;  1 drivers
L_0x7fce156f79b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55556b70f1f0_0 .net "model_id", 3 0, L_0x7fce156f79b0;  1 drivers
v0x55556b70e8f0_0 .net "pc_commit", 31 0, L_0x55556bafe890;  1 drivers
v0x55556b70e990_0 .net "pc_frontend", 31 0, L_0x55556bafe4d0;  1 drivers
v0x55556b70f910_0 .var "rstn", 0 0;
S_0x55556b67a680 .scope module, "driver" "driver" 12 81, 13 1 0, S_0x55556b6aa540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /OUTPUT 32 "i_io_sw";
v0x55556ae77e30_0 .net "i_clk", 0 0, v0x55556b720a90_0;  1 drivers
v0x55556b2d06f0_0 .var "i_io_sw", 31 0;
v0x55556ae3f600_0 .net "i_reset", 0 0, v0x55556b70f910_0;  1 drivers
S_0x55556b65db60 .scope module, "dut" "pipelined" 12 54, 14 4 0, S_0x55556b6aa540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "o_io_ledr";
    .port_info 4 /OUTPUT 32 "o_io_ledg";
    .port_info 5 /OUTPUT 7 "o_io_hex0";
    .port_info 6 /OUTPUT 7 "o_io_hex1";
    .port_info 7 /OUTPUT 7 "o_io_hex2";
    .port_info 8 /OUTPUT 7 "o_io_hex3";
    .port_info 9 /OUTPUT 7 "o_io_hex4";
    .port_info 10 /OUTPUT 7 "o_io_hex5";
    .port_info 11 /OUTPUT 7 "o_io_hex6";
    .port_info 12 /OUTPUT 7 "o_io_hex7";
    .port_info 13 /OUTPUT 32 "o_io_lcd";
    .port_info 14 /OUTPUT 32 "o_pc_frontend";
    .port_info 15 /OUTPUT 32 "o_pc_commit";
    .port_info 16 /OUTPUT 1 "o_insn_vld";
    .port_info 17 /OUTPUT 1 "o_ctrl";
    .port_info 18 /OUTPUT 1 "o_mispred";
    .port_info 19 /OUTPUT 1 "o_halt";
    .port_info 20 /OUTPUT 4 "o_model_id";
L_0x55556ba73710 .functor OR 1, L_0x55556ba5f470, v0x55556b7270d0_0, C4<0>, C4<0>;
L_0x55556ba73870 .functor AND 1, L_0x55556baa8440, L_0x55556ba73780, C4<1>, C4<1>;
L_0x55556ba73a20 .functor AND 1, L_0x55556baa8a90, L_0x55556ba73980, C4<1>, C4<1>;
L_0x55556ba73e70 .functor OR 1, L_0x55556ba5f580, v0x55556b7270d0_0, C4<0>, C4<0>;
L_0x7fce156f6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55556ba74000 .functor OR 1, L_0x55556baa8440, L_0x7fce156f6258, C4<0>, C4<0>;
L_0x55556ba74110 .functor AND 1, L_0x55556ba74000, L_0x55556ba74070, C4<1>, C4<1>;
L_0x55556bafc5d0 .functor OR 1, v0x55556b1d7dc0_0, v0x55556b9942a0_0, C4<0>, C4<0>;
L_0x55556bafe3c0 .functor AND 1, v0x55556b674c10_0, v0x55556b669a00_0, C4<1>, C4<1>;
L_0x55556bafe4d0 .functor BUFZ 32, L_0x55556ba73630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bafe890 .functor BUFZ 32, v0x55556b669aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bafea30 .functor AND 1, v0x55556b669fc0_0, L_0x55556bafe900, C4<1>, C4<1>;
L_0x55556bafec20 .functor AND 1, L_0x55556bafea30, L_0x55556bafeb30, C4<1>, C4<1>;
L_0x55556bafeda0 .functor AND 1, v0x55556b674c10_0, L_0x55556bafed00, C4<1>, C4<1>;
L_0x55556bafee10 .functor AND 1, v0x55556b674c10_0, v0x55556b669fc0_0, C4<1>, C4<1>;
L_0x55556bafec90 .functor AND 1, L_0x55556bafee10, v0x55556b669f00_0, C4<1>, C4<1>;
L_0x55556baff110 .functor AND 1, L_0x55556bafec90, L_0x55556bafef60, C4<1>, C4<1>;
L_0x55556baff260 .functor BUFZ 1, v0x55556b7270d0_0, C4<0>, C4<0>, C4<0>;
v0x55556b772e30_0 .net *"_ivl_15", 0 0, L_0x55556ba74000;  1 drivers
v0x55556b772f10_0 .net *"_ivl_17", 0 0, L_0x55556ba74070;  1 drivers
v0x55556b76fb60_0 .net *"_ivl_35", 0 0, L_0x55556bafe3c0;  1 drivers
L_0x7fce156f7968 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55556b76fc20_0 .net/2u *"_ivl_36", 31 0, L_0x7fce156f7968;  1 drivers
v0x55556b771410_0 .net *"_ivl_38", 31 0, L_0x55556bafe430;  1 drivers
v0x55556b76d400_0 .net *"_ivl_40", 31 0, L_0x55556bafe540;  1 drivers
v0x55556b76d4e0_0 .net *"_ivl_5", 0 0, L_0x55556ba73780;  1 drivers
v0x55556b76bf70_0 .net *"_ivl_51", 0 0, L_0x55556bafe900;  1 drivers
v0x55556b76c030_0 .net *"_ivl_53", 0 0, L_0x55556bafea30;  1 drivers
v0x55556b75ede0_0 .net *"_ivl_55", 0 0, L_0x55556bafeb30;  1 drivers
v0x55556b75eea0_0 .net *"_ivl_59", 0 0, L_0x55556bafed00;  1 drivers
v0x55556b75cde0_0 .net *"_ivl_63", 0 0, L_0x55556bafee10;  1 drivers
v0x55556b75cea0_0 .net *"_ivl_65", 0 0, L_0x55556bafec90;  1 drivers
v0x55556b6d9be0_0 .net *"_ivl_67", 0 0, L_0x55556bafef60;  1 drivers
v0x55556b6d9ca0_0 .net *"_ivl_9", 0 0, L_0x55556ba73980;  1 drivers
v0x55556b754540_0 .var "commit_count", 31 0;
v0x55556b754620_0 .var "cycle_count", 31 0;
v0x55556b753d10_0 .net "ex_alu_result", 31 0, v0x55556b5edf00_0;  1 drivers
v0x55556b753dd0_0 .net "ex_mem_alu_result", 31 0, v0x55556b63c980_0;  1 drivers
v0x55556b7528d0_0 .net "ex_mem_ctrl_bubble", 0 0, v0x55556b993cb0_0;  1 drivers
v0x55556b752970_0 .net "ex_mem_ctrl_funct3", 2 0, v0x55556b979450_0;  1 drivers
v0x55556b7520a0_0 .net "ex_mem_ctrl_is_control", 0 0, v0x55556b7eba60_0;  1 drivers
v0x55556b752140_0 .net "ex_mem_ctrl_kill", 0 0, v0x55556b62d2d0_0;  1 drivers
v0x55556b750c60_0 .net "ex_mem_ctrl_mem_read", 0 0, v0x55556b484c70_0;  1 drivers
v0x55556b750d00_0 .net "ex_mem_ctrl_mem_write", 0 0, v0x55556b99df90_0;  1 drivers
v0x55556b750430_0 .net "ex_mem_ctrl_mispred", 0 0, v0x55556b6375b0_0;  1 drivers
v0x55556b7504d0_0 .net "ex_mem_ctrl_valid", 0 0, v0x55556b3ef740_0;  1 drivers
v0x55556b74eed0_0 .net "ex_mem_ctrl_wb_en", 0 0, v0x55556b367380_0;  1 drivers
v0x55556b74ef70_0 .net "ex_mem_pc", 31 0, v0x55556b367af0_0;  1 drivers
v0x55556b74e6a0_0 .net "ex_mem_rd", 4 0, v0x55556b368260_0;  1 drivers
v0x55556b74e760_0 .net "ex_mem_store_data", 31 0, v0x55556b3689d0_0;  1 drivers
v0x55556b74c890_0 .net "ex_store_data", 31 0, L_0x55556bafc560;  1 drivers
v0x55556b74c950_0 .net "fu_forward_a_sel", 1 0, v0x55556b46b990_0;  1 drivers
v0x55556ae82c10_0 .net "fu_forward_b_sel", 1 0, v0x55556b0fb240_0;  1 drivers
v0x55556ae82cd0_0 .net "fu_forward_id_a_sel", 1 0, v0x55556b2eb370_0;  1 drivers
v0x55556ae82d90_0 .net "fu_forward_id_b_sel", 1 0, v0x55556b621f80_0;  1 drivers
v0x55556b74c0a0_0 .net "hu_flush_id_ex", 0 0, L_0x55556ba5f620;  1 drivers
v0x55556b74c140_0 .net "hu_flush_if_id", 0 0, L_0x7fce156f6258;  1 drivers
v0x55556b74d0c0_0 .net "hu_stall_id", 0 0, L_0x55556ba5f580;  1 drivers
v0x55556b74d160_0 .net "hu_stall_if", 0 0, L_0x55556ba5f470;  1 drivers
v0x55556b74a740_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b74a7e0_0 .net "i_io_sw", 31 0, v0x55556b2d06f0_0;  alias, 1 drivers
v0x55556b749f50_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b749ff0_0 .net "id_btb_update", 0 0, L_0x55556baa8a90;  1 drivers
v0x55556b74af70_0 .net "id_btb_update_pc", 31 0, L_0x55556baa8bc0;  1 drivers
v0x55556b74b060_0 .net "id_btb_update_target", 31 0, L_0x55556baa8cc0;  1 drivers
v0x55556b748d10_0 .net "id_ctrl_alu_op", 3 0, v0x55556b56da60_0;  1 drivers
v0x55556b748db0_0 .net "id_ctrl_branch", 0 0, L_0x55556baa9510;  1 drivers
v0x55556b7484e0_0 .net "id_ctrl_bubble", 0 0, L_0x55556baa9020;  1 drivers
v0x55556b7485d0_0 .net "id_ctrl_funct3", 2 0, L_0x55556baa9be0;  1 drivers
v0x55556b7466d0_0 .net "id_ctrl_jump", 0 0, L_0x55556baa9860;  1 drivers
v0x55556b7467c0_0 .net "id_ctrl_kill", 0 0, L_0x55556baa9360;  1 drivers
v0x55556b745ee0_0 .net "id_ctrl_mem_read", 0 0, L_0x55556baa9af0;  1 drivers
v0x55556b745fd0_0 .net "id_ctrl_mem_write", 0 0, L_0x55556ba903b0;  1 drivers
v0x55556b746f00_0 .net "id_ctrl_mispred", 0 0, L_0x55556baa9a30;  1 drivers
v0x55556b746fa0_0 .net "id_ctrl_op_a_sel", 1 0, L_0x55556ba90fd0;  1 drivers
v0x55556b744580_0 .net "id_ctrl_op_b_sel", 0 0, L_0x55556ba909c0;  1 drivers
v0x55556b744620_0 .net "id_ctrl_valid", 0 0, L_0x55556ba92960;  1 drivers
v0x55556b743d90_0 .net "id_ctrl_wb_en", 0 0, L_0x55556ba902a0;  1 drivers
v0x55556b743e30_0 .net "id_ex_ctrl_alu_op", 3 0, v0x55556b346710_0;  1 drivers
v0x55556b744db0_0 .net "id_ex_ctrl_branch", 0 0, v0x55556b1d7dc0_0;  1 drivers
v0x55556b744e50_0 .net "id_ex_ctrl_bubble", 0 0, v0x55556b1d7e80_0;  1 drivers
v0x55556b742c00_0 .net "id_ex_ctrl_funct3", 2 0, v0x55556b994200_0;  1 drivers
v0x55556b742ca0_0 .net "id_ex_ctrl_jump", 0 0, v0x55556b9942a0_0;  1 drivers
v0x55556b7423d0_0 .net "id_ex_ctrl_kill", 0 0, v0x55556b979c80_0;  1 drivers
v0x55556ae74210_0 .net "id_ex_ctrl_mem_read", 0 0, v0x55556b979d20_0;  1 drivers
v0x55556b742470_0 .net "id_ex_ctrl_mem_write", 0 0, v0x55556b7ec1f0_0;  1 drivers
v0x55556b740e70_0 .net "id_ex_ctrl_mispred", 0 0, v0x55556b7ec290_0;  1 drivers
v0x55556b740f60_0 .net "id_ex_ctrl_op_a_sel", 1 0, v0x55556b98b6e0_0;  1 drivers
v0x55556b740640_0 .net "id_ex_ctrl_op_b_sel", 0 0, v0x55556b98b780_0;  1 drivers
v0x55556b740730_0 .net "id_ex_ctrl_valid", 0 0, v0x55556b6bff50_0;  1 drivers
v0x55556b73e830_0 .net "id_ex_ctrl_wb_en", 0 0, v0x55556b6bfff0_0;  1 drivers
v0x55556b73e8d0_0 .net "id_ex_imm", 31 0, v0x55556b98b250_0;  1 drivers
v0x55556b73e040_0 .net "id_ex_pc", 31 0, v0x55556b98b310_0;  1 drivers
v0x55556b73e0e0_0 .net "id_ex_rd", 4 0, v0x55556b98adc0_0;  1 drivers
v0x55556b73f060_0 .net "id_ex_rs1", 4 0, v0x55556b98ae60_0;  1 drivers
v0x55556b73f150_0 .net "id_ex_rs1_val", 31 0, v0x55556b98a930_0;  1 drivers
v0x55556b73c6e0_0 .net "id_ex_rs2", 4 0, v0x55556b98a9f0_0;  1 drivers
v0x55556b73c7d0_0 .net "id_ex_rs2_val", 31 0, v0x55556b98a4a0_0;  1 drivers
v0x55556b73bef0_0 .net "id_imm", 31 0, L_0x55556baa8fb0;  1 drivers
v0x55556b73c000_0 .net "id_is_branch", 0 0, L_0x55556baaadd0;  1 drivers
v0x55556b73cf10_0 .net "id_is_jump", 0 0, L_0x55556baab2b0;  1 drivers
v0x55556b73d000_0 .net "id_pc", 31 0, L_0x55556baa8b50;  1 drivers
v0x55556b73acb0_0 .net "id_rd", 4 0, L_0x55556baa9250;  1 drivers
v0x55556b73ada0_0 .net "id_redirect_pc", 31 0, v0x55556b383270_0;  1 drivers
v0x55556b73a480_0 .net "id_redirect_valid", 0 0, L_0x55556baa8440;  1 drivers
v0x55556b73a520_0 .net "id_rs1", 4 0, L_0x55556baa90c0;  1 drivers
v0x55556b738670_0 .net "id_rs1_val", 31 0, L_0x55556baa8db0;  1 drivers
v0x55556b738710_0 .net "id_rs2", 4 0, L_0x55556baa9130;  1 drivers
v0x55556b737e80_0 .net "id_rs2_val", 31 0, L_0x55556baa8eb0;  1 drivers
v0x55556b737f40_0 .net "id_use_rs1", 0 0, L_0x55556baaa300;  1 drivers
v0x55556b738ea0_0 .net "id_use_rs2", 0 0, L_0x55556baaabd0;  1 drivers
v0x55556b738f40_0 .net "if_id_bubble", 0 0, v0x55556b65e900_0;  1 drivers
v0x55556b736520_0 .net "if_id_instr", 31 0, v0x55556b65e9a0_0;  1 drivers
v0x55556b7365c0_0 .net "if_id_kill", 0 0, v0x55556b6a2510_0;  1 drivers
v0x55556b735d30_0 .net "if_id_pc", 31 0, v0x55556b6a25b0_0;  1 drivers
v0x55556b735dd0_0 .net "if_id_pred_taken", 0 0, v0x55556b697800_0;  1 drivers
v0x55556b736d50_0 .net "if_id_valid", 0 0, v0x55556b6978a0_0;  1 drivers
v0x55556b736df0_0 .net "if_imem_addr", 31 0, L_0x55556ba735c0;  1 drivers
v0x55556b734b30_0 .net "if_instr", 31 0, L_0x55556bb9e550;  1 drivers
v0x55556b734c20_0 .net "if_pc", 31 0, L_0x55556ba73630;  1 drivers
v0x55556b734300_0 .net "if_pred_taken", 0 0, L_0x55556ba736a0;  1 drivers
v0x55556b7343f0_0 .net "imem_rdata", 31 0, L_0x55556ba73db0;  1 drivers
v0x55556b732ec0_0 .net "mem_dmem_rdata", 31 0, L_0x55556bafd540;  1 drivers
v0x55556b732fb0_0 .net "mem_io_rdata", 31 0, v0x55556b770900_0;  1 drivers
v0x55556b732690_0 .var "mem_rdata_muxed", 31 0;
v0x55556b732730_0 .net "mem_wb_alu_result", 31 0, v0x55556b6750e0_0;  1 drivers
v0x55556b731130_0 .net "mem_wb_ctrl_bubble", 0 0, v0x55556b674de0_0;  1 drivers
v0x55556b731220_0 .net "mem_wb_ctrl_funct3", 2 0, v0x55556b674e80_0;  1 drivers
v0x55556b730900_0 .net "mem_wb_ctrl_is_control", 0 0, v0x55556b674c10_0;  1 drivers
v0x55556b7309a0_0 .net "mem_wb_ctrl_mem_read", 0 0, v0x55556b674cd0_0;  1 drivers
v0x55556b72eaf0_0 .net "mem_wb_ctrl_mispred", 0 0, v0x55556b669f00_0;  1 drivers
v0x55556b72eb90_0 .net "mem_wb_ctrl_valid", 0 0, v0x55556b669fc0_0;  1 drivers
v0x55556b72e300_0 .net "mem_wb_ctrl_wb_en", 0 0, v0x55556b669a00_0;  1 drivers
v0x55556b72e3a0_0 .net "mem_wb_pc", 31 0, v0x55556b669aa0_0;  1 drivers
v0x55556b72f320_0 .net "mem_wb_rd", 4 0, v0x55556b6697a0_0;  1 drivers
v0x55556b72f3c0_0 .net "mem_wb_rdata", 31 0, v0x55556b669860_0;  1 drivers
v0x55556b72c9a0_0 .net "o_ctrl", 0 0, L_0x55556bafeda0;  alias, 1 drivers
v0x55556b72ca40_0 .net "o_halt", 0 0, L_0x55556baff260;  alias, 1 drivers
v0x55556b72c1b0_0 .net "o_insn_vld", 0 0, L_0x55556bafec20;  alias, 1 drivers
v0x55556b72c270_0 .net "o_io_hex0", 6 0, L_0x55556bafd8d0;  alias, 1 drivers
v0x55556b72d1d0_0 .net "o_io_hex1", 6 0, L_0x55556bafda00;  alias, 1 drivers
v0x55556b72d270_0 .net "o_io_hex2", 6 0, L_0x55556bafdb30;  alias, 1 drivers
v0x55556b72af70_0 .net "o_io_hex3", 6 0, L_0x55556bafdcf0;  alias, 1 drivers
v0x55556b72b010_0 .net "o_io_hex4", 6 0, L_0x55556bafde20;  alias, 1 drivers
v0x55556b72a740_0 .net "o_io_hex5", 6 0, L_0x55556bafdfa0;  alias, 1 drivers
v0x55556b72a7e0_0 .net "o_io_hex6", 6 0, L_0x55556bafe0d0;  alias, 1 drivers
v0x55556b728930_0 .net "o_io_hex7", 6 0, L_0x55556bafe290;  alias, 1 drivers
v0x55556b7289d0_0 .net "o_io_lcd", 31 0, L_0x55556bafd7d0;  alias, 1 drivers
v0x55556b728140_0 .net "o_io_ledg", 31 0, L_0x55556bafd760;  alias, 1 drivers
v0x55556b7281e0_0 .net "o_io_ledr", 31 0, L_0x55556bafd6f0;  alias, 1 drivers
v0x55556b729160_0 .net "o_mispred", 0 0, L_0x55556baff110;  alias, 1 drivers
v0x55556b729200_0 .net "o_model_id", 3 0, L_0x7fce156f79b0;  alias, 1 drivers
v0x55556b7267e0_0 .net "o_pc_commit", 31 0, L_0x55556bafe890;  alias, 1 drivers
v0x55556b7268c0_0 .net "o_pc_frontend", 31 0, L_0x55556bafe4d0;  alias, 1 drivers
v0x55556b725ff0_0 .var "prev_id_ctrl_valid", 0 0;
v0x55556b7260b0_0 .var "prev_id_pc", 31 0;
v0x55556b727010_0 .var "prev_stall_id", 0 0;
v0x55556b7270d0_0 .var "r_halt", 0 0;
v0x55556b724e60_0 .var "r_halt_prev", 0 0;
v0x55556b724f20_0 .var "wb_load_data", 31 0;
v0x55556b724630_0 .net "wb_write_data", 31 0, L_0x55556bafe5e0;  1 drivers
E_0x55556b70ff70 .event anyedge, v0x55556b669860_0, v0x55556b674e80_0;
E_0x55556b70b9a0 .event anyedge, v0x55556b63c980_0, v0x55556b770900_0, v0x55556b79dc20_0;
L_0x55556ba73780 .reduce/nor v0x55556b7270d0_0;
L_0x55556ba73980 .reduce/nor v0x55556b7270d0_0;
L_0x55556ba74070 .reduce/nor v0x55556b7270d0_0;
L_0x55556bafe430 .arith/sum 32, v0x55556b669aa0_0, L_0x7fce156f7968;
L_0x55556bafe540 .functor MUXZ 32, v0x55556b6750e0_0, L_0x55556bafe430, L_0x55556bafe3c0, C4<>;
L_0x55556bafe5e0 .functor MUXZ 32, L_0x55556bafe540, v0x55556b724f20_0, v0x55556b674cd0_0, C4<>;
L_0x55556bafe900 .reduce/nor v0x55556b674de0_0;
L_0x55556bafeb30 .reduce/nor v0x55556b7270d0_0;
L_0x55556bafed00 .reduce/nor v0x55556b7270d0_0;
L_0x55556bafef60 .reduce/nor v0x55556b7270d0_0;
S_0x55556b663a00 .scope module, "u_ex_mem_reg" "ex_mem_reg" 14 383, 15 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_store_data";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_kill";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mem_write";
    .port_info 13 /INPUT 1 "i_ctrl_wb_en";
    .port_info 14 /INPUT 1 "i_ctrl_mispred";
    .port_info 15 /INPUT 1 "i_ctrl_is_control";
    .port_info 16 /INPUT 3 "i_ctrl_funct3";
    .port_info 17 /OUTPUT 32 "o_pc";
    .port_info 18 /OUTPUT 32 "o_alu_result";
    .port_info 19 /OUTPUT 32 "o_store_data";
    .port_info 20 /OUTPUT 5 "o_rd";
    .port_info 21 /OUTPUT 1 "o_ctrl_valid";
    .port_info 22 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 23 /OUTPUT 1 "o_ctrl_kill";
    .port_info 24 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 26 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 27 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 28 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 29 /OUTPUT 3 "o_ctrl_funct3";
v0x55556af090e0_0 .net "i_alu_result", 31 0, v0x55556b5edf00_0;  alias, 1 drivers
v0x55556afb6370_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556afb2a60_0 .net "i_ctrl_bubble", 0 0, v0x55556b1d7e80_0;  alias, 1 drivers
v0x55556afaf350_0 .net "i_ctrl_funct3", 2 0, v0x55556b994200_0;  alias, 1 drivers
v0x55556afad210_0 .net "i_ctrl_is_control", 0 0, L_0x55556bafc5d0;  1 drivers
v0x55556afb9c80_0 .net "i_ctrl_kill", 0 0, v0x55556b979c80_0;  alias, 1 drivers
v0x55556afa7ab0_0 .net "i_ctrl_mem_read", 0 0, v0x55556b979d20_0;  alias, 1 drivers
v0x55556af05900_0 .net "i_ctrl_mem_write", 0 0, v0x55556b7ec1f0_0;  alias, 1 drivers
v0x55556af09b80_0 .net "i_ctrl_mispred", 0 0, v0x55556b7ec290_0;  alias, 1 drivers
v0x55556af03980_0 .net "i_ctrl_valid", 0 0, v0x55556b6bff50_0;  alias, 1 drivers
v0x55556b9a09a0_0 .net "i_ctrl_wb_en", 0 0, v0x55556b6bfff0_0;  alias, 1 drivers
L_0x7fce156f7770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b9a2260_0 .net "i_flush", 0 0, L_0x7fce156f7770;  1 drivers
v0x55556b9a2eb0_0 .net "i_pc", 31 0, v0x55556b98b310_0;  alias, 1 drivers
v0x55556b9a3140_0 .net "i_rd", 4 0, v0x55556b98adc0_0;  alias, 1 drivers
v0x55556b982870_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
L_0x7fce156f7728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b63a1e0_0 .net "i_stall", 0 0, L_0x7fce156f7728;  1 drivers
v0x55556b63baa0_0 .net "i_store_data", 31 0, L_0x55556bafc560;  alias, 1 drivers
v0x55556b63c980_0 .var "o_alu_result", 31 0;
v0x55556b993cb0_0 .var "o_ctrl_bubble", 0 0;
v0x55556b979450_0 .var "o_ctrl_funct3", 2 0;
v0x55556b7eba60_0 .var "o_ctrl_is_control", 0 0;
v0x55556b62d2d0_0 .var "o_ctrl_kill", 0 0;
v0x55556b484c70_0 .var "o_ctrl_mem_read", 0 0;
v0x55556b99df90_0 .var "o_ctrl_mem_write", 0 0;
v0x55556b6375b0_0 .var "o_ctrl_mispred", 0 0;
v0x55556b3ef740_0 .var "o_ctrl_valid", 0 0;
v0x55556b367380_0 .var "o_ctrl_wb_en", 0 0;
v0x55556b367af0_0 .var "o_pc", 31 0;
v0x55556b368260_0 .var "o_rd", 4 0;
v0x55556b3689d0_0 .var "o_store_data", 31 0;
E_0x55556b731570 .event posedge, v0x55556ae77e30_0;
S_0x55556b6665c0 .scope module, "u_forwarding_unit" "forwarding_unit" 14 190, 16 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_id_ex_rs1";
    .port_info 1 /INPUT 5 "i_id_ex_rs2";
    .port_info 2 /INPUT 5 "i_id_rs1";
    .port_info 3 /INPUT 5 "i_id_rs2";
    .port_info 4 /INPUT 5 "i_ex_mem_rd";
    .port_info 5 /INPUT 1 "i_ex_mem_reg_write";
    .port_info 6 /INPUT 1 "i_ex_mem_valid";
    .port_info 7 /INPUT 1 "i_ex_mem_bubble";
    .port_info 8 /INPUT 1 "i_ex_mem_kill";
    .port_info 9 /INPUT 5 "i_mem_wb_rd";
    .port_info 10 /INPUT 1 "i_mem_wb_reg_write";
    .port_info 11 /INPUT 1 "i_mem_wb_valid";
    .port_info 12 /INPUT 1 "i_mem_wb_bubble";
    .port_info 13 /OUTPUT 2 "o_forward_a_sel";
    .port_info 14 /OUTPUT 2 "o_forward_b_sel";
    .port_info 15 /OUTPUT 2 "o_forward_id_a_sel";
    .port_info 16 /OUTPUT 2 "o_forward_id_b_sel";
L_0x55556ba5f8e0 .functor AND 1, v0x55556b3ef740_0, L_0x55556ba5f840, C4<1>, C4<1>;
L_0x55556ba5f9f0 .functor AND 1, L_0x55556ba5f8e0, L_0x55556ba5f950, C4<1>, C4<1>;
L_0x55556ba5fb00 .functor AND 1, L_0x55556ba5f9f0, v0x55556b367380_0, C4<1>, C4<1>;
L_0x55556ba5fcf0 .functor AND 1, L_0x55556ba5fb00, L_0x55556ba5fc50, C4<1>, C4<1>;
L_0x55556ba5ff00 .functor AND 1, v0x55556b669fc0_0, L_0x55556ba5fe30, C4<1>, C4<1>;
L_0x55556ba5ffc0 .functor AND 1, L_0x55556ba5ff00, v0x55556b669a00_0, C4<1>, C4<1>;
L_0x55556ba60170 .functor AND 1, L_0x55556ba5ffc0, L_0x55556ba60080, C4<1>, C4<1>;
v0x55556b369140_0 .net *"_ivl_1", 0 0, L_0x55556ba5f840;  1 drivers
L_0x7fce156f62a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556b3698b0_0 .net/2u *"_ivl_10", 4 0, L_0x7fce156f62a0;  1 drivers
v0x55556b36a020_0 .net *"_ivl_12", 0 0, L_0x55556ba5fc50;  1 drivers
v0x55556b36a790_0 .net *"_ivl_17", 0 0, L_0x55556ba5fe30;  1 drivers
v0x55556b35ccd0_0 .net *"_ivl_19", 0 0, L_0x55556ba5ff00;  1 drivers
v0x55556b35d2f0_0 .net *"_ivl_21", 0 0, L_0x55556ba5ffc0;  1 drivers
L_0x7fce156f62e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556b35d910_0 .net/2u *"_ivl_22", 4 0, L_0x7fce156f62e8;  1 drivers
v0x55556b35df30_0 .net *"_ivl_24", 0 0, L_0x55556ba60080;  1 drivers
v0x55556b35e550_0 .net *"_ivl_3", 0 0, L_0x55556ba5f8e0;  1 drivers
v0x55556b35eb70_0 .net *"_ivl_5", 0 0, L_0x55556ba5f950;  1 drivers
v0x55556b35f190_0 .net *"_ivl_7", 0 0, L_0x55556ba5f9f0;  1 drivers
v0x55556b35f7b0_0 .net *"_ivl_9", 0 0, L_0x55556ba5fb00;  1 drivers
v0x55556b35fdd0_0 .net "can_fwd_ex_mem", 0 0, L_0x55556ba5fcf0;  1 drivers
v0x55556b3603f0_0 .net "can_fwd_mem_wb", 0 0, L_0x55556ba60170;  1 drivers
v0x55556b360b60_0 .net "i_ex_mem_bubble", 0 0, v0x55556b993cb0_0;  alias, 1 drivers
v0x55556b3612d0_0 .net "i_ex_mem_kill", 0 0, v0x55556b62d2d0_0;  alias, 1 drivers
v0x55556b361a40_0 .net "i_ex_mem_rd", 4 0, v0x55556b368260_0;  alias, 1 drivers
v0x55556b362920_0 .net "i_ex_mem_reg_write", 0 0, v0x55556b367380_0;  alias, 1 drivers
v0x55556b363090_0 .net "i_ex_mem_valid", 0 0, v0x55556b3ef740_0;  alias, 1 drivers
v0x55556b363800_0 .net "i_id_ex_rs1", 4 0, v0x55556b98ae60_0;  alias, 1 drivers
v0x55556b363f70_0 .net "i_id_ex_rs2", 4 0, v0x55556b98a9f0_0;  alias, 1 drivers
v0x55556b3646e0_0 .net "i_id_rs1", 4 0, L_0x55556baa90c0;  alias, 1 drivers
v0x55556b364e50_0 .net "i_id_rs2", 4 0, L_0x55556baa9130;  alias, 1 drivers
v0x55556b3655c0_0 .net "i_mem_wb_bubble", 0 0, v0x55556b674de0_0;  alias, 1 drivers
v0x55556b365d30_0 .net "i_mem_wb_rd", 4 0, v0x55556b6697a0_0;  alias, 1 drivers
v0x55556b3664a0_0 .net "i_mem_wb_reg_write", 0 0, v0x55556b669a00_0;  alias, 1 drivers
v0x55556b366c10_0 .net "i_mem_wb_valid", 0 0, v0x55556b669fc0_0;  alias, 1 drivers
v0x55556b46b990_0 .var "o_forward_a_sel", 1 0;
v0x55556b0fb240_0 .var "o_forward_b_sel", 1 0;
v0x55556b2eb370_0 .var "o_forward_id_a_sel", 1 0;
v0x55556b621f80_0 .var "o_forward_id_b_sel", 1 0;
E_0x55556b87bdc0/0 .event anyedge, v0x55556b35fdd0_0, v0x55556b368260_0, v0x55556b364e50_0, v0x55556b3603f0_0;
E_0x55556b87bdc0/1 .event anyedge, v0x55556b365d30_0;
E_0x55556b87bdc0 .event/or E_0x55556b87bdc0/0, E_0x55556b87bdc0/1;
E_0x55556b72d7a0/0 .event anyedge, v0x55556b35fdd0_0, v0x55556b368260_0, v0x55556b3646e0_0, v0x55556b3603f0_0;
E_0x55556b72d7a0/1 .event anyedge, v0x55556b365d30_0;
E_0x55556b72d7a0 .event/or E_0x55556b72d7a0/0, E_0x55556b72d7a0/1;
E_0x55556b74d720/0 .event anyedge, v0x55556b35fdd0_0, v0x55556b368260_0, v0x55556b363f70_0, v0x55556b3603f0_0;
E_0x55556b74d720/1 .event anyedge, v0x55556b365d30_0;
E_0x55556b74d720 .event/or E_0x55556b74d720/0, E_0x55556b74d720/1;
E_0x55556b749150/0 .event anyedge, v0x55556b35fdd0_0, v0x55556b368260_0, v0x55556b363800_0, v0x55556b3603f0_0;
E_0x55556b749150/1 .event anyedge, v0x55556b365d30_0;
E_0x55556b749150 .event/or E_0x55556b749150/0, E_0x55556b749150/1;
L_0x55556ba5f840 .reduce/nor v0x55556b993cb0_0;
L_0x55556ba5f950 .reduce/nor v0x55556b62d2d0_0;
L_0x55556ba5fc50 .cmp/ne 5, v0x55556b368260_0, L_0x7fce156f62a0;
L_0x55556ba5fe30 .reduce/nor v0x55556b674de0_0;
L_0x55556ba60080 .cmp/ne 5, v0x55556b6697a0_0, L_0x7fce156f62e8;
S_0x55556b668fd0 .scope module, "u_hazard_unit" "hazard_unit" 14 169, 17 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_rs1";
    .port_info 1 /INPUT 5 "i_rs2";
    .port_info 2 /INPUT 1 "i_use_rs1";
    .port_info 3 /INPUT 1 "i_use_rs2";
    .port_info 4 /INPUT 1 "i_is_branch";
    .port_info 5 /INPUT 1 "i_is_jump";
    .port_info 6 /INPUT 5 "i_id_ex_rd";
    .port_info 7 /INPUT 1 "i_id_ex_mem_read";
    .port_info 8 /INPUT 1 "i_id_ex_reg_write";
    .port_info 9 /INPUT 5 "i_ex_mem_rd";
    .port_info 10 /INPUT 1 "i_ex_mem_mem_read";
    .port_info 11 /OUTPUT 1 "o_stall_if";
    .port_info 12 /OUTPUT 1 "o_stall_id";
    .port_info 13 /OUTPUT 1 "o_flush_id_ex";
    .port_info 14 /OUTPUT 1 "o_flush_if_id";
L_0x55556ba5f340 .functor OR 1, v0x55556b6c7800_0, v0x55556b6c6c20_0, C4<0>, C4<0>;
L_0x55556ba5f3b0 .functor OR 1, L_0x55556ba5f340, v0x55556b6c6600_0, C4<0>, C4<0>;
L_0x55556ba5f470 .functor BUFZ 1, L_0x55556ba5f3b0, C4<0>, C4<0>, C4<0>;
L_0x55556ba5f580 .functor BUFZ 1, L_0x55556ba5f3b0, C4<0>, C4<0>, C4<0>;
L_0x55556ba5f620 .functor BUFZ 1, L_0x55556ba5f3b0, C4<0>, C4<0>, C4<0>;
v0x55556b3535c0_0 .net *"_ivl_0", 0 0, L_0x55556ba5f340;  1 drivers
v0x55556b0de3d0_0 .net "i_ex_mem_mem_read", 0 0, v0x55556b484c70_0;  alias, 1 drivers
v0x55556b847e20_0 .net "i_ex_mem_rd", 4 0, v0x55556b368260_0;  alias, 1 drivers
v0x55556b9728d0_0 .net "i_id_ex_mem_read", 0 0, v0x55556b979d20_0;  alias, 1 drivers
v0x55556b756560_0 .net "i_id_ex_rd", 4 0, v0x55556b98adc0_0;  alias, 1 drivers
v0x55556b6cee40_0 .net "i_id_ex_reg_write", 0 0, v0x55556b6bfff0_0;  alias, 1 drivers
v0x55556b6cf5b0_0 .net "i_is_branch", 0 0, L_0x55556baaadd0;  alias, 1 drivers
v0x55556b6cfd20_0 .net "i_is_jump", 0 0, L_0x55556baab2b0;  alias, 1 drivers
v0x55556b6d0490_0 .net "i_rs1", 4 0, L_0x55556baa90c0;  alias, 1 drivers
v0x55556b6d0c00_0 .net "i_rs2", 4 0, L_0x55556baa9130;  alias, 1 drivers
v0x55556b6d1370_0 .net "i_use_rs1", 0 0, L_0x55556baaa300;  alias, 1 drivers
v0x55556b6d1ae0_0 .net "i_use_rs2", 0 0, L_0x55556baaabd0;  alias, 1 drivers
v0x55556b6d2250_0 .net "o_flush_id_ex", 0 0, L_0x55556ba5f620;  alias, 1 drivers
v0x55556b6c4760_0 .net "o_flush_if_id", 0 0, L_0x7fce156f6258;  alias, 1 drivers
v0x55556b6c4d80_0 .net "o_stall_id", 0 0, L_0x55556ba5f580;  alias, 1 drivers
v0x55556b6c53a0_0 .net "o_stall_if", 0 0, L_0x55556ba5f470;  alias, 1 drivers
v0x55556b6c59c0_0 .net "stall", 0 0, L_0x55556ba5f3b0;  1 drivers
v0x55556b6c6600_0 .var "stall_branch_alu", 0 0;
v0x55556b6c6c20_0 .var "stall_branch_load", 0 0;
v0x55556b6c7800_0 .var "stall_load_use", 0 0;
E_0x55556b7493c0/0 .event anyedge, v0x55556b6cf5b0_0, v0x55556b6cfd20_0, v0x55556afa7ab0_0, v0x55556b9a09a0_0;
E_0x55556b7493c0/1 .event anyedge, v0x55556b9a3140_0, v0x55556b6d1370_0, v0x55556b3646e0_0, v0x55556b6d1ae0_0;
E_0x55556b7493c0/2 .event anyedge, v0x55556b364e50_0;
E_0x55556b7493c0 .event/or E_0x55556b7493c0/0, E_0x55556b7493c0/1, E_0x55556b7493c0/2;
E_0x55556b70fd50/0 .event anyedge, v0x55556b6cf5b0_0, v0x55556b6cfd20_0, v0x55556b484c70_0, v0x55556b368260_0;
E_0x55556b70fd50/1 .event anyedge, v0x55556b6d1370_0, v0x55556b3646e0_0, v0x55556b6d1ae0_0, v0x55556b364e50_0;
E_0x55556b70fd50 .event/or E_0x55556b70fd50/0, E_0x55556b70fd50/1;
E_0x55556b6ebdf0/0 .event anyedge, v0x55556afa7ab0_0, v0x55556b9a3140_0, v0x55556b6d1370_0, v0x55556b3646e0_0;
E_0x55556b6ebdf0/1 .event anyedge, v0x55556b6d1ae0_0, v0x55556b364e50_0;
E_0x55556b6ebdf0 .event/or E_0x55556b6ebdf0/0, E_0x55556b6ebdf0/1;
S_0x55556b66f040 .scope module, "u_id_ex_reg" "id_ex_reg" 14 314, 18 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_rs1_val";
    .port_info 6 /INPUT 32 "i_rs2_val";
    .port_info 7 /INPUT 32 "i_imm";
    .port_info 8 /INPUT 5 "i_rs1";
    .port_info 9 /INPUT 5 "i_rs2";
    .port_info 10 /INPUT 5 "i_rd";
    .port_info 11 /INPUT 1 "i_ctrl_valid";
    .port_info 12 /INPUT 1 "i_ctrl_bubble";
    .port_info 13 /INPUT 1 "i_ctrl_kill";
    .port_info 14 /INPUT 1 "i_ctrl_branch";
    .port_info 15 /INPUT 1 "i_ctrl_jump";
    .port_info 16 /INPUT 1 "i_ctrl_mem_read";
    .port_info 17 /INPUT 1 "i_ctrl_mem_write";
    .port_info 18 /INPUT 4 "i_ctrl_alu_op";
    .port_info 19 /INPUT 1 "i_ctrl_wb_en";
    .port_info 20 /INPUT 1 "i_ctrl_mispred";
    .port_info 21 /INPUT 3 "i_ctrl_funct3";
    .port_info 22 /INPUT 2 "i_ctrl_op_a_sel";
    .port_info 23 /INPUT 1 "i_ctrl_op_b_sel";
    .port_info 24 /OUTPUT 32 "o_pc";
    .port_info 25 /OUTPUT 32 "o_rs1_val";
    .port_info 26 /OUTPUT 32 "o_rs2_val";
    .port_info 27 /OUTPUT 32 "o_imm";
    .port_info 28 /OUTPUT 5 "o_rs1";
    .port_info 29 /OUTPUT 5 "o_rs2";
    .port_info 30 /OUTPUT 5 "o_rd";
    .port_info 31 /OUTPUT 1 "o_ctrl_valid";
    .port_info 32 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 33 /OUTPUT 1 "o_ctrl_kill";
    .port_info 34 /OUTPUT 1 "o_ctrl_branch";
    .port_info 35 /OUTPUT 1 "o_ctrl_jump";
    .port_info 36 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 37 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 38 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 39 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 40 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 41 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 42 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 43 /OUTPUT 1 "o_ctrl_op_b_sel";
v0x55556b6c7eb0_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b6c8620_0 .net "i_ctrl_alu_op", 3 0, v0x55556b56da60_0;  alias, 1 drivers
v0x55556b6c8d90_0 .net "i_ctrl_branch", 0 0, L_0x55556baa9510;  alias, 1 drivers
v0x55556b6c9500_0 .net "i_ctrl_bubble", 0 0, L_0x55556baa9020;  alias, 1 drivers
v0x55556b6c9c70_0 .net "i_ctrl_funct3", 2 0, L_0x55556baa9be0;  alias, 1 drivers
v0x55556b6ca3e0_0 .net "i_ctrl_jump", 0 0, L_0x55556baa9860;  alias, 1 drivers
v0x55556b6cab50_0 .net "i_ctrl_kill", 0 0, L_0x55556baa9360;  alias, 1 drivers
v0x55556b6cb2c0_0 .net "i_ctrl_mem_read", 0 0, L_0x55556baa9af0;  alias, 1 drivers
v0x55556b6cba30_0 .net "i_ctrl_mem_write", 0 0, L_0x55556ba903b0;  alias, 1 drivers
v0x55556b6cc1a0_0 .net "i_ctrl_mispred", 0 0, L_0x55556baa9a30;  alias, 1 drivers
v0x55556b6cc910_0 .net "i_ctrl_op_a_sel", 1 0, L_0x55556ba90fd0;  alias, 1 drivers
v0x55556b6cd080_0 .net "i_ctrl_op_b_sel", 0 0, L_0x55556ba909c0;  alias, 1 drivers
v0x55556b6cd7f0_0 .net "i_ctrl_valid", 0 0, L_0x55556ba92960;  alias, 1 drivers
v0x55556b6cdf60_0 .net "i_ctrl_wb_en", 0 0, L_0x55556ba902a0;  alias, 1 drivers
v0x55556b6ce6d0_0 .net "i_flush", 0 0, L_0x55556ba5f620;  alias, 1 drivers
v0x55556b7d2870_0 .net "i_imm", 31 0, L_0x55556baa8fb0;  alias, 1 drivers
v0x55556b653160_0 .net "i_pc", 31 0, L_0x55556baa8b50;  alias, 1 drivers
v0x55556b6bb1b0_0 .net "i_rd", 4 0, L_0x55556baa9250;  alias, 1 drivers
v0x55556b638640_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b6386e0_0 .net "i_rs1", 4 0, L_0x55556baa90c0;  alias, 1 drivers
v0x55556b99efa0_0 .net "i_rs1_val", 31 0, L_0x55556baa8db0;  alias, 1 drivers
v0x55556b6ae440_0 .net "i_rs2", 4 0, L_0x55556baa9130;  alias, 1 drivers
v0x55556b6ae500_0 .net "i_rs2_val", 31 0, L_0x55556baa8eb0;  alias, 1 drivers
L_0x7fce156f72f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b346650_0 .net "i_stall", 0 0, L_0x7fce156f72f0;  1 drivers
v0x55556b346710_0 .var "o_ctrl_alu_op", 3 0;
v0x55556b1d7dc0_0 .var "o_ctrl_branch", 0 0;
v0x55556b1d7e80_0 .var "o_ctrl_bubble", 0 0;
v0x55556b994200_0 .var "o_ctrl_funct3", 2 0;
v0x55556b9942a0_0 .var "o_ctrl_jump", 0 0;
v0x55556b979c80_0 .var "o_ctrl_kill", 0 0;
v0x55556b979d20_0 .var "o_ctrl_mem_read", 0 0;
v0x55556b7ec1f0_0 .var "o_ctrl_mem_write", 0 0;
v0x55556b7ec290_0 .var "o_ctrl_mispred", 0 0;
v0x55556b98b6e0_0 .var "o_ctrl_op_a_sel", 1 0;
v0x55556b98b780_0 .var "o_ctrl_op_b_sel", 0 0;
v0x55556b6bff50_0 .var "o_ctrl_valid", 0 0;
v0x55556b6bfff0_0 .var "o_ctrl_wb_en", 0 0;
v0x55556b98b250_0 .var "o_imm", 31 0;
v0x55556b98b310_0 .var "o_pc", 31 0;
v0x55556b98adc0_0 .var "o_rd", 4 0;
v0x55556b98ae60_0 .var "o_rs1", 4 0;
v0x55556b98a930_0 .var "o_rs1_val", 31 0;
v0x55556b98a9f0_0 .var "o_rs2", 4 0;
v0x55556b98a4a0_0 .var "o_rs2_val", 31 0;
S_0x55556b671c00 .scope module, "u_if_id_reg" "if_id_reg" 14 240, 19 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 1 "i_pred_taken";
    .port_info 8 /OUTPUT 32 "o_pc";
    .port_info 9 /OUTPUT 32 "o_instr";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 1 "o_pred_taken";
    .port_info 12 /OUTPUT 1 "o_bubble";
    .port_info 13 /OUTPUT 1 "o_kill";
v0x55556b6ad720_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b6ad7c0_0 .net "i_flush", 0 0, L_0x55556ba74110;  1 drivers
v0x55556b6ad550_0 .net "i_instr", 31 0, L_0x55556bb9e550;  alias, 1 drivers
v0x55556b6a2e40_0 .net "i_pc", 31 0, L_0x55556ba73630;  alias, 1 drivers
v0x55556b6a2940_0 .net "i_pred_taken", 0 0, L_0x55556ba736a0;  alias, 1 drivers
v0x55556b6a2a00_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b6a26e0_0 .net "i_stall", 0 0, L_0x55556ba73e70;  1 drivers
L_0x7fce156f6450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b6a27a0_0 .net "i_valid", 0 0, L_0x7fce156f6450;  1 drivers
v0x55556b65e900_0 .var "o_bubble", 0 0;
v0x55556b65e9a0_0 .var "o_instr", 31 0;
v0x55556b6a2510_0 .var "o_kill", 0 0;
v0x55556b6a25b0_0 .var "o_pc", 31 0;
v0x55556b697800_0 .var "o_pred_taken", 0 0;
v0x55556b6978a0_0 .var "o_valid", 0 0;
S_0x55556b674610 .scope module, "u_imem" "i_mem" 14 231, 20 8 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_addr";
    .port_info 2 /OUTPUT 32 "o_data";
L_0x55556ba73db0 .functor BUFZ 32, L_0x55556ba73b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b6970a0_0 .net *"_ivl_0", 31 0, L_0x55556ba73b30;  1 drivers
v0x55556b696ed0_0 .net *"_ivl_3", 13 0, L_0x55556ba73bd0;  1 drivers
v0x55556b68c1c0_0 .net *"_ivl_4", 15 0, L_0x55556ba73c70;  1 drivers
L_0x7fce156f6408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b68c280_0 .net *"_ivl_7", 1 0, L_0x7fce156f6408;  1 drivers
v0x55556b68bcc0_0 .net "i_addr", 31 0, L_0x55556ba735c0;  alias, 1 drivers
v0x55556b68ba60_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b68bb00 .array "mem", 16383 0, 31 0;
v0x55556b68b890_0 .net "o_data", 31 0, L_0x55556ba73db0;  alias, 1 drivers
L_0x55556ba73b30 .array/port v0x55556b68bb00, L_0x55556ba73c70;
L_0x55556ba73bd0 .part L_0x55556ba735c0, 2, 14;
L_0x55556ba73c70 .concat [ 14 2 0 0], L_0x55556ba73bd0, L_0x7fce156f6408;
S_0x55556b65b150 .scope begin, "$unm_blk_66" "$unm_blk_66" 20 24, 20 24 0, S_0x55556b674610;
 .timescale 0 0;
v0x55556b697300_0 .var/i "i", 31 0;
S_0x55556b7d16c0 .scope module, "u_mem_wb_reg" "mem_wb_reg" 14 449, 21 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_rdata";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_wb_en";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mispred";
    .port_info 13 /INPUT 1 "i_ctrl_is_control";
    .port_info 14 /INPUT 3 "i_ctrl_funct3";
    .port_info 15 /OUTPUT 32 "o_pc";
    .port_info 16 /OUTPUT 32 "o_alu_result";
    .port_info 17 /OUTPUT 32 "o_rdata";
    .port_info 18 /OUTPUT 5 "o_rd";
    .port_info 19 /OUTPUT 1 "o_ctrl_valid";
    .port_info 20 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 21 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 22 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 23 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 24 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 25 /OUTPUT 3 "o_ctrl_funct3";
v0x55556af04c90_0 .net "i_alu_result", 31 0, v0x55556b63c980_0;  alias, 1 drivers
v0x55556af04d50_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b680b80_0 .net "i_ctrl_bubble", 0 0, v0x55556b993cb0_0;  alias, 1 drivers
v0x55556b680c20_0 .net "i_ctrl_funct3", 2 0, v0x55556b979450_0;  alias, 1 drivers
v0x55556b680680_0 .net "i_ctrl_is_control", 0 0, v0x55556b7eba60_0;  alias, 1 drivers
v0x55556b680720_0 .net "i_ctrl_mem_read", 0 0, v0x55556b484c70_0;  alias, 1 drivers
v0x55556b680420_0 .net "i_ctrl_mispred", 0 0, v0x55556b6375b0_0;  alias, 1 drivers
v0x55556b6804c0_0 .net "i_ctrl_valid", 0 0, v0x55556b3ef740_0;  alias, 1 drivers
v0x55556b65e330_0 .net "i_ctrl_wb_en", 0 0, v0x55556b367380_0;  alias, 1 drivers
L_0x7fce156f7920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b65e3d0_0 .net "i_flush", 0 0, L_0x7fce156f7920;  1 drivers
v0x55556b680250_0 .net "i_pc", 31 0, v0x55556b367af0_0;  alias, 1 drivers
v0x55556b6802f0_0 .net "i_rd", 4 0, v0x55556b368260_0;  alias, 1 drivers
v0x55556b675540_0 .net "i_rdata", 31 0, v0x55556b732690_0;  1 drivers
v0x55556b6755e0_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
L_0x7fce156f78d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b675040_0 .net "i_stall", 0 0, L_0x7fce156f78d8;  1 drivers
v0x55556b6750e0_0 .var "o_alu_result", 31 0;
v0x55556b674de0_0 .var "o_ctrl_bubble", 0 0;
v0x55556b674e80_0 .var "o_ctrl_funct3", 2 0;
v0x55556b674c10_0 .var "o_ctrl_is_control", 0 0;
v0x55556b674cd0_0 .var "o_ctrl_mem_read", 0 0;
v0x55556b669f00_0 .var "o_ctrl_mispred", 0 0;
v0x55556b669fc0_0 .var "o_ctrl_valid", 0 0;
v0x55556b669a00_0 .var "o_ctrl_wb_en", 0 0;
v0x55556b669aa0_0 .var "o_pc", 31 0;
v0x55556b6697a0_0 .var "o_rd", 4 0;
v0x55556b669860_0 .var "o_rdata", 31 0;
S_0x55556b7dbe40 .scope module, "u_stage_ex" "stage_ex" 14 364, 22 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc";
    .port_info 1 /INPUT 32 "i_rs1_val";
    .port_info 2 /INPUT 32 "i_rs2_val";
    .port_info 3 /INPUT 32 "i_imm";
    .port_info 4 /INPUT 4 "i_alu_op";
    .port_info 5 /INPUT 2 "i_op_a_sel";
    .port_info 6 /INPUT 1 "i_op_b_sel";
    .port_info 7 /INPUT 2 "i_forward_a_sel";
    .port_info 8 /INPUT 2 "i_forward_b_sel";
    .port_info 9 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 10 /INPUT 32 "i_wb_write_data";
    .port_info 11 /OUTPUT 32 "o_alu_result";
    .port_info 12 /OUTPUT 32 "o_store_data";
L_0x55556bafc560 .functor BUFZ 32, v0x55556b5c7760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b5e2e00_0 .net "i_alu_op", 3 0, v0x55556b346710_0;  alias, 1 drivers
v0x55556b5e2ec0_0 .net "i_ex_mem_alu_result", 31 0, v0x55556b63c980_0;  alias, 1 drivers
v0x55556b5e0a30_0 .net "i_forward_a_sel", 1 0, v0x55556b46b990_0;  alias, 1 drivers
v0x55556b5e0ad0_0 .net "i_forward_b_sel", 1 0, v0x55556b0fb240_0;  alias, 1 drivers
v0x55556b5d4c00_0 .net "i_imm", 31 0, v0x55556b98b250_0;  alias, 1 drivers
v0x55556b5d2da0_0 .net "i_op_a_sel", 1 0, v0x55556b98b6e0_0;  alias, 1 drivers
v0x55556b5d2e40_0 .net "i_op_b_sel", 0 0, v0x55556b98b780_0;  alias, 1 drivers
v0x55556b5da9c0_0 .net "i_pc", 31 0, v0x55556b98b310_0;  alias, 1 drivers
v0x55556b5da220_0 .net "i_rs1_val", 31 0, v0x55556b98a930_0;  alias, 1 drivers
v0x55556b5da2c0_0 .net "i_rs2_val", 31 0, v0x55556b98a4a0_0;  alias, 1 drivers
v0x55556b5d2740_0 .net "i_wb_write_data", 31 0, L_0x55556bafe5e0;  alias, 1 drivers
v0x55556b5d27e0_0 .net "o_alu_result", 31 0, v0x55556b5edf00_0;  alias, 1 drivers
v0x55556b5d7fb0_0 .net "o_store_data", 31 0, L_0x55556bafc560;  alias, 1 drivers
v0x55556b5d8070_0 .var "op_a", 31 0;
v0x55556b5d53f0_0 .var "op_b", 31 0;
v0x55556b5c95c0_0 .var "rs1_fwd", 31 0;
v0x55556b5c7760_0 .var "rs2_fwd", 31 0;
E_0x55556b936040/0 .event anyedge, v0x55556b98b6e0_0, v0x55556b5c95c0_0, v0x55556b9a2eb0_0, v0x55556b98b780_0;
E_0x55556b936040/1 .event anyedge, v0x55556b5c7760_0, v0x55556b98b250_0;
E_0x55556b936040 .event/or E_0x55556b936040/0, E_0x55556b936040/1;
E_0x55556b87c3b0/0 .event anyedge, v0x55556b46b990_0, v0x55556b98a930_0, v0x55556b5d2740_0, v0x55556b63c980_0;
E_0x55556b87c3b0/1 .event anyedge, v0x55556b0fb240_0, v0x55556b98a4a0_0, v0x55556b5c7760_0;
E_0x55556b87c3b0 .event/or E_0x55556b87c3b0/0, E_0x55556b87c3b0/1;
S_0x55556b7dde60 .scope module, "ex_alu" "alu" 22 67, 23 7 0, S_0x55556b7dbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_op_a";
    .port_info 1 /INPUT 32 "i_op_b";
    .port_info 2 /INPUT 4 "i_alu_op";
    .port_info 3 /OUTPUT 32 "o_alu_data";
P_0x55556ae52bb0 .param/l "ADD" 1 23 15, C4<0000>;
P_0x55556ae52bf0 .param/l "AND" 1 23 24, C4<1001>;
P_0x55556ae52c30 .param/l "OR" 1 23 23, C4<1000>;
P_0x55556ae52c70 .param/l "SLL" 1 23 17, C4<0010>;
P_0x55556ae52cb0 .param/l "SLT" 1 23 18, C4<0011>;
P_0x55556ae52cf0 .param/l "SLTU" 1 23 19, C4<0100>;
P_0x55556ae52d30 .param/l "SRA" 1 23 22, C4<0111>;
P_0x55556ae52d70 .param/l "SRL" 1 23 21, C4<0110>;
P_0x55556ae52db0 .param/l "SUB" 1 23 16, C4<0001>;
P_0x55556ae52df0 .param/l "XOR" 1 23 20, C4<0101>;
L_0x55556bad0b90 .functor NOT 32, v0x55556b5d53f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bae3ef0 .functor NOT 32, v0x55556b5d53f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bae40a0 .functor XOR 1, L_0x55556bae3f60, L_0x55556bae4000, C4<0>, C4<0>;
L_0x55556baf7480 .functor NOT 32, v0x55556b5d53f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baf74f0 .functor NOT 1, L_0x55556baf66a0, C4<0>, C4<0>, C4<0>;
L_0x55556baf7560 .functor AND 32, v0x55556b5d8070_0, v0x55556b5d53f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55556baf7610 .functor OR 32, v0x55556b5d8070_0, v0x55556b5d53f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baf7680 .functor XOR 32, v0x55556b5d8070_0, v0x55556b5d53f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b5eb280_0 .net *"_ivl_11", 0 0, L_0x55556bae3f60;  1 drivers
v0x55556b5e9510_0 .net *"_ivl_13", 0 0, L_0x55556bae4000;  1 drivers
v0x55556b5f1040_0 .net *"_ivl_17", 0 0, L_0x55556bae41b0;  1 drivers
v0x55556b5f1100_0 .net *"_ivl_19", 0 0, L_0x55556bae4250;  1 drivers
v0x55556b5f08a0_0 .net "add_result", 31 0, L_0x55556babd870;  1 drivers
v0x55556b5e8f00_0 .net "and_result", 31 0, L_0x55556baf7560;  1 drivers
v0x55556b5ee630_0 .net "i_alu_op", 3 0, v0x55556b346710_0;  alias, 1 drivers
v0x55556b5ee6f0_0 .net "i_op_a", 31 0, v0x55556b5d8070_0;  1 drivers
v0x55556b5ede40_0 .net "i_op_b", 31 0, v0x55556b5d53f0_0;  1 drivers
v0x55556b5edf00_0 .var "o_alu_data", 31 0;
v0x55556b5eba70_0 .net "or_result", 31 0, L_0x55556baf7610;  1 drivers
v0x55556b5ebb30_0 .net "sll_result", 31 0, L_0x55556baf82d0;  1 drivers
v0x55556b5e0240_0 .net "slt_cout", 0 0, L_0x55556bae2da0;  1 drivers
v0x55556b5e02e0_0 .net "slt_result", 0 0, L_0x55556bae42f0;  1 drivers
v0x55556b5de3e0_0 .net "slt_sign_diff", 0 0, L_0x55556bae40a0;  1 drivers
v0x55556b5de480_0 .net "slt_sum", 31 0, L_0x55556bae3960;  1 drivers
v0x55556b5e6000_0 .net "sltu_cout", 0 0, L_0x55556baf66a0;  1 drivers
v0x55556b5e60a0_0 .net "sltu_result", 0 0, L_0x55556baf74f0;  1 drivers
v0x55556b5ddd80_0 .net "sra_result", 31 0, L_0x55556bafb010;  1 drivers
v0x55556b5dde40_0 .net "srl_result", 31 0, L_0x55556baf99c0;  1 drivers
v0x55556b5e35f0_0 .net "sub_result", 31 0, L_0x55556bad0510;  1 drivers
v0x55556b5e36c0_0 .net "xor_result", 31 0, L_0x55556baf7680;  1 drivers
E_0x55556b9139b0/0 .event anyedge, v0x55556b346710_0, v0x55556b6f45f0_0, v0x55556b5add50_0, v0x55556b5e02e0_0;
E_0x55556b9139b0/1 .event anyedge, v0x55556b5e60a0_0, v0x55556b5e36c0_0, v0x55556b5eba70_0, v0x55556b5e8f00_0;
E_0x55556b9139b0/2 .event anyedge, v0x55556b6f2780_0, v0x55556b459f70_0, v0x55556b449a50_0;
E_0x55556b9139b0 .event/or E_0x55556b9139b0/0, E_0x55556b9139b0/1, E_0x55556b9139b0/2;
L_0x55556bae3f60 .part v0x55556b5d8070_0, 31, 1;
L_0x55556bae4000 .part v0x55556b5d53f0_0, 31, 1;
L_0x55556bae41b0 .part v0x55556b5d8070_0, 31, 1;
L_0x55556bae4250 .part L_0x55556bae3960, 31, 1;
L_0x55556bae42f0 .functor MUXZ 1, L_0x55556bae4250, L_0x55556bae41b0, L_0x55556bae40a0, C4<>;
L_0x55556baf89c0 .part v0x55556b5d53f0_0, 0, 5;
L_0x55556bafa0b0 .part v0x55556b5d53f0_0, 0, 5;
L_0x55556bafc470 .part v0x55556b5d53f0_0, 0, 5;
S_0x55556b7e2960 .scope module, "add_fa" "FA_32bit" 23 36, 24 47 0, S_0x55556b7dde60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b6f61c0_0 .net "A", 31 0, v0x55556b5d8070_0;  alias, 1 drivers
v0x55556b6f5ea0_0 .net "B", 31 0, v0x55556b5d53f0_0;  alias, 1 drivers
L_0x7fce156f7338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b6e8190_0 .net "Cin", 0 0, L_0x7fce156f7338;  1 drivers
v0x55556b6f4550_0 .net "Cout", 0 0, L_0x55556babd100;  1 drivers
v0x55556b6f45f0_0 .net "Sum", 31 0, L_0x55556babd870;  alias, 1 drivers
v0x55556b6f4230_0 .net "carry", 6 0, L_0x55556babb290;  1 drivers
L_0x55556baad4a0 .part v0x55556b5d8070_0, 0, 4;
L_0x55556baad540 .part v0x55556b5d53f0_0, 0, 4;
L_0x55556baaf7e0 .part v0x55556b5d8070_0, 4, 4;
L_0x55556baaf880 .part v0x55556b5d53f0_0, 4, 4;
L_0x55556baaf9b0 .part L_0x55556babb290, 0, 1;
L_0x55556bab1c80 .part v0x55556b5d8070_0, 8, 4;
L_0x55556bab1d60 .part v0x55556b5d53f0_0, 8, 4;
L_0x55556bab1e00 .part L_0x55556babb290, 1, 1;
L_0x55556bab4240 .part v0x55556b5d8070_0, 12, 4;
L_0x55556bab42e0 .part v0x55556b5d53f0_0, 12, 4;
L_0x55556bab4380 .part L_0x55556babb290, 2, 1;
L_0x55556bab6770 .part v0x55556b5d8070_0, 16, 4;
L_0x55556bab6880 .part v0x55556b5d53f0_0, 16, 4;
L_0x55556bab6920 .part L_0x55556babb290, 3, 1;
L_0x55556bab8cd0 .part v0x55556b5d8070_0, 20, 4;
L_0x55556bab8d70 .part v0x55556b5d53f0_0, 20, 4;
L_0x55556bab8ea0 .part L_0x55556babb290, 4, 1;
L_0x55556babb1f0 .part v0x55556b5d8070_0, 24, 4;
L_0x55556babb330 .part v0x55556b5d53f0_0, 24, 4;
L_0x55556babb3d0 .part L_0x55556babb290, 5, 1;
LS_0x55556babb290_0_0 .concat8 [ 1 1 1 1], L_0x55556baacd80, L_0x55556baaf0c0, L_0x55556bab1560, L_0x55556bab3b20;
LS_0x55556babb290_0_4 .concat8 [ 1 1 1 0], L_0x55556bab5ff0, L_0x55556bab85b0, L_0x55556babaad0;
L_0x55556babb290 .concat8 [ 4 3 0 0], LS_0x55556babb290_0_0, LS_0x55556babb290_0_4;
L_0x55556babd7d0 .part v0x55556b5d8070_0, 28, 4;
L_0x55556babd930 .part v0x55556b5d53f0_0, 28, 4;
L_0x55556babd9d0 .part L_0x55556babb290, 6, 1;
LS_0x55556babd870_0_0 .concat8 [ 4 4 4 4], L_0x55556baad400, L_0x55556baaf740, L_0x55556bab1be0, L_0x55556bab41a0;
LS_0x55556babd870_0_4 .concat8 [ 4 4 4 4], L_0x55556bab66d0, L_0x55556bab8c30, L_0x55556babb150, L_0x55556babd730;
L_0x55556babd870 .concat8 [ 16 16 0 0], LS_0x55556babd870_0_0, LS_0x55556babd870_0_4;
S_0x55556b7d2bb0 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b685270_0 .net "A", 3 0, L_0x55556baad4a0;  1 drivers
v0x55556b683410_0 .net "B", 3 0, L_0x55556baad540;  1 drivers
v0x55556b68b030_0 .net "Cin", 0 0, L_0x7fce156f7338;  alias, 1 drivers
v0x55556b68a890_0 .net "Cout", 0 0, L_0x55556baacd80;  1 drivers
v0x55556b68a960_0 .net "Sum", 3 0, L_0x55556baad400;  1 drivers
v0x55556b682db0_0 .net "carry", 2 0, L_0x55556baac880;  1 drivers
L_0x55556baab7f0 .part L_0x55556baad4a0, 0, 1;
L_0x55556baab890 .part L_0x55556baad540, 0, 1;
L_0x55556baabd60 .part L_0x55556baad4a0, 1, 1;
L_0x55556baabe90 .part L_0x55556baad540, 1, 1;
L_0x55556baabfc0 .part L_0x55556baac880, 0, 1;
L_0x55556baac530 .part L_0x55556baad4a0, 2, 1;
L_0x55556baac660 .part L_0x55556baad540, 2, 1;
L_0x55556baac790 .part L_0x55556baac880, 1, 1;
L_0x55556baac880 .concat8 [ 1 1 1 0], L_0x55556baab6e0, L_0x55556baabc50, L_0x55556baac420;
L_0x55556baacee0 .part L_0x55556baad4a0, 3, 1;
L_0x55556baad0a0 .part L_0x55556baad540, 3, 1;
L_0x55556baad260 .part L_0x55556baac880, 2, 1;
L_0x55556baad400 .concat8 [ 1 1 1 1], L_0x55556baab430, L_0x55556baab9a0, L_0x55556baac0d0, L_0x55556baaca30;
S_0x55556b7d3c60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7d2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baab3c0 .functor XOR 1, L_0x55556baab7f0, L_0x55556baab890, C4<0>, C4<0>;
L_0x55556baab430 .functor XOR 1, L_0x55556baab3c0, L_0x7fce156f7338, C4<0>, C4<0>;
L_0x55556baab4f0 .functor AND 1, L_0x55556baab7f0, L_0x55556baab890, C4<1>, C4<1>;
L_0x55556baab600 .functor XOR 1, L_0x55556baab7f0, L_0x55556baab890, C4<0>, C4<0>;
L_0x55556baab670 .functor AND 1, L_0x7fce156f7338, L_0x55556baab600, C4<1>, C4<1>;
L_0x55556baab6e0 .functor OR 1, L_0x55556baab4f0, L_0x55556baab670, C4<0>, C4<0>;
v0x55556b6a6fe0_0 .net "A", 0 0, L_0x55556baab7f0;  1 drivers
v0x55556b6a51c0_0 .net "B", 0 0, L_0x55556baab890;  1 drivers
v0x55556b6a5260_0 .net "Cin", 0 0, L_0x7fce156f7338;  alias, 1 drivers
v0x55556b6accf0_0 .net "Cout", 0 0, L_0x55556baab6e0;  1 drivers
v0x55556b6acdb0_0 .net "Sum", 0 0, L_0x55556baab430;  1 drivers
v0x55556b6ac550_0 .net *"_ivl_0", 0 0, L_0x55556baab3c0;  1 drivers
v0x55556b6ac610_0 .net *"_ivl_4", 0 0, L_0x55556baab4f0;  1 drivers
v0x55556b6a4bb0_0 .net *"_ivl_6", 0 0, L_0x55556baab600;  1 drivers
v0x55556b6aa2e0_0 .net *"_ivl_8", 0 0, L_0x55556baab670;  1 drivers
S_0x55556b658590 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7d2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baab930 .functor XOR 1, L_0x55556baabd60, L_0x55556baabe90, C4<0>, C4<0>;
L_0x55556baab9a0 .functor XOR 1, L_0x55556baab930, L_0x55556baabfc0, C4<0>, C4<0>;
L_0x55556baaba10 .functor AND 1, L_0x55556baabd60, L_0x55556baabe90, C4<1>, C4<1>;
L_0x55556baabad0 .functor XOR 1, L_0x55556baabd60, L_0x55556baabe90, C4<0>, C4<0>;
L_0x55556baabb40 .functor AND 1, L_0x55556baabfc0, L_0x55556baabad0, C4<1>, C4<1>;
L_0x55556baabc50 .functor OR 1, L_0x55556baaba10, L_0x55556baabb40, C4<0>, C4<0>;
v0x55556b6a9ba0_0 .net "A", 0 0, L_0x55556baabd60;  1 drivers
v0x55556b6a7720_0 .net "B", 0 0, L_0x55556baabe90;  1 drivers
v0x55556b6a77e0_0 .net "Cin", 0 0, L_0x55556baabfc0;  1 drivers
v0x55556b69bef0_0 .net "Cout", 0 0, L_0x55556baabc50;  1 drivers
v0x55556b69bfb0_0 .net "Sum", 0 0, L_0x55556baab9a0;  1 drivers
v0x55556b69a090_0 .net *"_ivl_0", 0 0, L_0x55556baab930;  1 drivers
v0x55556b69a150_0 .net *"_ivl_4", 0 0, L_0x55556baaba10;  1 drivers
v0x55556b6a1cb0_0 .net *"_ivl_6", 0 0, L_0x55556baabad0;  1 drivers
v0x55556b6a1510_0 .net *"_ivl_8", 0 0, L_0x55556baabb40;  1 drivers
S_0x55556b7cecb0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7d2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baac060 .functor XOR 1, L_0x55556baac530, L_0x55556baac660, C4<0>, C4<0>;
L_0x55556baac0d0 .functor XOR 1, L_0x55556baac060, L_0x55556baac790, C4<0>, C4<0>;
L_0x55556baac190 .functor AND 1, L_0x55556baac530, L_0x55556baac660, C4<1>, C4<1>;
L_0x55556baac2a0 .functor XOR 1, L_0x55556baac530, L_0x55556baac660, C4<0>, C4<0>;
L_0x55556baac310 .functor AND 1, L_0x55556baac790, L_0x55556baac2a0, C4<1>, C4<1>;
L_0x55556baac420 .functor OR 1, L_0x55556baac190, L_0x55556baac310, C4<0>, C4<0>;
v0x55556b699ae0_0 .net "A", 0 0, L_0x55556baac530;  1 drivers
v0x55556b69f2a0_0 .net "B", 0 0, L_0x55556baac660;  1 drivers
v0x55556b69f360_0 .net "Cin", 0 0, L_0x55556baac790;  1 drivers
v0x55556b69eab0_0 .net "Cout", 0 0, L_0x55556baac420;  1 drivers
v0x55556b69eb70_0 .net "Sum", 0 0, L_0x55556baac0d0;  1 drivers
v0x55556b69c6e0_0 .net *"_ivl_0", 0 0, L_0x55556baac060;  1 drivers
v0x55556b69c7a0_0 .net *"_ivl_4", 0 0, L_0x55556baac190;  1 drivers
v0x55556b6908b0_0 .net *"_ivl_6", 0 0, L_0x55556baac2a0;  1 drivers
v0x55556b68ea50_0 .net *"_ivl_8", 0 0, L_0x55556baac310;  1 drivers
S_0x55556b7b5a70 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7d2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baac9c0 .functor XOR 1, L_0x55556baacee0, L_0x55556baad0a0, C4<0>, C4<0>;
L_0x55556baaca30 .functor XOR 1, L_0x55556baac9c0, L_0x55556baad260, C4<0>, C4<0>;
L_0x55556baacaf0 .functor AND 1, L_0x55556baacee0, L_0x55556baad0a0, C4<1>, C4<1>;
L_0x55556baacc00 .functor XOR 1, L_0x55556baacee0, L_0x55556baad0a0, C4<0>, C4<0>;
L_0x55556baacc70 .functor AND 1, L_0x55556baad260, L_0x55556baacc00, C4<1>, C4<1>;
L_0x55556baacd80 .functor OR 1, L_0x55556baacaf0, L_0x55556baacc70, C4<0>, C4<0>;
v0x55556b696720_0 .net "A", 0 0, L_0x55556baacee0;  1 drivers
v0x55556b695ed0_0 .net "B", 0 0, L_0x55556baad0a0;  1 drivers
v0x55556b695f70_0 .net "Cin", 0 0, L_0x55556baad260;  1 drivers
v0x55556b68e3f0_0 .net "Cout", 0 0, L_0x55556baacd80;  alias, 1 drivers
v0x55556b68e4b0_0 .net "Sum", 0 0, L_0x55556baaca30;  1 drivers
v0x55556b693c60_0 .net *"_ivl_0", 0 0, L_0x55556baac9c0;  1 drivers
v0x55556b693d20_0 .net *"_ivl_4", 0 0, L_0x55556baacaf0;  1 drivers
v0x55556b693470_0 .net *"_ivl_6", 0 0, L_0x55556baacc00;  1 drivers
v0x55556b6910a0_0 .net *"_ivl_8", 0 0, L_0x55556baacc70;  1 drivers
S_0x55556b7b8630 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b665b70_0 .net "A", 3 0, L_0x55556baaf7e0;  1 drivers
v0x55556b6637a0_0 .net "B", 3 0, L_0x55556baaf880;  1 drivers
v0x55556b657cf0_0 .net "Cin", 0 0, L_0x55556baaf9b0;  1 drivers
v0x55556b655e90_0 .net "Cout", 0 0, L_0x55556baaf0c0;  1 drivers
v0x55556b655f60_0 .net "Sum", 3 0, L_0x55556baaf740;  1 drivers
v0x55556b65d900_0 .net "carry", 2 0, L_0x55556baaebc0;  1 drivers
L_0x55556baada10 .part L_0x55556baaf7e0, 0, 1;
L_0x55556baadb40 .part L_0x55556baaf880, 0, 1;
L_0x55556baae0a0 .part L_0x55556baaf7e0, 1, 1;
L_0x55556baae1d0 .part L_0x55556baaf880, 1, 1;
L_0x55556baae300 .part L_0x55556baaebc0, 0, 1;
L_0x55556baae870 .part L_0x55556baaf7e0, 2, 1;
L_0x55556baae9a0 .part L_0x55556baaf880, 2, 1;
L_0x55556baaead0 .part L_0x55556baaebc0, 1, 1;
L_0x55556baaebc0 .concat8 [ 1 1 1 0], L_0x55556baad900, L_0x55556baadf90, L_0x55556baae760;
L_0x55556baaf220 .part L_0x55556baaf7e0, 3, 1;
L_0x55556baaf3e0 .part L_0x55556baaf880, 3, 1;
L_0x55556baaf5a0 .part L_0x55556baaebc0, 2, 1;
L_0x55556baaf740 .concat8 [ 1 1 1 1], L_0x55556baad650, L_0x55556baadce0, L_0x55556baae410, L_0x55556baaed70;
S_0x55556b7bb040 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7b8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baad5e0 .functor XOR 1, L_0x55556baada10, L_0x55556baadb40, C4<0>, C4<0>;
L_0x55556baad650 .functor XOR 1, L_0x55556baad5e0, L_0x55556baaf9b0, C4<0>, C4<0>;
L_0x55556baad6c0 .functor AND 1, L_0x55556baada10, L_0x55556baadb40, C4<1>, C4<1>;
L_0x55556baad7d0 .functor XOR 1, L_0x55556baada10, L_0x55556baadb40, C4<0>, C4<0>;
L_0x55556baad840 .functor AND 1, L_0x55556baaf9b0, L_0x55556baad7d0, C4<1>, C4<1>;
L_0x55556baad900 .functor OR 1, L_0x55556baad6c0, L_0x55556baad840, C4<0>, C4<0>;
v0x55556b687ee0_0 .net "A", 0 0, L_0x55556baada10;  1 drivers
v0x55556b685a60_0 .net "B", 0 0, L_0x55556baadb40;  1 drivers
v0x55556b685b20_0 .net "Cin", 0 0, L_0x55556baaf9b0;  alias, 1 drivers
v0x55556b679c30_0 .net "Cout", 0 0, L_0x55556baad900;  1 drivers
v0x55556b679cf0_0 .net "Sum", 0 0, L_0x55556baad650;  1 drivers
v0x55556b677dd0_0 .net *"_ivl_0", 0 0, L_0x55556baad5e0;  1 drivers
v0x55556b677e90_0 .net *"_ivl_4", 0 0, L_0x55556baad6c0;  1 drivers
v0x55556b67f9f0_0 .net *"_ivl_6", 0 0, L_0x55556baad7d0;  1 drivers
v0x55556b67f250_0 .net *"_ivl_8", 0 0, L_0x55556baad840;  1 drivers
S_0x55556b7c10b0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7b8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baadc70 .functor XOR 1, L_0x55556baae0a0, L_0x55556baae1d0, C4<0>, C4<0>;
L_0x55556baadce0 .functor XOR 1, L_0x55556baadc70, L_0x55556baae300, C4<0>, C4<0>;
L_0x55556baadd50 .functor AND 1, L_0x55556baae0a0, L_0x55556baae1d0, C4<1>, C4<1>;
L_0x55556baade10 .functor XOR 1, L_0x55556baae0a0, L_0x55556baae1d0, C4<0>, C4<0>;
L_0x55556baade80 .functor AND 1, L_0x55556baae300, L_0x55556baade10, C4<1>, C4<1>;
L_0x55556baadf90 .functor OR 1, L_0x55556baadd50, L_0x55556baade80, C4<0>, C4<0>;
v0x55556b677820_0 .net "A", 0 0, L_0x55556baae0a0;  1 drivers
v0x55556b67cfe0_0 .net "B", 0 0, L_0x55556baae1d0;  1 drivers
v0x55556b67d080_0 .net "Cin", 0 0, L_0x55556baae300;  1 drivers
v0x55556b67c7f0_0 .net "Cout", 0 0, L_0x55556baadf90;  1 drivers
v0x55556b67c8b0_0 .net "Sum", 0 0, L_0x55556baadce0;  1 drivers
v0x55556b67a420_0 .net *"_ivl_0", 0 0, L_0x55556baadc70;  1 drivers
v0x55556b67a4e0_0 .net *"_ivl_4", 0 0, L_0x55556baadd50;  1 drivers
v0x55556b66e5f0_0 .net *"_ivl_6", 0 0, L_0x55556baade10;  1 drivers
v0x55556b66c790_0 .net *"_ivl_8", 0 0, L_0x55556baade80;  1 drivers
S_0x55556b7c3c70 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7b8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baae3a0 .functor XOR 1, L_0x55556baae870, L_0x55556baae9a0, C4<0>, C4<0>;
L_0x55556baae410 .functor XOR 1, L_0x55556baae3a0, L_0x55556baaead0, C4<0>, C4<0>;
L_0x55556baae4d0 .functor AND 1, L_0x55556baae870, L_0x55556baae9a0, C4<1>, C4<1>;
L_0x55556baae5e0 .functor XOR 1, L_0x55556baae870, L_0x55556baae9a0, C4<0>, C4<0>;
L_0x55556baae650 .functor AND 1, L_0x55556baaead0, L_0x55556baae5e0, C4<1>, C4<1>;
L_0x55556baae760 .functor OR 1, L_0x55556baae4d0, L_0x55556baae650, C4<0>, C4<0>;
v0x55556b674460_0 .net "A", 0 0, L_0x55556baae870;  1 drivers
v0x55556b673c10_0 .net "B", 0 0, L_0x55556baae9a0;  1 drivers
v0x55556b673cb0_0 .net "Cin", 0 0, L_0x55556baaead0;  1 drivers
v0x55556b66c130_0 .net "Cout", 0 0, L_0x55556baae760;  1 drivers
v0x55556b66c1f0_0 .net "Sum", 0 0, L_0x55556baae410;  1 drivers
v0x55556b6719a0_0 .net *"_ivl_0", 0 0, L_0x55556baae3a0;  1 drivers
v0x55556b671a60_0 .net *"_ivl_4", 0 0, L_0x55556baae4d0;  1 drivers
v0x55556b6711b0_0 .net *"_ivl_6", 0 0, L_0x55556baae5e0;  1 drivers
v0x55556b66ede0_0 .net *"_ivl_8", 0 0, L_0x55556baae650;  1 drivers
S_0x55556b7c6680 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7b8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baaed00 .functor XOR 1, L_0x55556baaf220, L_0x55556baaf3e0, C4<0>, C4<0>;
L_0x55556baaed70 .functor XOR 1, L_0x55556baaed00, L_0x55556baaf5a0, C4<0>, C4<0>;
L_0x55556baaee30 .functor AND 1, L_0x55556baaf220, L_0x55556baaf3e0, C4<1>, C4<1>;
L_0x55556baaef40 .functor XOR 1, L_0x55556baaf220, L_0x55556baaf3e0, C4<0>, C4<0>;
L_0x55556baaefb0 .functor AND 1, L_0x55556baaf5a0, L_0x55556baaef40, C4<1>, C4<1>;
L_0x55556baaf0c0 .functor OR 1, L_0x55556baaee30, L_0x55556baaefb0, C4<0>, C4<0>;
v0x55556b663060_0 .net "A", 0 0, L_0x55556baaf220;  1 drivers
v0x55556b661150_0 .net "B", 0 0, L_0x55556baaf3e0;  1 drivers
v0x55556b661210_0 .net "Cin", 0 0, L_0x55556baaf5a0;  1 drivers
v0x55556b668d70_0 .net "Cout", 0 0, L_0x55556baaf0c0;  alias, 1 drivers
v0x55556b668e30_0 .net "Sum", 0 0, L_0x55556baaed70;  1 drivers
v0x55556b6685d0_0 .net *"_ivl_0", 0 0, L_0x55556baaed00;  1 drivers
v0x55556b668690_0 .net *"_ivl_4", 0 0, L_0x55556baaee30;  1 drivers
v0x55556b660af0_0 .net *"_ivl_6", 0 0, L_0x55556baaef40;  1 drivers
v0x55556b666360_0 .net *"_ivl_8", 0 0, L_0x55556baaefb0;  1 drivers
S_0x55556b7cc0f0 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7a52f0_0 .net "A", 3 0, L_0x55556bab1c80;  1 drivers
v0x55556b7a4df0_0 .net "B", 3 0, L_0x55556bab1d60;  1 drivers
v0x55556b7a4b90_0 .net "Cin", 0 0, L_0x55556bab1e00;  1 drivers
v0x55556b782aa0_0 .net "Cout", 0 0, L_0x55556bab1560;  1 drivers
v0x55556b782b70_0 .net "Sum", 3 0, L_0x55556bab1be0;  1 drivers
v0x55556b7a49c0_0 .net "carry", 2 0, L_0x55556bab1060;  1 drivers
L_0x55556baafe70 .part L_0x55556bab1c80, 0, 1;
L_0x55556baaffa0 .part L_0x55556bab1d60, 0, 1;
L_0x55556bab0500 .part L_0x55556bab1c80, 1, 1;
L_0x55556bab0630 .part L_0x55556bab1d60, 1, 1;
L_0x55556bab0760 .part L_0x55556bab1060, 0, 1;
L_0x55556bab0cd0 .part L_0x55556bab1c80, 2, 1;
L_0x55556bab0e40 .part L_0x55556bab1d60, 2, 1;
L_0x55556bab0f70 .part L_0x55556bab1060, 1, 1;
L_0x55556bab1060 .concat8 [ 1 1 1 0], L_0x55556baafd60, L_0x55556bab03f0, L_0x55556bab0bc0;
L_0x55556bab16c0 .part L_0x55556bab1c80, 3, 1;
L_0x55556bab1880 .part L_0x55556bab1d60, 3, 1;
L_0x55556bab1a40 .part L_0x55556bab1060, 2, 1;
L_0x55556bab1be0 .concat8 [ 1 1 1 1], L_0x55556baafb50, L_0x55556bab0140, L_0x55556bab0870, L_0x55556bab1210;
S_0x55556b7afa00 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7cc0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baafae0 .functor XOR 1, L_0x55556baafe70, L_0x55556baaffa0, C4<0>, C4<0>;
L_0x55556baafb50 .functor XOR 1, L_0x55556baafae0, L_0x55556bab1e00, C4<0>, C4<0>;
L_0x55556baafbc0 .functor AND 1, L_0x55556baafe70, L_0x55556baaffa0, C4<1>, C4<1>;
L_0x55556baafc30 .functor XOR 1, L_0x55556baafe70, L_0x55556baaffa0, C4<0>, C4<0>;
L_0x55556baafca0 .functor AND 1, L_0x55556bab1e00, L_0x55556baafc30, C4<1>, C4<1>;
L_0x55556baafd60 .functor OR 1, L_0x55556baafbc0, L_0x55556baafca0, C4<0>, C4<0>;
v0x55556b65d210_0 .net "A", 0 0, L_0x55556baafe70;  1 drivers
v0x55556b6558c0_0 .net "B", 0 0, L_0x55556baaffa0;  1 drivers
v0x55556b655960_0 .net "Cin", 0 0, L_0x55556bab1e00;  alias, 1 drivers
v0x55556b65aef0_0 .net "Cout", 0 0, L_0x55556baafd60;  1 drivers
v0x55556b65afb0_0 .net "Sum", 0 0, L_0x55556baafb50;  1 drivers
v0x55556b65a700_0 .net *"_ivl_0", 0 0, L_0x55556baafae0;  1 drivers
v0x55556b65a7c0_0 .net *"_ivl_4", 0 0, L_0x55556baafbc0;  1 drivers
v0x55556b6583c0_0 .net *"_ivl_6", 0 0, L_0x55556baafc30;  1 drivers
v0x55556b6c1840_0 .net *"_ivl_8", 0 0, L_0x55556baafca0;  1 drivers
S_0x55556b796370 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7cc0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab00d0 .functor XOR 1, L_0x55556bab0500, L_0x55556bab0630, C4<0>, C4<0>;
L_0x55556bab0140 .functor XOR 1, L_0x55556bab00d0, L_0x55556bab0760, C4<0>, C4<0>;
L_0x55556bab01b0 .functor AND 1, L_0x55556bab0500, L_0x55556bab0630, C4<1>, C4<1>;
L_0x55556bab0270 .functor XOR 1, L_0x55556bab0500, L_0x55556bab0630, C4<0>, C4<0>;
L_0x55556bab02e0 .functor AND 1, L_0x55556bab0760, L_0x55556bab0270, C4<1>, C4<1>;
L_0x55556bab03f0 .functor OR 1, L_0x55556bab01b0, L_0x55556bab02e0, C4<0>, C4<0>;
v0x55556b6c0620_0 .net "A", 0 0, L_0x55556bab0500;  1 drivers
v0x55556b78dd40_0 .net "B", 0 0, L_0x55556bab0630;  1 drivers
v0x55556b78de00_0 .net "Cin", 0 0, L_0x55556bab0760;  1 drivers
v0x55556b7d20f0_0 .net "Cout", 0 0, L_0x55556bab03f0;  1 drivers
v0x55556b7d21b0_0 .net "Sum", 0 0, L_0x55556bab0140;  1 drivers
v0x55556b7d1e90_0 .net *"_ivl_0", 0 0, L_0x55556bab00d0;  1 drivers
v0x55556b7d1f50_0 .net *"_ivl_4", 0 0, L_0x55556bab01b0;  1 drivers
v0x55556b7d1cc0_0 .net *"_ivl_6", 0 0, L_0x55556bab0270;  1 drivers
v0x55556b7c75b0_0 .net *"_ivl_8", 0 0, L_0x55556bab02e0;  1 drivers
S_0x55556b798d80 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7cc0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab0800 .functor XOR 1, L_0x55556bab0cd0, L_0x55556bab0e40, C4<0>, C4<0>;
L_0x55556bab0870 .functor XOR 1, L_0x55556bab0800, L_0x55556bab0f70, C4<0>, C4<0>;
L_0x55556bab0930 .functor AND 1, L_0x55556bab0cd0, L_0x55556bab0e40, C4<1>, C4<1>;
L_0x55556bab0a40 .functor XOR 1, L_0x55556bab0cd0, L_0x55556bab0e40, C4<0>, C4<0>;
L_0x55556bab0ab0 .functor AND 1, L_0x55556bab0f70, L_0x55556bab0a40, C4<1>, C4<1>;
L_0x55556bab0bc0 .functor OR 1, L_0x55556bab0930, L_0x55556bab0ab0, C4<0>, C4<0>;
v0x55556b7c7160_0 .net "A", 0 0, L_0x55556bab0cd0;  1 drivers
v0x55556b7c6e50_0 .net "B", 0 0, L_0x55556bab0e40;  1 drivers
v0x55556b7c6f10_0 .net "Cin", 0 0, L_0x55556bab0f70;  1 drivers
v0x55556b783070_0 .net "Cout", 0 0, L_0x55556bab0bc0;  1 drivers
v0x55556b783130_0 .net "Sum", 0 0, L_0x55556bab0870;  1 drivers
v0x55556b7c6c80_0 .net *"_ivl_0", 0 0, L_0x55556bab0800;  1 drivers
v0x55556b7c6d40_0 .net *"_ivl_4", 0 0, L_0x55556bab0930;  1 drivers
v0x55556b7bbf70_0 .net *"_ivl_6", 0 0, L_0x55556bab0a40;  1 drivers
v0x55556b7bba70_0 .net *"_ivl_8", 0 0, L_0x55556bab0ab0;  1 drivers
S_0x55556b79edf0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7cc0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab11a0 .functor XOR 1, L_0x55556bab16c0, L_0x55556bab1880, C4<0>, C4<0>;
L_0x55556bab1210 .functor XOR 1, L_0x55556bab11a0, L_0x55556bab1a40, C4<0>, C4<0>;
L_0x55556bab12d0 .functor AND 1, L_0x55556bab16c0, L_0x55556bab1880, C4<1>, C4<1>;
L_0x55556bab13e0 .functor XOR 1, L_0x55556bab16c0, L_0x55556bab1880, C4<0>, C4<0>;
L_0x55556bab1450 .functor AND 1, L_0x55556bab1a40, L_0x55556bab13e0, C4<1>, C4<1>;
L_0x55556bab1560 .functor OR 1, L_0x55556bab12d0, L_0x55556bab1450, C4<0>, C4<0>;
v0x55556b7bb8c0_0 .net "A", 0 0, L_0x55556bab16c0;  1 drivers
v0x55556b7bb640_0 .net "B", 0 0, L_0x55556bab1880;  1 drivers
v0x55556b7bb6e0_0 .net "Cin", 0 0, L_0x55556bab1a40;  1 drivers
v0x55556b7b0930_0 .net "Cout", 0 0, L_0x55556bab1560;  alias, 1 drivers
v0x55556b7b09f0_0 .net "Sum", 0 0, L_0x55556bab1210;  1 drivers
v0x55556b7b0430_0 .net *"_ivl_0", 0 0, L_0x55556bab11a0;  1 drivers
v0x55556b7b04f0_0 .net *"_ivl_4", 0 0, L_0x55556bab12d0;  1 drivers
v0x55556b7b01d0_0 .net *"_ivl_6", 0 0, L_0x55556bab13e0;  1 drivers
v0x55556b7b0000_0 .net *"_ivl_8", 0 0, L_0x55556bab1450;  1 drivers
S_0x55556b7a19b0 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7bade0_0 .net "A", 3 0, L_0x55556bab4240;  1 drivers
v0x55556b7ba640_0 .net "B", 3 0, L_0x55556bab42e0;  1 drivers
v0x55556b7b2b60_0 .net "Cin", 0 0, L_0x55556bab4380;  1 drivers
v0x55556b7b83d0_0 .net "Cout", 0 0, L_0x55556bab3b20;  1 drivers
v0x55556b7b84a0_0 .net "Sum", 3 0, L_0x55556bab41a0;  1 drivers
v0x55556b7b7be0_0 .net "carry", 2 0, L_0x55556bab3620;  1 drivers
L_0x55556bab23b0 .part L_0x55556bab4240, 0, 1;
L_0x55556bab24e0 .part L_0x55556bab42e0, 0, 1;
L_0x55556bab2a80 .part L_0x55556bab4240, 1, 1;
L_0x55556bab2bb0 .part L_0x55556bab42e0, 1, 1;
L_0x55556bab2ce0 .part L_0x55556bab3620, 0, 1;
L_0x55556bab3290 .part L_0x55556bab4240, 2, 1;
L_0x55556bab3400 .part L_0x55556bab42e0, 2, 1;
L_0x55556bab3530 .part L_0x55556bab3620, 1, 1;
L_0x55556bab3620 .concat8 [ 1 1 1 0], L_0x55556bab22a0, L_0x55556bab2930, L_0x55556bab3140;
L_0x55556bab3c80 .part L_0x55556bab4240, 3, 1;
L_0x55556bab3e40 .part L_0x55556bab42e0, 3, 1;
L_0x55556bab4000 .part L_0x55556bab3620, 2, 1;
L_0x55556bab41a0 .concat8 [ 1 1 1 1], L_0x55556bab1ff0, L_0x55556bab2680, L_0x55556bab2df0, L_0x55556bab37d0;
S_0x55556b7a43c0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7a19b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab1f80 .functor XOR 1, L_0x55556bab23b0, L_0x55556bab24e0, C4<0>, C4<0>;
L_0x55556bab1ff0 .functor XOR 1, L_0x55556bab1f80, L_0x55556bab4380, C4<0>, C4<0>;
L_0x55556bab2060 .functor AND 1, L_0x55556bab23b0, L_0x55556bab24e0, C4<1>, C4<1>;
L_0x55556bab2170 .functor XOR 1, L_0x55556bab23b0, L_0x55556bab24e0, C4<0>, C4<0>;
L_0x55556bab21e0 .functor AND 1, L_0x55556bab4380, L_0x55556bab2170, C4<1>, C4<1>;
L_0x55556bab22a0 .functor OR 1, L_0x55556bab2060, L_0x55556bab21e0, C4<0>, C4<0>;
v0x55556b799860_0 .net "A", 0 0, L_0x55556bab23b0;  1 drivers
v0x55556b799550_0 .net "B", 0 0, L_0x55556bab24e0;  1 drivers
v0x55556b7995f0_0 .net "Cin", 0 0, L_0x55556bab4380;  alias, 1 drivers
v0x55556b799380_0 .net "Cout", 0 0, L_0x55556bab22a0;  1 drivers
v0x55556b799440_0 .net "Sum", 0 0, L_0x55556bab1ff0;  1 drivers
v0x55556b78e670_0 .net *"_ivl_0", 0 0, L_0x55556bab1f80;  1 drivers
v0x55556b78e730_0 .net *"_ivl_4", 0 0, L_0x55556bab2060;  1 drivers
v0x55556b78e170_0 .net *"_ivl_6", 0 0, L_0x55556bab2170;  1 drivers
v0x55556b78df10_0 .net *"_ivl_8", 0 0, L_0x55556bab21e0;  1 drivers
S_0x55556b7aa430 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7a19b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab2610 .functor XOR 1, L_0x55556bab2a80, L_0x55556bab2bb0, C4<0>, C4<0>;
L_0x55556bab2680 .functor XOR 1, L_0x55556bab2610, L_0x55556bab2ce0, C4<0>, C4<0>;
L_0x55556bab26f0 .functor AND 1, L_0x55556bab2a80, L_0x55556bab2bb0, C4<1>, C4<1>;
L_0x55556bab27b0 .functor XOR 1, L_0x55556bab2a80, L_0x55556bab2bb0, C4<0>, C4<0>;
L_0x55556bab2820 .functor AND 1, L_0x55556bab2ce0, L_0x55556bab27b0, C4<1>, C4<1>;
L_0x55556bab2930 .functor OR 1, L_0x55556bab26f0, L_0x55556bab2820, C4<0>, C4<0>;
v0x55556b7cb750_0 .net "A", 0 0, L_0x55556bab2a80;  1 drivers
v0x55556b7c9930_0 .net "B", 0 0, L_0x55556bab2bb0;  1 drivers
v0x55556b7c99f0_0 .net "Cin", 0 0, L_0x55556bab2ce0;  1 drivers
v0x55556b7d1460_0 .net "Cout", 0 0, L_0x55556bab2930;  1 drivers
v0x55556b7d1520_0 .net "Sum", 0 0, L_0x55556bab2680;  1 drivers
v0x55556b7d0cc0_0 .net *"_ivl_0", 0 0, L_0x55556bab2610;  1 drivers
v0x55556b7d0d80_0 .net *"_ivl_4", 0 0, L_0x55556bab26f0;  1 drivers
v0x55556b7c9320_0 .net *"_ivl_6", 0 0, L_0x55556bab27b0;  1 drivers
v0x55556b7cea50_0 .net *"_ivl_8", 0 0, L_0x55556bab2820;  1 drivers
S_0x55556b7acff0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7a19b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab2d80 .functor XOR 1, L_0x55556bab3290, L_0x55556bab3400, C4<0>, C4<0>;
L_0x55556bab2df0 .functor XOR 1, L_0x55556bab2d80, L_0x55556bab3530, C4<0>, C4<0>;
L_0x55556bab2eb0 .functor AND 1, L_0x55556bab3290, L_0x55556bab3400, C4<1>, C4<1>;
L_0x55556bab2fc0 .functor XOR 1, L_0x55556bab3290, L_0x55556bab3400, C4<0>, C4<0>;
L_0x55556bab3030 .functor AND 1, L_0x55556bab3530, L_0x55556bab2fc0, C4<1>, C4<1>;
L_0x55556bab3140 .functor OR 1, L_0x55556bab2eb0, L_0x55556bab3030, C4<0>, C4<0>;
v0x55556b7ce310_0 .net "A", 0 0, L_0x55556bab3290;  1 drivers
v0x55556b7cbe90_0 .net "B", 0 0, L_0x55556bab3400;  1 drivers
v0x55556b7cbf50_0 .net "Cin", 0 0, L_0x55556bab3530;  1 drivers
v0x55556b7c0660_0 .net "Cout", 0 0, L_0x55556bab3140;  1 drivers
v0x55556b7c0720_0 .net "Sum", 0 0, L_0x55556bab2df0;  1 drivers
v0x55556b7be800_0 .net *"_ivl_0", 0 0, L_0x55556bab2d80;  1 drivers
v0x55556b7be8c0_0 .net *"_ivl_4", 0 0, L_0x55556bab2eb0;  1 drivers
v0x55556b7c6420_0 .net *"_ivl_6", 0 0, L_0x55556bab2fc0;  1 drivers
v0x55556b7c5c80_0 .net *"_ivl_8", 0 0, L_0x55556bab3030;  1 drivers
S_0x55556b7937b0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7a19b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab3760 .functor XOR 1, L_0x55556bab3c80, L_0x55556bab3e40, C4<0>, C4<0>;
L_0x55556bab37d0 .functor XOR 1, L_0x55556bab3760, L_0x55556bab4000, C4<0>, C4<0>;
L_0x55556bab3890 .functor AND 1, L_0x55556bab3c80, L_0x55556bab3e40, C4<1>, C4<1>;
L_0x55556bab39a0 .functor XOR 1, L_0x55556bab3c80, L_0x55556bab3e40, C4<0>, C4<0>;
L_0x55556bab3a10 .functor AND 1, L_0x55556bab4000, L_0x55556bab39a0, C4<1>, C4<1>;
L_0x55556bab3b20 .functor OR 1, L_0x55556bab3890, L_0x55556bab3a10, C4<0>, C4<0>;
v0x55556b7be250_0 .net "A", 0 0, L_0x55556bab3c80;  1 drivers
v0x55556b7c3a10_0 .net "B", 0 0, L_0x55556bab3e40;  1 drivers
v0x55556b7c3ab0_0 .net "Cin", 0 0, L_0x55556bab4000;  1 drivers
v0x55556b7c3220_0 .net "Cout", 0 0, L_0x55556bab3b20;  alias, 1 drivers
v0x55556b7c32e0_0 .net "Sum", 0 0, L_0x55556bab37d0;  1 drivers
v0x55556b7c0e50_0 .net *"_ivl_0", 0 0, L_0x55556bab3760;  1 drivers
v0x55556b7c0f10_0 .net *"_ivl_4", 0 0, L_0x55556bab3890;  1 drivers
v0x55556b7b5020_0 .net *"_ivl_6", 0 0, L_0x55556bab39a0;  1 drivers
v0x55556b7b31c0_0 .net *"_ivl_8", 0 0, L_0x55556bab3a10;  1 drivers
S_0x55556b765940 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b787720_0 .net "A", 3 0, L_0x55556bab6770;  1 drivers
v0x55556b7858c0_0 .net "B", 3 0, L_0x55556bab6880;  1 drivers
v0x55556b78d4e0_0 .net "Cin", 0 0, L_0x55556bab6920;  1 drivers
v0x55556b78cd40_0 .net "Cout", 0 0, L_0x55556bab5ff0;  1 drivers
v0x55556b78ce10_0 .net "Sum", 3 0, L_0x55556bab66d0;  1 drivers
v0x55556b785260_0 .net "carry", 2 0, L_0x55556bab5af0;  1 drivers
L_0x55556bab4880 .part L_0x55556bab6770, 0, 1;
L_0x55556bab49b0 .part L_0x55556bab6880, 0, 1;
L_0x55556bab4f50 .part L_0x55556bab6770, 1, 1;
L_0x55556bab5080 .part L_0x55556bab6880, 1, 1;
L_0x55556bab51b0 .part L_0x55556bab5af0, 0, 1;
L_0x55556bab5760 .part L_0x55556bab6770, 2, 1;
L_0x55556bab58d0 .part L_0x55556bab6880, 2, 1;
L_0x55556bab5a00 .part L_0x55556bab5af0, 1, 1;
L_0x55556bab5af0 .concat8 [ 1 1 1 0], L_0x55556bab4730, L_0x55556bab4e00, L_0x55556bab5610;
L_0x55556bab6150 .part L_0x55556bab6770, 3, 1;
L_0x55556bab6370 .part L_0x55556bab6880, 3, 1;
L_0x55556bab6530 .part L_0x55556bab5af0, 2, 1;
L_0x55556bab66d0 .concat8 [ 1 1 1 1], L_0x55556bab4520, L_0x55556bab4b50, L_0x55556bab52c0, L_0x55556bab5ca0;
S_0x55556b77cd00 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b765940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab44b0 .functor XOR 1, L_0x55556bab4880, L_0x55556bab49b0, C4<0>, C4<0>;
L_0x55556bab4520 .functor XOR 1, L_0x55556bab44b0, L_0x55556bab6920, C4<0>, C4<0>;
L_0x55556bab4590 .functor AND 1, L_0x55556bab4880, L_0x55556bab49b0, C4<1>, C4<1>;
L_0x55556bab4600 .functor XOR 1, L_0x55556bab4880, L_0x55556bab49b0, C4<0>, C4<0>;
L_0x55556bab4670 .functor AND 1, L_0x55556bab6920, L_0x55556bab4600, C4<1>, C4<1>;
L_0x55556bab4730 .functor OR 1, L_0x55556bab4590, L_0x55556bab4670, C4<0>, C4<0>;
v0x55556b7a9a90_0 .net "A", 0 0, L_0x55556bab4880;  1 drivers
v0x55556b7a7b80_0 .net "B", 0 0, L_0x55556bab49b0;  1 drivers
v0x55556b7a7c20_0 .net "Cin", 0 0, L_0x55556bab6920;  alias, 1 drivers
v0x55556b7af7a0_0 .net "Cout", 0 0, L_0x55556bab4730;  1 drivers
v0x55556b7af860_0 .net "Sum", 0 0, L_0x55556bab4520;  1 drivers
v0x55556b7af000_0 .net *"_ivl_0", 0 0, L_0x55556bab44b0;  1 drivers
v0x55556b7af0c0_0 .net *"_ivl_4", 0 0, L_0x55556bab4590;  1 drivers
v0x55556b7a7520_0 .net *"_ivl_6", 0 0, L_0x55556bab4600;  1 drivers
v0x55556b7acd90_0 .net *"_ivl_8", 0 0, L_0x55556bab4670;  1 drivers
S_0x55556b77f8c0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b765940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab4ae0 .functor XOR 1, L_0x55556bab4f50, L_0x55556bab5080, C4<0>, C4<0>;
L_0x55556bab4b50 .functor XOR 1, L_0x55556bab4ae0, L_0x55556bab51b0, C4<0>, C4<0>;
L_0x55556bab4bc0 .functor AND 1, L_0x55556bab4f50, L_0x55556bab5080, C4<1>, C4<1>;
L_0x55556bab4c80 .functor XOR 1, L_0x55556bab4f50, L_0x55556bab5080, C4<0>, C4<0>;
L_0x55556bab4cf0 .functor AND 1, L_0x55556bab51b0, L_0x55556bab4c80, C4<1>, C4<1>;
L_0x55556bab4e00 .functor OR 1, L_0x55556bab4bc0, L_0x55556bab4cf0, C4<0>, C4<0>;
v0x55556b7ac650_0 .net "A", 0 0, L_0x55556bab4f50;  1 drivers
v0x55556b7aa1d0_0 .net "B", 0 0, L_0x55556bab5080;  1 drivers
v0x55556b7aa290_0 .net "Cin", 0 0, L_0x55556bab51b0;  1 drivers
v0x55556b79e3a0_0 .net "Cout", 0 0, L_0x55556bab4e00;  1 drivers
v0x55556b79e460_0 .net "Sum", 0 0, L_0x55556bab4b50;  1 drivers
v0x55556b79c540_0 .net *"_ivl_0", 0 0, L_0x55556bab4ae0;  1 drivers
v0x55556b79c600_0 .net *"_ivl_4", 0 0, L_0x55556bab4bc0;  1 drivers
v0x55556b7a4160_0 .net *"_ivl_6", 0 0, L_0x55556bab4c80;  1 drivers
v0x55556b7a39c0_0 .net *"_ivl_8", 0 0, L_0x55556bab4cf0;  1 drivers
S_0x55556b7822d0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b765940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab5250 .functor XOR 1, L_0x55556bab5760, L_0x55556bab58d0, C4<0>, C4<0>;
L_0x55556bab52c0 .functor XOR 1, L_0x55556bab5250, L_0x55556bab5a00, C4<0>, C4<0>;
L_0x55556bab5380 .functor AND 1, L_0x55556bab5760, L_0x55556bab58d0, C4<1>, C4<1>;
L_0x55556bab5490 .functor XOR 1, L_0x55556bab5760, L_0x55556bab58d0, C4<0>, C4<0>;
L_0x55556bab5500 .functor AND 1, L_0x55556bab5a00, L_0x55556bab5490, C4<1>, C4<1>;
L_0x55556bab5610 .functor OR 1, L_0x55556bab5380, L_0x55556bab5500, C4<0>, C4<0>;
v0x55556b79bf90_0 .net "A", 0 0, L_0x55556bab5760;  1 drivers
v0x55556b7a1750_0 .net "B", 0 0, L_0x55556bab58d0;  1 drivers
v0x55556b7a1810_0 .net "Cin", 0 0, L_0x55556bab5a00;  1 drivers
v0x55556b7a0f60_0 .net "Cout", 0 0, L_0x55556bab5610;  1 drivers
v0x55556b7a1020_0 .net "Sum", 0 0, L_0x55556bab52c0;  1 drivers
v0x55556b79eb90_0 .net *"_ivl_0", 0 0, L_0x55556bab5250;  1 drivers
v0x55556b79ec50_0 .net *"_ivl_4", 0 0, L_0x55556bab5380;  1 drivers
v0x55556b792d60_0 .net *"_ivl_6", 0 0, L_0x55556bab5490;  1 drivers
v0x55556b790f00_0 .net *"_ivl_8", 0 0, L_0x55556bab5500;  1 drivers
S_0x55556b788170 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b765940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab5c30 .functor XOR 1, L_0x55556bab6150, L_0x55556bab6370, C4<0>, C4<0>;
L_0x55556bab5ca0 .functor XOR 1, L_0x55556bab5c30, L_0x55556bab6530, C4<0>, C4<0>;
L_0x55556bab5d60 .functor AND 1, L_0x55556bab6150, L_0x55556bab6370, C4<1>, C4<1>;
L_0x55556bab5e70 .functor XOR 1, L_0x55556bab6150, L_0x55556bab6370, C4<0>, C4<0>;
L_0x55556bab5ee0 .functor AND 1, L_0x55556bab6530, L_0x55556bab5e70, C4<1>, C4<1>;
L_0x55556bab5ff0 .functor OR 1, L_0x55556bab5d60, L_0x55556bab5ee0, C4<0>, C4<0>;
v0x55556b798bd0_0 .net "A", 0 0, L_0x55556bab6150;  1 drivers
v0x55556b798380_0 .net "B", 0 0, L_0x55556bab6370;  1 drivers
v0x55556b798420_0 .net "Cin", 0 0, L_0x55556bab6530;  1 drivers
v0x55556b7908a0_0 .net "Cout", 0 0, L_0x55556bab5ff0;  alias, 1 drivers
v0x55556b790960_0 .net "Sum", 0 0, L_0x55556bab5ca0;  1 drivers
v0x55556b796110_0 .net *"_ivl_0", 0 0, L_0x55556bab5c30;  1 drivers
v0x55556b7961d0_0 .net *"_ivl_4", 0 0, L_0x55556bab5d60;  1 drivers
v0x55556b795920_0 .net *"_ivl_6", 0 0, L_0x55556bab5e70;  1 drivers
v0x55556b793550_0 .net *"_ivl_8", 0 0, L_0x55556bab5ee0;  1 drivers
S_0x55556b78ad30 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7513f0_0 .net "A", 3 0, L_0x55556bab8cd0;  1 drivers
v0x55556b7436e0_0 .net "B", 3 0, L_0x55556bab8d70;  1 drivers
v0x55556b74faa0_0 .net "Cin", 0 0, L_0x55556bab8ea0;  1 drivers
v0x55556b74f780_0 .net "Cout", 0 0, L_0x55556bab85b0;  1 drivers
v0x55556b74f850_0 .net "Sum", 3 0, L_0x55556bab8c30;  1 drivers
v0x55556b749910_0 .net "carry", 2 0, L_0x55556bab80b0;  1 drivers
L_0x55556bab6e40 .part L_0x55556bab8cd0, 0, 1;
L_0x55556bab6f70 .part L_0x55556bab8d70, 0, 1;
L_0x55556bab7510 .part L_0x55556bab8cd0, 1, 1;
L_0x55556bab7640 .part L_0x55556bab8d70, 1, 1;
L_0x55556bab7770 .part L_0x55556bab80b0, 0, 1;
L_0x55556bab7d20 .part L_0x55556bab8cd0, 2, 1;
L_0x55556bab7e90 .part L_0x55556bab8d70, 2, 1;
L_0x55556bab7fc0 .part L_0x55556bab80b0, 1, 1;
L_0x55556bab80b0 .concat8 [ 1 1 1 0], L_0x55556bab6cf0, L_0x55556bab73c0, L_0x55556bab7bd0;
L_0x55556bab8710 .part L_0x55556bab8cd0, 3, 1;
L_0x55556bab88d0 .part L_0x55556bab8d70, 3, 1;
L_0x55556bab8a90 .part L_0x55556bab80b0, 2, 1;
L_0x55556bab8c30 .concat8 [ 1 1 1 1], L_0x55556bab6ae0, L_0x55556bab7110, L_0x55556bab7880, L_0x55556bab8260;
S_0x55556b78d740 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b78ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab6810 .functor XOR 1, L_0x55556bab6e40, L_0x55556bab6f70, C4<0>, C4<0>;
L_0x55556bab6ae0 .functor XOR 1, L_0x55556bab6810, L_0x55556bab8ea0, C4<0>, C4<0>;
L_0x55556bab6b50 .functor AND 1, L_0x55556bab6e40, L_0x55556bab6f70, C4<1>, C4<1>;
L_0x55556bab6bc0 .functor XOR 1, L_0x55556bab6e40, L_0x55556bab6f70, C4<0>, C4<0>;
L_0x55556bab6c30 .functor AND 1, L_0x55556bab8ea0, L_0x55556bab6bc0, C4<1>, C4<1>;
L_0x55556bab6cf0 .functor OR 1, L_0x55556bab6b50, L_0x55556bab6c30, C4<0>, C4<0>;
v0x55556b78a390_0 .net "A", 0 0, L_0x55556bab6e40;  1 drivers
v0x55556b787f10_0 .net "B", 0 0, L_0x55556bab6f70;  1 drivers
v0x55556b787fb0_0 .net "Cin", 0 0, L_0x55556bab8ea0;  alias, 1 drivers
v0x55556b77c2b0_0 .net "Cout", 0 0, L_0x55556bab6cf0;  1 drivers
v0x55556b77c370_0 .net "Sum", 0 0, L_0x55556bab6ae0;  1 drivers
v0x55556b77a450_0 .net *"_ivl_0", 0 0, L_0x55556bab6810;  1 drivers
v0x55556b77a510_0 .net *"_ivl_4", 0 0, L_0x55556bab6b50;  1 drivers
v0x55556b782070_0 .net *"_ivl_6", 0 0, L_0x55556bab6bc0;  1 drivers
v0x55556b781c70_0 .net *"_ivl_8", 0 0, L_0x55556bab6c30;  1 drivers
S_0x55556b757bc0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b78ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab70a0 .functor XOR 1, L_0x55556bab7510, L_0x55556bab7640, C4<0>, C4<0>;
L_0x55556bab7110 .functor XOR 1, L_0x55556bab70a0, L_0x55556bab7770, C4<0>, C4<0>;
L_0x55556bab7180 .functor AND 1, L_0x55556bab7510, L_0x55556bab7640, C4<1>, C4<1>;
L_0x55556bab7240 .functor XOR 1, L_0x55556bab7510, L_0x55556bab7640, C4<0>, C4<0>;
L_0x55556bab72b0 .functor AND 1, L_0x55556bab7770, L_0x55556bab7240, C4<1>, C4<1>;
L_0x55556bab73c0 .functor OR 1, L_0x55556bab7180, L_0x55556bab72b0, C4<0>, C4<0>;
v0x55556b781980_0 .net "A", 0 0, L_0x55556bab7510;  1 drivers
v0x55556b779df0_0 .net "B", 0 0, L_0x55556bab7640;  1 drivers
v0x55556b779eb0_0 .net "Cin", 0 0, L_0x55556bab7770;  1 drivers
v0x55556b77f660_0 .net "Cout", 0 0, L_0x55556bab73c0;  1 drivers
v0x55556b77f720_0 .net "Sum", 0 0, L_0x55556bab7110;  1 drivers
v0x55556b77ee70_0 .net *"_ivl_0", 0 0, L_0x55556bab70a0;  1 drivers
v0x55556b77ef30_0 .net *"_ivl_4", 0 0, L_0x55556bab7180;  1 drivers
v0x55556b77caa0_0 .net *"_ivl_6", 0 0, L_0x55556bab7240;  1 drivers
v0x55556b6c7180_0 .net *"_ivl_8", 0 0, L_0x55556bab72b0;  1 drivers
S_0x55556b758b60 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b78ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab7810 .functor XOR 1, L_0x55556bab7d20, L_0x55556bab7e90, C4<0>, C4<0>;
L_0x55556bab7880 .functor XOR 1, L_0x55556bab7810, L_0x55556bab7fc0, C4<0>, C4<0>;
L_0x55556bab7940 .functor AND 1, L_0x55556bab7d20, L_0x55556bab7e90, C4<1>, C4<1>;
L_0x55556bab7a50 .functor XOR 1, L_0x55556bab7d20, L_0x55556bab7e90, C4<0>, C4<0>;
L_0x55556bab7ac0 .functor AND 1, L_0x55556bab7fc0, L_0x55556bab7a50, C4<1>, C4<1>;
L_0x55556bab7bd0 .functor OR 1, L_0x55556bab7940, L_0x55556bab7ac0, C4<0>, C4<0>;
v0x55556b775bd0_0 .net "A", 0 0, L_0x55556bab7d20;  1 drivers
v0x55556b76efc0_0 .net "B", 0 0, L_0x55556bab7e90;  1 drivers
v0x55556b76f080_0 .net "Cin", 0 0, L_0x55556bab7fc0;  1 drivers
v0x55556b773930_0 .net "Cout", 0 0, L_0x55556bab7bd0;  1 drivers
v0x55556b7739f0_0 .net "Sum", 0 0, L_0x55556bab7880;  1 drivers
v0x55556b756e50_0 .net *"_ivl_0", 0 0, L_0x55556bab7810;  1 drivers
v0x55556b756f10_0 .net *"_ivl_4", 0 0, L_0x55556bab7940;  1 drivers
v0x55556b7569c0_0 .net *"_ivl_6", 0 0, L_0x55556bab7a50;  1 drivers
v0x55556b717870_0 .net *"_ivl_8", 0 0, L_0x55556bab7ac0;  1 drivers
S_0x55556b7593c0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b78ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab81f0 .functor XOR 1, L_0x55556bab8710, L_0x55556bab88d0, C4<0>, C4<0>;
L_0x55556bab8260 .functor XOR 1, L_0x55556bab81f0, L_0x55556bab8a90, C4<0>, C4<0>;
L_0x55556bab8320 .functor AND 1, L_0x55556bab8710, L_0x55556bab88d0, C4<1>, C4<1>;
L_0x55556bab8430 .functor XOR 1, L_0x55556bab8710, L_0x55556bab88d0, C4<0>, C4<0>;
L_0x55556bab84a0 .functor AND 1, L_0x55556bab8a90, L_0x55556bab8430, C4<1>, C4<1>;
L_0x55556bab85b0 .functor OR 1, L_0x55556bab8320, L_0x55556bab84a0, C4<0>, C4<0>;
v0x55556b7550a0_0 .net "A", 0 0, L_0x55556bab8710;  1 drivers
v0x55556b754cd0_0 .net "B", 0 0, L_0x55556bab88d0;  1 drivers
v0x55556b754d70_0 .net "Cin", 0 0, L_0x55556bab8a90;  1 drivers
v0x55556b753380_0 .net "Cout", 0 0, L_0x55556bab85b0;  alias, 1 drivers
v0x55556b753440_0 .net "Sum", 0 0, L_0x55556bab8260;  1 drivers
v0x55556b753060_0 .net *"_ivl_0", 0 0, L_0x55556bab81f0;  1 drivers
v0x55556b753120_0 .net *"_ivl_4", 0 0, L_0x55556bab8320;  1 drivers
v0x55556b735610_0 .net *"_ivl_6", 0 0, L_0x55556bab8430;  1 drivers
v0x55556b751710_0 .net *"_ivl_8", 0 0, L_0x55556bab84a0;  1 drivers
S_0x55556b7574d0 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b729980_0 .net "A", 3 0, L_0x55556babb1f0;  1 drivers
v0x55556b727b30_0 .net "B", 3 0, L_0x55556babb330;  1 drivers
v0x55556b723ca0_0 .net "Cin", 0 0, L_0x55556babb3d0;  1 drivers
v0x55556b723980_0 .net "Cout", 0 0, L_0x55556babaad0;  1 drivers
v0x55556b723a50_0 .net "Sum", 3 0, L_0x55556babb150;  1 drivers
v0x55556b71db10_0 .net "carry", 2 0, L_0x55556baba5d0;  1 drivers
L_0x55556bab9360 .part L_0x55556babb1f0, 0, 1;
L_0x55556bab9490 .part L_0x55556babb330, 0, 1;
L_0x55556bab9a30 .part L_0x55556babb1f0, 1, 1;
L_0x55556bab9b60 .part L_0x55556babb330, 1, 1;
L_0x55556bab9c90 .part L_0x55556baba5d0, 0, 1;
L_0x55556baba240 .part L_0x55556babb1f0, 2, 1;
L_0x55556baba3b0 .part L_0x55556babb330, 2, 1;
L_0x55556baba4e0 .part L_0x55556baba5d0, 1, 1;
L_0x55556baba5d0 .concat8 [ 1 1 1 0], L_0x55556bab9210, L_0x55556bab98e0, L_0x55556baba0f0;
L_0x55556babac30 .part L_0x55556babb1f0, 3, 1;
L_0x55556babadf0 .part L_0x55556babb330, 3, 1;
L_0x55556babafb0 .part L_0x55556baba5d0, 2, 1;
L_0x55556babb150 .concat8 [ 1 1 1 1], L_0x55556bab8fb0, L_0x55556bab9630, L_0x55556bab9da0, L_0x55556baba780;
S_0x55556b759c20 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab8f40 .functor XOR 1, L_0x55556bab9360, L_0x55556bab9490, C4<0>, C4<0>;
L_0x55556bab8fb0 .functor XOR 1, L_0x55556bab8f40, L_0x55556babb3d0, C4<0>, C4<0>;
L_0x55556bab9020 .functor AND 1, L_0x55556bab9360, L_0x55556bab9490, C4<1>, C4<1>;
L_0x55556bab90e0 .functor XOR 1, L_0x55556bab9360, L_0x55556bab9490, C4<0>, C4<0>;
L_0x55556bab9150 .functor AND 1, L_0x55556babb3d0, L_0x55556bab90e0, C4<1>, C4<1>;
L_0x55556bab9210 .functor OR 1, L_0x55556bab9020, L_0x55556bab9150, C4<0>, C4<0>;
v0x55556b74d990_0 .net "A", 0 0, L_0x55556bab9360;  1 drivers
v0x55556b74ba90_0 .net "B", 0 0, L_0x55556bab9490;  1 drivers
v0x55556b74bb30_0 .net "Cin", 0 0, L_0x55556babb3d0;  alias, 1 drivers
v0x55556b747b10_0 .net "Cout", 0 0, L_0x55556bab9210;  1 drivers
v0x55556b747bd0_0 .net "Sum", 0 0, L_0x55556bab8fb0;  1 drivers
v0x55556b747720_0 .net *"_ivl_0", 0 0, L_0x55556bab8f40;  1 drivers
v0x55556b7477e0_0 .net *"_ivl_4", 0 0, L_0x55556bab9020;  1 drivers
v0x55556b7458d0_0 .net *"_ivl_6", 0 0, L_0x55556bab90e0;  1 drivers
v0x55556b741a40_0 .net *"_ivl_8", 0 0, L_0x55556bab9150;  1 drivers
S_0x55556b75a480 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab95c0 .functor XOR 1, L_0x55556bab9a30, L_0x55556bab9b60, C4<0>, C4<0>;
L_0x55556bab9630 .functor XOR 1, L_0x55556bab95c0, L_0x55556bab9c90, C4<0>, C4<0>;
L_0x55556bab96a0 .functor AND 1, L_0x55556bab9a30, L_0x55556bab9b60, C4<1>, C4<1>;
L_0x55556bab9760 .functor XOR 1, L_0x55556bab9a30, L_0x55556bab9b60, C4<0>, C4<0>;
L_0x55556bab97d0 .functor AND 1, L_0x55556bab9c90, L_0x55556bab9760, C4<1>, C4<1>;
L_0x55556bab98e0 .functor OR 1, L_0x55556bab96a0, L_0x55556bab97d0, C4<0>, C4<0>;
v0x55556b7417d0_0 .net "A", 0 0, L_0x55556bab9a30;  1 drivers
v0x55556b73b8b0_0 .net "B", 0 0, L_0x55556bab9b60;  1 drivers
v0x55556b73b970_0 .net "Cin", 0 0, L_0x55556bab9c90;  1 drivers
v0x55556b73fc70_0 .net "Cout", 0 0, L_0x55556bab98e0;  1 drivers
v0x55556b73fd30_0 .net "Sum", 0 0, L_0x55556bab9630;  1 drivers
v0x55556b73f880_0 .net *"_ivl_0", 0 0, L_0x55556bab95c0;  1 drivers
v0x55556b73f940_0 .net *"_ivl_4", 0 0, L_0x55556bab96a0;  1 drivers
v0x55556b73da30_0 .net *"_ivl_6", 0 0, L_0x55556bab9760;  1 drivers
v0x55556b739ab0_0 .net *"_ivl_8", 0 0, L_0x55556bab97d0;  1 drivers
S_0x55556b75ace0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bab9d30 .functor XOR 1, L_0x55556baba240, L_0x55556baba3b0, C4<0>, C4<0>;
L_0x55556bab9da0 .functor XOR 1, L_0x55556bab9d30, L_0x55556baba4e0, C4<0>, C4<0>;
L_0x55556bab9e60 .functor AND 1, L_0x55556baba240, L_0x55556baba3b0, C4<1>, C4<1>;
L_0x55556bab9f70 .functor XOR 1, L_0x55556baba240, L_0x55556baba3b0, C4<0>, C4<0>;
L_0x55556bab9fe0 .functor AND 1, L_0x55556baba4e0, L_0x55556bab9f70, C4<1>, C4<1>;
L_0x55556baba0f0 .functor OR 1, L_0x55556bab9e60, L_0x55556bab9fe0, C4<0>, C4<0>;
v0x55556b739770_0 .net "A", 0 0, L_0x55556baba240;  1 drivers
v0x55556b737870_0 .net "B", 0 0, L_0x55556baba3b0;  1 drivers
v0x55556b737930_0 .net "Cin", 0 0, L_0x55556baba4e0;  1 drivers
v0x55556b733970_0 .net "Cout", 0 0, L_0x55556baba0f0;  1 drivers
v0x55556b733a30_0 .net "Sum", 0 0, L_0x55556bab9da0;  1 drivers
v0x55556b733650_0 .net *"_ivl_0", 0 0, L_0x55556bab9d30;  1 drivers
v0x55556b733710_0 .net *"_ivl_4", 0 0, L_0x55556bab9e60;  1 drivers
v0x55556b725940_0 .net *"_ivl_6", 0 0, L_0x55556bab9f70;  1 drivers
v0x55556b731d00_0 .net *"_ivl_8", 0 0, L_0x55556bab9fe0;  1 drivers
S_0x55556b75b540 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baba710 .functor XOR 1, L_0x55556babac30, L_0x55556babadf0, C4<0>, C4<0>;
L_0x55556baba780 .functor XOR 1, L_0x55556baba710, L_0x55556babafb0, C4<0>, C4<0>;
L_0x55556baba840 .functor AND 1, L_0x55556babac30, L_0x55556babadf0, C4<1>, C4<1>;
L_0x55556baba950 .functor XOR 1, L_0x55556babac30, L_0x55556babadf0, C4<0>, C4<0>;
L_0x55556baba9c0 .functor AND 1, L_0x55556babafb0, L_0x55556baba950, C4<1>, C4<1>;
L_0x55556babaad0 .functor OR 1, L_0x55556baba840, L_0x55556baba9c0, C4<0>, C4<0>;
v0x55556b731a90_0 .net "A", 0 0, L_0x55556babac30;  1 drivers
v0x55556b72bb70_0 .net "B", 0 0, L_0x55556babadf0;  1 drivers
v0x55556b72bc10_0 .net "Cin", 0 0, L_0x55556babafb0;  1 drivers
v0x55556b72ff30_0 .net "Cout", 0 0, L_0x55556babaad0;  alias, 1 drivers
v0x55556b72fff0_0 .net "Sum", 0 0, L_0x55556baba780;  1 drivers
v0x55556b72fb40_0 .net *"_ivl_0", 0 0, L_0x55556baba710;  1 drivers
v0x55556b72fc00_0 .net *"_ivl_4", 0 0, L_0x55556baba840;  1 drivers
v0x55556b72dcf0_0 .net *"_ivl_6", 0 0, L_0x55556baba950;  1 drivers
v0x55556b729d70_0 .net *"_ivl_8", 0 0, L_0x55556baba9c0;  1 drivers
S_0x55556b758390 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b7e2960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7020d0_0 .net "A", 3 0, L_0x55556babd7d0;  1 drivers
v0x55556b700280_0 .net "B", 3 0, L_0x55556babd930;  1 drivers
v0x55556b6fc300_0 .net "Cin", 0 0, L_0x55556babd9d0;  1 drivers
v0x55556b6fbf10_0 .net "Cout", 0 0, L_0x55556babd100;  alias, 1 drivers
v0x55556b6fbfe0_0 .net "Sum", 3 0, L_0x55556babd730;  1 drivers
v0x55556b6fa0c0_0 .net "carry", 2 0, L_0x55556babcc00;  1 drivers
L_0x55556babb990 .part L_0x55556babd7d0, 0, 1;
L_0x55556babbac0 .part L_0x55556babd930, 0, 1;
L_0x55556babc060 .part L_0x55556babd7d0, 1, 1;
L_0x55556babc190 .part L_0x55556babd930, 1, 1;
L_0x55556babc2c0 .part L_0x55556babcc00, 0, 1;
L_0x55556babc870 .part L_0x55556babd7d0, 2, 1;
L_0x55556babc9e0 .part L_0x55556babd930, 2, 1;
L_0x55556babcb10 .part L_0x55556babcc00, 1, 1;
L_0x55556babcc00 .concat8 [ 1 1 1 0], L_0x55556babb840, L_0x55556babbf10, L_0x55556babc720;
L_0x55556babd210 .part L_0x55556babd7d0, 3, 1;
L_0x55556babd3d0 .part L_0x55556babd930, 3, 1;
L_0x55556babd590 .part L_0x55556babcc00, 2, 1;
L_0x55556babd730 .concat8 [ 1 1 1 1], L_0x55556babb590, L_0x55556babbc60, L_0x55556babc3d0, L_0x55556babcdb0;
S_0x55556b88abb0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b758390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babb520 .functor XOR 1, L_0x55556babb990, L_0x55556babbac0, C4<0>, C4<0>;
L_0x55556babb590 .functor XOR 1, L_0x55556babb520, L_0x55556babd9d0, C4<0>, C4<0>;
L_0x55556babb600 .functor AND 1, L_0x55556babb990, L_0x55556babbac0, C4<1>, C4<1>;
L_0x55556babb710 .functor XOR 1, L_0x55556babb990, L_0x55556babbac0, C4<0>, C4<0>;
L_0x55556babb780 .functor AND 1, L_0x55556babd9d0, L_0x55556babb710, C4<1>, C4<1>;
L_0x55556babb840 .functor OR 1, L_0x55556babb600, L_0x55556babb780, C4<0>, C4<0>;
v0x55556b721b90_0 .net "A", 0 0, L_0x55556babb990;  1 drivers
v0x55556b71fc90_0 .net "B", 0 0, L_0x55556babbac0;  1 drivers
v0x55556b71fd30_0 .net "Cin", 0 0, L_0x55556babd9d0;  alias, 1 drivers
v0x55556b71bd10_0 .net "Cout", 0 0, L_0x55556babb840;  1 drivers
v0x55556b71bdd0_0 .net "Sum", 0 0, L_0x55556babb590;  1 drivers
v0x55556b71b920_0 .net *"_ivl_0", 0 0, L_0x55556babb520;  1 drivers
v0x55556b71b9e0_0 .net *"_ivl_4", 0 0, L_0x55556babb600;  1 drivers
v0x55556b719ad0_0 .net *"_ivl_6", 0 0, L_0x55556babb710;  1 drivers
v0x55556b715bd0_0 .net *"_ivl_8", 0 0, L_0x55556babb780;  1 drivers
S_0x55556b890c20 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b758390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babbbf0 .functor XOR 1, L_0x55556babc060, L_0x55556babc190, C4<0>, C4<0>;
L_0x55556babbc60 .functor XOR 1, L_0x55556babbbf0, L_0x55556babc2c0, C4<0>, C4<0>;
L_0x55556babbcd0 .functor AND 1, L_0x55556babc060, L_0x55556babc190, C4<1>, C4<1>;
L_0x55556babbd90 .functor XOR 1, L_0x55556babc060, L_0x55556babc190, C4<0>, C4<0>;
L_0x55556babbe00 .functor AND 1, L_0x55556babc2c0, L_0x55556babbd90, C4<1>, C4<1>;
L_0x55556babbf10 .functor OR 1, L_0x55556babbcd0, L_0x55556babbe00, C4<0>, C4<0>;
v0x55556b715960_0 .net "A", 0 0, L_0x55556babc060;  1 drivers
v0x55556b6f7e60_0 .net "B", 0 0, L_0x55556babc190;  1 drivers
v0x55556b6f7f20_0 .net "Cin", 0 0, L_0x55556babc2c0;  1 drivers
v0x55556b713f60_0 .net "Cout", 0 0, L_0x55556babbf10;  1 drivers
v0x55556b714020_0 .net "Sum", 0 0, L_0x55556babbc60;  1 drivers
v0x55556b713c40_0 .net *"_ivl_0", 0 0, L_0x55556babbbf0;  1 drivers
v0x55556b713d00_0 .net *"_ivl_4", 0 0, L_0x55556babbcd0;  1 drivers
v0x55556b705f30_0 .net *"_ivl_6", 0 0, L_0x55556babbd90;  1 drivers
v0x55556b7122f0_0 .net *"_ivl_8", 0 0, L_0x55556babbe00;  1 drivers
S_0x55556b8937e0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b758390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babc360 .functor XOR 1, L_0x55556babc870, L_0x55556babc9e0, C4<0>, C4<0>;
L_0x55556babc3d0 .functor XOR 1, L_0x55556babc360, L_0x55556babcb10, C4<0>, C4<0>;
L_0x55556babc490 .functor AND 1, L_0x55556babc870, L_0x55556babc9e0, C4<1>, C4<1>;
L_0x55556babc5a0 .functor XOR 1, L_0x55556babc870, L_0x55556babc9e0, C4<0>, C4<0>;
L_0x55556babc610 .functor AND 1, L_0x55556babcb10, L_0x55556babc5a0, C4<1>, C4<1>;
L_0x55556babc720 .functor OR 1, L_0x55556babc490, L_0x55556babc610, C4<0>, C4<0>;
v0x55556b712080_0 .net "A", 0 0, L_0x55556babc870;  1 drivers
v0x55556b70c160_0 .net "B", 0 0, L_0x55556babc9e0;  1 drivers
v0x55556b70c220_0 .net "Cin", 0 0, L_0x55556babcb10;  1 drivers
v0x55556b710520_0 .net "Cout", 0 0, L_0x55556babc720;  1 drivers
v0x55556b7105e0_0 .net "Sum", 0 0, L_0x55556babc3d0;  1 drivers
v0x55556b710130_0 .net *"_ivl_0", 0 0, L_0x55556babc360;  1 drivers
v0x55556b7101f0_0 .net *"_ivl_4", 0 0, L_0x55556babc490;  1 drivers
v0x55556b70e2e0_0 .net *"_ivl_6", 0 0, L_0x55556babc5a0;  1 drivers
v0x55556b70a360_0 .net *"_ivl_8", 0 0, L_0x55556babc610;  1 drivers
S_0x55556b8961f0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b758390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babcd40 .functor XOR 1, L_0x55556babd210, L_0x55556babd3d0, C4<0>, C4<0>;
L_0x55556babcdb0 .functor XOR 1, L_0x55556babcd40, L_0x55556babd590, C4<0>, C4<0>;
L_0x55556babce70 .functor AND 1, L_0x55556babd210, L_0x55556babd3d0, C4<1>, C4<1>;
L_0x55556babcf80 .functor XOR 1, L_0x55556babd210, L_0x55556babd3d0, C4<0>, C4<0>;
L_0x55556babcff0 .functor AND 1, L_0x55556babd590, L_0x55556babcf80, C4<1>, C4<1>;
L_0x55556babd100 .functor OR 1, L_0x55556babce70, L_0x55556babcff0, C4<0>, C4<0>;
v0x55556b70a020_0 .net "A", 0 0, L_0x55556babd210;  1 drivers
v0x55556b708120_0 .net "B", 0 0, L_0x55556babd3d0;  1 drivers
v0x55556b7081c0_0 .net "Cin", 0 0, L_0x55556babd590;  1 drivers
v0x55556b704290_0 .net "Cout", 0 0, L_0x55556babd100;  alias, 1 drivers
v0x55556b704350_0 .net "Sum", 0 0, L_0x55556babcdb0;  1 drivers
v0x55556b703f70_0 .net *"_ivl_0", 0 0, L_0x55556babcd40;  1 drivers
v0x55556b704030_0 .net *"_ivl_4", 0 0, L_0x55556babce70;  1 drivers
v0x55556b6fe100_0 .net *"_ivl_6", 0 0, L_0x55556babcf80;  1 drivers
v0x55556b7024c0_0 .net *"_ivl_8", 0 0, L_0x55556babcff0;  1 drivers
S_0x55556b89bc60 .scope module, "sll_inst" "SLL" 23 56, 23 86 0, S_0x55556b7dde60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sll_out";
L_0x55556baf82d0 .functor BUFZ 32, L_0x55556baf8ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b6ee3c0_0 .net "A", 31 0, v0x55556b5d8070_0;  alias, 1 drivers
v0x55556b6f2780_0 .net "Sll_out", 31 0, L_0x55556baf82d0;  alias, 1 drivers
v0x55556b6f2840_0 .net *"_ivl_1", 0 0, L_0x55556baf7740;  1 drivers
v0x55556b6f2390_0 .net *"_ivl_11", 0 0, L_0x55556baf7b00;  1 drivers
v0x55556b6f2450_0 .net *"_ivl_13", 29 0, L_0x55556baf7bf0;  1 drivers
L_0x7fce156f74a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b6f0540_0 .net/2u *"_ivl_14", 1 0, L_0x7fce156f74a0;  1 drivers
v0x55556b6ec5c0_0 .net *"_ivl_16", 31 0, L_0x55556baf7ce0;  1 drivers
v0x55556b6ec1d0_0 .net *"_ivl_21", 0 0, L_0x55556baf7fb0;  1 drivers
v0x55556b6ea380_0 .net *"_ivl_23", 27 0, L_0x55556baf8050;  1 drivers
L_0x7fce156f74e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55556b6e64f0_0 .net/2u *"_ivl_24", 3 0, L_0x7fce156f74e8;  1 drivers
v0x55556b6e61d0_0 .net *"_ivl_26", 31 0, L_0x55556baf8140;  1 drivers
v0x55556b6e0360_0 .net *"_ivl_3", 30 0, L_0x55556baf77e0;  1 drivers
v0x55556b6e4720_0 .net *"_ivl_31", 0 0, L_0x55556baf83e0;  1 drivers
v0x55556b6e4330_0 .net *"_ivl_33", 23 0, L_0x55556baf8480;  1 drivers
L_0x7fce156f7530 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55556b6e24e0_0 .net/2u *"_ivl_34", 7 0, L_0x7fce156f7530;  1 drivers
v0x55556b6de560_0 .net *"_ivl_36", 31 0, L_0x55556baf8520;  1 drivers
L_0x7fce156f7458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b6de170_0 .net/2u *"_ivl_4", 0 0, L_0x7fce156f7458;  1 drivers
v0x55556b6de210_0 .net *"_ivl_41", 0 0, L_0x55556baf8830;  1 drivers
v0x55556b9711e0_0 .net *"_ivl_43", 15 0, L_0x55556baf88d0;  1 drivers
L_0x7fce156f7578 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b9686f0_0 .net/2u *"_ivl_44", 15 0, L_0x7fce156f7578;  1 drivers
v0x55556b961460_0 .net *"_ivl_46", 31 0, L_0x55556baf8a60;  1 drivers
v0x55556b85d8b0_0 .net *"_ivl_6", 31 0, L_0x55556baf7880;  1 drivers
v0x55556b8a1c60_0 .net "temp_0", 31 0, L_0x55556baf79c0;  1 drivers
v0x55556b8a1a00_0 .net "temp_1", 31 0, L_0x55556baf7e20;  1 drivers
v0x55556b8a1830_0 .net "temp_2", 31 0, L_0x55556baf8230;  1 drivers
v0x55556b897120_0 .net "temp_3", 31 0, L_0x55556baf8660;  1 drivers
v0x55556b896c20_0 .net "temp_4", 31 0, L_0x55556baf8ba0;  1 drivers
v0x55556b8969c0_0 .net "tmp", 4 0, L_0x55556baf89c0;  1 drivers
L_0x55556baf7740 .part L_0x55556baf89c0, 0, 1;
L_0x55556baf77e0 .part v0x55556b5d8070_0, 0, 31;
L_0x55556baf7880 .concat [ 1 31 0 0], L_0x7fce156f7458, L_0x55556baf77e0;
L_0x55556baf79c0 .functor MUXZ 32, v0x55556b5d8070_0, L_0x55556baf7880, L_0x55556baf7740, C4<>;
L_0x55556baf7b00 .part L_0x55556baf89c0, 1, 1;
L_0x55556baf7bf0 .part L_0x55556baf79c0, 0, 30;
L_0x55556baf7ce0 .concat [ 2 30 0 0], L_0x7fce156f74a0, L_0x55556baf7bf0;
L_0x55556baf7e20 .functor MUXZ 32, L_0x55556baf79c0, L_0x55556baf7ce0, L_0x55556baf7b00, C4<>;
L_0x55556baf7fb0 .part L_0x55556baf89c0, 2, 1;
L_0x55556baf8050 .part L_0x55556baf7e20, 0, 28;
L_0x55556baf8140 .concat [ 4 28 0 0], L_0x7fce156f74e8, L_0x55556baf8050;
L_0x55556baf8230 .functor MUXZ 32, L_0x55556baf7e20, L_0x55556baf8140, L_0x55556baf7fb0, C4<>;
L_0x55556baf83e0 .part L_0x55556baf89c0, 3, 1;
L_0x55556baf8480 .part L_0x55556baf8230, 0, 24;
L_0x55556baf8520 .concat [ 8 24 0 0], L_0x7fce156f7530, L_0x55556baf8480;
L_0x55556baf8660 .functor MUXZ 32, L_0x55556baf8230, L_0x55556baf8520, L_0x55556baf83e0, C4<>;
L_0x55556baf8830 .part L_0x55556baf89c0, 4, 1;
L_0x55556baf88d0 .part L_0x55556baf8660, 0, 16;
L_0x55556baf8a60 .concat [ 16 16 0 0], L_0x7fce156f7578, L_0x55556baf88d0;
L_0x55556baf8ba0 .functor MUXZ 32, L_0x55556baf8660, L_0x55556baf8a60, L_0x55556baf8830, C4<>;
S_0x55556b89e820 .scope module, "slt_fa" "FA_32bit" 23 42, 24 47 0, S_0x55556b7dde60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8d45f0_0 .net "A", 31 0, v0x55556b5d8070_0;  alias, 1 drivers
v0x55556b8c87c0_0 .net "B", 31 0, L_0x55556bae3ef0;  1 drivers
L_0x7fce156f73c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b8c6960_0 .net "Cin", 0 0, L_0x7fce156f73c8;  1 drivers
v0x55556b8ce580_0 .net "Cout", 0 0, L_0x55556bae2da0;  alias, 1 drivers
v0x55556b8cdde0_0 .net "Sum", 31 0, L_0x55556bae3960;  alias, 1 drivers
v0x55556b8c6300_0 .net "carry", 6 0, L_0x55556bae0f30;  1 drivers
L_0x55556bad2f00 .part v0x55556b5d8070_0, 0, 4;
L_0x55556bad2fa0 .part L_0x55556bae3ef0, 0, 4;
L_0x55556bad5340 .part v0x55556b5d8070_0, 4, 4;
L_0x55556bad53e0 .part L_0x55556bae3ef0, 4, 4;
L_0x55556bad5480 .part L_0x55556bae0f30, 0, 1;
L_0x55556bad78b0 .part v0x55556b5d8070_0, 8, 4;
L_0x55556bad7990 .part L_0x55556bae3ef0, 8, 4;
L_0x55556bad7a30 .part L_0x55556bae0f30, 1, 1;
L_0x55556bad9e70 .part v0x55556b5d8070_0, 12, 4;
L_0x55556bad9f10 .part L_0x55556bae3ef0, 12, 4;
L_0x55556bada040 .part L_0x55556bae0f30, 2, 1;
L_0x55556badc380 .part v0x55556b5d8070_0, 16, 4;
L_0x55556badc490 .part L_0x55556bae3ef0, 16, 4;
L_0x55556badc530 .part L_0x55556bae0f30, 3, 1;
L_0x55556bade8e0 .part v0x55556b5d8070_0, 20, 4;
L_0x55556bade980 .part L_0x55556bae3ef0, 20, 4;
L_0x55556badeab0 .part L_0x55556bae0f30, 4, 1;
L_0x55556bae0e90 .part v0x55556b5d8070_0, 24, 4;
L_0x55556bae0fd0 .part L_0x55556bae3ef0, 24, 4;
L_0x55556bae1070 .part L_0x55556bae0f30, 5, 1;
LS_0x55556bae0f30_0_0 .concat8 [ 1 1 1 1], L_0x55556bad27e0, L_0x55556bad4c20, L_0x55556bad7190, L_0x55556bad9750;
LS_0x55556bae0f30_0_4 .concat8 [ 1 1 1 0], L_0x55556badbc60, L_0x55556bade1c0, L_0x55556bae0770;
L_0x55556bae0f30 .concat8 [ 4 3 0 0], LS_0x55556bae0f30_0_0, LS_0x55556bae0f30_0_4;
L_0x55556bae34b0 .part v0x55556b5d8070_0, 28, 4;
L_0x55556bae1110 .part L_0x55556bae3ef0, 28, 4;
L_0x55556bae3b30 .part L_0x55556bae0f30, 6, 1;
LS_0x55556bae3960_0_0 .concat8 [ 4 4 4 4], L_0x55556bad2e60, L_0x55556bad52a0, L_0x55556bad7810, L_0x55556bad9dd0;
LS_0x55556bae3960_0_4 .concat8 [ 4 4 4 4], L_0x55556badc2e0, L_0x55556bade840, L_0x55556bae0df0, L_0x55556bae3410;
L_0x55556bae3960 .concat8 [ 16 16 0 0], LS_0x55556bae3960_0_0, LS_0x55556bae3960_0_4;
S_0x55556b8a1230 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b898e90_0 .net "A", 3 0, L_0x55556bad2f00;  1 drivers
v0x55556b89e5c0_0 .net "B", 3 0, L_0x55556bad2fa0;  1 drivers
v0x55556b89ddd0_0 .net "Cin", 0 0, L_0x7fce156f73c8;  alias, 1 drivers
v0x55556b89ba00_0 .net "Cout", 0 0, L_0x55556bad27e0;  1 drivers
v0x55556b89bad0_0 .net "Sum", 3 0, L_0x55556bad2e60;  1 drivers
v0x55556b8901d0_0 .net "carry", 2 0, L_0x55556bad22e0;  1 drivers
L_0x55556bad1070 .part L_0x55556bad2f00, 0, 1;
L_0x55556bad11a0 .part L_0x55556bad2fa0, 0, 1;
L_0x55556bad1740 .part L_0x55556bad2f00, 1, 1;
L_0x55556bad1870 .part L_0x55556bad2fa0, 1, 1;
L_0x55556bad19a0 .part L_0x55556bad22e0, 0, 1;
L_0x55556bad1f50 .part L_0x55556bad2f00, 2, 1;
L_0x55556bad20c0 .part L_0x55556bad2fa0, 2, 1;
L_0x55556bad21f0 .part L_0x55556bad22e0, 1, 1;
L_0x55556bad22e0 .concat8 [ 1 1 1 0], L_0x55556bad0f20, L_0x55556bad15f0, L_0x55556bad1e00;
L_0x55556bad2940 .part L_0x55556bad2f00, 3, 1;
L_0x55556bad2b00 .part L_0x55556bad2fa0, 3, 1;
L_0x55556bad2cc0 .part L_0x55556bad22e0, 2, 1;
L_0x55556bad2e60 .concat8 [ 1 1 1 1], L_0x55556bad0c70, L_0x55556bad1340, L_0x55556bad1ab0, L_0x55556bad2490;
S_0x55556b8881a0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8a1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad0c00 .functor XOR 1, L_0x55556bad1070, L_0x55556bad11a0, C4<0>, C4<0>;
L_0x55556bad0c70 .functor XOR 1, L_0x55556bad0c00, L_0x7fce156f73c8, C4<0>, C4<0>;
L_0x55556bad0d30 .functor AND 1, L_0x55556bad1070, L_0x55556bad11a0, C4<1>, C4<1>;
L_0x55556bad0e40 .functor XOR 1, L_0x55556bad1070, L_0x55556bad11a0, C4<0>, C4<0>;
L_0x55556bad0eb0 .functor AND 1, L_0x7fce156f73c8, L_0x55556bad0e40, C4<1>, C4<1>;
L_0x55556bad0f20 .functor OR 1, L_0x55556bad0d30, L_0x55556bad0eb0, C4<0>, C4<0>;
v0x55556b88bb90_0 .net "A", 0 0, L_0x55556bad1070;  1 drivers
v0x55556b88b5e0_0 .net "B", 0 0, L_0x55556bad11a0;  1 drivers
v0x55556b88b680_0 .net "Cin", 0 0, L_0x7fce156f73c8;  alias, 1 drivers
v0x55556b88b380_0 .net "Cout", 0 0, L_0x55556bad0f20;  1 drivers
v0x55556b88b440_0 .net "Sum", 0 0, L_0x55556bad0c70;  1 drivers
v0x55556b88b1b0_0 .net *"_ivl_0", 0 0, L_0x55556bad0c00;  1 drivers
v0x55556b88b270_0 .net *"_ivl_4", 0 0, L_0x55556bad0d30;  1 drivers
v0x55556b8804a0_0 .net *"_ivl_6", 0 0, L_0x55556bad0e40;  1 drivers
v0x55556b87ffa0_0 .net *"_ivl_8", 0 0, L_0x55556bad0eb0;  1 drivers
S_0x55556b86e960 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8a1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad12d0 .functor XOR 1, L_0x55556bad1740, L_0x55556bad1870, C4<0>, C4<0>;
L_0x55556bad1340 .functor XOR 1, L_0x55556bad12d0, L_0x55556bad19a0, C4<0>, C4<0>;
L_0x55556bad13b0 .functor AND 1, L_0x55556bad1740, L_0x55556bad1870, C4<1>, C4<1>;
L_0x55556bad1470 .functor XOR 1, L_0x55556bad1740, L_0x55556bad1870, C4<0>, C4<0>;
L_0x55556bad14e0 .functor AND 1, L_0x55556bad19a0, L_0x55556bad1470, C4<1>, C4<1>;
L_0x55556bad15f0 .functor OR 1, L_0x55556bad13b0, L_0x55556bad14e0, C4<0>, C4<0>;
v0x55556b87fdf0_0 .net "A", 0 0, L_0x55556bad1740;  1 drivers
v0x55556b87fb70_0 .net "B", 0 0, L_0x55556bad1870;  1 drivers
v0x55556b87fc30_0 .net "Cin", 0 0, L_0x55556bad19a0;  1 drivers
v0x55556b874e60_0 .net "Cout", 0 0, L_0x55556bad15f0;  1 drivers
v0x55556b874f20_0 .net "Sum", 0 0, L_0x55556bad1340;  1 drivers
v0x55556b874960_0 .net *"_ivl_0", 0 0, L_0x55556bad12d0;  1 drivers
v0x55556b874a20_0 .net *"_ivl_4", 0 0, L_0x55556bad13b0;  1 drivers
v0x55556b874700_0 .net *"_ivl_6", 0 0, L_0x55556bad1470;  1 drivers
v0x55556b852720_0 .net *"_ivl_8", 0 0, L_0x55556bad14e0;  1 drivers
S_0x55556b871520 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8a1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad1a40 .functor XOR 1, L_0x55556bad1f50, L_0x55556bad20c0, C4<0>, C4<0>;
L_0x55556bad1ab0 .functor XOR 1, L_0x55556bad1a40, L_0x55556bad21f0, C4<0>, C4<0>;
L_0x55556bad1b70 .functor AND 1, L_0x55556bad1f50, L_0x55556bad20c0, C4<1>, C4<1>;
L_0x55556bad1c80 .functor XOR 1, L_0x55556bad1f50, L_0x55556bad20c0, C4<0>, C4<0>;
L_0x55556bad1cf0 .functor AND 1, L_0x55556bad21f0, L_0x55556bad1c80, C4<1>, C4<1>;
L_0x55556bad1e00 .functor OR 1, L_0x55556bad1b70, L_0x55556bad1cf0, C4<0>, C4<0>;
v0x55556b8745e0_0 .net "A", 0 0, L_0x55556bad1f50;  1 drivers
v0x55556b869820_0 .net "B", 0 0, L_0x55556bad20c0;  1 drivers
v0x55556b8698e0_0 .net "Cin", 0 0, L_0x55556bad21f0;  1 drivers
v0x55556b869320_0 .net "Cout", 0 0, L_0x55556bad1e00;  1 drivers
v0x55556b8693e0_0 .net "Sum", 0 0, L_0x55556bad1ab0;  1 drivers
v0x55556b8690c0_0 .net *"_ivl_0", 0 0, L_0x55556bad1a40;  1 drivers
v0x55556b869180_0 .net *"_ivl_4", 0 0, L_0x55556bad1b70;  1 drivers
v0x55556b868ef0_0 .net *"_ivl_6", 0 0, L_0x55556bad1c80;  1 drivers
v0x55556b85e1e0_0 .net *"_ivl_8", 0 0, L_0x55556bad1cf0;  1 drivers
S_0x55556b873f30 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8a1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad2420 .functor XOR 1, L_0x55556bad2940, L_0x55556bad2b00, C4<0>, C4<0>;
L_0x55556bad2490 .functor XOR 1, L_0x55556bad2420, L_0x55556bad2cc0, C4<0>, C4<0>;
L_0x55556bad2550 .functor AND 1, L_0x55556bad2940, L_0x55556bad2b00, C4<1>, C4<1>;
L_0x55556bad2660 .functor XOR 1, L_0x55556bad2940, L_0x55556bad2b00, C4<0>, C4<0>;
L_0x55556bad26d0 .functor AND 1, L_0x55556bad2cc0, L_0x55556bad2660, C4<1>, C4<1>;
L_0x55556bad27e0 .functor OR 1, L_0x55556bad2550, L_0x55556bad26d0, C4<0>, C4<0>;
v0x55556b85dd90_0 .net "A", 0 0, L_0x55556bad2940;  1 drivers
v0x55556b85da80_0 .net "B", 0 0, L_0x55556bad2b00;  1 drivers
v0x55556b85db20_0 .net "Cin", 0 0, L_0x55556bad2cc0;  1 drivers
v0x55556b89b210_0 .net "Cout", 0 0, L_0x55556bad27e0;  alias, 1 drivers
v0x55556b89b2d0_0 .net "Sum", 0 0, L_0x55556bad2490;  1 drivers
v0x55556b8994a0_0 .net *"_ivl_0", 0 0, L_0x55556bad2420;  1 drivers
v0x55556b899560_0 .net *"_ivl_4", 0 0, L_0x55556bad2550;  1 drivers
v0x55556b8a0fd0_0 .net *"_ivl_6", 0 0, L_0x55556bad2660;  1 drivers
v0x55556b8a0830_0 .net *"_ivl_8", 0 0, L_0x55556bad26d0;  1 drivers
S_0x55556b879fa0 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b873cd0_0 .net "A", 3 0, L_0x55556bad5340;  1 drivers
v0x55556b873530_0 .net "B", 3 0, L_0x55556bad53e0;  1 drivers
v0x55556b86ba50_0 .net "Cin", 0 0, L_0x55556bad5480;  1 drivers
v0x55556b8712c0_0 .net "Cout", 0 0, L_0x55556bad4c20;  1 drivers
v0x55556b871390_0 .net "Sum", 3 0, L_0x55556bad52a0;  1 drivers
v0x55556b870ad0_0 .net "carry", 2 0, L_0x55556bad4720;  1 drivers
L_0x55556bad34b0 .part L_0x55556bad5340, 0, 1;
L_0x55556bad35e0 .part L_0x55556bad53e0, 0, 1;
L_0x55556bad3b80 .part L_0x55556bad5340, 1, 1;
L_0x55556bad3cb0 .part L_0x55556bad53e0, 1, 1;
L_0x55556bad3de0 .part L_0x55556bad4720, 0, 1;
L_0x55556bad4390 .part L_0x55556bad5340, 2, 1;
L_0x55556bad4500 .part L_0x55556bad53e0, 2, 1;
L_0x55556bad4630 .part L_0x55556bad4720, 1, 1;
L_0x55556bad4720 .concat8 [ 1 1 1 0], L_0x55556bad3360, L_0x55556bad3a30, L_0x55556bad4240;
L_0x55556bad4d80 .part L_0x55556bad5340, 3, 1;
L_0x55556bad4f40 .part L_0x55556bad53e0, 3, 1;
L_0x55556bad5100 .part L_0x55556bad4720, 2, 1;
L_0x55556bad52a0 .concat8 [ 1 1 1 1], L_0x55556bad30b0, L_0x55556bad3780, L_0x55556bad3ef0, L_0x55556bad48d0;
S_0x55556b87cb60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b879fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad3040 .functor XOR 1, L_0x55556bad34b0, L_0x55556bad35e0, C4<0>, C4<0>;
L_0x55556bad30b0 .functor XOR 1, L_0x55556bad3040, L_0x55556bad5480, C4<0>, C4<0>;
L_0x55556bad3120 .functor AND 1, L_0x55556bad34b0, L_0x55556bad35e0, C4<1>, C4<1>;
L_0x55556bad3230 .functor XOR 1, L_0x55556bad34b0, L_0x55556bad35e0, C4<0>, C4<0>;
L_0x55556bad32a0 .functor AND 1, L_0x55556bad5480, L_0x55556bad3230, C4<1>, C4<1>;
L_0x55556bad3360 .functor OR 1, L_0x55556bad3120, L_0x55556bad32a0, C4<0>, C4<0>;
v0x55556b896040_0 .net "A", 0 0, L_0x55556bad34b0;  1 drivers
v0x55556b8957f0_0 .net "B", 0 0, L_0x55556bad35e0;  1 drivers
v0x55556b8958b0_0 .net "Cin", 0 0, L_0x55556bad5480;  alias, 1 drivers
v0x55556b88dd10_0 .net "Cout", 0 0, L_0x55556bad3360;  1 drivers
v0x55556b88ddd0_0 .net "Sum", 0 0, L_0x55556bad30b0;  1 drivers
v0x55556b893580_0 .net *"_ivl_0", 0 0, L_0x55556bad3040;  1 drivers
v0x55556b893640_0 .net *"_ivl_4", 0 0, L_0x55556bad3120;  1 drivers
v0x55556b892d90_0 .net *"_ivl_6", 0 0, L_0x55556bad3230;  1 drivers
v0x55556b8909c0_0 .net *"_ivl_8", 0 0, L_0x55556bad32a0;  1 drivers
S_0x55556b87f570 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b879fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad3710 .functor XOR 1, L_0x55556bad3b80, L_0x55556bad3cb0, C4<0>, C4<0>;
L_0x55556bad3780 .functor XOR 1, L_0x55556bad3710, L_0x55556bad3de0, C4<0>, C4<0>;
L_0x55556bad37f0 .functor AND 1, L_0x55556bad3b80, L_0x55556bad3cb0, C4<1>, C4<1>;
L_0x55556bad38b0 .functor XOR 1, L_0x55556bad3b80, L_0x55556bad3cb0, C4<0>, C4<0>;
L_0x55556bad3920 .functor AND 1, L_0x55556bad3de0, L_0x55556bad38b0, C4<1>, C4<1>;
L_0x55556bad3a30 .functor OR 1, L_0x55556bad37f0, L_0x55556bad3920, C4<0>, C4<0>;
v0x55556b884c40_0 .net "A", 0 0, L_0x55556bad3b80;  1 drivers
v0x55556b882d30_0 .net "B", 0 0, L_0x55556bad3cb0;  1 drivers
v0x55556b882dd0_0 .net "Cin", 0 0, L_0x55556bad3de0;  1 drivers
v0x55556b88a950_0 .net "Cout", 0 0, L_0x55556bad3a30;  1 drivers
v0x55556b88aa10_0 .net "Sum", 0 0, L_0x55556bad3780;  1 drivers
v0x55556b88a1b0_0 .net *"_ivl_0", 0 0, L_0x55556bad3710;  1 drivers
v0x55556b88a270_0 .net *"_ivl_4", 0 0, L_0x55556bad37f0;  1 drivers
v0x55556b8826d0_0 .net *"_ivl_6", 0 0, L_0x55556bad38b0;  1 drivers
v0x55556b887f40_0 .net *"_ivl_8", 0 0, L_0x55556bad3920;  1 drivers
S_0x55556b8855e0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b879fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad3e80 .functor XOR 1, L_0x55556bad4390, L_0x55556bad4500, C4<0>, C4<0>;
L_0x55556bad3ef0 .functor XOR 1, L_0x55556bad3e80, L_0x55556bad4630, C4<0>, C4<0>;
L_0x55556bad3fb0 .functor AND 1, L_0x55556bad4390, L_0x55556bad4500, C4<1>, C4<1>;
L_0x55556bad40c0 .functor XOR 1, L_0x55556bad4390, L_0x55556bad4500, C4<0>, C4<0>;
L_0x55556bad4130 .functor AND 1, L_0x55556bad4630, L_0x55556bad40c0, C4<1>, C4<1>;
L_0x55556bad4240 .functor OR 1, L_0x55556bad3fb0, L_0x55556bad4130, C4<0>, C4<0>;
v0x55556b887800_0 .net "A", 0 0, L_0x55556bad4390;  1 drivers
v0x55556b885380_0 .net "B", 0 0, L_0x55556bad4500;  1 drivers
v0x55556b885420_0 .net "Cin", 0 0, L_0x55556bad4630;  1 drivers
v0x55556b879550_0 .net "Cout", 0 0, L_0x55556bad4240;  1 drivers
v0x55556b879610_0 .net "Sum", 0 0, L_0x55556bad3ef0;  1 drivers
v0x55556b8776f0_0 .net *"_ivl_0", 0 0, L_0x55556bad3e80;  1 drivers
v0x55556b8777b0_0 .net *"_ivl_4", 0 0, L_0x55556bad3fb0;  1 drivers
v0x55556b87f310_0 .net *"_ivl_6", 0 0, L_0x55556bad40c0;  1 drivers
v0x55556b87eb70_0 .net *"_ivl_8", 0 0, L_0x55556bad4130;  1 drivers
S_0x55556b8688f0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b879fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad4860 .functor XOR 1, L_0x55556bad4d80, L_0x55556bad4f40, C4<0>, C4<0>;
L_0x55556bad48d0 .functor XOR 1, L_0x55556bad4860, L_0x55556bad5100, C4<0>, C4<0>;
L_0x55556bad4990 .functor AND 1, L_0x55556bad4d80, L_0x55556bad4f40, C4<1>, C4<1>;
L_0x55556bad4aa0 .functor XOR 1, L_0x55556bad4d80, L_0x55556bad4f40, C4<0>, C4<0>;
L_0x55556bad4b10 .functor AND 1, L_0x55556bad5100, L_0x55556bad4aa0, C4<1>, C4<1>;
L_0x55556bad4c20 .functor OR 1, L_0x55556bad4990, L_0x55556bad4b10, C4<0>, C4<0>;
v0x55556b877140_0 .net "A", 0 0, L_0x55556bad4d80;  1 drivers
v0x55556b87c900_0 .net "B", 0 0, L_0x55556bad4f40;  1 drivers
v0x55556b87c9c0_0 .net "Cin", 0 0, L_0x55556bad5100;  1 drivers
v0x55556b87c110_0 .net "Cout", 0 0, L_0x55556bad4c20;  alias, 1 drivers
v0x55556b87c1d0_0 .net "Sum", 0 0, L_0x55556bad48d0;  1 drivers
v0x55556b879d40_0 .net *"_ivl_0", 0 0, L_0x55556bad4860;  1 drivers
v0x55556b879e00_0 .net *"_ivl_4", 0 0, L_0x55556bad4990;  1 drivers
v0x55556b86df10_0 .net *"_ivl_6", 0 0, L_0x55556bad4aa0;  1 drivers
v0x55556b86c0b0_0 .net *"_ivl_8", 0 0, L_0x55556bad4b10;  1 drivers
S_0x55556b84f540 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b84c720_0 .net "A", 3 0, L_0x55556bad78b0;  1 drivers
v0x55556b914710_0 .net "B", 3 0, L_0x55556bad7990;  1 drivers
v0x55556b958ac0_0 .net "Cin", 0 0, L_0x55556bad7a30;  1 drivers
v0x55556b958860_0 .net "Cout", 0 0, L_0x55556bad7190;  1 drivers
v0x55556b958930_0 .net "Sum", 3 0, L_0x55556bad7810;  1 drivers
v0x55556b958690_0 .net "carry", 2 0, L_0x55556bad6c90;  1 drivers
L_0x55556bad5a20 .part L_0x55556bad78b0, 0, 1;
L_0x55556bad5b50 .part L_0x55556bad7990, 0, 1;
L_0x55556bad60f0 .part L_0x55556bad78b0, 1, 1;
L_0x55556bad6220 .part L_0x55556bad7990, 1, 1;
L_0x55556bad6350 .part L_0x55556bad6c90, 0, 1;
L_0x55556bad6900 .part L_0x55556bad78b0, 2, 1;
L_0x55556bad6a70 .part L_0x55556bad7990, 2, 1;
L_0x55556bad6ba0 .part L_0x55556bad6c90, 1, 1;
L_0x55556bad6c90 .concat8 [ 1 1 1 0], L_0x55556bad58d0, L_0x55556bad5fa0, L_0x55556bad67b0;
L_0x55556bad72f0 .part L_0x55556bad78b0, 3, 1;
L_0x55556bad74b0 .part L_0x55556bad7990, 3, 1;
L_0x55556bad7670 .part L_0x55556bad6c90, 2, 1;
L_0x55556bad7810 .concat8 [ 1 1 1 1], L_0x55556bad5620, L_0x55556bad5cf0, L_0x55556bad6460, L_0x55556bad6e40;
S_0x55556b851f50 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b84f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad55b0 .functor XOR 1, L_0x55556bad5a20, L_0x55556bad5b50, C4<0>, C4<0>;
L_0x55556bad5620 .functor XOR 1, L_0x55556bad55b0, L_0x55556bad7a30, C4<0>, C4<0>;
L_0x55556bad5690 .functor AND 1, L_0x55556bad5a20, L_0x55556bad5b50, C4<1>, C4<1>;
L_0x55556bad57a0 .functor XOR 1, L_0x55556bad5a20, L_0x55556bad5b50, C4<0>, C4<0>;
L_0x55556bad5810 .functor AND 1, L_0x55556bad7a30, L_0x55556bad57a0, C4<1>, C4<1>;
L_0x55556bad58d0 .functor OR 1, L_0x55556bad5690, L_0x55556bad5810, C4<0>, C4<0>;
v0x55556b862980_0 .net "A", 0 0, L_0x55556bad5a20;  1 drivers
v0x55556b860a70_0 .net "B", 0 0, L_0x55556bad5b50;  1 drivers
v0x55556b860b10_0 .net "Cin", 0 0, L_0x55556bad7a30;  alias, 1 drivers
v0x55556b868690_0 .net "Cout", 0 0, L_0x55556bad58d0;  1 drivers
v0x55556b868750_0 .net "Sum", 0 0, L_0x55556bad5620;  1 drivers
v0x55556b867ef0_0 .net *"_ivl_0", 0 0, L_0x55556bad55b0;  1 drivers
v0x55556b867fb0_0 .net *"_ivl_4", 0 0, L_0x55556bad5690;  1 drivers
v0x55556b860410_0 .net *"_ivl_6", 0 0, L_0x55556bad57a0;  1 drivers
v0x55556b865c80_0 .net *"_ivl_8", 0 0, L_0x55556bad5810;  1 drivers
S_0x55556b857ce0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b84f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad5c80 .functor XOR 1, L_0x55556bad60f0, L_0x55556bad6220, C4<0>, C4<0>;
L_0x55556bad5cf0 .functor XOR 1, L_0x55556bad5c80, L_0x55556bad6350, C4<0>, C4<0>;
L_0x55556bad5d60 .functor AND 1, L_0x55556bad60f0, L_0x55556bad6220, C4<1>, C4<1>;
L_0x55556bad5e20 .functor XOR 1, L_0x55556bad60f0, L_0x55556bad6220, C4<0>, C4<0>;
L_0x55556bad5e90 .functor AND 1, L_0x55556bad6350, L_0x55556bad5e20, C4<1>, C4<1>;
L_0x55556bad5fa0 .functor OR 1, L_0x55556bad5d60, L_0x55556bad5e90, C4<0>, C4<0>;
v0x55556b865540_0 .net "A", 0 0, L_0x55556bad60f0;  1 drivers
v0x55556b8630c0_0 .net "B", 0 0, L_0x55556bad6220;  1 drivers
v0x55556b863180_0 .net "Cin", 0 0, L_0x55556bad6350;  1 drivers
v0x55556b857290_0 .net "Cout", 0 0, L_0x55556bad5fa0;  1 drivers
v0x55556b857350_0 .net "Sum", 0 0, L_0x55556bad5cf0;  1 drivers
v0x55556b855430_0 .net *"_ivl_0", 0 0, L_0x55556bad5c80;  1 drivers
v0x55556b8554f0_0 .net *"_ivl_4", 0 0, L_0x55556bad5d60;  1 drivers
v0x55556b85d050_0 .net *"_ivl_6", 0 0, L_0x55556bad5e20;  1 drivers
v0x55556b85c8b0_0 .net *"_ivl_8", 0 0, L_0x55556bad5e90;  1 drivers
S_0x55556b85a8a0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b84f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad63f0 .functor XOR 1, L_0x55556bad6900, L_0x55556bad6a70, C4<0>, C4<0>;
L_0x55556bad6460 .functor XOR 1, L_0x55556bad63f0, L_0x55556bad6ba0, C4<0>, C4<0>;
L_0x55556bad6520 .functor AND 1, L_0x55556bad6900, L_0x55556bad6a70, C4<1>, C4<1>;
L_0x55556bad6630 .functor XOR 1, L_0x55556bad6900, L_0x55556bad6a70, C4<0>, C4<0>;
L_0x55556bad66a0 .functor AND 1, L_0x55556bad6ba0, L_0x55556bad6630, C4<1>, C4<1>;
L_0x55556bad67b0 .functor OR 1, L_0x55556bad6520, L_0x55556bad66a0, C4<0>, C4<0>;
v0x55556b854e80_0 .net "A", 0 0, L_0x55556bad6900;  1 drivers
v0x55556b85a640_0 .net "B", 0 0, L_0x55556bad6a70;  1 drivers
v0x55556b85a700_0 .net "Cin", 0 0, L_0x55556bad6ba0;  1 drivers
v0x55556b859e50_0 .net "Cout", 0 0, L_0x55556bad67b0;  1 drivers
v0x55556b859f10_0 .net "Sum", 0 0, L_0x55556bad6460;  1 drivers
v0x55556b857a80_0 .net *"_ivl_0", 0 0, L_0x55556bad63f0;  1 drivers
v0x55556b857b40_0 .net *"_ivl_4", 0 0, L_0x55556bad6520;  1 drivers
v0x55556b84bf30_0 .net *"_ivl_6", 0 0, L_0x55556bad6630;  1 drivers
v0x55556b84a180_0 .net *"_ivl_8", 0 0, L_0x55556bad66a0;  1 drivers
S_0x55556b85d2b0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b84f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad6dd0 .functor XOR 1, L_0x55556bad72f0, L_0x55556bad74b0, C4<0>, C4<0>;
L_0x55556bad6e40 .functor XOR 1, L_0x55556bad6dd0, L_0x55556bad7670, C4<0>, C4<0>;
L_0x55556bad6f00 .functor AND 1, L_0x55556bad72f0, L_0x55556bad74b0, C4<1>, C4<1>;
L_0x55556bad7010 .functor XOR 1, L_0x55556bad72f0, L_0x55556bad74b0, C4<0>, C4<0>;
L_0x55556bad7080 .functor AND 1, L_0x55556bad7670, L_0x55556bad7010, C4<1>, C4<1>;
L_0x55556bad7190 .functor OR 1, L_0x55556bad6f00, L_0x55556bad7080, C4<0>, C4<0>;
v0x55556b851da0_0 .net "A", 0 0, L_0x55556bad72f0;  1 drivers
v0x55556b8518f0_0 .net "B", 0 0, L_0x55556bad74b0;  1 drivers
v0x55556b851990_0 .net "Cin", 0 0, L_0x55556bad7670;  1 drivers
v0x55556b851550_0 .net "Cout", 0 0, L_0x55556bad7190;  alias, 1 drivers
v0x55556b851610_0 .net "Sum", 0 0, L_0x55556bad6e40;  1 drivers
v0x55556b849b70_0 .net *"_ivl_0", 0 0, L_0x55556bad6dd0;  1 drivers
v0x55556b849c30_0 .net *"_ivl_4", 0 0, L_0x55556bad6f00;  1 drivers
v0x55556b84f2e0_0 .net *"_ivl_6", 0 0, L_0x55556bad7010;  1 drivers
v0x55556b84eaf0_0 .net *"_ivl_8", 0 0, L_0x55556bad7080;  1 drivers
S_0x55556b863320 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b952070_0 .net "A", 3 0, L_0x55556bad9e70;  1 drivers
v0x55556b950300_0 .net "B", 3 0, L_0x55556bad9f10;  1 drivers
v0x55556b957e30_0 .net "Cin", 0 0, L_0x55556bada040;  1 drivers
v0x55556b957690_0 .net "Cout", 0 0, L_0x55556bad9750;  1 drivers
v0x55556b957760_0 .net "Sum", 3 0, L_0x55556bad9dd0;  1 drivers
v0x55556b94fcf0_0 .net "carry", 2 0, L_0x55556bad9250;  1 drivers
L_0x55556bad7fe0 .part L_0x55556bad9e70, 0, 1;
L_0x55556bad8110 .part L_0x55556bad9f10, 0, 1;
L_0x55556bad86b0 .part L_0x55556bad9e70, 1, 1;
L_0x55556bad87e0 .part L_0x55556bad9f10, 1, 1;
L_0x55556bad8910 .part L_0x55556bad9250, 0, 1;
L_0x55556bad8ec0 .part L_0x55556bad9e70, 2, 1;
L_0x55556bad9030 .part L_0x55556bad9f10, 2, 1;
L_0x55556bad9160 .part L_0x55556bad9250, 1, 1;
L_0x55556bad9250 .concat8 [ 1 1 1 0], L_0x55556bad7ed0, L_0x55556bad8560, L_0x55556bad8d70;
L_0x55556bad98b0 .part L_0x55556bad9e70, 3, 1;
L_0x55556bad9a70 .part L_0x55556bad9f10, 3, 1;
L_0x55556bad9c30 .part L_0x55556bad9250, 2, 1;
L_0x55556bad9dd0 .concat8 [ 1 1 1 1], L_0x55556bad7c20, L_0x55556bad82b0, L_0x55556bad8a20, L_0x55556bad9400;
S_0x55556b865ee0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b863320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad7bb0 .functor XOR 1, L_0x55556bad7fe0, L_0x55556bad8110, C4<0>, C4<0>;
L_0x55556bad7c20 .functor XOR 1, L_0x55556bad7bb0, L_0x55556bada040, C4<0>, C4<0>;
L_0x55556bad7c90 .functor AND 1, L_0x55556bad7fe0, L_0x55556bad8110, C4<1>, C4<1>;
L_0x55556bad7da0 .functor XOR 1, L_0x55556bad7fe0, L_0x55556bad8110, C4<0>, C4<0>;
L_0x55556bad7e10 .functor AND 1, L_0x55556bada040, L_0x55556bad7da0, C4<1>, C4<1>;
L_0x55556bad7ed0 .functor OR 1, L_0x55556bad7c90, L_0x55556bad7e10, C4<0>, C4<0>;
v0x55556b94db30_0 .net "A", 0 0, L_0x55556bad7fe0;  1 drivers
v0x55556b94d820_0 .net "B", 0 0, L_0x55556bad8110;  1 drivers
v0x55556b94d8c0_0 .net "Cin", 0 0, L_0x55556bada040;  alias, 1 drivers
v0x55556b909a40_0 .net "Cout", 0 0, L_0x55556bad7ed0;  1 drivers
v0x55556b909b00_0 .net "Sum", 0 0, L_0x55556bad7c20;  1 drivers
v0x55556b94d650_0 .net *"_ivl_0", 0 0, L_0x55556bad7bb0;  1 drivers
v0x55556b94d710_0 .net *"_ivl_4", 0 0, L_0x55556bad7c90;  1 drivers
v0x55556b942940_0 .net *"_ivl_6", 0 0, L_0x55556bad7da0;  1 drivers
v0x55556b942440_0 .net *"_ivl_8", 0 0, L_0x55556bad7e10;  1 drivers
S_0x55556b84c980 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b863320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad8240 .functor XOR 1, L_0x55556bad86b0, L_0x55556bad87e0, C4<0>, C4<0>;
L_0x55556bad82b0 .functor XOR 1, L_0x55556bad8240, L_0x55556bad8910, C4<0>, C4<0>;
L_0x55556bad8320 .functor AND 1, L_0x55556bad86b0, L_0x55556bad87e0, C4<1>, C4<1>;
L_0x55556bad83e0 .functor XOR 1, L_0x55556bad86b0, L_0x55556bad87e0, C4<0>, C4<0>;
L_0x55556bad8450 .functor AND 1, L_0x55556bad8910, L_0x55556bad83e0, C4<1>, C4<1>;
L_0x55556bad8560 .functor OR 1, L_0x55556bad8320, L_0x55556bad8450, C4<0>, C4<0>;
v0x55556b942290_0 .net "A", 0 0, L_0x55556bad86b0;  1 drivers
v0x55556b942010_0 .net "B", 0 0, L_0x55556bad87e0;  1 drivers
v0x55556b9420d0_0 .net "Cin", 0 0, L_0x55556bad8910;  1 drivers
v0x55556b937300_0 .net "Cout", 0 0, L_0x55556bad8560;  1 drivers
v0x55556b9373c0_0 .net "Sum", 0 0, L_0x55556bad82b0;  1 drivers
v0x55556b936e00_0 .net *"_ivl_0", 0 0, L_0x55556bad8240;  1 drivers
v0x55556b936ec0_0 .net *"_ivl_4", 0 0, L_0x55556bad8320;  1 drivers
v0x55556b936ba0_0 .net *"_ivl_6", 0 0, L_0x55556bad83e0;  1 drivers
v0x55556b9369d0_0 .net *"_ivl_8", 0 0, L_0x55556bad8450;  1 drivers
S_0x55556b941a10 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b863320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad89b0 .functor XOR 1, L_0x55556bad8ec0, L_0x55556bad9030, C4<0>, C4<0>;
L_0x55556bad8a20 .functor XOR 1, L_0x55556bad89b0, L_0x55556bad9160, C4<0>, C4<0>;
L_0x55556bad8ae0 .functor AND 1, L_0x55556bad8ec0, L_0x55556bad9030, C4<1>, C4<1>;
L_0x55556bad8bf0 .functor XOR 1, L_0x55556bad8ec0, L_0x55556bad9030, C4<0>, C4<0>;
L_0x55556bad8c60 .functor AND 1, L_0x55556bad9160, L_0x55556bad8bf0, C4<1>, C4<1>;
L_0x55556bad8d70 .functor OR 1, L_0x55556bad8ae0, L_0x55556bad8c60, C4<0>, C4<0>;
v0x55556b92bd70_0 .net "A", 0 0, L_0x55556bad8ec0;  1 drivers
v0x55556b92b7c0_0 .net "B", 0 0, L_0x55556bad9030;  1 drivers
v0x55556b92b880_0 .net "Cin", 0 0, L_0x55556bad9160;  1 drivers
v0x55556b92b560_0 .net "Cout", 0 0, L_0x55556bad8d70;  1 drivers
v0x55556b92b620_0 .net "Sum", 0 0, L_0x55556bad8a20;  1 drivers
v0x55556b909580_0 .net *"_ivl_0", 0 0, L_0x55556bad89b0;  1 drivers
v0x55556b909640_0 .net *"_ivl_4", 0 0, L_0x55556bad8ae0;  1 drivers
v0x55556b92b390_0 .net *"_ivl_6", 0 0, L_0x55556bad8bf0;  1 drivers
v0x55556b920680_0 .net *"_ivl_8", 0 0, L_0x55556bad8c60;  1 drivers
S_0x55556b947a80 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b863320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bad9390 .functor XOR 1, L_0x55556bad98b0, L_0x55556bad9a70, C4<0>, C4<0>;
L_0x55556bad9400 .functor XOR 1, L_0x55556bad9390, L_0x55556bad9c30, C4<0>, C4<0>;
L_0x55556bad94c0 .functor AND 1, L_0x55556bad98b0, L_0x55556bad9a70, C4<1>, C4<1>;
L_0x55556bad95d0 .functor XOR 1, L_0x55556bad98b0, L_0x55556bad9a70, C4<0>, C4<0>;
L_0x55556bad9640 .functor AND 1, L_0x55556bad9c30, L_0x55556bad95d0, C4<1>, C4<1>;
L_0x55556bad9750 .functor OR 1, L_0x55556bad94c0, L_0x55556bad9640, C4<0>, C4<0>;
v0x55556b920230_0 .net "A", 0 0, L_0x55556bad98b0;  1 drivers
v0x55556b91ff20_0 .net "B", 0 0, L_0x55556bad9a70;  1 drivers
v0x55556b91ffc0_0 .net "Cin", 0 0, L_0x55556bad9c30;  1 drivers
v0x55556b91fd50_0 .net "Cout", 0 0, L_0x55556bad9750;  alias, 1 drivers
v0x55556b91fe10_0 .net "Sum", 0 0, L_0x55556bad9400;  1 drivers
v0x55556b915040_0 .net *"_ivl_0", 0 0, L_0x55556bad9390;  1 drivers
v0x55556b915100_0 .net *"_ivl_4", 0 0, L_0x55556bad94c0;  1 drivers
v0x55556b914b40_0 .net *"_ivl_6", 0 0, L_0x55556bad95d0;  1 drivers
v0x55556b9148e0_0 .net *"_ivl_8", 0 0, L_0x55556bad9640;  1 drivers
S_0x55556b94a640 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b932f70_0 .net "A", 3 0, L_0x55556badc380;  1 drivers
v0x55556b930ba0_0 .net "B", 3 0, L_0x55556badc490;  1 drivers
v0x55556b924d70_0 .net "Cin", 0 0, L_0x55556badc530;  1 drivers
v0x55556b922f10_0 .net "Cout", 0 0, L_0x55556badbc60;  1 drivers
v0x55556b922fe0_0 .net "Sum", 3 0, L_0x55556badc2e0;  1 drivers
v0x55556b92ab30_0 .net "carry", 2 0, L_0x55556badb760;  1 drivers
L_0x55556bada4f0 .part L_0x55556badc380, 0, 1;
L_0x55556bada620 .part L_0x55556badc490, 0, 1;
L_0x55556badabc0 .part L_0x55556badc380, 1, 1;
L_0x55556badacf0 .part L_0x55556badc490, 1, 1;
L_0x55556badae20 .part L_0x55556badb760, 0, 1;
L_0x55556badb3d0 .part L_0x55556badc380, 2, 1;
L_0x55556badb540 .part L_0x55556badc490, 2, 1;
L_0x55556badb670 .part L_0x55556badb760, 1, 1;
L_0x55556badb760 .concat8 [ 1 1 1 0], L_0x55556bada3a0, L_0x55556badaa70, L_0x55556badb280;
L_0x55556badbdc0 .part L_0x55556badc380, 3, 1;
L_0x55556badbf80 .part L_0x55556badc490, 3, 1;
L_0x55556badc140 .part L_0x55556badb760, 2, 1;
L_0x55556badc2e0 .concat8 [ 1 1 1 1], L_0x55556bada1e0, L_0x55556bada7c0, L_0x55556badaf30, L_0x55556badb910;
S_0x55556b94d050 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b94a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bada170 .functor XOR 1, L_0x55556bada4f0, L_0x55556bada620, C4<0>, C4<0>;
L_0x55556bada1e0 .functor XOR 1, L_0x55556bada170, L_0x55556badc530, C4<0>, C4<0>;
L_0x55556bada250 .functor AND 1, L_0x55556bada4f0, L_0x55556bada620, C4<1>, C4<1>;
L_0x55556bada2c0 .functor XOR 1, L_0x55556bada4f0, L_0x55556bada620, C4<0>, C4<0>;
L_0x55556bada330 .functor AND 1, L_0x55556badc530, L_0x55556bada2c0, C4<1>, C4<1>;
L_0x55556bada3a0 .functor OR 1, L_0x55556bada250, L_0x55556bada330, C4<0>, C4<0>;
v0x55556b954ce0_0 .net "A", 0 0, L_0x55556bada4f0;  1 drivers
v0x55556b952860_0 .net "B", 0 0, L_0x55556bada620;  1 drivers
v0x55556b952900_0 .net "Cin", 0 0, L_0x55556badc530;  alias, 1 drivers
v0x55556b947030_0 .net "Cout", 0 0, L_0x55556bada3a0;  1 drivers
v0x55556b9470f0_0 .net "Sum", 0 0, L_0x55556bada1e0;  1 drivers
v0x55556b9451d0_0 .net *"_ivl_0", 0 0, L_0x55556bada170;  1 drivers
v0x55556b945290_0 .net *"_ivl_4", 0 0, L_0x55556bada250;  1 drivers
v0x55556b94cdf0_0 .net *"_ivl_6", 0 0, L_0x55556bada2c0;  1 drivers
v0x55556b94c650_0 .net *"_ivl_8", 0 0, L_0x55556bada330;  1 drivers
S_0x55556b952ac0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b94a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bada750 .functor XOR 1, L_0x55556badabc0, L_0x55556badacf0, C4<0>, C4<0>;
L_0x55556bada7c0 .functor XOR 1, L_0x55556bada750, L_0x55556badae20, C4<0>, C4<0>;
L_0x55556bada830 .functor AND 1, L_0x55556badabc0, L_0x55556badacf0, C4<1>, C4<1>;
L_0x55556bada8f0 .functor XOR 1, L_0x55556badabc0, L_0x55556badacf0, C4<0>, C4<0>;
L_0x55556bada960 .functor AND 1, L_0x55556badae20, L_0x55556bada8f0, C4<1>, C4<1>;
L_0x55556badaa70 .functor OR 1, L_0x55556bada830, L_0x55556bada960, C4<0>, C4<0>;
v0x55556b944c20_0 .net "A", 0 0, L_0x55556badabc0;  1 drivers
v0x55556b94a3e0_0 .net "B", 0 0, L_0x55556badacf0;  1 drivers
v0x55556b94a4a0_0 .net "Cin", 0 0, L_0x55556badae20;  1 drivers
v0x55556b949bf0_0 .net "Cout", 0 0, L_0x55556badaa70;  1 drivers
v0x55556b949cb0_0 .net "Sum", 0 0, L_0x55556bada7c0;  1 drivers
v0x55556b947820_0 .net *"_ivl_0", 0 0, L_0x55556bada750;  1 drivers
v0x55556b9478e0_0 .net *"_ivl_4", 0 0, L_0x55556bada830;  1 drivers
v0x55556b93b9f0_0 .net *"_ivl_6", 0 0, L_0x55556bada8f0;  1 drivers
v0x55556b939b90_0 .net *"_ivl_8", 0 0, L_0x55556bada960;  1 drivers
S_0x55556b955680 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b94a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badaec0 .functor XOR 1, L_0x55556badb3d0, L_0x55556badb540, C4<0>, C4<0>;
L_0x55556badaf30 .functor XOR 1, L_0x55556badaec0, L_0x55556badb670, C4<0>, C4<0>;
L_0x55556badaff0 .functor AND 1, L_0x55556badb3d0, L_0x55556badb540, C4<1>, C4<1>;
L_0x55556badb100 .functor XOR 1, L_0x55556badb3d0, L_0x55556badb540, C4<0>, C4<0>;
L_0x55556badb170 .functor AND 1, L_0x55556badb670, L_0x55556badb100, C4<1>, C4<1>;
L_0x55556badb280 .functor OR 1, L_0x55556badaff0, L_0x55556badb170, C4<0>, C4<0>;
v0x55556b941860_0 .net "A", 0 0, L_0x55556badb3d0;  1 drivers
v0x55556b941010_0 .net "B", 0 0, L_0x55556badb540;  1 drivers
v0x55556b9410d0_0 .net "Cin", 0 0, L_0x55556badb670;  1 drivers
v0x55556b939530_0 .net "Cout", 0 0, L_0x55556badb280;  1 drivers
v0x55556b9395f0_0 .net "Sum", 0 0, L_0x55556badaf30;  1 drivers
v0x55556b93eda0_0 .net *"_ivl_0", 0 0, L_0x55556badaec0;  1 drivers
v0x55556b93ee60_0 .net *"_ivl_4", 0 0, L_0x55556badaff0;  1 drivers
v0x55556b93e5b0_0 .net *"_ivl_6", 0 0, L_0x55556badb100;  1 drivers
v0x55556b93c1e0_0 .net *"_ivl_8", 0 0, L_0x55556badb170;  1 drivers
S_0x55556b958090 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b94a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badb8a0 .functor XOR 1, L_0x55556badbdc0, L_0x55556badbf80, C4<0>, C4<0>;
L_0x55556badb910 .functor XOR 1, L_0x55556badb8a0, L_0x55556badc140, C4<0>, C4<0>;
L_0x55556badb9d0 .functor AND 1, L_0x55556badbdc0, L_0x55556badbf80, C4<1>, C4<1>;
L_0x55556badbae0 .functor XOR 1, L_0x55556badbdc0, L_0x55556badbf80, C4<0>, C4<0>;
L_0x55556badbb50 .functor AND 1, L_0x55556badc140, L_0x55556badbae0, C4<1>, C4<1>;
L_0x55556badbc60 .functor OR 1, L_0x55556badb9d0, L_0x55556badbb50, C4<0>, C4<0>;
v0x55556b930460_0 .net "A", 0 0, L_0x55556badbdc0;  1 drivers
v0x55556b92e550_0 .net "B", 0 0, L_0x55556badbf80;  1 drivers
v0x55556b92e5f0_0 .net "Cin", 0 0, L_0x55556badc140;  1 drivers
v0x55556b936170_0 .net "Cout", 0 0, L_0x55556badbc60;  alias, 1 drivers
v0x55556b936230_0 .net "Sum", 0 0, L_0x55556badb910;  1 drivers
v0x55556b9359d0_0 .net *"_ivl_0", 0 0, L_0x55556badb8a0;  1 drivers
v0x55556b935a90_0 .net *"_ivl_4", 0 0, L_0x55556badb9d0;  1 drivers
v0x55556b92def0_0 .net *"_ivl_6", 0 0, L_0x55556badbae0;  1 drivers
v0x55556b933760_0 .net *"_ivl_8", 0 0, L_0x55556badbb50;  1 drivers
S_0x55556b93f000 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b9083b0_0 .net "A", 3 0, L_0x55556bade8e0;  1 drivers
v0x55556b9008d0_0 .net "B", 3 0, L_0x55556bade980;  1 drivers
v0x55556b906140_0 .net "Cin", 0 0, L_0x55556badeab0;  1 drivers
v0x55556b905950_0 .net "Cout", 0 0, L_0x55556bade1c0;  1 drivers
v0x55556b905a20_0 .net "Sum", 3 0, L_0x55556bade840;  1 drivers
v0x55556b903580_0 .net "carry", 2 0, L_0x55556baddcc0;  1 drivers
L_0x55556badca50 .part L_0x55556bade8e0, 0, 1;
L_0x55556badcb80 .part L_0x55556bade980, 0, 1;
L_0x55556badd120 .part L_0x55556bade8e0, 1, 1;
L_0x55556badd250 .part L_0x55556bade980, 1, 1;
L_0x55556badd380 .part L_0x55556baddcc0, 0, 1;
L_0x55556badd930 .part L_0x55556bade8e0, 2, 1;
L_0x55556baddaa0 .part L_0x55556bade980, 2, 1;
L_0x55556baddbd0 .part L_0x55556baddcc0, 1, 1;
L_0x55556baddcc0 .concat8 [ 1 1 1 0], L_0x55556badc900, L_0x55556badcfd0, L_0x55556badd7e0;
L_0x55556bade320 .part L_0x55556bade8e0, 3, 1;
L_0x55556bade4e0 .part L_0x55556bade980, 3, 1;
L_0x55556bade6a0 .part L_0x55556baddcc0, 2, 1;
L_0x55556bade840 .concat8 [ 1 1 1 1], L_0x55556badc6f0, L_0x55556badcd20, L_0x55556badd490, L_0x55556badde70;
S_0x55556b9257c0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b93f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badc420 .functor XOR 1, L_0x55556badca50, L_0x55556badcb80, C4<0>, C4<0>;
L_0x55556badc6f0 .functor XOR 1, L_0x55556badc420, L_0x55556badeab0, C4<0>, C4<0>;
L_0x55556badc760 .functor AND 1, L_0x55556badca50, L_0x55556badcb80, C4<1>, C4<1>;
L_0x55556badc7d0 .functor XOR 1, L_0x55556badca50, L_0x55556badcb80, C4<0>, C4<0>;
L_0x55556badc840 .functor AND 1, L_0x55556badeab0, L_0x55556badc7d0, C4<1>, C4<1>;
L_0x55556badc900 .functor OR 1, L_0x55556badc760, L_0x55556badc840, C4<0>, C4<0>;
v0x55556b922960_0 .net "A", 0 0, L_0x55556badca50;  1 drivers
v0x55556b928120_0 .net "B", 0 0, L_0x55556badcb80;  1 drivers
v0x55556b9281c0_0 .net "Cin", 0 0, L_0x55556badeab0;  alias, 1 drivers
v0x55556b927930_0 .net "Cout", 0 0, L_0x55556badc900;  1 drivers
v0x55556b9279f0_0 .net "Sum", 0 0, L_0x55556badc6f0;  1 drivers
v0x55556b925560_0 .net *"_ivl_0", 0 0, L_0x55556badc420;  1 drivers
v0x55556b925620_0 .net *"_ivl_4", 0 0, L_0x55556badc760;  1 drivers
v0x55556b919730_0 .net *"_ivl_6", 0 0, L_0x55556badc7d0;  1 drivers
v0x55556b9178d0_0 .net *"_ivl_8", 0 0, L_0x55556badc840;  1 drivers
S_0x55556b928380 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b93f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badccb0 .functor XOR 1, L_0x55556badd120, L_0x55556badd250, C4<0>, C4<0>;
L_0x55556badcd20 .functor XOR 1, L_0x55556badccb0, L_0x55556badd380, C4<0>, C4<0>;
L_0x55556badcd90 .functor AND 1, L_0x55556badd120, L_0x55556badd250, C4<1>, C4<1>;
L_0x55556badce50 .functor XOR 1, L_0x55556badd120, L_0x55556badd250, C4<0>, C4<0>;
L_0x55556badcec0 .functor AND 1, L_0x55556badd380, L_0x55556badce50, C4<1>, C4<1>;
L_0x55556badcfd0 .functor OR 1, L_0x55556badcd90, L_0x55556badcec0, C4<0>, C4<0>;
v0x55556b91f5a0_0 .net "A", 0 0, L_0x55556badd120;  1 drivers
v0x55556b91ed50_0 .net "B", 0 0, L_0x55556badd250;  1 drivers
v0x55556b91ee10_0 .net "Cin", 0 0, L_0x55556badd380;  1 drivers
v0x55556b917270_0 .net "Cout", 0 0, L_0x55556badcfd0;  1 drivers
v0x55556b917330_0 .net "Sum", 0 0, L_0x55556badcd20;  1 drivers
v0x55556b91cae0_0 .net *"_ivl_0", 0 0, L_0x55556badccb0;  1 drivers
v0x55556b91cba0_0 .net *"_ivl_4", 0 0, L_0x55556badcd90;  1 drivers
v0x55556b91c2f0_0 .net *"_ivl_6", 0 0, L_0x55556badce50;  1 drivers
v0x55556b919f20_0 .net *"_ivl_8", 0 0, L_0x55556badcec0;  1 drivers
S_0x55556b92ad90 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b93f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badd420 .functor XOR 1, L_0x55556badd930, L_0x55556baddaa0, C4<0>, C4<0>;
L_0x55556badd490 .functor XOR 1, L_0x55556badd420, L_0x55556baddbd0, C4<0>, C4<0>;
L_0x55556badd550 .functor AND 1, L_0x55556badd930, L_0x55556baddaa0, C4<1>, C4<1>;
L_0x55556badd660 .functor XOR 1, L_0x55556badd930, L_0x55556baddaa0, C4<0>, C4<0>;
L_0x55556badd6d0 .functor AND 1, L_0x55556baddbd0, L_0x55556badd660, C4<1>, C4<1>;
L_0x55556badd7e0 .functor OR 1, L_0x55556badd550, L_0x55556badd6d0, C4<0>, C4<0>;
v0x55556b90e1a0_0 .net "A", 0 0, L_0x55556badd930;  1 drivers
v0x55556b90c290_0 .net "B", 0 0, L_0x55556baddaa0;  1 drivers
v0x55556b90c350_0 .net "Cin", 0 0, L_0x55556baddbd0;  1 drivers
v0x55556b913eb0_0 .net "Cout", 0 0, L_0x55556badd7e0;  1 drivers
v0x55556b913f70_0 .net "Sum", 0 0, L_0x55556badd490;  1 drivers
v0x55556b913710_0 .net *"_ivl_0", 0 0, L_0x55556badd420;  1 drivers
v0x55556b9137d0_0 .net *"_ivl_4", 0 0, L_0x55556badd550;  1 drivers
v0x55556b90bc30_0 .net *"_ivl_6", 0 0, L_0x55556badd660;  1 drivers
v0x55556b9114a0_0 .net *"_ivl_8", 0 0, L_0x55556badd6d0;  1 drivers
S_0x55556b930e00 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b93f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badde00 .functor XOR 1, L_0x55556bade320, L_0x55556bade4e0, C4<0>, C4<0>;
L_0x55556badde70 .functor XOR 1, L_0x55556badde00, L_0x55556bade6a0, C4<0>, C4<0>;
L_0x55556baddf30 .functor AND 1, L_0x55556bade320, L_0x55556bade4e0, C4<1>, C4<1>;
L_0x55556bade040 .functor XOR 1, L_0x55556bade320, L_0x55556bade4e0, C4<0>, C4<0>;
L_0x55556bade0b0 .functor AND 1, L_0x55556bade6a0, L_0x55556bade040, C4<1>, C4<1>;
L_0x55556bade1c0 .functor OR 1, L_0x55556baddf30, L_0x55556bade0b0, C4<0>, C4<0>;
v0x55556b910d60_0 .net "A", 0 0, L_0x55556bade320;  1 drivers
v0x55556b90e8e0_0 .net "B", 0 0, L_0x55556bade4e0;  1 drivers
v0x55556b90e980_0 .net "Cin", 0 0, L_0x55556bade6a0;  1 drivers
v0x55556b902d90_0 .net "Cout", 0 0, L_0x55556bade1c0;  alias, 1 drivers
v0x55556b902e50_0 .net "Sum", 0 0, L_0x55556badde70;  1 drivers
v0x55556b900f30_0 .net *"_ivl_0", 0 0, L_0x55556badde00;  1 drivers
v0x55556b900ff0_0 .net *"_ivl_4", 0 0, L_0x55556baddf30;  1 drivers
v0x55556b908b50_0 .net *"_ivl_6", 0 0, L_0x55556bade040;  1 drivers
v0x55556b908750_0 .net *"_ivl_8", 0 0, L_0x55556bade0b0;  1 drivers
S_0x55556b9339c0 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8c37a0_0 .net "A", 3 0, L_0x55556bae0e90;  1 drivers
v0x55556b8b8a90_0 .net "B", 3 0, L_0x55556bae0fd0;  1 drivers
v0x55556b8b8590_0 .net "Cin", 0 0, L_0x55556bae1070;  1 drivers
v0x55556b8b8330_0 .net "Cout", 0 0, L_0x55556bae0770;  1 drivers
v0x55556b8b8400_0 .net "Sum", 3 0, L_0x55556bae0df0;  1 drivers
v0x55556b8f5ac0_0 .net "carry", 2 0, L_0x55556bae0270;  1 drivers
L_0x55556badf000 .part L_0x55556bae0e90, 0, 1;
L_0x55556badf130 .part L_0x55556bae0fd0, 0, 1;
L_0x55556badf6d0 .part L_0x55556bae0e90, 1, 1;
L_0x55556badf800 .part L_0x55556bae0fd0, 1, 1;
L_0x55556badf930 .part L_0x55556bae0270, 0, 1;
L_0x55556badfee0 .part L_0x55556bae0e90, 2, 1;
L_0x55556bae0050 .part L_0x55556bae0fd0, 2, 1;
L_0x55556bae0180 .part L_0x55556bae0270, 1, 1;
L_0x55556bae0270 .concat8 [ 1 1 1 0], L_0x55556badeeb0, L_0x55556badf580, L_0x55556badfd90;
L_0x55556bae08d0 .part L_0x55556bae0e90, 3, 1;
L_0x55556bae0a90 .part L_0x55556bae0fd0, 3, 1;
L_0x55556bae0c50 .part L_0x55556bae0270, 2, 1;
L_0x55556bae0df0 .concat8 [ 1 1 1 1], L_0x55556badec50, L_0x55556badf2d0, L_0x55556badfa40, L_0x55556bae0420;
S_0x55556b9363d0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b9339c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badebe0 .functor XOR 1, L_0x55556badf000, L_0x55556badf130, C4<0>, C4<0>;
L_0x55556badec50 .functor XOR 1, L_0x55556badebe0, L_0x55556bae1070, C4<0>, C4<0>;
L_0x55556badecc0 .functor AND 1, L_0x55556badf000, L_0x55556badf130, C4<1>, C4<1>;
L_0x55556baded80 .functor XOR 1, L_0x55556badf000, L_0x55556badf130, C4<0>, C4<0>;
L_0x55556badedf0 .functor AND 1, L_0x55556bae1070, L_0x55556baded80, C4<1>, C4<1>;
L_0x55556badeeb0 .functor OR 1, L_0x55556badecc0, L_0x55556badedf0, C4<0>, C4<0>;
v0x55556b8fc5c0_0 .net "A", 0 0, L_0x55556badf000;  1 drivers
v0x55556b8fc2b0_0 .net "B", 0 0, L_0x55556badf130;  1 drivers
v0x55556b8fc350_0 .net "Cin", 0 0, L_0x55556bae1070;  alias, 1 drivers
v0x55556b8fc0e0_0 .net "Cout", 0 0, L_0x55556badeeb0;  1 drivers
v0x55556b8fc1a0_0 .net "Sum", 0 0, L_0x55556badec50;  1 drivers
v0x55556b8f19d0_0 .net *"_ivl_0", 0 0, L_0x55556badebe0;  1 drivers
v0x55556b8f1a90_0 .net *"_ivl_4", 0 0, L_0x55556badecc0;  1 drivers
v0x55556b8f14d0_0 .net *"_ivl_6", 0 0, L_0x55556baded80;  1 drivers
v0x55556b8f1270_0 .net *"_ivl_8", 0 0, L_0x55556badedf0;  1 drivers
S_0x55556b93c440 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b9339c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badf260 .functor XOR 1, L_0x55556badf6d0, L_0x55556badf800, C4<0>, C4<0>;
L_0x55556badf2d0 .functor XOR 1, L_0x55556badf260, L_0x55556badf930, C4<0>, C4<0>;
L_0x55556badf340 .functor AND 1, L_0x55556badf6d0, L_0x55556badf800, C4<1>, C4<1>;
L_0x55556badf400 .functor XOR 1, L_0x55556badf6d0, L_0x55556badf800, C4<0>, C4<0>;
L_0x55556badf470 .functor AND 1, L_0x55556badf930, L_0x55556badf400, C4<1>, C4<1>;
L_0x55556badf580 .functor OR 1, L_0x55556badf340, L_0x55556badf470, C4<0>, C4<0>;
v0x55556b8ad540_0 .net "A", 0 0, L_0x55556badf6d0;  1 drivers
v0x55556b8f10a0_0 .net "B", 0 0, L_0x55556badf800;  1 drivers
v0x55556b8f1160_0 .net "Cin", 0 0, L_0x55556badf930;  1 drivers
v0x55556b8e6390_0 .net "Cout", 0 0, L_0x55556badf580;  1 drivers
v0x55556b8e6450_0 .net "Sum", 0 0, L_0x55556badf2d0;  1 drivers
v0x55556b8e5e90_0 .net *"_ivl_0", 0 0, L_0x55556badf260;  1 drivers
v0x55556b8e5f50_0 .net *"_ivl_4", 0 0, L_0x55556badf340;  1 drivers
v0x55556b8e5c30_0 .net *"_ivl_6", 0 0, L_0x55556badf400;  1 drivers
v0x55556b8e5a60_0 .net *"_ivl_8", 0 0, L_0x55556badf470;  1 drivers
S_0x55556b91f750 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b9339c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556badf9d0 .functor XOR 1, L_0x55556badfee0, L_0x55556bae0050, C4<0>, C4<0>;
L_0x55556badfa40 .functor XOR 1, L_0x55556badf9d0, L_0x55556bae0180, C4<0>, C4<0>;
L_0x55556badfb00 .functor AND 1, L_0x55556badfee0, L_0x55556bae0050, C4<1>, C4<1>;
L_0x55556badfc10 .functor XOR 1, L_0x55556badfee0, L_0x55556bae0050, C4<0>, C4<0>;
L_0x55556badfc80 .functor AND 1, L_0x55556bae0180, L_0x55556badfc10, C4<1>, C4<1>;
L_0x55556badfd90 .functor OR 1, L_0x55556badfb00, L_0x55556badfc80, C4<0>, C4<0>;
v0x55556b8dae00_0 .net "A", 0 0, L_0x55556badfee0;  1 drivers
v0x55556b8da850_0 .net "B", 0 0, L_0x55556bae0050;  1 drivers
v0x55556b8da910_0 .net "Cin", 0 0, L_0x55556bae0180;  1 drivers
v0x55556b8da5f0_0 .net "Cout", 0 0, L_0x55556badfd90;  1 drivers
v0x55556b8da6b0_0 .net "Sum", 0 0, L_0x55556badfa40;  1 drivers
v0x55556b8da420_0 .net *"_ivl_0", 0 0, L_0x55556badf9d0;  1 drivers
v0x55556b8da4e0_0 .net *"_ivl_4", 0 0, L_0x55556badfb00;  1 drivers
v0x55556b8cf710_0 .net *"_ivl_6", 0 0, L_0x55556badfc10;  1 drivers
v0x55556b8cf210_0 .net *"_ivl_8", 0 0, L_0x55556badfc80;  1 drivers
S_0x55556b9063a0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b9339c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae03b0 .functor XOR 1, L_0x55556bae08d0, L_0x55556bae0a90, C4<0>, C4<0>;
L_0x55556bae0420 .functor XOR 1, L_0x55556bae03b0, L_0x55556bae0c50, C4<0>, C4<0>;
L_0x55556bae04e0 .functor AND 1, L_0x55556bae08d0, L_0x55556bae0a90, C4<1>, C4<1>;
L_0x55556bae05f0 .functor XOR 1, L_0x55556bae08d0, L_0x55556bae0a90, C4<0>, C4<0>;
L_0x55556bae0660 .functor AND 1, L_0x55556bae0c50, L_0x55556bae05f0, C4<1>, C4<1>;
L_0x55556bae0770 .functor OR 1, L_0x55556bae04e0, L_0x55556bae0660, C4<0>, C4<0>;
v0x55556b8cf060_0 .net "A", 0 0, L_0x55556bae08d0;  1 drivers
v0x55556b8acfd0_0 .net "B", 0 0, L_0x55556bae0a90;  1 drivers
v0x55556b8ad070_0 .net "Cin", 0 0, L_0x55556bae0c50;  1 drivers
v0x55556b8cede0_0 .net "Cout", 0 0, L_0x55556bae0770;  alias, 1 drivers
v0x55556b8ceea0_0 .net "Sum", 0 0, L_0x55556bae0420;  1 drivers
v0x55556b8c40d0_0 .net *"_ivl_0", 0 0, L_0x55556bae03b0;  1 drivers
v0x55556b8c4190_0 .net *"_ivl_4", 0 0, L_0x55556bae04e0;  1 drivers
v0x55556b8c3bd0_0 .net *"_ivl_6", 0 0, L_0x55556bae05f0;  1 drivers
v0x55556b8c3970_0 .net *"_ivl_8", 0 0, L_0x55556bae0660;  1 drivers
S_0x55556b908db0 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b89e820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8d9bc0_0 .net "A", 3 0, L_0x55556bae34b0;  1 drivers
v0x55556b8d9420_0 .net "B", 3 0, L_0x55556bae1110;  1 drivers
v0x55556b8d1940_0 .net "Cin", 0 0, L_0x55556bae3b30;  1 drivers
v0x55556b8d71b0_0 .net "Cout", 0 0, L_0x55556bae2da0;  alias, 1 drivers
v0x55556b8d7280_0 .net "Sum", 3 0, L_0x55556bae3410;  1 drivers
v0x55556b8d69c0_0 .net "carry", 2 0, L_0x55556bae28a0;  1 drivers
L_0x55556bae1630 .part L_0x55556bae34b0, 0, 1;
L_0x55556bae1760 .part L_0x55556bae1110, 0, 1;
L_0x55556bae1d00 .part L_0x55556bae34b0, 1, 1;
L_0x55556bae1e30 .part L_0x55556bae1110, 1, 1;
L_0x55556bae1f60 .part L_0x55556bae28a0, 0, 1;
L_0x55556bae2510 .part L_0x55556bae34b0, 2, 1;
L_0x55556bae2680 .part L_0x55556bae1110, 2, 1;
L_0x55556bae27b0 .part L_0x55556bae28a0, 1, 1;
L_0x55556bae28a0 .concat8 [ 1 1 1 0], L_0x55556bae14e0, L_0x55556bae1bb0, L_0x55556bae23c0;
L_0x55556bae2ef0 .part L_0x55556bae34b0, 3, 1;
L_0x55556bae30b0 .part L_0x55556bae1110, 3, 1;
L_0x55556bae3270 .part L_0x55556bae28a0, 2, 1;
L_0x55556bae3410 .concat8 [ 1 1 1 1], L_0x55556bae1230, L_0x55556bae1900, L_0x55556bae2070, L_0x55556bae2a50;
S_0x55556b90eb40 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b908db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae11c0 .functor XOR 1, L_0x55556bae1630, L_0x55556bae1760, C4<0>, C4<0>;
L_0x55556bae1230 .functor XOR 1, L_0x55556bae11c0, L_0x55556bae3b30, C4<0>, C4<0>;
L_0x55556bae12a0 .functor AND 1, L_0x55556bae1630, L_0x55556bae1760, C4<1>, C4<1>;
L_0x55556bae13b0 .functor XOR 1, L_0x55556bae1630, L_0x55556bae1760, C4<0>, C4<0>;
L_0x55556bae1420 .functor AND 1, L_0x55556bae3b30, L_0x55556bae13b0, C4<1>, C4<1>;
L_0x55556bae14e0 .functor OR 1, L_0x55556bae12a0, L_0x55556bae1420, C4<0>, C4<0>;
v0x55556b8fb930_0 .net "A", 0 0, L_0x55556bae1630;  1 drivers
v0x55556b8fb0e0_0 .net "B", 0 0, L_0x55556bae1760;  1 drivers
v0x55556b8fb180_0 .net "Cin", 0 0, L_0x55556bae3b30;  alias, 1 drivers
v0x55556b8f3740_0 .net "Cout", 0 0, L_0x55556bae14e0;  1 drivers
v0x55556b8f3800_0 .net "Sum", 0 0, L_0x55556bae1230;  1 drivers
v0x55556b8f8e70_0 .net *"_ivl_0", 0 0, L_0x55556bae11c0;  1 drivers
v0x55556b8f8f30_0 .net *"_ivl_4", 0 0, L_0x55556bae12a0;  1 drivers
v0x55556b8f8680_0 .net *"_ivl_6", 0 0, L_0x55556bae13b0;  1 drivers
v0x55556b8f62b0_0 .net *"_ivl_8", 0 0, L_0x55556bae1420;  1 drivers
S_0x55556b911700 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b908db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae1890 .functor XOR 1, L_0x55556bae1d00, L_0x55556bae1e30, C4<0>, C4<0>;
L_0x55556bae1900 .functor XOR 1, L_0x55556bae1890, L_0x55556bae1f60, C4<0>, C4<0>;
L_0x55556bae1970 .functor AND 1, L_0x55556bae1d00, L_0x55556bae1e30, C4<1>, C4<1>;
L_0x55556bae1a30 .functor XOR 1, L_0x55556bae1d00, L_0x55556bae1e30, C4<0>, C4<0>;
L_0x55556bae1aa0 .functor AND 1, L_0x55556bae1f60, L_0x55556bae1a30, C4<1>, C4<1>;
L_0x55556bae1bb0 .functor OR 1, L_0x55556bae1970, L_0x55556bae1aa0, C4<0>, C4<0>;
v0x55556b8eab30_0 .net "A", 0 0, L_0x55556bae1d00;  1 drivers
v0x55556b8e8c20_0 .net "B", 0 0, L_0x55556bae1e30;  1 drivers
v0x55556b8e8ce0_0 .net "Cin", 0 0, L_0x55556bae1f60;  1 drivers
v0x55556b8f0840_0 .net "Cout", 0 0, L_0x55556bae1bb0;  1 drivers
v0x55556b8f0900_0 .net "Sum", 0 0, L_0x55556bae1900;  1 drivers
v0x55556b8f00a0_0 .net *"_ivl_0", 0 0, L_0x55556bae1890;  1 drivers
v0x55556b8f0160_0 .net *"_ivl_4", 0 0, L_0x55556bae1970;  1 drivers
v0x55556b8e85c0_0 .net *"_ivl_6", 0 0, L_0x55556bae1a30;  1 drivers
v0x55556b8ede30_0 .net *"_ivl_8", 0 0, L_0x55556bae1aa0;  1 drivers
S_0x55556b914110 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b908db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae2000 .functor XOR 1, L_0x55556bae2510, L_0x55556bae2680, C4<0>, C4<0>;
L_0x55556bae2070 .functor XOR 1, L_0x55556bae2000, L_0x55556bae27b0, C4<0>, C4<0>;
L_0x55556bae2130 .functor AND 1, L_0x55556bae2510, L_0x55556bae2680, C4<1>, C4<1>;
L_0x55556bae2240 .functor XOR 1, L_0x55556bae2510, L_0x55556bae2680, C4<0>, C4<0>;
L_0x55556bae22b0 .functor AND 1, L_0x55556bae27b0, L_0x55556bae2240, C4<1>, C4<1>;
L_0x55556bae23c0 .functor OR 1, L_0x55556bae2130, L_0x55556bae22b0, C4<0>, C4<0>;
v0x55556b8ed6f0_0 .net "A", 0 0, L_0x55556bae2510;  1 drivers
v0x55556b8eb270_0 .net "B", 0 0, L_0x55556bae2680;  1 drivers
v0x55556b8eb330_0 .net "Cin", 0 0, L_0x55556bae27b0;  1 drivers
v0x55556b8df440_0 .net "Cout", 0 0, L_0x55556bae23c0;  1 drivers
v0x55556b8df500_0 .net "Sum", 0 0, L_0x55556bae2070;  1 drivers
v0x55556b8dd5e0_0 .net *"_ivl_0", 0 0, L_0x55556bae2000;  1 drivers
v0x55556b8dd6a0_0 .net *"_ivl_4", 0 0, L_0x55556bae2130;  1 drivers
v0x55556b8e5200_0 .net *"_ivl_6", 0 0, L_0x55556bae2240;  1 drivers
v0x55556b8e4a60_0 .net *"_ivl_8", 0 0, L_0x55556bae22b0;  1 drivers
S_0x55556b91a180 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b908db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae29e0 .functor XOR 1, L_0x55556bae2ef0, L_0x55556bae30b0, C4<0>, C4<0>;
L_0x55556bae2a50 .functor XOR 1, L_0x55556bae29e0, L_0x55556bae3270, C4<0>, C4<0>;
L_0x55556bae2b10 .functor AND 1, L_0x55556bae2ef0, L_0x55556bae30b0, C4<1>, C4<1>;
L_0x55556bae2c20 .functor XOR 1, L_0x55556bae2ef0, L_0x55556bae30b0, C4<0>, C4<0>;
L_0x55556bae2c90 .functor AND 1, L_0x55556bae3270, L_0x55556bae2c20, C4<1>, C4<1>;
L_0x55556bae2da0 .functor OR 1, L_0x55556bae2b10, L_0x55556bae2c90, C4<0>, C4<0>;
v0x55556b8dd030_0 .net "A", 0 0, L_0x55556bae2ef0;  1 drivers
v0x55556b8e27f0_0 .net "B", 0 0, L_0x55556bae30b0;  1 drivers
v0x55556b8e2890_0 .net "Cin", 0 0, L_0x55556bae3270;  1 drivers
v0x55556b8e2000_0 .net "Cout", 0 0, L_0x55556bae2da0;  alias, 1 drivers
v0x55556b8e20c0_0 .net "Sum", 0 0, L_0x55556bae2a50;  1 drivers
v0x55556b8dfc30_0 .net *"_ivl_0", 0 0, L_0x55556bae29e0;  1 drivers
v0x55556b8dfcf0_0 .net *"_ivl_4", 0 0, L_0x55556bae2b10;  1 drivers
v0x55556b8d3e00_0 .net *"_ivl_6", 0 0, L_0x55556bae2c20;  1 drivers
v0x55556b8d1fa0_0 .net *"_ivl_8", 0 0, L_0x55556bae2c90;  1 drivers
S_0x55556b91cd40 .scope module, "sltu_fa" "FA_32bit" 23 47, 24 47 0, S_0x55556b7dde60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b45ff70_0 .net "A", 31 0, v0x55556b5d8070_0;  alias, 1 drivers
v0x55556b41c190_0 .net "B", 31 0, L_0x55556baf7480;  1 drivers
L_0x7fce156f7410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b45fda0_0 .net "Cin", 0 0, L_0x7fce156f7410;  1 drivers
v0x55556b455090_0 .net "Cout", 0 0, L_0x55556baf66a0;  alias, 1 drivers
v0x55556b454b90_0 .net "Sum", 31 0, L_0x55556baf6e50;  1 drivers
v0x55556b454930_0 .net "carry", 6 0, L_0x55556baf4830;  1 drivers
L_0x55556bae6720 .part v0x55556b5d8070_0, 0, 4;
L_0x55556bae67c0 .part L_0x55556baf7480, 0, 4;
L_0x55556bae8b60 .part v0x55556b5d8070_0, 4, 4;
L_0x55556bae8c00 .part L_0x55556baf7480, 4, 4;
L_0x55556bae8ca0 .part L_0x55556baf4830, 0, 1;
L_0x55556baeb0d0 .part v0x55556b5d8070_0, 8, 4;
L_0x55556baeb1b0 .part L_0x55556baf7480, 8, 4;
L_0x55556baeb250 .part L_0x55556baf4830, 1, 1;
L_0x55556baed690 .part v0x55556b5d8070_0, 12, 4;
L_0x55556baed730 .part L_0x55556baf7480, 12, 4;
L_0x55556baed860 .part L_0x55556baf4830, 2, 1;
L_0x55556baefc00 .part v0x55556b5d8070_0, 16, 4;
L_0x55556baefd10 .part L_0x55556baf7480, 16, 4;
L_0x55556baefdb0 .part L_0x55556baf4830, 3, 1;
L_0x55556baf21e0 .part v0x55556b5d8070_0, 20, 4;
L_0x55556baf2280 .part L_0x55556baf7480, 20, 4;
L_0x55556baf23b0 .part L_0x55556baf4830, 4, 1;
L_0x55556baf4790 .part v0x55556b5d8070_0, 24, 4;
L_0x55556baf48d0 .part L_0x55556baf7480, 24, 4;
L_0x55556baf4970 .part L_0x55556baf4830, 5, 1;
LS_0x55556baf4830_0_0 .concat8 [ 1 1 1 1], L_0x55556bae5fa0, L_0x55556bae8440, L_0x55556baea9b0, L_0x55556baecf70;
LS_0x55556baf4830_0_4 .concat8 [ 1 1 1 0], L_0x55556baef480, L_0x55556baf1ac0, L_0x55556baf4070;
L_0x55556baf4830 .concat8 [ 4 3 0 0], LS_0x55556baf4830_0_0, LS_0x55556baf4830_0_4;
L_0x55556baf6db0 .part v0x55556b5d8070_0, 28, 4;
L_0x55556baf4a10 .part L_0x55556baf7480, 28, 4;
L_0x55556baf7020 .part L_0x55556baf4830, 6, 1;
LS_0x55556baf6e50_0_0 .concat8 [ 4 4 4 4], L_0x55556bae6680, L_0x55556bae8ac0, L_0x55556baeb030, L_0x55556baed5f0;
LS_0x55556baf6e50_0_4 .concat8 [ 4 4 4 4], L_0x55556baefb60, L_0x55556baf2140, L_0x55556baf46f0, L_0x55556baf6d10;
L_0x55556baf6e50 .concat8 [ 16 16 0 0], LS_0x55556baf6e50_0_0, LS_0x55556baf6e50_0_4;
S_0x55556b9037e0 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8a93a0_0 .net "A", 3 0, L_0x55556bae6720;  1 drivers
v0x55556b8a6fd0_0 .net "B", 3 0, L_0x55556bae67c0;  1 drivers
v0x55556b8032f0_0 .net "Cin", 0 0, L_0x7fce156f7410;  alias, 1 drivers
v0x55556b8476a0_0 .net "Cout", 0 0, L_0x55556bae5fa0;  1 drivers
v0x55556b847770_0 .net "Sum", 3 0, L_0x55556bae6680;  1 drivers
v0x55556b847440_0 .net "carry", 2 0, L_0x55556bae5aa0;  1 drivers
L_0x55556bae48b0 .part L_0x55556bae6720, 0, 1;
L_0x55556bae49e0 .part L_0x55556bae67c0, 0, 1;
L_0x55556bae4f40 .part L_0x55556bae6720, 1, 1;
L_0x55556bae5070 .part L_0x55556bae67c0, 1, 1;
L_0x55556bae51a0 .part L_0x55556bae5aa0, 0, 1;
L_0x55556bae5710 .part L_0x55556bae6720, 2, 1;
L_0x55556bae5880 .part L_0x55556bae67c0, 2, 1;
L_0x55556bae59b0 .part L_0x55556bae5aa0, 1, 1;
L_0x55556bae5aa0 .concat8 [ 1 1 1 0], L_0x55556bae47a0, L_0x55556bae4e30, L_0x55556bae5600;
L_0x55556bae6100 .part L_0x55556bae6720, 3, 1;
L_0x55556bae6320 .part L_0x55556bae67c0, 3, 1;
L_0x55556bae64e0 .part L_0x55556bae5aa0, 2, 1;
L_0x55556bae6680 .concat8 [ 1 1 1 1], L_0x55556bae44f0, L_0x55556bae4b80, L_0x55556bae52b0, L_0x55556bae5c50;
S_0x55556b8e5460 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b9037e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae4480 .functor XOR 1, L_0x55556bae48b0, L_0x55556bae49e0, C4<0>, C4<0>;
L_0x55556bae44f0 .functor XOR 1, L_0x55556bae4480, L_0x7fce156f7410, C4<0>, C4<0>;
L_0x55556bae45b0 .functor AND 1, L_0x55556bae48b0, L_0x55556bae49e0, C4<1>, C4<1>;
L_0x55556bae46c0 .functor XOR 1, L_0x55556bae48b0, L_0x55556bae49e0, C4<0>, C4<0>;
L_0x55556bae4730 .functor AND 1, L_0x7fce156f7410, L_0x55556bae46c0, C4<1>, C4<1>;
L_0x55556bae47a0 .functor OR 1, L_0x55556bae45b0, L_0x55556bae4730, C4<0>, C4<0>;
v0x55556b8c9060_0 .net "A", 0 0, L_0x55556bae48b0;  1 drivers
v0x55556b8bd180_0 .net "B", 0 0, L_0x55556bae49e0;  1 drivers
v0x55556b8bd220_0 .net "Cin", 0 0, L_0x7fce156f7410;  alias, 1 drivers
v0x55556b8bb320_0 .net "Cout", 0 0, L_0x55556bae47a0;  1 drivers
v0x55556b8bb3e0_0 .net "Sum", 0 0, L_0x55556bae44f0;  1 drivers
v0x55556b8c2f40_0 .net *"_ivl_0", 0 0, L_0x55556bae4480;  1 drivers
v0x55556b8c3000_0 .net *"_ivl_4", 0 0, L_0x55556bae45b0;  1 drivers
v0x55556b8c27a0_0 .net *"_ivl_6", 0 0, L_0x55556bae46c0;  1 drivers
v0x55556b8bacc0_0 .net *"_ivl_8", 0 0, L_0x55556bae4730;  1 drivers
S_0x55556b8eb4d0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b9037e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae4b10 .functor XOR 1, L_0x55556bae4f40, L_0x55556bae5070, C4<0>, C4<0>;
L_0x55556bae4b80 .functor XOR 1, L_0x55556bae4b10, L_0x55556bae51a0, C4<0>, C4<0>;
L_0x55556bae4bf0 .functor AND 1, L_0x55556bae4f40, L_0x55556bae5070, C4<1>, C4<1>;
L_0x55556bae4cb0 .functor XOR 1, L_0x55556bae4f40, L_0x55556bae5070, C4<0>, C4<0>;
L_0x55556bae4d20 .functor AND 1, L_0x55556bae51a0, L_0x55556bae4cb0, C4<1>, C4<1>;
L_0x55556bae4e30 .functor OR 1, L_0x55556bae4bf0, L_0x55556bae4d20, C4<0>, C4<0>;
v0x55556b8c05e0_0 .net "A", 0 0, L_0x55556bae4f40;  1 drivers
v0x55556b8bfd40_0 .net "B", 0 0, L_0x55556bae5070;  1 drivers
v0x55556b8bfe00_0 .net "Cin", 0 0, L_0x55556bae51a0;  1 drivers
v0x55556b8bd970_0 .net "Cout", 0 0, L_0x55556bae4e30;  1 drivers
v0x55556b8bda30_0 .net "Sum", 0 0, L_0x55556bae4b80;  1 drivers
v0x55556b8b1b40_0 .net *"_ivl_0", 0 0, L_0x55556bae4b10;  1 drivers
v0x55556b8b1c00_0 .net *"_ivl_4", 0 0, L_0x55556bae4bf0;  1 drivers
v0x55556b8afce0_0 .net *"_ivl_6", 0 0, L_0x55556bae4cb0;  1 drivers
v0x55556b8b7900_0 .net *"_ivl_8", 0 0, L_0x55556bae4d20;  1 drivers
S_0x55556b8ee090 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b9037e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae5240 .functor XOR 1, L_0x55556bae5710, L_0x55556bae5880, C4<0>, C4<0>;
L_0x55556bae52b0 .functor XOR 1, L_0x55556bae5240, L_0x55556bae59b0, C4<0>, C4<0>;
L_0x55556bae5370 .functor AND 1, L_0x55556bae5710, L_0x55556bae5880, C4<1>, C4<1>;
L_0x55556bae5480 .functor XOR 1, L_0x55556bae5710, L_0x55556bae5880, C4<0>, C4<0>;
L_0x55556bae54f0 .functor AND 1, L_0x55556bae59b0, L_0x55556bae5480, C4<1>, C4<1>;
L_0x55556bae5600 .functor OR 1, L_0x55556bae5370, L_0x55556bae54f0, C4<0>, C4<0>;
v0x55556b8b7210_0 .net "A", 0 0, L_0x55556bae5710;  1 drivers
v0x55556b8af680_0 .net "B", 0 0, L_0x55556bae5880;  1 drivers
v0x55556b8af740_0 .net "Cin", 0 0, L_0x55556bae59b0;  1 drivers
v0x55556b8b4ef0_0 .net "Cout", 0 0, L_0x55556bae5600;  1 drivers
v0x55556b8b4fb0_0 .net "Sum", 0 0, L_0x55556bae52b0;  1 drivers
v0x55556b8b4700_0 .net *"_ivl_0", 0 0, L_0x55556bae5240;  1 drivers
v0x55556b8b47c0_0 .net *"_ivl_4", 0 0, L_0x55556bae5370;  1 drivers
v0x55556b8b2330_0 .net *"_ivl_6", 0 0, L_0x55556bae5480;  1 drivers
v0x55556b8a67e0_0 .net *"_ivl_8", 0 0, L_0x55556bae54f0;  1 drivers
S_0x55556b8f0aa0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b9037e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae5be0 .functor XOR 1, L_0x55556bae6100, L_0x55556bae6320, C4<0>, C4<0>;
L_0x55556bae5c50 .functor XOR 1, L_0x55556bae5be0, L_0x55556bae64e0, C4<0>, C4<0>;
L_0x55556bae5d10 .functor AND 1, L_0x55556bae6100, L_0x55556bae6320, C4<1>, C4<1>;
L_0x55556bae5e20 .functor XOR 1, L_0x55556bae6100, L_0x55556bae6320, C4<0>, C4<0>;
L_0x55556bae5e90 .functor AND 1, L_0x55556bae64e0, L_0x55556bae5e20, C4<1>, C4<1>;
L_0x55556bae5fa0 .functor OR 1, L_0x55556bae5d10, L_0x55556bae5e90, C4<0>, C4<0>;
v0x55556b8a4a80_0 .net "A", 0 0, L_0x55556bae6100;  1 drivers
v0x55556b8ac5a0_0 .net "B", 0 0, L_0x55556bae6320;  1 drivers
v0x55556b8ac640_0 .net "Cin", 0 0, L_0x55556bae64e0;  1 drivers
v0x55556b8ac1a0_0 .net "Cout", 0 0, L_0x55556bae5fa0;  alias, 1 drivers
v0x55556b8ac260_0 .net "Sum", 0 0, L_0x55556bae5c50;  1 drivers
v0x55556b8abe00_0 .net *"_ivl_0", 0 0, L_0x55556bae5be0;  1 drivers
v0x55556b8abec0_0 .net *"_ivl_4", 0 0, L_0x55556bae5d10;  1 drivers
v0x55556b8a43c0_0 .net *"_ivl_6", 0 0, L_0x55556bae5e20;  1 drivers
v0x55556b8a9b90_0 .net *"_ivl_8", 0 0, L_0x55556bae5e90;  1 drivers
S_0x55556b8f6510 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8034c0_0 .net "A", 3 0, L_0x55556bae8b60;  1 drivers
v0x55556b840c50_0 .net "B", 3 0, L_0x55556bae8c00;  1 drivers
v0x55556b83eee0_0 .net "Cin", 0 0, L_0x55556bae8ca0;  1 drivers
v0x55556b846a10_0 .net "Cout", 0 0, L_0x55556bae8440;  1 drivers
v0x55556b846ae0_0 .net "Sum", 3 0, L_0x55556bae8ac0;  1 drivers
v0x55556b846270_0 .net "carry", 2 0, L_0x55556bae7f40;  1 drivers
L_0x55556bae6cd0 .part L_0x55556bae8b60, 0, 1;
L_0x55556bae6e00 .part L_0x55556bae8c00, 0, 1;
L_0x55556bae7350 .part L_0x55556bae8b60, 1, 1;
L_0x55556bae7480 .part L_0x55556bae8c00, 1, 1;
L_0x55556bae7600 .part L_0x55556bae7f40, 0, 1;
L_0x55556bae7bb0 .part L_0x55556bae8b60, 2, 1;
L_0x55556bae7d20 .part L_0x55556bae8c00, 2, 1;
L_0x55556bae7e50 .part L_0x55556bae7f40, 1, 1;
L_0x55556bae7f40 .concat8 [ 1 1 1 0], L_0x55556bae6b80, L_0x55556bae7200, L_0x55556bae7a60;
L_0x55556bae85a0 .part L_0x55556bae8b60, 3, 1;
L_0x55556bae8760 .part L_0x55556bae8c00, 3, 1;
L_0x55556bae8920 .part L_0x55556bae7f40, 2, 1;
L_0x55556bae8ac0 .concat8 [ 1 1 1 1], L_0x55556bae68d0, L_0x55556bae6fa0, L_0x55556bae7710, L_0x55556bae80f0;
S_0x55556b8f90d0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8f6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae6860 .functor XOR 1, L_0x55556bae6cd0, L_0x55556bae6e00, C4<0>, C4<0>;
L_0x55556bae68d0 .functor XOR 1, L_0x55556bae6860, L_0x55556bae8ca0, C4<0>, C4<0>;
L_0x55556bae6940 .functor AND 1, L_0x55556bae6cd0, L_0x55556bae6e00, C4<1>, C4<1>;
L_0x55556bae6a50 .functor XOR 1, L_0x55556bae6cd0, L_0x55556bae6e00, C4<0>, C4<0>;
L_0x55556bae6ac0 .functor AND 1, L_0x55556bae8ca0, L_0x55556bae6a50, C4<1>, C4<1>;
L_0x55556bae6b80 .functor OR 1, L_0x55556bae6940, L_0x55556bae6ac0, C4<0>, C4<0>;
v0x55556b83cc10_0 .net "A", 0 0, L_0x55556bae6cd0;  1 drivers
v0x55556b83c660_0 .net "B", 0 0, L_0x55556bae6e00;  1 drivers
v0x55556b83c720_0 .net "Cin", 0 0, L_0x55556bae8ca0;  alias, 1 drivers
v0x55556b83c400_0 .net "Cout", 0 0, L_0x55556bae6b80;  1 drivers
v0x55556b83c4c0_0 .net "Sum", 0 0, L_0x55556bae68d0;  1 drivers
v0x55556b7f8620_0 .net *"_ivl_0", 0 0, L_0x55556bae6860;  1 drivers
v0x55556b7f86e0_0 .net *"_ivl_4", 0 0, L_0x55556bae6940;  1 drivers
v0x55556b83c230_0 .net *"_ivl_6", 0 0, L_0x55556bae6a50;  1 drivers
v0x55556b831520_0 .net *"_ivl_8", 0 0, L_0x55556bae6ac0;  1 drivers
S_0x55556b8fbae0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8f6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae6f30 .functor XOR 1, L_0x55556bae7350, L_0x55556bae7480, C4<0>, C4<0>;
L_0x55556bae6fa0 .functor XOR 1, L_0x55556bae6f30, L_0x55556bae7600, C4<0>, C4<0>;
L_0x55556bae7010 .functor AND 1, L_0x55556bae7350, L_0x55556bae7480, C4<1>, C4<1>;
L_0x55556bae7080 .functor XOR 1, L_0x55556bae7350, L_0x55556bae7480, C4<0>, C4<0>;
L_0x55556bae70f0 .functor AND 1, L_0x55556bae7600, L_0x55556bae7080, C4<1>, C4<1>;
L_0x55556bae7200 .functor OR 1, L_0x55556bae7010, L_0x55556bae70f0, C4<0>, C4<0>;
v0x55556b8310d0_0 .net "A", 0 0, L_0x55556bae7350;  1 drivers
v0x55556b830dc0_0 .net "B", 0 0, L_0x55556bae7480;  1 drivers
v0x55556b830e60_0 .net "Cin", 0 0, L_0x55556bae7600;  1 drivers
v0x55556b830bf0_0 .net "Cout", 0 0, L_0x55556bae7200;  1 drivers
v0x55556b830cb0_0 .net "Sum", 0 0, L_0x55556bae6fa0;  1 drivers
v0x55556b825ee0_0 .net *"_ivl_0", 0 0, L_0x55556bae6f30;  1 drivers
v0x55556b825fa0_0 .net *"_ivl_4", 0 0, L_0x55556bae7010;  1 drivers
v0x55556b8259e0_0 .net *"_ivl_6", 0 0, L_0x55556bae7080;  1 drivers
v0x55556b825780_0 .net *"_ivl_8", 0 0, L_0x55556bae70f0;  1 drivers
S_0x55556b8e2a50 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8f6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae76a0 .functor XOR 1, L_0x55556bae7bb0, L_0x55556bae7d20, C4<0>, C4<0>;
L_0x55556bae7710 .functor XOR 1, L_0x55556bae76a0, L_0x55556bae7e50, C4<0>, C4<0>;
L_0x55556bae77d0 .functor AND 1, L_0x55556bae7bb0, L_0x55556bae7d20, C4<1>, C4<1>;
L_0x55556bae78e0 .functor XOR 1, L_0x55556bae7bb0, L_0x55556bae7d20, C4<0>, C4<0>;
L_0x55556bae7950 .functor AND 1, L_0x55556bae7e50, L_0x55556bae78e0, C4<1>, C4<1>;
L_0x55556bae7a60 .functor OR 1, L_0x55556bae77d0, L_0x55556bae7950, C4<0>, C4<0>;
v0x55556b825660_0 .net "A", 0 0, L_0x55556bae7bb0;  1 drivers
v0x55556b81a8a0_0 .net "B", 0 0, L_0x55556bae7d20;  1 drivers
v0x55556b81a940_0 .net "Cin", 0 0, L_0x55556bae7e50;  1 drivers
v0x55556b81a3a0_0 .net "Cout", 0 0, L_0x55556bae7a60;  1 drivers
v0x55556b81a460_0 .net "Sum", 0 0, L_0x55556bae7710;  1 drivers
v0x55556b81a140_0 .net *"_ivl_0", 0 0, L_0x55556bae76a0;  1 drivers
v0x55556b81a200_0 .net *"_ivl_4", 0 0, L_0x55556bae77d0;  1 drivers
v0x55556b7f8160_0 .net *"_ivl_6", 0 0, L_0x55556bae78e0;  1 drivers
v0x55556b819f70_0 .net *"_ivl_8", 0 0, L_0x55556bae7950;  1 drivers
S_0x55556b8c9210 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8f6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae8080 .functor XOR 1, L_0x55556bae85a0, L_0x55556bae8760, C4<0>, C4<0>;
L_0x55556bae80f0 .functor XOR 1, L_0x55556bae8080, L_0x55556bae8920, C4<0>, C4<0>;
L_0x55556bae81b0 .functor AND 1, L_0x55556bae85a0, L_0x55556bae8760, C4<1>, C4<1>;
L_0x55556bae82c0 .functor XOR 1, L_0x55556bae85a0, L_0x55556bae8760, C4<0>, C4<0>;
L_0x55556bae8330 .functor AND 1, L_0x55556bae8920, L_0x55556bae82c0, C4<1>, C4<1>;
L_0x55556bae8440 .functor OR 1, L_0x55556bae81b0, L_0x55556bae8330, C4<0>, C4<0>;
v0x55556b80f310_0 .net "A", 0 0, L_0x55556bae85a0;  1 drivers
v0x55556b80ed60_0 .net "B", 0 0, L_0x55556bae8760;  1 drivers
v0x55556b80ee20_0 .net "Cin", 0 0, L_0x55556bae8920;  1 drivers
v0x55556b80eb00_0 .net "Cout", 0 0, L_0x55556bae8440;  alias, 1 drivers
v0x55556b80ebc0_0 .net "Sum", 0 0, L_0x55556bae80f0;  1 drivers
v0x55556b80e930_0 .net *"_ivl_0", 0 0, L_0x55556bae8080;  1 drivers
v0x55556b80e9f0_0 .net *"_ivl_4", 0 0, L_0x55556bae81b0;  1 drivers
v0x55556b803c20_0 .net *"_ivl_6", 0 0, L_0x55556bae82c0;  1 drivers
v0x55556b803720_0 .net *"_ivl_8", 0 0, L_0x55556bae8330;  1 drivers
S_0x55556b8cbdd0 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b822340_0 .net "A", 3 0, L_0x55556baeb0d0;  1 drivers
v0x55556b821b50_0 .net "B", 3 0, L_0x55556baeb1b0;  1 drivers
v0x55556b81f780_0 .net "Cin", 0 0, L_0x55556baeb250;  1 drivers
v0x55556b813950_0 .net "Cout", 0 0, L_0x55556baea9b0;  1 drivers
v0x55556b813a20_0 .net "Sum", 3 0, L_0x55556baeb030;  1 drivers
v0x55556b811af0_0 .net "carry", 2 0, L_0x55556baea4b0;  1 drivers
L_0x55556bae9240 .part L_0x55556baeb0d0, 0, 1;
L_0x55556bae9370 .part L_0x55556baeb1b0, 0, 1;
L_0x55556bae9910 .part L_0x55556baeb0d0, 1, 1;
L_0x55556bae9a40 .part L_0x55556baeb1b0, 1, 1;
L_0x55556bae9b70 .part L_0x55556baea4b0, 0, 1;
L_0x55556baea120 .part L_0x55556baeb0d0, 2, 1;
L_0x55556baea290 .part L_0x55556baeb1b0, 2, 1;
L_0x55556baea3c0 .part L_0x55556baea4b0, 1, 1;
L_0x55556baea4b0 .concat8 [ 1 1 1 0], L_0x55556bae90f0, L_0x55556bae97c0, L_0x55556bae9fd0;
L_0x55556baeab10 .part L_0x55556baeb0d0, 3, 1;
L_0x55556baeacd0 .part L_0x55556baeb1b0, 3, 1;
L_0x55556baeae90 .part L_0x55556baea4b0, 2, 1;
L_0x55556baeb030 .concat8 [ 1 1 1 1], L_0x55556bae8e40, L_0x55556bae9510, L_0x55556bae9c80, L_0x55556baea660;
S_0x55556b8ce7e0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8cbdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae8dd0 .functor XOR 1, L_0x55556bae9240, L_0x55556bae9370, C4<0>, C4<0>;
L_0x55556bae8e40 .functor XOR 1, L_0x55556bae8dd0, L_0x55556baeb250, C4<0>, C4<0>;
L_0x55556bae8eb0 .functor AND 1, L_0x55556bae9240, L_0x55556bae9370, C4<1>, C4<1>;
L_0x55556bae8fc0 .functor XOR 1, L_0x55556bae9240, L_0x55556bae9370, C4<0>, C4<0>;
L_0x55556bae9030 .functor AND 1, L_0x55556baeb250, L_0x55556bae8fc0, C4<1>, C4<1>;
L_0x55556bae90f0 .functor OR 1, L_0x55556bae8eb0, L_0x55556bae9030, C4<0>, C4<0>;
v0x55556b8440b0_0 .net "A", 0 0, L_0x55556bae9240;  1 drivers
v0x55556b843810_0 .net "B", 0 0, L_0x55556bae9370;  1 drivers
v0x55556b8438b0_0 .net "Cin", 0 0, L_0x55556baeb250;  alias, 1 drivers
v0x55556b841440_0 .net "Cout", 0 0, L_0x55556bae90f0;  1 drivers
v0x55556b841500_0 .net "Sum", 0 0, L_0x55556bae8e40;  1 drivers
v0x55556b835c10_0 .net *"_ivl_0", 0 0, L_0x55556bae8dd0;  1 drivers
v0x55556b835cd0_0 .net *"_ivl_4", 0 0, L_0x55556bae8eb0;  1 drivers
v0x55556b833db0_0 .net *"_ivl_6", 0 0, L_0x55556bae8fc0;  1 drivers
v0x55556b83b9d0_0 .net *"_ivl_8", 0 0, L_0x55556bae9030;  1 drivers
S_0x55556b8d4850 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8cbdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae94a0 .functor XOR 1, L_0x55556bae9910, L_0x55556bae9a40, C4<0>, C4<0>;
L_0x55556bae9510 .functor XOR 1, L_0x55556bae94a0, L_0x55556bae9b70, C4<0>, C4<0>;
L_0x55556bae9580 .functor AND 1, L_0x55556bae9910, L_0x55556bae9a40, C4<1>, C4<1>;
L_0x55556bae9640 .functor XOR 1, L_0x55556bae9910, L_0x55556bae9a40, C4<0>, C4<0>;
L_0x55556bae96b0 .functor AND 1, L_0x55556bae9b70, L_0x55556bae9640, C4<1>, C4<1>;
L_0x55556bae97c0 .functor OR 1, L_0x55556bae9580, L_0x55556bae96b0, C4<0>, C4<0>;
v0x55556b83b2e0_0 .net "A", 0 0, L_0x55556bae9910;  1 drivers
v0x55556b833750_0 .net "B", 0 0, L_0x55556bae9a40;  1 drivers
v0x55556b833810_0 .net "Cin", 0 0, L_0x55556bae9b70;  1 drivers
v0x55556b838fc0_0 .net "Cout", 0 0, L_0x55556bae97c0;  1 drivers
v0x55556b839080_0 .net "Sum", 0 0, L_0x55556bae9510;  1 drivers
v0x55556b8387d0_0 .net *"_ivl_0", 0 0, L_0x55556bae94a0;  1 drivers
v0x55556b838890_0 .net *"_ivl_4", 0 0, L_0x55556bae9580;  1 drivers
v0x55556b836400_0 .net *"_ivl_6", 0 0, L_0x55556bae9640;  1 drivers
v0x55556b82a5d0_0 .net *"_ivl_8", 0 0, L_0x55556bae96b0;  1 drivers
S_0x55556b8d7410 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8cbdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bae9c10 .functor XOR 1, L_0x55556baea120, L_0x55556baea290, C4<0>, C4<0>;
L_0x55556bae9c80 .functor XOR 1, L_0x55556bae9c10, L_0x55556baea3c0, C4<0>, C4<0>;
L_0x55556bae9d40 .functor AND 1, L_0x55556baea120, L_0x55556baea290, C4<1>, C4<1>;
L_0x55556bae9e50 .functor XOR 1, L_0x55556baea120, L_0x55556baea290, C4<0>, C4<0>;
L_0x55556bae9ec0 .functor AND 1, L_0x55556baea3c0, L_0x55556bae9e50, C4<1>, C4<1>;
L_0x55556bae9fd0 .functor OR 1, L_0x55556bae9d40, L_0x55556bae9ec0, C4<0>, C4<0>;
v0x55556b828820_0 .net "A", 0 0, L_0x55556baea120;  1 drivers
v0x55556b830390_0 .net "B", 0 0, L_0x55556baea290;  1 drivers
v0x55556b830450_0 .net "Cin", 0 0, L_0x55556baea3c0;  1 drivers
v0x55556b82fbf0_0 .net "Cout", 0 0, L_0x55556bae9fd0;  1 drivers
v0x55556b82fcb0_0 .net "Sum", 0 0, L_0x55556bae9c80;  1 drivers
v0x55556b828110_0 .net *"_ivl_0", 0 0, L_0x55556bae9c10;  1 drivers
v0x55556b8281d0_0 .net *"_ivl_4", 0 0, L_0x55556bae9d40;  1 drivers
v0x55556b82d980_0 .net *"_ivl_6", 0 0, L_0x55556bae9e50;  1 drivers
v0x55556b82d190_0 .net *"_ivl_8", 0 0, L_0x55556bae9ec0;  1 drivers
S_0x55556b8d9e20 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8cbdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baea5f0 .functor XOR 1, L_0x55556baeab10, L_0x55556baeacd0, C4<0>, C4<0>;
L_0x55556baea660 .functor XOR 1, L_0x55556baea5f0, L_0x55556baeae90, C4<0>, C4<0>;
L_0x55556baea720 .functor AND 1, L_0x55556baeab10, L_0x55556baeacd0, C4<1>, C4<1>;
L_0x55556baea830 .functor XOR 1, L_0x55556baeab10, L_0x55556baeacd0, C4<0>, C4<0>;
L_0x55556baea8a0 .functor AND 1, L_0x55556baeae90, L_0x55556baea830, C4<1>, C4<1>;
L_0x55556baea9b0 .functor OR 1, L_0x55556baea720, L_0x55556baea8a0, C4<0>, C4<0>;
v0x55556b82ae70_0 .net "A", 0 0, L_0x55556baeab10;  1 drivers
v0x55556b81ef90_0 .net "B", 0 0, L_0x55556baeacd0;  1 drivers
v0x55556b81f030_0 .net "Cin", 0 0, L_0x55556baeae90;  1 drivers
v0x55556b81d130_0 .net "Cout", 0 0, L_0x55556baea9b0;  alias, 1 drivers
v0x55556b81d1f0_0 .net "Sum", 0 0, L_0x55556baea660;  1 drivers
v0x55556b824d50_0 .net *"_ivl_0", 0 0, L_0x55556baea5f0;  1 drivers
v0x55556b824e10_0 .net *"_ivl_4", 0 0, L_0x55556baea720;  1 drivers
v0x55556b8245b0_0 .net *"_ivl_6", 0 0, L_0x55556baea830;  1 drivers
v0x55556b81cad0_0 .net *"_ivl_8", 0 0, L_0x55556baea8a0;  1 drivers
S_0x55556b8dfe90 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7f7330_0 .net "A", 3 0, L_0x55556baed690;  1 drivers
v0x55556b7f6f90_0 .net "B", 3 0, L_0x55556baed730;  1 drivers
v0x55556b7ef4b0_0 .net "Cin", 0 0, L_0x55556baed860;  1 drivers
v0x55556b7f4d20_0 .net "Cout", 0 0, L_0x55556baecf70;  1 drivers
v0x55556b7f4df0_0 .net "Sum", 3 0, L_0x55556baed5f0;  1 drivers
v0x55556b7f4530_0 .net "carry", 2 0, L_0x55556baeca70;  1 drivers
L_0x55556baeb800 .part L_0x55556baed690, 0, 1;
L_0x55556baeb930 .part L_0x55556baed730, 0, 1;
L_0x55556baebed0 .part L_0x55556baed690, 1, 1;
L_0x55556baec000 .part L_0x55556baed730, 1, 1;
L_0x55556baec130 .part L_0x55556baeca70, 0, 1;
L_0x55556baec6e0 .part L_0x55556baed690, 2, 1;
L_0x55556baec850 .part L_0x55556baed730, 2, 1;
L_0x55556baec980 .part L_0x55556baeca70, 1, 1;
L_0x55556baeca70 .concat8 [ 1 1 1 0], L_0x55556baeb6f0, L_0x55556baebd80, L_0x55556baec590;
L_0x55556baed0d0 .part L_0x55556baed690, 3, 1;
L_0x55556baed290 .part L_0x55556baed730, 3, 1;
L_0x55556baed450 .part L_0x55556baeca70, 2, 1;
L_0x55556baed5f0 .concat8 [ 1 1 1 1], L_0x55556baeb440, L_0x55556baebad0, L_0x55556baec240, L_0x55556baecc20;
S_0x55556b8c31a0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8dfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baeb3d0 .functor XOR 1, L_0x55556baeb800, L_0x55556baeb930, C4<0>, C4<0>;
L_0x55556baeb440 .functor XOR 1, L_0x55556baeb3d0, L_0x55556baed860, C4<0>, C4<0>;
L_0x55556baeb4b0 .functor AND 1, L_0x55556baeb800, L_0x55556baeb930, C4<1>, C4<1>;
L_0x55556baeb5c0 .functor XOR 1, L_0x55556baeb800, L_0x55556baeb930, C4<0>, C4<0>;
L_0x55556baeb630 .functor AND 1, L_0x55556baed860, L_0x55556baeb5c0, C4<1>, C4<1>;
L_0x55556baeb6f0 .functor OR 1, L_0x55556baeb4b0, L_0x55556baeb630, C4<0>, C4<0>;
v0x55556b819020_0 .net "A", 0 0, L_0x55556baeb800;  1 drivers
v0x55556b811490_0 .net "B", 0 0, L_0x55556baeb930;  1 drivers
v0x55556b811530_0 .net "Cin", 0 0, L_0x55556baed860;  alias, 1 drivers
v0x55556b816d00_0 .net "Cout", 0 0, L_0x55556baeb6f0;  1 drivers
v0x55556b816dc0_0 .net "Sum", 0 0, L_0x55556baeb440;  1 drivers
v0x55556b816510_0 .net *"_ivl_0", 0 0, L_0x55556baeb3d0;  1 drivers
v0x55556b8165d0_0 .net *"_ivl_4", 0 0, L_0x55556baeb4b0;  1 drivers
v0x55556b814140_0 .net *"_ivl_6", 0 0, L_0x55556baeb5c0;  1 drivers
v0x55556b808310_0 .net *"_ivl_8", 0 0, L_0x55556baeb630;  1 drivers
S_0x55556b8a9df0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8dfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baeba60 .functor XOR 1, L_0x55556baebed0, L_0x55556baec000, C4<0>, C4<0>;
L_0x55556baebad0 .functor XOR 1, L_0x55556baeba60, L_0x55556baec130, C4<0>, C4<0>;
L_0x55556baebb40 .functor AND 1, L_0x55556baebed0, L_0x55556baec000, C4<1>, C4<1>;
L_0x55556baebc00 .functor XOR 1, L_0x55556baebed0, L_0x55556baec000, C4<0>, C4<0>;
L_0x55556baebc70 .functor AND 1, L_0x55556baec130, L_0x55556baebc00, C4<1>, C4<1>;
L_0x55556baebd80 .functor OR 1, L_0x55556baebb40, L_0x55556baebc70, C4<0>, C4<0>;
v0x55556b806560_0 .net "A", 0 0, L_0x55556baebed0;  1 drivers
v0x55556b80e0d0_0 .net "B", 0 0, L_0x55556baec000;  1 drivers
v0x55556b80e190_0 .net "Cin", 0 0, L_0x55556baec130;  1 drivers
v0x55556b80d930_0 .net "Cout", 0 0, L_0x55556baebd80;  1 drivers
v0x55556b80d9f0_0 .net "Sum", 0 0, L_0x55556baebad0;  1 drivers
v0x55556b805e50_0 .net *"_ivl_0", 0 0, L_0x55556baeba60;  1 drivers
v0x55556b805f10_0 .net *"_ivl_4", 0 0, L_0x55556baebb40;  1 drivers
v0x55556b80b6c0_0 .net *"_ivl_6", 0 0, L_0x55556baebc00;  1 drivers
v0x55556b80aed0_0 .net *"_ivl_8", 0 0, L_0x55556baebc70;  1 drivers
S_0x55556b8ac800 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8dfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baec1d0 .functor XOR 1, L_0x55556baec6e0, L_0x55556baec850, C4<0>, C4<0>;
L_0x55556baec240 .functor XOR 1, L_0x55556baec1d0, L_0x55556baec980, C4<0>, C4<0>;
L_0x55556baec300 .functor AND 1, L_0x55556baec6e0, L_0x55556baec850, C4<1>, C4<1>;
L_0x55556baec410 .functor XOR 1, L_0x55556baec6e0, L_0x55556baec850, C4<0>, C4<0>;
L_0x55556baec480 .functor AND 1, L_0x55556baec980, L_0x55556baec410, C4<1>, C4<1>;
L_0x55556baec590 .functor OR 1, L_0x55556baec300, L_0x55556baec480, C4<0>, C4<0>;
v0x55556b808bb0_0 .net "A", 0 0, L_0x55556baec6e0;  1 drivers
v0x55556b7fccd0_0 .net "B", 0 0, L_0x55556baec850;  1 drivers
v0x55556b7fcd90_0 .net "Cin", 0 0, L_0x55556baec980;  1 drivers
v0x55556b7fae70_0 .net "Cout", 0 0, L_0x55556baec590;  1 drivers
v0x55556b7faf30_0 .net "Sum", 0 0, L_0x55556baec240;  1 drivers
v0x55556b802a90_0 .net *"_ivl_0", 0 0, L_0x55556baec1d0;  1 drivers
v0x55556b802b50_0 .net *"_ivl_4", 0 0, L_0x55556baec300;  1 drivers
v0x55556b8022f0_0 .net *"_ivl_6", 0 0, L_0x55556baec410;  1 drivers
v0x55556b7fa810_0 .net *"_ivl_8", 0 0, L_0x55556baec480;  1 drivers
S_0x55556b8b2590 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8dfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baecbb0 .functor XOR 1, L_0x55556baed0d0, L_0x55556baed290, C4<0>, C4<0>;
L_0x55556baecc20 .functor XOR 1, L_0x55556baecbb0, L_0x55556baed450, C4<0>, C4<0>;
L_0x55556baecce0 .functor AND 1, L_0x55556baed0d0, L_0x55556baed290, C4<1>, C4<1>;
L_0x55556baecdf0 .functor XOR 1, L_0x55556baed0d0, L_0x55556baed290, C4<0>, C4<0>;
L_0x55556baece60 .functor AND 1, L_0x55556baed450, L_0x55556baecdf0, C4<1>, C4<1>;
L_0x55556baecf70 .functor OR 1, L_0x55556baecce0, L_0x55556baece60, C4<0>, C4<0>;
v0x55556b800130_0 .net "A", 0 0, L_0x55556baed0d0;  1 drivers
v0x55556b7ff890_0 .net "B", 0 0, L_0x55556baed290;  1 drivers
v0x55556b7ff930_0 .net "Cin", 0 0, L_0x55556baed450;  1 drivers
v0x55556b7fd4c0_0 .net "Cout", 0 0, L_0x55556baecf70;  alias, 1 drivers
v0x55556b7fd580_0 .net "Sum", 0 0, L_0x55556baecc20;  1 drivers
v0x55556b7f1970_0 .net *"_ivl_0", 0 0, L_0x55556baecbb0;  1 drivers
v0x55556b7f1a30_0 .net *"_ivl_4", 0 0, L_0x55556baecce0;  1 drivers
v0x55556b7efb10_0 .net *"_ivl_6", 0 0, L_0x55556baecdf0;  1 drivers
v0x55556b7f7730_0 .net *"_ivl_8", 0 0, L_0x55556baece60;  1 drivers
S_0x55556b8b5150 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b2f6b10_0 .net "A", 3 0, L_0x55556baefc00;  1 drivers
v0x55556b33a720_0 .net "B", 3 0, L_0x55556baefd10;  1 drivers
v0x55556b32fa10_0 .net "Cin", 0 0, L_0x55556baefdb0;  1 drivers
v0x55556b32f510_0 .net "Cout", 0 0, L_0x55556baef480;  1 drivers
v0x55556b32f5e0_0 .net "Sum", 3 0, L_0x55556baefb60;  1 drivers
v0x55556b32f2b0_0 .net "carry", 2 0, L_0x55556baeef80;  1 drivers
L_0x55556baedd10 .part L_0x55556baefc00, 0, 1;
L_0x55556baede40 .part L_0x55556baefd10, 0, 1;
L_0x55556baee3e0 .part L_0x55556baefc00, 1, 1;
L_0x55556baee510 .part L_0x55556baefd10, 1, 1;
L_0x55556baee640 .part L_0x55556baeef80, 0, 1;
L_0x55556baeebf0 .part L_0x55556baefc00, 2, 1;
L_0x55556baeed60 .part L_0x55556baefd10, 2, 1;
L_0x55556baeee90 .part L_0x55556baeef80, 1, 1;
L_0x55556baeef80 .concat8 [ 1 1 1 0], L_0x55556baedbc0, L_0x55556baee290, L_0x55556baeeaa0;
L_0x55556baef5e0 .part L_0x55556baefc00, 3, 1;
L_0x55556baef800 .part L_0x55556baefd10, 3, 1;
L_0x55556baef9c0 .part L_0x55556baeef80, 2, 1;
L_0x55556baefb60 .concat8 [ 1 1 1 1], L_0x55556baeda00, L_0x55556baedfe0, L_0x55556baee750, L_0x55556baef130;
S_0x55556b8b7b60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8b5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baed990 .functor XOR 1, L_0x55556baedd10, L_0x55556baede40, C4<0>, C4<0>;
L_0x55556baeda00 .functor XOR 1, L_0x55556baed990, L_0x55556baefdb0, C4<0>, C4<0>;
L_0x55556baeda70 .functor AND 1, L_0x55556baedd10, L_0x55556baede40, C4<1>, C4<1>;
L_0x55556baedae0 .functor XOR 1, L_0x55556baedd10, L_0x55556baede40, C4<0>, C4<0>;
L_0x55556baedb50 .functor AND 1, L_0x55556baefdb0, L_0x55556baedae0, C4<1>, C4<1>;
L_0x55556baedbc0 .functor OR 1, L_0x55556baeda70, L_0x55556baedb50, C4<0>, C4<0>;
v0x55556b6497d0_0 .net "A", 0 0, L_0x55556baedd10;  1 drivers
v0x55556b62faa0_0 .net "B", 0 0, L_0x55556baede40;  1 drivers
v0x55556b62fb40_0 .net "Cin", 0 0, L_0x55556baefdb0;  alias, 1 drivers
v0x55556b62d820_0 .net "Cout", 0 0, L_0x55556baedbc0;  1 drivers
v0x55556b62d8e0_0 .net "Sum", 0 0, L_0x55556baeda00;  1 drivers
v0x55556b613140_0 .net *"_ivl_0", 0 0, L_0x55556baed990;  1 drivers
v0x55556b613200_0 .net *"_ivl_4", 0 0, L_0x55556baeda70;  1 drivers
v0x55556b485400_0 .net *"_ivl_6", 0 0, L_0x55556baedae0;  1 drivers
v0x55556b358360_0 .net *"_ivl_8", 0 0, L_0x55556baedb50;  1 drivers
S_0x55556b8bdbd0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8b5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baedf70 .functor XOR 1, L_0x55556baee3e0, L_0x55556baee510, C4<0>, C4<0>;
L_0x55556baedfe0 .functor XOR 1, L_0x55556baedf70, L_0x55556baee640, C4<0>, C4<0>;
L_0x55556baee050 .functor AND 1, L_0x55556baee3e0, L_0x55556baee510, C4<1>, C4<1>;
L_0x55556baee110 .functor XOR 1, L_0x55556baee3e0, L_0x55556baee510, C4<0>, C4<0>;
L_0x55556baee180 .functor AND 1, L_0x55556baee640, L_0x55556baee110, C4<1>, C4<1>;
L_0x55556baee290 .functor OR 1, L_0x55556baee050, L_0x55556baee180, C4<0>, C4<0>;
v0x55556b624cd0_0 .net "A", 0 0, L_0x55556baee3e0;  1 drivers
v0x55556b624790_0 .net "B", 0 0, L_0x55556baee510;  1 drivers
v0x55556b624850_0 .net "Cin", 0 0, L_0x55556baee640;  1 drivers
v0x55556b624300_0 .net "Cout", 0 0, L_0x55556baee290;  1 drivers
v0x55556b6243c0_0 .net "Sum", 0 0, L_0x55556baedfe0;  1 drivers
v0x55556b623e70_0 .net *"_ivl_0", 0 0, L_0x55556baedf70;  1 drivers
v0x55556b623f30_0 .net *"_ivl_4", 0 0, L_0x55556baee050;  1 drivers
v0x55556b6239e0_0 .net *"_ivl_6", 0 0, L_0x55556baee110;  1 drivers
v0x55556b623550_0 .net *"_ivl_8", 0 0, L_0x55556baee180;  1 drivers
S_0x55556b8c0790 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8b5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baee6e0 .functor XOR 1, L_0x55556baeebf0, L_0x55556baeed60, C4<0>, C4<0>;
L_0x55556baee750 .functor XOR 1, L_0x55556baee6e0, L_0x55556baeee90, C4<0>, C4<0>;
L_0x55556baee810 .functor AND 1, L_0x55556baeebf0, L_0x55556baeed60, C4<1>, C4<1>;
L_0x55556baee920 .functor XOR 1, L_0x55556baeebf0, L_0x55556baeed60, C4<0>, C4<0>;
L_0x55556baee990 .functor AND 1, L_0x55556baeee90, L_0x55556baee920, C4<1>, C4<1>;
L_0x55556baeeaa0 .functor OR 1, L_0x55556baee810, L_0x55556baee990, C4<0>, C4<0>;
v0x55556b623170_0 .net "A", 0 0, L_0x55556baeebf0;  1 drivers
v0x55556b622c30_0 .net "B", 0 0, L_0x55556baeed60;  1 drivers
v0x55556b622cf0_0 .net "Cin", 0 0, L_0x55556baeee90;  1 drivers
v0x55556b61b750_0 .net "Cout", 0 0, L_0x55556baeeaa0;  1 drivers
v0x55556b61b810_0 .net "Sum", 0 0, L_0x55556baee750;  1 drivers
v0x55556b6185a0_0 .net *"_ivl_0", 0 0, L_0x55556baee6e0;  1 drivers
v0x55556b618660_0 .net *"_ivl_4", 0 0, L_0x55556baee810;  1 drivers
v0x55556b2eb7f0_0 .net *"_ivl_6", 0 0, L_0x55556baee920;  1 drivers
v0x55556b3017e0_0 .net *"_ivl_8", 0 0, L_0x55556baee990;  1 drivers
S_0x55556b8a7230 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8b5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baef0c0 .functor XOR 1, L_0x55556baef5e0, L_0x55556baef800, C4<0>, C4<0>;
L_0x55556baef130 .functor XOR 1, L_0x55556baef0c0, L_0x55556baef9c0, C4<0>, C4<0>;
L_0x55556baef1f0 .functor AND 1, L_0x55556baef5e0, L_0x55556baef800, C4<1>, C4<1>;
L_0x55556baef300 .functor XOR 1, L_0x55556baef5e0, L_0x55556baef800, C4<0>, C4<0>;
L_0x55556baef370 .functor AND 1, L_0x55556baef9c0, L_0x55556baef300, C4<1>, C4<1>;
L_0x55556baef480 .functor OR 1, L_0x55556baef1f0, L_0x55556baef370, C4<0>, C4<0>;
v0x55556b345c40_0 .net "A", 0 0, L_0x55556baef5e0;  1 drivers
v0x55556b345930_0 .net "B", 0 0, L_0x55556baef800;  1 drivers
v0x55556b3459d0_0 .net "Cin", 0 0, L_0x55556baef9c0;  1 drivers
v0x55556b345760_0 .net "Cout", 0 0, L_0x55556baef480;  alias, 1 drivers
v0x55556b345820_0 .net "Sum", 0 0, L_0x55556baef130;  1 drivers
v0x55556b33b050_0 .net *"_ivl_0", 0 0, L_0x55556baef0c0;  1 drivers
v0x55556b33b110_0 .net *"_ivl_4", 0 0, L_0x55556baef1f0;  1 drivers
v0x55556b33ab50_0 .net *"_ivl_6", 0 0, L_0x55556baef300;  1 drivers
v0x55556b33a8f0_0 .net *"_ivl_8", 0 0, L_0x55556baef370;  1 drivers
S_0x55556b8305f0 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b334100_0 .net "A", 3 0, L_0x55556baf21e0;  1 drivers
v0x55556b3322a0_0 .net "B", 3 0, L_0x55556baf2280;  1 drivers
v0x55556b339ec0_0 .net "Cin", 0 0, L_0x55556baf23b0;  1 drivers
v0x55556b339720_0 .net "Cout", 0 0, L_0x55556baf1ac0;  1 drivers
v0x55556b3397f0_0 .net "Sum", 3 0, L_0x55556baf2140;  1 drivers
v0x55556b331c40_0 .net "carry", 2 0, L_0x55556baf15c0;  1 drivers
L_0x55556baf0350 .part L_0x55556baf21e0, 0, 1;
L_0x55556baf0480 .part L_0x55556baf2280, 0, 1;
L_0x55556baf0a20 .part L_0x55556baf21e0, 1, 1;
L_0x55556baf0b50 .part L_0x55556baf2280, 1, 1;
L_0x55556baf0c80 .part L_0x55556baf15c0, 0, 1;
L_0x55556baf1230 .part L_0x55556baf21e0, 2, 1;
L_0x55556baf13a0 .part L_0x55556baf2280, 2, 1;
L_0x55556baf14d0 .part L_0x55556baf15c0, 1, 1;
L_0x55556baf15c0 .concat8 [ 1 1 1 0], L_0x55556baf0200, L_0x55556baf08d0, L_0x55556baf10e0;
L_0x55556baf1c20 .part L_0x55556baf21e0, 3, 1;
L_0x55556baf1de0 .part L_0x55556baf2280, 3, 1;
L_0x55556baf1fa0 .part L_0x55556baf15c0, 2, 1;
L_0x55556baf2140 .concat8 [ 1 1 1 1], L_0x55556baefff0, L_0x55556baf0620, L_0x55556baf0d90, L_0x55556baf1770;
S_0x55556b836660 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8305f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baefca0 .functor XOR 1, L_0x55556baf0350, L_0x55556baf0480, C4<0>, C4<0>;
L_0x55556baefff0 .functor XOR 1, L_0x55556baefca0, L_0x55556baf23b0, C4<0>, C4<0>;
L_0x55556baf0060 .functor AND 1, L_0x55556baf0350, L_0x55556baf0480, C4<1>, C4<1>;
L_0x55556baf00d0 .functor XOR 1, L_0x55556baf0350, L_0x55556baf0480, C4<0>, C4<0>;
L_0x55556baf0140 .functor AND 1, L_0x55556baf23b0, L_0x55556baf00d0, C4<1>, C4<1>;
L_0x55556baf0200 .functor OR 1, L_0x55556baf0060, L_0x55556baf0140, C4<0>, C4<0>;
v0x55556b324480_0 .net "A", 0 0, L_0x55556baf0350;  1 drivers
v0x55556b323ed0_0 .net "B", 0 0, L_0x55556baf0480;  1 drivers
v0x55556b323f70_0 .net "Cin", 0 0, L_0x55556baf23b0;  alias, 1 drivers
v0x55556b323c70_0 .net "Cout", 0 0, L_0x55556baf0200;  1 drivers
v0x55556b323d30_0 .net "Sum", 0 0, L_0x55556baefff0;  1 drivers
v0x55556b323aa0_0 .net *"_ivl_0", 0 0, L_0x55556baefca0;  1 drivers
v0x55556b323b60_0 .net *"_ivl_4", 0 0, L_0x55556baf0060;  1 drivers
v0x55556b318d90_0 .net *"_ivl_6", 0 0, L_0x55556baf00d0;  1 drivers
v0x55556b318890_0 .net *"_ivl_8", 0 0, L_0x55556baf0140;  1 drivers
S_0x55556b839220 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8305f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf05b0 .functor XOR 1, L_0x55556baf0a20, L_0x55556baf0b50, C4<0>, C4<0>;
L_0x55556baf0620 .functor XOR 1, L_0x55556baf05b0, L_0x55556baf0c80, C4<0>, C4<0>;
L_0x55556baf0690 .functor AND 1, L_0x55556baf0a20, L_0x55556baf0b50, C4<1>, C4<1>;
L_0x55556baf0750 .functor XOR 1, L_0x55556baf0a20, L_0x55556baf0b50, C4<0>, C4<0>;
L_0x55556baf07c0 .functor AND 1, L_0x55556baf0c80, L_0x55556baf0750, C4<1>, C4<1>;
L_0x55556baf08d0 .functor OR 1, L_0x55556baf0690, L_0x55556baf07c0, C4<0>, C4<0>;
v0x55556b3186e0_0 .net "A", 0 0, L_0x55556baf0a20;  1 drivers
v0x55556b2f6540_0 .net "B", 0 0, L_0x55556baf0b50;  1 drivers
v0x55556b2f6600_0 .net "Cin", 0 0, L_0x55556baf0c80;  1 drivers
v0x55556b318460_0 .net "Cout", 0 0, L_0x55556baf08d0;  1 drivers
v0x55556b318520_0 .net "Sum", 0 0, L_0x55556baf0620;  1 drivers
v0x55556b30d750_0 .net *"_ivl_0", 0 0, L_0x55556baf05b0;  1 drivers
v0x55556b30d810_0 .net *"_ivl_4", 0 0, L_0x55556baf0690;  1 drivers
v0x55556b30d250_0 .net *"_ivl_6", 0 0, L_0x55556baf0750;  1 drivers
v0x55556b30cff0_0 .net *"_ivl_8", 0 0, L_0x55556baf07c0;  1 drivers
S_0x55556b83bc30 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8305f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf0d20 .functor XOR 1, L_0x55556baf1230, L_0x55556baf13a0, C4<0>, C4<0>;
L_0x55556baf0d90 .functor XOR 1, L_0x55556baf0d20, L_0x55556baf14d0, C4<0>, C4<0>;
L_0x55556baf0e50 .functor AND 1, L_0x55556baf1230, L_0x55556baf13a0, C4<1>, C4<1>;
L_0x55556baf0f60 .functor XOR 1, L_0x55556baf1230, L_0x55556baf13a0, C4<0>, C4<0>;
L_0x55556baf0fd0 .functor AND 1, L_0x55556baf14d0, L_0x55556baf0f60, C4<1>, C4<1>;
L_0x55556baf10e0 .functor OR 1, L_0x55556baf0e50, L_0x55556baf0fd0, C4<0>, C4<0>;
v0x55556b30ced0_0 .net "A", 0 0, L_0x55556baf1230;  1 drivers
v0x55556b302110_0 .net "B", 0 0, L_0x55556baf13a0;  1 drivers
v0x55556b3021d0_0 .net "Cin", 0 0, L_0x55556baf14d0;  1 drivers
v0x55556b301c10_0 .net "Cout", 0 0, L_0x55556baf10e0;  1 drivers
v0x55556b301cd0_0 .net "Sum", 0 0, L_0x55556baf0d90;  1 drivers
v0x55556b3019b0_0 .net *"_ivl_0", 0 0, L_0x55556baf0d20;  1 drivers
v0x55556b301a70_0 .net *"_ivl_4", 0 0, L_0x55556baf0e50;  1 drivers
v0x55556b33f140_0 .net *"_ivl_6", 0 0, L_0x55556baf0f60;  1 drivers
v0x55556b33d3d0_0 .net *"_ivl_8", 0 0, L_0x55556baf0fd0;  1 drivers
S_0x55556b8416a0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8305f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf1700 .functor XOR 1, L_0x55556baf1c20, L_0x55556baf1de0, C4<0>, C4<0>;
L_0x55556baf1770 .functor XOR 1, L_0x55556baf1700, L_0x55556baf1fa0, C4<0>, C4<0>;
L_0x55556baf1830 .functor AND 1, L_0x55556baf1c20, L_0x55556baf1de0, C4<1>, C4<1>;
L_0x55556baf1940 .functor XOR 1, L_0x55556baf1c20, L_0x55556baf1de0, C4<0>, C4<0>;
L_0x55556baf19b0 .functor AND 1, L_0x55556baf1fa0, L_0x55556baf1940, C4<1>, C4<1>;
L_0x55556baf1ac0 .functor OR 1, L_0x55556baf1830, L_0x55556baf19b0, C4<0>, C4<0>;
v0x55556b344fb0_0 .net "A", 0 0, L_0x55556baf1c20;  1 drivers
v0x55556b344760_0 .net "B", 0 0, L_0x55556baf1de0;  1 drivers
v0x55556b344800_0 .net "Cin", 0 0, L_0x55556baf1fa0;  1 drivers
v0x55556b33cdc0_0 .net "Cout", 0 0, L_0x55556baf1ac0;  alias, 1 drivers
v0x55556b33ce80_0 .net "Sum", 0 0, L_0x55556baf1770;  1 drivers
v0x55556b3424f0_0 .net *"_ivl_0", 0 0, L_0x55556baf1700;  1 drivers
v0x55556b3425b0_0 .net *"_ivl_4", 0 0, L_0x55556baf1830;  1 drivers
v0x55556b341d00_0 .net *"_ivl_6", 0 0, L_0x55556baf1940;  1 drivers
v0x55556b33f930_0 .net *"_ivl_8", 0 0, L_0x55556baf19b0;  1 drivers
S_0x55556b844260 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b314a00_0 .net "A", 3 0, L_0x55556baf4790;  1 drivers
v0x55556b312630_0 .net "B", 3 0, L_0x55556baf48d0;  1 drivers
v0x55556b306800_0 .net "Cin", 0 0, L_0x55556baf4970;  1 drivers
v0x55556b3049a0_0 .net "Cout", 0 0, L_0x55556baf4070;  1 drivers
v0x55556b304a70_0 .net "Sum", 3 0, L_0x55556baf46f0;  1 drivers
v0x55556b30c5c0_0 .net "carry", 2 0, L_0x55556baf3b70;  1 drivers
L_0x55556baf2900 .part L_0x55556baf4790, 0, 1;
L_0x55556baf2a30 .part L_0x55556baf48d0, 0, 1;
L_0x55556baf2fd0 .part L_0x55556baf4790, 1, 1;
L_0x55556baf3100 .part L_0x55556baf48d0, 1, 1;
L_0x55556baf3230 .part L_0x55556baf3b70, 0, 1;
L_0x55556baf37e0 .part L_0x55556baf4790, 2, 1;
L_0x55556baf3950 .part L_0x55556baf48d0, 2, 1;
L_0x55556baf3a80 .part L_0x55556baf3b70, 1, 1;
L_0x55556baf3b70 .concat8 [ 1 1 1 0], L_0x55556baf27b0, L_0x55556baf2e80, L_0x55556baf3690;
L_0x55556baf41d0 .part L_0x55556baf4790, 3, 1;
L_0x55556baf4390 .part L_0x55556baf48d0, 3, 1;
L_0x55556baf4550 .part L_0x55556baf3b70, 2, 1;
L_0x55556baf46f0 .concat8 [ 1 1 1 1], L_0x55556baf2550, L_0x55556baf2bd0, L_0x55556baf3340, L_0x55556baf3d20;
S_0x55556b846c70 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b844260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf24e0 .functor XOR 1, L_0x55556baf2900, L_0x55556baf2a30, C4<0>, C4<0>;
L_0x55556baf2550 .functor XOR 1, L_0x55556baf24e0, L_0x55556baf4970, C4<0>, C4<0>;
L_0x55556baf25c0 .functor AND 1, L_0x55556baf2900, L_0x55556baf2a30, C4<1>, C4<1>;
L_0x55556baf2680 .functor XOR 1, L_0x55556baf2900, L_0x55556baf2a30, C4<0>, C4<0>;
L_0x55556baf26f0 .functor AND 1, L_0x55556baf4970, L_0x55556baf2680, C4<1>, C4<1>;
L_0x55556baf27b0 .functor OR 1, L_0x55556baf25c0, L_0x55556baf26f0, C4<0>, C4<0>;
v0x55556b336d70_0 .net "A", 0 0, L_0x55556baf2900;  1 drivers
v0x55556b3348f0_0 .net "B", 0 0, L_0x55556baf2a30;  1 drivers
v0x55556b334990_0 .net "Cin", 0 0, L_0x55556baf4970;  alias, 1 drivers
v0x55556b328ac0_0 .net "Cout", 0 0, L_0x55556baf27b0;  1 drivers
v0x55556b328b80_0 .net "Sum", 0 0, L_0x55556baf2550;  1 drivers
v0x55556b326c60_0 .net *"_ivl_0", 0 0, L_0x55556baf24e0;  1 drivers
v0x55556b326d20_0 .net *"_ivl_4", 0 0, L_0x55556baf25c0;  1 drivers
v0x55556b32e880_0 .net *"_ivl_6", 0 0, L_0x55556baf2680;  1 drivers
v0x55556b32e0e0_0 .net *"_ivl_8", 0 0, L_0x55556baf26f0;  1 drivers
S_0x55556b82dbe0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b844260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf2b60 .functor XOR 1, L_0x55556baf2fd0, L_0x55556baf3100, C4<0>, C4<0>;
L_0x55556baf2bd0 .functor XOR 1, L_0x55556baf2b60, L_0x55556baf3230, C4<0>, C4<0>;
L_0x55556baf2c40 .functor AND 1, L_0x55556baf2fd0, L_0x55556baf3100, C4<1>, C4<1>;
L_0x55556baf2d00 .functor XOR 1, L_0x55556baf2fd0, L_0x55556baf3100, C4<0>, C4<0>;
L_0x55556baf2d70 .functor AND 1, L_0x55556baf3230, L_0x55556baf2d00, C4<1>, C4<1>;
L_0x55556baf2e80 .functor OR 1, L_0x55556baf2c40, L_0x55556baf2d70, C4<0>, C4<0>;
v0x55556b3266b0_0 .net "A", 0 0, L_0x55556baf2fd0;  1 drivers
v0x55556b32be70_0 .net "B", 0 0, L_0x55556baf3100;  1 drivers
v0x55556b32bf30_0 .net "Cin", 0 0, L_0x55556baf3230;  1 drivers
v0x55556b32b680_0 .net "Cout", 0 0, L_0x55556baf2e80;  1 drivers
v0x55556b32b740_0 .net "Sum", 0 0, L_0x55556baf2bd0;  1 drivers
v0x55556b3292b0_0 .net *"_ivl_0", 0 0, L_0x55556baf2b60;  1 drivers
v0x55556b329370_0 .net *"_ivl_4", 0 0, L_0x55556baf2c40;  1 drivers
v0x55556b31d480_0 .net *"_ivl_6", 0 0, L_0x55556baf2d00;  1 drivers
v0x55556b31b620_0 .net *"_ivl_8", 0 0, L_0x55556baf2d70;  1 drivers
S_0x55556b8143a0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b844260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf32d0 .functor XOR 1, L_0x55556baf37e0, L_0x55556baf3950, C4<0>, C4<0>;
L_0x55556baf3340 .functor XOR 1, L_0x55556baf32d0, L_0x55556baf3a80, C4<0>, C4<0>;
L_0x55556baf3400 .functor AND 1, L_0x55556baf37e0, L_0x55556baf3950, C4<1>, C4<1>;
L_0x55556baf3510 .functor XOR 1, L_0x55556baf37e0, L_0x55556baf3950, C4<0>, C4<0>;
L_0x55556baf3580 .functor AND 1, L_0x55556baf3a80, L_0x55556baf3510, C4<1>, C4<1>;
L_0x55556baf3690 .functor OR 1, L_0x55556baf3400, L_0x55556baf3580, C4<0>, C4<0>;
v0x55556b3232f0_0 .net "A", 0 0, L_0x55556baf37e0;  1 drivers
v0x55556b322aa0_0 .net "B", 0 0, L_0x55556baf3950;  1 drivers
v0x55556b322b60_0 .net "Cin", 0 0, L_0x55556baf3a80;  1 drivers
v0x55556b31afc0_0 .net "Cout", 0 0, L_0x55556baf3690;  1 drivers
v0x55556b31b080_0 .net "Sum", 0 0, L_0x55556baf3340;  1 drivers
v0x55556b320830_0 .net *"_ivl_0", 0 0, L_0x55556baf32d0;  1 drivers
v0x55556b3208f0_0 .net *"_ivl_4", 0 0, L_0x55556baf3400;  1 drivers
v0x55556b320040_0 .net *"_ivl_6", 0 0, L_0x55556baf3510;  1 drivers
v0x55556b31dc70_0 .net *"_ivl_8", 0 0, L_0x55556baf3580;  1 drivers
S_0x55556b816f60 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b844260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf3cb0 .functor XOR 1, L_0x55556baf41d0, L_0x55556baf4390, C4<0>, C4<0>;
L_0x55556baf3d20 .functor XOR 1, L_0x55556baf3cb0, L_0x55556baf4550, C4<0>, C4<0>;
L_0x55556baf3de0 .functor AND 1, L_0x55556baf41d0, L_0x55556baf4390, C4<1>, C4<1>;
L_0x55556baf3ef0 .functor XOR 1, L_0x55556baf41d0, L_0x55556baf4390, C4<0>, C4<0>;
L_0x55556baf3f60 .functor AND 1, L_0x55556baf4550, L_0x55556baf3ef0, C4<1>, C4<1>;
L_0x55556baf4070 .functor OR 1, L_0x55556baf3de0, L_0x55556baf3f60, C4<0>, C4<0>;
v0x55556b311ef0_0 .net "A", 0 0, L_0x55556baf41d0;  1 drivers
v0x55556b30ffe0_0 .net "B", 0 0, L_0x55556baf4390;  1 drivers
v0x55556b310080_0 .net "Cin", 0 0, L_0x55556baf4550;  1 drivers
v0x55556b317c00_0 .net "Cout", 0 0, L_0x55556baf4070;  alias, 1 drivers
v0x55556b317cc0_0 .net "Sum", 0 0, L_0x55556baf3d20;  1 drivers
v0x55556b317460_0 .net *"_ivl_0", 0 0, L_0x55556baf3cb0;  1 drivers
v0x55556b317520_0 .net *"_ivl_4", 0 0, L_0x55556baf3de0;  1 drivers
v0x55556b30f980_0 .net *"_ivl_6", 0 0, L_0x55556baf3ef0;  1 drivers
v0x55556b3151f0_0 .net *"_ivl_8", 0 0, L_0x55556baf3f60;  1 drivers
S_0x55556b819970 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b91cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b46b210_0 .net "A", 3 0, L_0x55556baf6db0;  1 drivers
v0x55556b46afb0_0 .net "B", 3 0, L_0x55556baf4a10;  1 drivers
v0x55556b46ade0_0 .net "Cin", 0 0, L_0x55556baf7020;  1 drivers
v0x55556b4606d0_0 .net "Cout", 0 0, L_0x55556baf66a0;  alias, 1 drivers
v0x55556b4607a0_0 .net "Sum", 3 0, L_0x55556baf6d10;  1 drivers
v0x55556b4601d0_0 .net "carry", 2 0, L_0x55556baf61a0;  1 drivers
L_0x55556baf4f30 .part L_0x55556baf6db0, 0, 1;
L_0x55556baf5060 .part L_0x55556baf4a10, 0, 1;
L_0x55556baf5600 .part L_0x55556baf6db0, 1, 1;
L_0x55556baf5730 .part L_0x55556baf4a10, 1, 1;
L_0x55556baf5860 .part L_0x55556baf61a0, 0, 1;
L_0x55556baf5e10 .part L_0x55556baf6db0, 2, 1;
L_0x55556baf5f80 .part L_0x55556baf4a10, 2, 1;
L_0x55556baf60b0 .part L_0x55556baf61a0, 1, 1;
L_0x55556baf61a0 .concat8 [ 1 1 1 0], L_0x55556baf4de0, L_0x55556baf54b0, L_0x55556baf5cc0;
L_0x55556baf67f0 .part L_0x55556baf6db0, 3, 1;
L_0x55556baf69b0 .part L_0x55556baf4a10, 3, 1;
L_0x55556baf6b70 .part L_0x55556baf61a0, 2, 1;
L_0x55556baf6d10 .concat8 [ 1 1 1 1], L_0x55556baf4b30, L_0x55556baf5200, L_0x55556baf5970, L_0x55556baf6350;
S_0x55556b81f9e0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b819970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf4ac0 .functor XOR 1, L_0x55556baf4f30, L_0x55556baf5060, C4<0>, C4<0>;
L_0x55556baf4b30 .functor XOR 1, L_0x55556baf4ac0, L_0x55556baf7020, C4<0>, C4<0>;
L_0x55556baf4ba0 .functor AND 1, L_0x55556baf4f30, L_0x55556baf5060, C4<1>, C4<1>;
L_0x55556baf4cb0 .functor XOR 1, L_0x55556baf4f30, L_0x55556baf5060, C4<0>, C4<0>;
L_0x55556baf4d20 .functor AND 1, L_0x55556baf7020, L_0x55556baf4cb0, C4<1>, C4<1>;
L_0x55556baf4de0 .functor OR 1, L_0x55556baf4ba0, L_0x55556baf4d20, C4<0>, C4<0>;
v0x55556b3043f0_0 .net "A", 0 0, L_0x55556baf4f30;  1 drivers
v0x55556b309bb0_0 .net "B", 0 0, L_0x55556baf5060;  1 drivers
v0x55556b309c50_0 .net "Cin", 0 0, L_0x55556baf7020;  alias, 1 drivers
v0x55556b3093c0_0 .net "Cout", 0 0, L_0x55556baf4de0;  1 drivers
v0x55556b309480_0 .net "Sum", 0 0, L_0x55556baf4b30;  1 drivers
v0x55556b306ff0_0 .net *"_ivl_0", 0 0, L_0x55556baf4ac0;  1 drivers
v0x55556b3070b0_0 .net *"_ivl_4", 0 0, L_0x55556baf4ba0;  1 drivers
v0x55556b2fb1c0_0 .net *"_ivl_6", 0 0, L_0x55556baf4cb0;  1 drivers
v0x55556b2f9360_0 .net *"_ivl_8", 0 0, L_0x55556baf4d20;  1 drivers
S_0x55556b8225a0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b819970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf5190 .functor XOR 1, L_0x55556baf5600, L_0x55556baf5730, C4<0>, C4<0>;
L_0x55556baf5200 .functor XOR 1, L_0x55556baf5190, L_0x55556baf5860, C4<0>, C4<0>;
L_0x55556baf5270 .functor AND 1, L_0x55556baf5600, L_0x55556baf5730, C4<1>, C4<1>;
L_0x55556baf5330 .functor XOR 1, L_0x55556baf5600, L_0x55556baf5730, C4<0>, C4<0>;
L_0x55556baf53a0 .functor AND 1, L_0x55556baf5860, L_0x55556baf5330, C4<1>, C4<1>;
L_0x55556baf54b0 .functor OR 1, L_0x55556baf5270, L_0x55556baf53a0, C4<0>, C4<0>;
v0x55556b301030_0 .net "A", 0 0, L_0x55556baf5600;  1 drivers
v0x55556b3007e0_0 .net "B", 0 0, L_0x55556baf5730;  1 drivers
v0x55556b3008a0_0 .net "Cin", 0 0, L_0x55556baf5860;  1 drivers
v0x55556b2f8d00_0 .net "Cout", 0 0, L_0x55556baf54b0;  1 drivers
v0x55556b2f8dc0_0 .net "Sum", 0 0, L_0x55556baf5200;  1 drivers
v0x55556b2fe570_0 .net *"_ivl_0", 0 0, L_0x55556baf5190;  1 drivers
v0x55556b2fe630_0 .net *"_ivl_4", 0 0, L_0x55556baf5270;  1 drivers
v0x55556b2fdd80_0 .net *"_ivl_6", 0 0, L_0x55556baf5330;  1 drivers
v0x55556b2fb9b0_0 .net *"_ivl_8", 0 0, L_0x55556baf53a0;  1 drivers
S_0x55556b824fb0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b819970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf5900 .functor XOR 1, L_0x55556baf5e10, L_0x55556baf5f80, C4<0>, C4<0>;
L_0x55556baf5970 .functor XOR 1, L_0x55556baf5900, L_0x55556baf60b0, C4<0>, C4<0>;
L_0x55556baf5a30 .functor AND 1, L_0x55556baf5e10, L_0x55556baf5f80, C4<1>, C4<1>;
L_0x55556baf5b40 .functor XOR 1, L_0x55556baf5e10, L_0x55556baf5f80, C4<0>, C4<0>;
L_0x55556baf5bb0 .functor AND 1, L_0x55556baf60b0, L_0x55556baf5b40, C4<1>, C4<1>;
L_0x55556baf5cc0 .functor OR 1, L_0x55556baf5a30, L_0x55556baf5bb0, C4<0>, C4<0>;
v0x55556b2effb0_0 .net "A", 0 0, L_0x55556baf5e10;  1 drivers
v0x55556b2ee0a0_0 .net "B", 0 0, L_0x55556baf5f80;  1 drivers
v0x55556b2ee160_0 .net "Cin", 0 0, L_0x55556baf60b0;  1 drivers
v0x55556b2f5b10_0 .net "Cout", 0 0, L_0x55556baf5cc0;  1 drivers
v0x55556b2f5bd0_0 .net "Sum", 0 0, L_0x55556baf5970;  1 drivers
v0x55556b2f5710_0 .net *"_ivl_0", 0 0, L_0x55556baf5900;  1 drivers
v0x55556b2f57d0_0 .net *"_ivl_4", 0 0, L_0x55556baf5a30;  1 drivers
v0x55556b2f5370_0 .net *"_ivl_6", 0 0, L_0x55556baf5b40;  1 drivers
v0x55556b2edad0_0 .net *"_ivl_8", 0 0, L_0x55556baf5bb0;  1 drivers
S_0x55556b82b020 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b819970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baf62e0 .functor XOR 1, L_0x55556baf67f0, L_0x55556baf69b0, C4<0>, C4<0>;
L_0x55556baf6350 .functor XOR 1, L_0x55556baf62e0, L_0x55556baf6b70, C4<0>, C4<0>;
L_0x55556baf6410 .functor AND 1, L_0x55556baf67f0, L_0x55556baf69b0, C4<1>, C4<1>;
L_0x55556baf6520 .functor XOR 1, L_0x55556baf67f0, L_0x55556baf69b0, C4<0>, C4<0>;
L_0x55556baf6590 .functor AND 1, L_0x55556baf6b70, L_0x55556baf6520, C4<1>, C4<1>;
L_0x55556baf66a0 .functor OR 1, L_0x55556baf6410, L_0x55556baf6590, C4<0>, C4<0>;
v0x55556b2f31b0_0 .net "A", 0 0, L_0x55556baf67f0;  1 drivers
v0x55556b2f2910_0 .net "B", 0 0, L_0x55556baf69b0;  1 drivers
v0x55556b2f29b0_0 .net "Cin", 0 0, L_0x55556baf6b70;  1 drivers
v0x55556b2f05d0_0 .net "Cout", 0 0, L_0x55556baf66a0;  alias, 1 drivers
v0x55556b2f0690_0 .net "Sum", 0 0, L_0x55556baf6350;  1 drivers
v0x55556b359db0_0 .net *"_ivl_0", 0 0, L_0x55556baf62e0;  1 drivers
v0x55556b359e70_0 .net *"_ivl_4", 0 0, L_0x55556baf6410;  1 drivers
v0x55556b358ae0_0 .net *"_ivl_6", 0 0, L_0x55556baf6520;  1 drivers
v0x55556b426e60_0 .net *"_ivl_8", 0 0, L_0x55556baf6590;  1 drivers
S_0x55556b80e330 .scope module, "sra_inst" "SRA" 23 58, 23 122 0, S_0x55556b7dde60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sra_out";
L_0x55556bafb010 .functor BUFZ 32, L_0x55556bafc290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b454760_0 .net "A", 31 0, v0x55556b5d8070_0;  alias, 1 drivers
v0x55556b449a50_0 .net "Sra_out", 31 0, L_0x55556bafb010;  alias, 1 drivers
v0x55556b449550_0 .net *"_ivl_1", 0 0, L_0x55556bafa520;  1 drivers
v0x55556b449610_0 .net *"_ivl_11", 0 0, L_0x55556bafa980;  1 drivers
v0x55556b4492f0_0 .net *"_ivl_13", 0 0, L_0x55556bafaa70;  1 drivers
v0x55556b449120_0 .net *"_ivl_15", 1 0, L_0x55556bafab10;  1 drivers
v0x55556b43e410_0 .net *"_ivl_17", 29 0, L_0x55556bafac50;  1 drivers
v0x55556b43df10_0 .net *"_ivl_18", 31 0, L_0x55556bafad40;  1 drivers
v0x55556b43dcb0_0 .net *"_ivl_23", 0 0, L_0x55556bafaf70;  1 drivers
v0x55556b41bbc0_0 .net *"_ivl_25", 0 0, L_0x55556bafb080;  1 drivers
v0x55556b43dae0_0 .net *"_ivl_27", 3 0, L_0x55556bafb120;  1 drivers
v0x55556b432dd0_0 .net *"_ivl_29", 27 0, L_0x55556bafb210;  1 drivers
v0x55556b4328d0_0 .net *"_ivl_3", 0 0, L_0x55556bafa5c0;  1 drivers
v0x55556b432670_0 .net *"_ivl_30", 31 0, L_0x55556bafb300;  1 drivers
v0x55556b4324a0_0 .net *"_ivl_35", 0 0, L_0x55556bafb610;  1 drivers
v0x55556b427790_0 .net *"_ivl_37", 0 0, L_0x55556bafb750;  1 drivers
v0x55556b427290_0 .net *"_ivl_39", 7 0, L_0x55556bafb7f0;  1 drivers
v0x55556b427330_0 .net *"_ivl_41", 23 0, L_0x55556bafb6b0;  1 drivers
v0x55556b4647c0_0 .net *"_ivl_42", 31 0, L_0x55556bafb990;  1 drivers
v0x55556b462a50_0 .net *"_ivl_47", 0 0, L_0x55556bafbc30;  1 drivers
v0x55556b46a580_0 .net *"_ivl_49", 0 0, L_0x55556bafbad0;  1 drivers
v0x55556b469de0_0 .net *"_ivl_5", 30 0, L_0x55556bafa660;  1 drivers
v0x55556b462440_0 .net *"_ivl_51", 15 0, L_0x55556bafbda0;  1 drivers
v0x55556b467b70_0 .net *"_ivl_53", 15 0, L_0x55556bafbf70;  1 drivers
v0x55556b467380_0 .net *"_ivl_54", 31 0, L_0x55556bafc060;  1 drivers
v0x55556b464fb0_0 .net *"_ivl_6", 31 0, L_0x55556bafa700;  1 drivers
v0x55556b459780_0 .net "temp_0", 31 0, L_0x55556bafa840;  1 drivers
v0x55556b457920_0 .net "temp_1", 31 0, L_0x55556bafae80;  1 drivers
v0x55556b45f540_0 .net "temp_2", 31 0, L_0x55556bafb4d0;  1 drivers
v0x55556b45eda0_0 .net "temp_3", 31 0, L_0x55556bafb890;  1 drivers
v0x55556b4572c0_0 .net "temp_4", 31 0, L_0x55556bafc290;  1 drivers
v0x55556b45cb30_0 .net "tmp", 4 0, L_0x55556bafc470;  1 drivers
L_0x55556bafa520 .part L_0x55556bafc470, 0, 1;
L_0x55556bafa5c0 .part v0x55556b5d8070_0, 31, 1;
L_0x55556bafa660 .part v0x55556b5d8070_0, 1, 31;
L_0x55556bafa700 .concat [ 31 1 0 0], L_0x55556bafa660, L_0x55556bafa5c0;
L_0x55556bafa840 .functor MUXZ 32, v0x55556b5d8070_0, L_0x55556bafa700, L_0x55556bafa520, C4<>;
L_0x55556bafa980 .part L_0x55556bafc470, 1, 1;
L_0x55556bafaa70 .part v0x55556b5d8070_0, 31, 1;
L_0x55556bafab10 .repeat 2, 2, L_0x55556bafaa70;
L_0x55556bafac50 .part L_0x55556bafa840, 2, 30;
L_0x55556bafad40 .concat [ 30 2 0 0], L_0x55556bafac50, L_0x55556bafab10;
L_0x55556bafae80 .functor MUXZ 32, L_0x55556bafa840, L_0x55556bafad40, L_0x55556bafa980, C4<>;
L_0x55556bafaf70 .part L_0x55556bafc470, 2, 1;
L_0x55556bafb080 .part v0x55556b5d8070_0, 31, 1;
L_0x55556bafb120 .repeat 4, 4, L_0x55556bafb080;
L_0x55556bafb210 .part L_0x55556bafae80, 4, 28;
L_0x55556bafb300 .concat [ 28 4 0 0], L_0x55556bafb210, L_0x55556bafb120;
L_0x55556bafb4d0 .functor MUXZ 32, L_0x55556bafae80, L_0x55556bafb300, L_0x55556bafaf70, C4<>;
L_0x55556bafb610 .part L_0x55556bafc470, 3, 1;
L_0x55556bafb750 .part v0x55556b5d8070_0, 31, 1;
L_0x55556bafb7f0 .repeat 8, 8, L_0x55556bafb750;
L_0x55556bafb6b0 .part L_0x55556bafb4d0, 8, 24;
L_0x55556bafb990 .concat [ 24 8 0 0], L_0x55556bafb6b0, L_0x55556bafb7f0;
L_0x55556bafb890 .functor MUXZ 32, L_0x55556bafb4d0, L_0x55556bafb990, L_0x55556bafb610, C4<>;
L_0x55556bafbc30 .part L_0x55556bafc470, 4, 1;
L_0x55556bafbad0 .part v0x55556b5d8070_0, 31, 1;
L_0x55556bafbda0 .repeat 16, 16, L_0x55556bafbad0;
L_0x55556bafbf70 .part L_0x55556bafb890, 16, 16;
L_0x55556bafc060 .concat [ 16 16 0 0], L_0x55556bafbf70, L_0x55556bafbda0;
L_0x55556bafc290 .functor MUXZ 32, L_0x55556bafb890, L_0x55556bafc060, L_0x55556bafbc30, C4<>;
S_0x55556b7f4f80 .scope module, "srl_inst" "SRL" 23 57, 23 104 0, S_0x55556b7dde60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Srl_out";
L_0x55556baf99c0 .functor BUFZ 32, L_0x55556bafa290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b45c340_0 .net "A", 31 0, v0x55556b5d8070_0;  alias, 1 drivers
v0x55556b459f70_0 .net "Srl_out", 31 0, L_0x55556baf99c0;  alias, 1 drivers
v0x55556b44e140_0 .net *"_ivl_1", 0 0, L_0x55556baf8e30;  1 drivers
v0x55556b44e200_0 .net *"_ivl_11", 0 0, L_0x55556baf91f0;  1 drivers
L_0x7fce156f7608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b44c2e0_0 .net/2u *"_ivl_12", 1 0, L_0x7fce156f7608;  1 drivers
v0x55556b453f00_0 .net *"_ivl_15", 29 0, L_0x55556baf92e0;  1 drivers
v0x55556b453760_0 .net *"_ivl_16", 31 0, L_0x55556baf93d0;  1 drivers
L_0x7fce156f75c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b44bc80_0 .net/2u *"_ivl_2", 0 0, L_0x7fce156f75c0;  1 drivers
v0x55556b4514f0_0 .net *"_ivl_21", 0 0, L_0x55556baf96a0;  1 drivers
L_0x7fce156f7650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55556b450d00_0 .net/2u *"_ivl_22", 3 0, L_0x7fce156f7650;  1 drivers
v0x55556b44e930_0 .net *"_ivl_25", 27 0, L_0x55556baf9740;  1 drivers
v0x55556b442b00_0 .net *"_ivl_26", 31 0, L_0x55556baf9830;  1 drivers
v0x55556b440ca0_0 .net *"_ivl_31", 0 0, L_0x55556baf9ad0;  1 drivers
L_0x7fce156f7698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55556b4488c0_0 .net/2u *"_ivl_32", 7 0, L_0x7fce156f7698;  1 drivers
v0x55556b448120_0 .net *"_ivl_35", 23 0, L_0x55556baf9b70;  1 drivers
v0x55556b440640_0 .net *"_ivl_36", 31 0, L_0x55556baf9c10;  1 drivers
v0x55556b445eb0_0 .net *"_ivl_41", 0 0, L_0x55556baf9f20;  1 drivers
L_0x7fce156f76e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b445f50_0 .net/2u *"_ivl_42", 15 0, L_0x7fce156f76e0;  1 drivers
v0x55556b4432f0_0 .net *"_ivl_45", 15 0, L_0x55556baf9fc0;  1 drivers
v0x55556b4374c0_0 .net *"_ivl_46", 31 0, L_0x55556bafa150;  1 drivers
v0x55556b435660_0 .net *"_ivl_5", 30 0, L_0x55556baf8ed0;  1 drivers
v0x55556b43d280_0 .net *"_ivl_6", 31 0, L_0x55556baf8f70;  1 drivers
v0x55556b43cae0_0 .net "temp_0", 31 0, L_0x55556baf90b0;  1 drivers
v0x55556b435000_0 .net "temp_1", 31 0, L_0x55556baf9510;  1 drivers
v0x55556b43a870_0 .net "temp_2", 31 0, L_0x55556baf9920;  1 drivers
v0x55556b43a080_0 .net "temp_3", 31 0, L_0x55556baf9d50;  1 drivers
v0x55556b437cb0_0 .net "temp_4", 31 0, L_0x55556bafa290;  1 drivers
v0x55556b42be80_0 .net "tmp", 4 0, L_0x55556bafa0b0;  1 drivers
L_0x55556baf8e30 .part L_0x55556bafa0b0, 0, 1;
L_0x55556baf8ed0 .part v0x55556b5d8070_0, 1, 31;
L_0x55556baf8f70 .concat [ 31 1 0 0], L_0x55556baf8ed0, L_0x7fce156f75c0;
L_0x55556baf90b0 .functor MUXZ 32, v0x55556b5d8070_0, L_0x55556baf8f70, L_0x55556baf8e30, C4<>;
L_0x55556baf91f0 .part L_0x55556bafa0b0, 1, 1;
L_0x55556baf92e0 .part L_0x55556baf90b0, 2, 30;
L_0x55556baf93d0 .concat [ 30 2 0 0], L_0x55556baf92e0, L_0x7fce156f7608;
L_0x55556baf9510 .functor MUXZ 32, L_0x55556baf90b0, L_0x55556baf93d0, L_0x55556baf91f0, C4<>;
L_0x55556baf96a0 .part L_0x55556bafa0b0, 2, 1;
L_0x55556baf9740 .part L_0x55556baf9510, 4, 28;
L_0x55556baf9830 .concat [ 28 4 0 0], L_0x55556baf9740, L_0x7fce156f7650;
L_0x55556baf9920 .functor MUXZ 32, L_0x55556baf9510, L_0x55556baf9830, L_0x55556baf96a0, C4<>;
L_0x55556baf9ad0 .part L_0x55556bafa0b0, 3, 1;
L_0x55556baf9b70 .part L_0x55556baf9920, 8, 24;
L_0x55556baf9c10 .concat [ 24 8 0 0], L_0x55556baf9b70, L_0x7fce156f7698;
L_0x55556baf9d50 .functor MUXZ 32, L_0x55556baf9920, L_0x55556baf9c10, L_0x55556baf9ad0, C4<>;
L_0x55556baf9f20 .part L_0x55556bafa0b0, 4, 1;
L_0x55556baf9fc0 .part L_0x55556baf9d50, 16, 16;
L_0x55556bafa150 .concat [ 16 16 0 0], L_0x55556baf9fc0, L_0x7fce156f76e0;
L_0x55556bafa290 .functor MUXZ 32, L_0x55556baf9d50, L_0x55556bafa150, L_0x55556baf9f20, C4<>;
S_0x55556b7f7990 .scope module, "sub_fa" "FA_32bit" 23 39, 24 47 0, S_0x55556b7dde60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b5b9390_0 .net "A", 31 0, v0x55556b5d8070_0;  alias, 1 drivers
v0x55556b5b9130_0 .net "B", 31 0, L_0x55556bad0b90;  1 drivers
L_0x7fce156f7380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b5b8f60_0 .net "Cin", 0 0, L_0x7fce156f7380;  1 drivers
v0x55556b5ae250_0 .net "Cout", 0 0, L_0x55556bacfda0;  1 drivers
v0x55556b5add50_0 .net "Sum", 31 0, L_0x55556bad0510;  alias, 1 drivers
v0x55556b5adaf0_0 .net "carry", 6 0, L_0x55556bacdf30;  1 drivers
L_0x55556bac0100 .part v0x55556b5d8070_0, 0, 4;
L_0x55556bac01a0 .part L_0x55556bad0b90, 0, 4;
L_0x55556bac2540 .part v0x55556b5d8070_0, 4, 4;
L_0x55556bac25e0 .part L_0x55556bad0b90, 4, 4;
L_0x55556bac2680 .part L_0x55556bacdf30, 0, 1;
L_0x55556bac4ab0 .part v0x55556b5d8070_0, 8, 4;
L_0x55556bac4b90 .part L_0x55556bad0b90, 8, 4;
L_0x55556bac4c30 .part L_0x55556bacdf30, 1, 1;
L_0x55556bac6f00 .part v0x55556b5d8070_0, 12, 4;
L_0x55556bac6fa0 .part L_0x55556bad0b90, 12, 4;
L_0x55556bac70d0 .part L_0x55556bacdf30, 2, 1;
L_0x55556bac93c0 .part v0x55556b5d8070_0, 16, 4;
L_0x55556bac94d0 .part L_0x55556bad0b90, 16, 4;
L_0x55556bac9570 .part L_0x55556bacdf30, 3, 1;
L_0x55556bacb8e0 .part v0x55556b5d8070_0, 20, 4;
L_0x55556bacb980 .part L_0x55556bad0b90, 20, 4;
L_0x55556bacbab0 .part L_0x55556bacdf30, 4, 1;
L_0x55556bacde90 .part v0x55556b5d8070_0, 24, 4;
L_0x55556bacdfd0 .part L_0x55556bad0b90, 24, 4;
L_0x55556bace070 .part L_0x55556bacdf30, 5, 1;
LS_0x55556bacdf30_0_0 .concat8 [ 1 1 1 1], L_0x55556babf9e0, L_0x55556bac1e20, L_0x55556bac4390, L_0x55556bac67e0;
LS_0x55556bacdf30_0_4 .concat8 [ 1 1 1 0], L_0x55556bac8c40, L_0x55556bacb1c0, L_0x55556bacd770;
L_0x55556bacdf30 .concat8 [ 4 3 0 0], LS_0x55556bacdf30_0_0, LS_0x55556bacdf30_0_4;
L_0x55556bad0470 .part v0x55556b5d8070_0, 28, 4;
L_0x55556bace110 .part L_0x55556bad0b90, 28, 4;
L_0x55556bad06e0 .part L_0x55556bacdf30, 6, 1;
LS_0x55556bad0510_0_0 .concat8 [ 4 4 4 4], L_0x55556bac0060, L_0x55556bac24a0, L_0x55556bac4a10, L_0x55556bac6e60;
LS_0x55556bad0510_0_4 .concat8 [ 4 4 4 4], L_0x55556bac9320, L_0x55556bacb840, L_0x55556bacddf0, L_0x55556bad03d0;
L_0x55556bad0510 .concat8 [ 16 16 0 0], LS_0x55556bad0510_0_0, LS_0x55556bad0510_0_4;
S_0x55556b7fd720 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b3f0030_0 .net "A", 3 0, L_0x55556bac0100;  1 drivers
v0x55556b3efba0_0 .net "B", 3 0, L_0x55556bac01a0;  1 drivers
v0x55556b3b0a50_0 .net "Cin", 0 0, L_0x7fce156f7380;  alias, 1 drivers
v0x55556b3ee1d0_0 .net "Cout", 0 0, L_0x55556babf9e0;  1 drivers
v0x55556b3ee2a0_0 .net "Sum", 3 0, L_0x55556bac0060;  1 drivers
v0x55556b3edeb0_0 .net "carry", 2 0, L_0x55556babf4e0;  1 drivers
L_0x55556babe270 .part L_0x55556bac0100, 0, 1;
L_0x55556babe3a0 .part L_0x55556bac01a0, 0, 1;
L_0x55556babe940 .part L_0x55556bac0100, 1, 1;
L_0x55556babea70 .part L_0x55556bac01a0, 1, 1;
L_0x55556babeba0 .part L_0x55556babf4e0, 0, 1;
L_0x55556babf150 .part L_0x55556bac0100, 2, 1;
L_0x55556babf2c0 .part L_0x55556bac01a0, 2, 1;
L_0x55556babf3f0 .part L_0x55556babf4e0, 1, 1;
L_0x55556babf4e0 .concat8 [ 1 1 1 0], L_0x55556babe120, L_0x55556babe7f0, L_0x55556babf000;
L_0x55556babfb40 .part L_0x55556bac0100, 3, 1;
L_0x55556babfd00 .part L_0x55556bac01a0, 3, 1;
L_0x55556babfec0 .part L_0x55556babf4e0, 2, 1;
L_0x55556bac0060 .concat8 [ 1 1 1 1], L_0x55556babde70, L_0x55556babe540, L_0x55556babecb0, L_0x55556babf690;
S_0x55556b8002e0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7fd720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babde00 .functor XOR 1, L_0x55556babe270, L_0x55556babe3a0, C4<0>, C4<0>;
L_0x55556babde70 .functor XOR 1, L_0x55556babde00, L_0x7fce156f7380, C4<0>, C4<0>;
L_0x55556babdf30 .functor AND 1, L_0x55556babe270, L_0x55556babe3a0, C4<1>, C4<1>;
L_0x55556babe040 .functor XOR 1, L_0x55556babe270, L_0x55556babe3a0, C4<0>, C4<0>;
L_0x55556babe0b0 .functor AND 1, L_0x7fce156f7380, L_0x55556babe040, C4<1>, C4<1>;
L_0x55556babe120 .functor OR 1, L_0x55556babdf30, L_0x55556babe0b0, C4<0>, C4<0>;
v0x55556b431550_0 .net "A", 0 0, L_0x55556babe270;  1 drivers
v0x55556b4299c0_0 .net "B", 0 0, L_0x55556babe3a0;  1 drivers
v0x55556b429a60_0 .net "Cin", 0 0, L_0x7fce156f7380;  alias, 1 drivers
v0x55556b42f230_0 .net "Cout", 0 0, L_0x55556babe120;  1 drivers
v0x55556b42f2f0_0 .net "Sum", 0 0, L_0x55556babde70;  1 drivers
v0x55556b42ea40_0 .net *"_ivl_0", 0 0, L_0x55556babde00;  1 drivers
v0x55556b42c670_0 .net *"_ivl_4", 0 0, L_0x55556babdf30;  1 drivers
v0x55556b420840_0 .net *"_ivl_6", 0 0, L_0x55556babe040;  1 drivers
v0x55556b41e9e0_0 .net *"_ivl_8", 0 0, L_0x55556babe0b0;  1 drivers
S_0x55556b802cf0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7fd720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babe4d0 .functor XOR 1, L_0x55556babe940, L_0x55556babea70, C4<0>, C4<0>;
L_0x55556babe540 .functor XOR 1, L_0x55556babe4d0, L_0x55556babeba0, C4<0>, C4<0>;
L_0x55556babe5b0 .functor AND 1, L_0x55556babe940, L_0x55556babea70, C4<1>, C4<1>;
L_0x55556babe670 .functor XOR 1, L_0x55556babe940, L_0x55556babea70, C4<0>, C4<0>;
L_0x55556babe6e0 .functor AND 1, L_0x55556babeba0, L_0x55556babe670, C4<1>, C4<1>;
L_0x55556babe7f0 .functor OR 1, L_0x55556babe5b0, L_0x55556babe6e0, C4<0>, C4<0>;
v0x55556b4266b0_0 .net "A", 0 0, L_0x55556babe940;  1 drivers
v0x55556b425e60_0 .net "B", 0 0, L_0x55556babea70;  1 drivers
v0x55556b425f20_0 .net "Cin", 0 0, L_0x55556babeba0;  1 drivers
v0x55556b41e380_0 .net "Cout", 0 0, L_0x55556babe7f0;  1 drivers
v0x55556b41e440_0 .net "Sum", 0 0, L_0x55556babe540;  1 drivers
v0x55556b423bf0_0 .net *"_ivl_0", 0 0, L_0x55556babe4d0;  1 drivers
v0x55556b423cb0_0 .net *"_ivl_4", 0 0, L_0x55556babe5b0;  1 drivers
v0x55556b423400_0 .net *"_ivl_6", 0 0, L_0x55556babe670;  1 drivers
v0x55556b421030_0 .net *"_ivl_8", 0 0, L_0x55556babe6e0;  1 drivers
S_0x55556b808d60 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7fd720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babec40 .functor XOR 1, L_0x55556babf150, L_0x55556babf2c0, C4<0>, C4<0>;
L_0x55556babecb0 .functor XOR 1, L_0x55556babec40, L_0x55556babf3f0, C4<0>, C4<0>;
L_0x55556babed70 .functor AND 1, L_0x55556babf150, L_0x55556babf2c0, C4<1>, C4<1>;
L_0x55556babee80 .functor XOR 1, L_0x55556babf150, L_0x55556babf2c0, C4<0>, C4<0>;
L_0x55556babeef0 .functor AND 1, L_0x55556babf3f0, L_0x55556babee80, C4<1>, C4<1>;
L_0x55556babf000 .functor OR 1, L_0x55556babed70, L_0x55556babeef0, C4<0>, C4<0>;
v0x55556b415480_0 .net "A", 0 0, L_0x55556babf150;  1 drivers
v0x55556b413570_0 .net "B", 0 0, L_0x55556babf2c0;  1 drivers
v0x55556b413630_0 .net "Cin", 0 0, L_0x55556babf3f0;  1 drivers
v0x55556b41b190_0 .net "Cout", 0 0, L_0x55556babf000;  1 drivers
v0x55556b41b250_0 .net "Sum", 0 0, L_0x55556babecb0;  1 drivers
v0x55556b41ad90_0 .net *"_ivl_0", 0 0, L_0x55556babec40;  1 drivers
v0x55556b41ae50_0 .net *"_ivl_4", 0 0, L_0x55556babed70;  1 drivers
v0x55556b41a9f0_0 .net *"_ivl_6", 0 0, L_0x55556babee80;  1 drivers
v0x55556b412f10_0 .net *"_ivl_8", 0 0, L_0x55556babeef0;  1 drivers
S_0x55556b80b920 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7fd720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556babf620 .functor XOR 1, L_0x55556babfb40, L_0x55556babfd00, C4<0>, C4<0>;
L_0x55556babf690 .functor XOR 1, L_0x55556babf620, L_0x55556babfec0, C4<0>, C4<0>;
L_0x55556babf750 .functor AND 1, L_0x55556babfb40, L_0x55556babfd00, C4<1>, C4<1>;
L_0x55556babf860 .functor XOR 1, L_0x55556babfb40, L_0x55556babfd00, C4<0>, C4<0>;
L_0x55556babf8d0 .functor AND 1, L_0x55556babfec0, L_0x55556babf860, C4<1>, C4<1>;
L_0x55556babf9e0 .functor OR 1, L_0x55556babf750, L_0x55556babf8d0, C4<0>, C4<0>;
v0x55556b418830_0 .net "A", 0 0, L_0x55556babfb40;  1 drivers
v0x55556b417f90_0 .net "B", 0 0, L_0x55556babfd00;  1 drivers
v0x55556b418030_0 .net "Cin", 0 0, L_0x55556babfec0;  1 drivers
v0x55556b415bc0_0 .net "Cout", 0 0, L_0x55556babf9e0;  alias, 1 drivers
v0x55556b415c80_0 .net "Sum", 0 0, L_0x55556babf690;  1 drivers
v0x55556b40ec40_0 .net *"_ivl_0", 0 0, L_0x55556babf620;  1 drivers
v0x55556b40ed00_0 .net *"_ivl_4", 0 0, L_0x55556babf750;  1 drivers
v0x55556b4080e0_0 .net *"_ivl_6", 0 0, L_0x55556babf860;  1 drivers
v0x55556b40ca50_0 .net *"_ivl_8", 0 0, L_0x55556babf8d0;  1 drivers
S_0x55556b7f23c0 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b3cc830_0 .net "A", 3 0, L_0x55556bac2540;  1 drivers
v0x55556b3beb20_0 .net "B", 3 0, L_0x55556bac25e0;  1 drivers
v0x55556b3caee0_0 .net "Cin", 0 0, L_0x55556bac2680;  1 drivers
v0x55556b3cabc0_0 .net "Cout", 0 0, L_0x55556bac1e20;  1 drivers
v0x55556b3cac90_0 .net "Sum", 3 0, L_0x55556bac24a0;  1 drivers
v0x55556b3c4d50_0 .net "carry", 2 0, L_0x55556bac1920;  1 drivers
L_0x55556bac06b0 .part L_0x55556bac2540, 0, 1;
L_0x55556bac07e0 .part L_0x55556bac25e0, 0, 1;
L_0x55556bac0d80 .part L_0x55556bac2540, 1, 1;
L_0x55556bac0eb0 .part L_0x55556bac25e0, 1, 1;
L_0x55556bac0fe0 .part L_0x55556bac1920, 0, 1;
L_0x55556bac1590 .part L_0x55556bac2540, 2, 1;
L_0x55556bac1700 .part L_0x55556bac25e0, 2, 1;
L_0x55556bac1830 .part L_0x55556bac1920, 1, 1;
L_0x55556bac1920 .concat8 [ 1 1 1 0], L_0x55556bac0560, L_0x55556bac0c30, L_0x55556bac1440;
L_0x55556bac1f80 .part L_0x55556bac2540, 3, 1;
L_0x55556bac2140 .part L_0x55556bac25e0, 3, 1;
L_0x55556bac2300 .part L_0x55556bac1920, 2, 1;
L_0x55556bac24a0 .concat8 [ 1 1 1 1], L_0x55556bac02b0, L_0x55556bac0980, L_0x55556bac10f0, L_0x55556bac1ad0;
S_0x55556b337710 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7f23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac0240 .functor XOR 1, L_0x55556bac06b0, L_0x55556bac07e0, C4<0>, C4<0>;
L_0x55556bac02b0 .functor XOR 1, L_0x55556bac0240, L_0x55556bac2680, C4<0>, C4<0>;
L_0x55556bac0320 .functor AND 1, L_0x55556bac06b0, L_0x55556bac07e0, C4<1>, C4<1>;
L_0x55556bac0430 .functor XOR 1, L_0x55556bac06b0, L_0x55556bac07e0, C4<0>, C4<0>;
L_0x55556bac04a0 .functor AND 1, L_0x55556bac2680, L_0x55556bac0430, C4<1>, C4<1>;
L_0x55556bac0560 .functor OR 1, L_0x55556bac0320, L_0x55556bac04a0, C4<0>, C4<0>;
v0x55556b3ec2f0_0 .net "A", 0 0, L_0x55556bac06b0;  1 drivers
v0x55556b3ce7f0_0 .net "B", 0 0, L_0x55556bac07e0;  1 drivers
v0x55556b3ce8b0_0 .net "Cin", 0 0, L_0x55556bac2680;  alias, 1 drivers
v0x55556b3ea8f0_0 .net "Cout", 0 0, L_0x55556bac0560;  1 drivers
v0x55556b3ea9b0_0 .net "Sum", 0 0, L_0x55556bac02b0;  1 drivers
v0x55556b3ea5d0_0 .net *"_ivl_0", 0 0, L_0x55556bac0240;  1 drivers
v0x55556b3ea690_0 .net *"_ivl_4", 0 0, L_0x55556bac0320;  1 drivers
v0x55556b3dc8c0_0 .net *"_ivl_6", 0 0, L_0x55556bac0430;  1 drivers
v0x55556b3e8c80_0 .net *"_ivl_8", 0 0, L_0x55556bac04a0;  1 drivers
S_0x55556b33a120 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7f23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac0910 .functor XOR 1, L_0x55556bac0d80, L_0x55556bac0eb0, C4<0>, C4<0>;
L_0x55556bac0980 .functor XOR 1, L_0x55556bac0910, L_0x55556bac0fe0, C4<0>, C4<0>;
L_0x55556bac09f0 .functor AND 1, L_0x55556bac0d80, L_0x55556bac0eb0, C4<1>, C4<1>;
L_0x55556bac0ab0 .functor XOR 1, L_0x55556bac0d80, L_0x55556bac0eb0, C4<0>, C4<0>;
L_0x55556bac0b20 .functor AND 1, L_0x55556bac0fe0, L_0x55556bac0ab0, C4<1>, C4<1>;
L_0x55556bac0c30 .functor OR 1, L_0x55556bac09f0, L_0x55556bac0b20, C4<0>, C4<0>;
v0x55556b3e8a10_0 .net "A", 0 0, L_0x55556bac0d80;  1 drivers
v0x55556b3e2af0_0 .net "B", 0 0, L_0x55556bac0eb0;  1 drivers
v0x55556b3e2b90_0 .net "Cin", 0 0, L_0x55556bac0fe0;  1 drivers
v0x55556b3e6eb0_0 .net "Cout", 0 0, L_0x55556bac0c30;  1 drivers
v0x55556b3e6f70_0 .net "Sum", 0 0, L_0x55556bac0980;  1 drivers
v0x55556b3e6ac0_0 .net *"_ivl_0", 0 0, L_0x55556bac0910;  1 drivers
v0x55556b3e6b80_0 .net *"_ivl_4", 0 0, L_0x55556bac09f0;  1 drivers
v0x55556b3e4c70_0 .net *"_ivl_6", 0 0, L_0x55556bac0ab0;  1 drivers
v0x55556b3e0cf0_0 .net *"_ivl_8", 0 0, L_0x55556bac0b20;  1 drivers
S_0x55556b33fb90 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7f23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac1080 .functor XOR 1, L_0x55556bac1590, L_0x55556bac1700, C4<0>, C4<0>;
L_0x55556bac10f0 .functor XOR 1, L_0x55556bac1080, L_0x55556bac1830, C4<0>, C4<0>;
L_0x55556bac11b0 .functor AND 1, L_0x55556bac1590, L_0x55556bac1700, C4<1>, C4<1>;
L_0x55556bac12c0 .functor XOR 1, L_0x55556bac1590, L_0x55556bac1700, C4<0>, C4<0>;
L_0x55556bac1330 .functor AND 1, L_0x55556bac1830, L_0x55556bac12c0, C4<1>, C4<1>;
L_0x55556bac1440 .functor OR 1, L_0x55556bac11b0, L_0x55556bac1330, C4<0>, C4<0>;
v0x55556b3e09b0_0 .net "A", 0 0, L_0x55556bac1590;  1 drivers
v0x55556b3deab0_0 .net "B", 0 0, L_0x55556bac1700;  1 drivers
v0x55556b3deb50_0 .net "Cin", 0 0, L_0x55556bac1830;  1 drivers
v0x55556b3dac20_0 .net "Cout", 0 0, L_0x55556bac1440;  1 drivers
v0x55556b3dace0_0 .net "Sum", 0 0, L_0x55556bac10f0;  1 drivers
v0x55556b3da900_0 .net *"_ivl_0", 0 0, L_0x55556bac1080;  1 drivers
v0x55556b3da9c0_0 .net *"_ivl_4", 0 0, L_0x55556bac11b0;  1 drivers
v0x55556b3d4a90_0 .net *"_ivl_6", 0 0, L_0x55556bac12c0;  1 drivers
v0x55556b3d8e50_0 .net *"_ivl_8", 0 0, L_0x55556bac1330;  1 drivers
S_0x55556b342750 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7f23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac1a60 .functor XOR 1, L_0x55556bac1f80, L_0x55556bac2140, C4<0>, C4<0>;
L_0x55556bac1ad0 .functor XOR 1, L_0x55556bac1a60, L_0x55556bac2300, C4<0>, C4<0>;
L_0x55556bac1b90 .functor AND 1, L_0x55556bac1f80, L_0x55556bac2140, C4<1>, C4<1>;
L_0x55556bac1ca0 .functor XOR 1, L_0x55556bac1f80, L_0x55556bac2140, C4<0>, C4<0>;
L_0x55556bac1d10 .functor AND 1, L_0x55556bac2300, L_0x55556bac1ca0, C4<1>, C4<1>;
L_0x55556bac1e20 .functor OR 1, L_0x55556bac1b90, L_0x55556bac1d10, C4<0>, C4<0>;
v0x55556b3d8b10_0 .net "A", 0 0, L_0x55556bac1f80;  1 drivers
v0x55556b3d6c10_0 .net "B", 0 0, L_0x55556bac2140;  1 drivers
v0x55556b3d6cd0_0 .net "Cin", 0 0, L_0x55556bac2300;  1 drivers
v0x55556b3d2c90_0 .net "Cout", 0 0, L_0x55556bac1e20;  alias, 1 drivers
v0x55556b3d2d50_0 .net "Sum", 0 0, L_0x55556bac1ad0;  1 drivers
v0x55556b3d28a0_0 .net *"_ivl_0", 0 0, L_0x55556bac1a60;  1 drivers
v0x55556b3d2960_0 .net *"_ivl_4", 0 0, L_0x55556bac1b90;  1 drivers
v0x55556b3d0a50_0 .net *"_ivl_6", 0 0, L_0x55556bac1ca0;  1 drivers
v0x55556b3ccb50_0 .net *"_ivl_8", 0 0, L_0x55556bac1d10;  1 drivers
S_0x55556b345160 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b3a9310_0 .net "A", 3 0, L_0x55556bac4ab0;  1 drivers
v0x55556b3a74c0_0 .net "B", 3 0, L_0x55556bac4b90;  1 drivers
v0x55556b3a3540_0 .net "Cin", 0 0, L_0x55556bac4c30;  1 drivers
v0x55556b3a3150_0 .net "Cout", 0 0, L_0x55556bac4390;  1 drivers
v0x55556b3a3220_0 .net "Sum", 3 0, L_0x55556bac4a10;  1 drivers
v0x55556b3a1300_0 .net "carry", 2 0, L_0x55556bac3e90;  1 drivers
L_0x55556bac2c20 .part L_0x55556bac4ab0, 0, 1;
L_0x55556bac2d50 .part L_0x55556bac4b90, 0, 1;
L_0x55556bac32f0 .part L_0x55556bac4ab0, 1, 1;
L_0x55556bac3420 .part L_0x55556bac4b90, 1, 1;
L_0x55556bac3550 .part L_0x55556bac3e90, 0, 1;
L_0x55556bac3b00 .part L_0x55556bac4ab0, 2, 1;
L_0x55556bac3c70 .part L_0x55556bac4b90, 2, 1;
L_0x55556bac3da0 .part L_0x55556bac3e90, 1, 1;
L_0x55556bac3e90 .concat8 [ 1 1 1 0], L_0x55556bac2ad0, L_0x55556bac31a0, L_0x55556bac39b0;
L_0x55556bac44f0 .part L_0x55556bac4ab0, 3, 1;
L_0x55556bac46b0 .part L_0x55556bac4b90, 3, 1;
L_0x55556bac4870 .part L_0x55556bac3e90, 2, 1;
L_0x55556bac4a10 .concat8 [ 1 1 1 1], L_0x55556bac2820, L_0x55556bac2ef0, L_0x55556bac3660, L_0x55556bac4040;
S_0x55556b615bf0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b345160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac27b0 .functor XOR 1, L_0x55556bac2c20, L_0x55556bac2d50, C4<0>, C4<0>;
L_0x55556bac2820 .functor XOR 1, L_0x55556bac27b0, L_0x55556bac4c30, C4<0>, C4<0>;
L_0x55556bac2890 .functor AND 1, L_0x55556bac2c20, L_0x55556bac2d50, C4<1>, C4<1>;
L_0x55556bac29a0 .functor XOR 1, L_0x55556bac2c20, L_0x55556bac2d50, C4<0>, C4<0>;
L_0x55556bac2a10 .functor AND 1, L_0x55556bac4c30, L_0x55556bac29a0, C4<1>, C4<1>;
L_0x55556bac2ad0 .functor OR 1, L_0x55556bac2890, L_0x55556bac2a10, C4<0>, C4<0>;
v0x55556b3c8dd0_0 .net "A", 0 0, L_0x55556bac2c20;  1 drivers
v0x55556b3c6ed0_0 .net "B", 0 0, L_0x55556bac2d50;  1 drivers
v0x55556b3c6f70_0 .net "Cin", 0 0, L_0x55556bac4c30;  alias, 1 drivers
v0x55556b3c2f50_0 .net "Cout", 0 0, L_0x55556bac2ad0;  1 drivers
v0x55556b3c3010_0 .net "Sum", 0 0, L_0x55556bac2820;  1 drivers
v0x55556b3c2b60_0 .net *"_ivl_0", 0 0, L_0x55556bac27b0;  1 drivers
v0x55556b3c2c20_0 .net *"_ivl_4", 0 0, L_0x55556bac2890;  1 drivers
v0x55556b3c0d10_0 .net *"_ivl_6", 0 0, L_0x55556bac29a0;  1 drivers
v0x55556b3bce80_0 .net *"_ivl_8", 0 0, L_0x55556bac2a10;  1 drivers
S_0x55556b358140 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b345160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac2e80 .functor XOR 1, L_0x55556bac32f0, L_0x55556bac3420, C4<0>, C4<0>;
L_0x55556bac2ef0 .functor XOR 1, L_0x55556bac2e80, L_0x55556bac3550, C4<0>, C4<0>;
L_0x55556bac2f60 .functor AND 1, L_0x55556bac32f0, L_0x55556bac3420, C4<1>, C4<1>;
L_0x55556bac3020 .functor XOR 1, L_0x55556bac32f0, L_0x55556bac3420, C4<0>, C4<0>;
L_0x55556bac3090 .functor AND 1, L_0x55556bac3550, L_0x55556bac3020, C4<1>, C4<1>;
L_0x55556bac31a0 .functor OR 1, L_0x55556bac2f60, L_0x55556bac3090, C4<0>, C4<0>;
v0x55556b3bcc10_0 .net "A", 0 0, L_0x55556bac32f0;  1 drivers
v0x55556b3b6cf0_0 .net "B", 0 0, L_0x55556bac3420;  1 drivers
v0x55556b3b6db0_0 .net "Cin", 0 0, L_0x55556bac3550;  1 drivers
v0x55556b3bb0b0_0 .net "Cout", 0 0, L_0x55556bac31a0;  1 drivers
v0x55556b3bb170_0 .net "Sum", 0 0, L_0x55556bac2ef0;  1 drivers
v0x55556b3bacc0_0 .net *"_ivl_0", 0 0, L_0x55556bac2e80;  1 drivers
v0x55556b3bad80_0 .net *"_ivl_4", 0 0, L_0x55556bac2f60;  1 drivers
v0x55556b3b8e70_0 .net *"_ivl_6", 0 0, L_0x55556bac3020;  1 drivers
v0x55556b3b4ef0_0 .net *"_ivl_8", 0 0, L_0x55556bac3090;  1 drivers
S_0x55556b334b50 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b345160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac35f0 .functor XOR 1, L_0x55556bac3b00, L_0x55556bac3c70, C4<0>, C4<0>;
L_0x55556bac3660 .functor XOR 1, L_0x55556bac35f0, L_0x55556bac3da0, C4<0>, C4<0>;
L_0x55556bac3720 .functor AND 1, L_0x55556bac3b00, L_0x55556bac3c70, C4<1>, C4<1>;
L_0x55556bac3830 .functor XOR 1, L_0x55556bac3b00, L_0x55556bac3c70, C4<0>, C4<0>;
L_0x55556bac38a0 .functor AND 1, L_0x55556bac3da0, L_0x55556bac3830, C4<1>, C4<1>;
L_0x55556bac39b0 .functor OR 1, L_0x55556bac3720, L_0x55556bac38a0, C4<0>, C4<0>;
v0x55556b3b4bb0_0 .net "A", 0 0, L_0x55556bac3b00;  1 drivers
v0x55556b3b2cb0_0 .net "B", 0 0, L_0x55556bac3c70;  1 drivers
v0x55556b3b2d70_0 .net "Cin", 0 0, L_0x55556bac3da0;  1 drivers
v0x55556b3aedb0_0 .net "Cout", 0 0, L_0x55556bac39b0;  1 drivers
v0x55556b3aee70_0 .net "Sum", 0 0, L_0x55556bac3660;  1 drivers
v0x55556b3aea90_0 .net *"_ivl_0", 0 0, L_0x55556bac35f0;  1 drivers
v0x55556b3aeb50_0 .net *"_ivl_4", 0 0, L_0x55556bac3720;  1 drivers
v0x55556b391040_0 .net *"_ivl_6", 0 0, L_0x55556bac3830;  1 drivers
v0x55556b3ad140_0 .net *"_ivl_8", 0 0, L_0x55556bac38a0;  1 drivers
S_0x55556b317e60 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b345160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac3fd0 .functor XOR 1, L_0x55556bac44f0, L_0x55556bac46b0, C4<0>, C4<0>;
L_0x55556bac4040 .functor XOR 1, L_0x55556bac3fd0, L_0x55556bac4870, C4<0>, C4<0>;
L_0x55556bac4100 .functor AND 1, L_0x55556bac44f0, L_0x55556bac46b0, C4<1>, C4<1>;
L_0x55556bac4210 .functor XOR 1, L_0x55556bac44f0, L_0x55556bac46b0, C4<0>, C4<0>;
L_0x55556bac4280 .functor AND 1, L_0x55556bac4870, L_0x55556bac4210, C4<1>, C4<1>;
L_0x55556bac4390 .functor OR 1, L_0x55556bac4100, L_0x55556bac4280, C4<0>, C4<0>;
v0x55556b3aced0_0 .net "A", 0 0, L_0x55556bac44f0;  1 drivers
v0x55556b39f110_0 .net "B", 0 0, L_0x55556bac46b0;  1 drivers
v0x55556b39f1b0_0 .net "Cin", 0 0, L_0x55556bac4870;  1 drivers
v0x55556b3ab4d0_0 .net "Cout", 0 0, L_0x55556bac4390;  alias, 1 drivers
v0x55556b3ab590_0 .net "Sum", 0 0, L_0x55556bac4040;  1 drivers
v0x55556b3ab1b0_0 .net *"_ivl_0", 0 0, L_0x55556bac3fd0;  1 drivers
v0x55556b3ab270_0 .net *"_ivl_4", 0 0, L_0x55556bac4100;  1 drivers
v0x55556b3a5340_0 .net *"_ivl_6", 0 0, L_0x55556bac4210;  1 drivers
v0x55556b3a9700_0 .net *"_ivl_8", 0 0, L_0x55556bac4280;  1 drivers
S_0x55556b31ded0 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b37d510_0 .net "A", 3 0, L_0x55556bac6f00;  1 drivers
v0x55556b37b6c0_0 .net "B", 3 0, L_0x55556bac6fa0;  1 drivers
v0x55556b377740_0 .net "Cin", 0 0, L_0x55556bac70d0;  1 drivers
v0x55556b377350_0 .net "Cout", 0 0, L_0x55556bac67e0;  1 drivers
v0x55556b377420_0 .net "Sum", 3 0, L_0x55556bac6e60;  1 drivers
v0x55556b375500_0 .net "carry", 2 0, L_0x55556bac62e0;  1 drivers
L_0x55556bac51e0 .part L_0x55556bac6f00, 0, 1;
L_0x55556bac5310 .part L_0x55556bac6fa0, 0, 1;
L_0x55556bac58b0 .part L_0x55556bac6f00, 1, 1;
L_0x55556bac59e0 .part L_0x55556bac6fa0, 1, 1;
L_0x55556bac5b10 .part L_0x55556bac62e0, 0, 1;
L_0x55556bac5fe0 .part L_0x55556bac6f00, 2, 1;
L_0x55556bac6110 .part L_0x55556bac6fa0, 2, 1;
L_0x55556bac6240 .part L_0x55556bac62e0, 1, 1;
L_0x55556bac62e0 .concat8 [ 1 1 1 0], L_0x55556bac50d0, L_0x55556bac5760, L_0x55556bac5f70;
L_0x55556bac6940 .part L_0x55556bac6f00, 3, 1;
L_0x55556bac6b00 .part L_0x55556bac6fa0, 3, 1;
L_0x55556bac6cc0 .part L_0x55556bac62e0, 2, 1;
L_0x55556bac6e60 .concat8 [ 1 1 1 1], L_0x55556bac4e20, L_0x55556bac54b0, L_0x55556bac5c20, L_0x55556bac6490;
S_0x55556b320a90 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b31ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac4db0 .functor XOR 1, L_0x55556bac51e0, L_0x55556bac5310, C4<0>, C4<0>;
L_0x55556bac4e20 .functor XOR 1, L_0x55556bac4db0, L_0x55556bac70d0, C4<0>, C4<0>;
L_0x55556bac4e90 .functor AND 1, L_0x55556bac51e0, L_0x55556bac5310, C4<1>, C4<1>;
L_0x55556bac4fa0 .functor XOR 1, L_0x55556bac51e0, L_0x55556bac5310, C4<0>, C4<0>;
L_0x55556bac5010 .functor AND 1, L_0x55556bac70d0, L_0x55556bac4fa0, C4<1>, C4<1>;
L_0x55556bac50d0 .functor OR 1, L_0x55556bac4e90, L_0x55556bac5010, C4<0>, C4<0>;
v0x55556b39d200_0 .net "A", 0 0, L_0x55556bac51e0;  1 drivers
v0x55556b3972e0_0 .net "B", 0 0, L_0x55556bac5310;  1 drivers
v0x55556b397380_0 .net "Cin", 0 0, L_0x55556bac70d0;  alias, 1 drivers
v0x55556b39b6a0_0 .net "Cout", 0 0, L_0x55556bac50d0;  1 drivers
v0x55556b39b760_0 .net "Sum", 0 0, L_0x55556bac4e20;  1 drivers
v0x55556b39b2b0_0 .net *"_ivl_0", 0 0, L_0x55556bac4db0;  1 drivers
v0x55556b39b370_0 .net *"_ivl_4", 0 0, L_0x55556bac4e90;  1 drivers
v0x55556b399460_0 .net *"_ivl_6", 0 0, L_0x55556bac4fa0;  1 drivers
v0x55556b3954e0_0 .net *"_ivl_8", 0 0, L_0x55556bac5010;  1 drivers
S_0x55556b3234a0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b31ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac5440 .functor XOR 1, L_0x55556bac58b0, L_0x55556bac59e0, C4<0>, C4<0>;
L_0x55556bac54b0 .functor XOR 1, L_0x55556bac5440, L_0x55556bac5b10, C4<0>, C4<0>;
L_0x55556bac5520 .functor AND 1, L_0x55556bac58b0, L_0x55556bac59e0, C4<1>, C4<1>;
L_0x55556bac55e0 .functor XOR 1, L_0x55556bac58b0, L_0x55556bac59e0, C4<0>, C4<0>;
L_0x55556bac5650 .functor AND 1, L_0x55556bac5b10, L_0x55556bac55e0, C4<1>, C4<1>;
L_0x55556bac5760 .functor OR 1, L_0x55556bac5520, L_0x55556bac5650, C4<0>, C4<0>;
v0x55556b3951a0_0 .net "A", 0 0, L_0x55556bac58b0;  1 drivers
v0x55556b3932a0_0 .net "B", 0 0, L_0x55556bac59e0;  1 drivers
v0x55556b393360_0 .net "Cin", 0 0, L_0x55556bac5b10;  1 drivers
v0x55556b38f3a0_0 .net "Cout", 0 0, L_0x55556bac5760;  1 drivers
v0x55556b38f460_0 .net "Sum", 0 0, L_0x55556bac54b0;  1 drivers
v0x55556b38f080_0 .net *"_ivl_0", 0 0, L_0x55556bac5440;  1 drivers
v0x55556b38f140_0 .net *"_ivl_4", 0 0, L_0x55556bac5520;  1 drivers
v0x55556b381370_0 .net *"_ivl_6", 0 0, L_0x55556bac55e0;  1 drivers
v0x55556b38d730_0 .net *"_ivl_8", 0 0, L_0x55556bac5650;  1 drivers
S_0x55556b329510 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b31ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac5bb0 .functor XOR 1, L_0x55556bac5fe0, L_0x55556bac6110, C4<0>, C4<0>;
L_0x55556bac5c20 .functor XOR 1, L_0x55556bac5bb0, L_0x55556bac6240, C4<0>, C4<0>;
L_0x55556bac5ce0 .functor AND 1, L_0x55556bac5fe0, L_0x55556bac6110, C4<1>, C4<1>;
L_0x55556bac5df0 .functor XOR 1, L_0x55556bac5fe0, L_0x55556bac6110, C4<0>, C4<0>;
L_0x55556bac5e60 .functor AND 1, L_0x55556bac6240, L_0x55556bac5df0, C4<1>, C4<1>;
L_0x55556bac5f70 .functor OR 1, L_0x55556bac5ce0, L_0x55556bac5e60, C4<0>, C4<0>;
v0x55556b38d4c0_0 .net "A", 0 0, L_0x55556bac5fe0;  1 drivers
v0x55556b3875a0_0 .net "B", 0 0, L_0x55556bac6110;  1 drivers
v0x55556b387660_0 .net "Cin", 0 0, L_0x55556bac6240;  1 drivers
v0x55556b38b960_0 .net "Cout", 0 0, L_0x55556bac5f70;  1 drivers
v0x55556b38ba20_0 .net "Sum", 0 0, L_0x55556bac5c20;  1 drivers
v0x55556b38b570_0 .net *"_ivl_0", 0 0, L_0x55556bac5bb0;  1 drivers
v0x55556b38b630_0 .net *"_ivl_4", 0 0, L_0x55556bac5ce0;  1 drivers
v0x55556b389720_0 .net *"_ivl_6", 0 0, L_0x55556bac5df0;  1 drivers
v0x55556b3857a0_0 .net *"_ivl_8", 0 0, L_0x55556bac5e60;  1 drivers
S_0x55556b32c0d0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b31ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac6420 .functor XOR 1, L_0x55556bac6940, L_0x55556bac6b00, C4<0>, C4<0>;
L_0x55556bac6490 .functor XOR 1, L_0x55556bac6420, L_0x55556bac6cc0, C4<0>, C4<0>;
L_0x55556bac6550 .functor AND 1, L_0x55556bac6940, L_0x55556bac6b00, C4<1>, C4<1>;
L_0x55556bac6660 .functor XOR 1, L_0x55556bac6940, L_0x55556bac6b00, C4<0>, C4<0>;
L_0x55556bac66d0 .functor AND 1, L_0x55556bac6cc0, L_0x55556bac6660, C4<1>, C4<1>;
L_0x55556bac67e0 .functor OR 1, L_0x55556bac6550, L_0x55556bac66d0, C4<0>, C4<0>;
v0x55556b385460_0 .net "A", 0 0, L_0x55556bac6940;  1 drivers
v0x55556b383560_0 .net "B", 0 0, L_0x55556bac6b00;  1 drivers
v0x55556b383600_0 .net "Cin", 0 0, L_0x55556bac6cc0;  1 drivers
v0x55556b37f6d0_0 .net "Cout", 0 0, L_0x55556bac67e0;  alias, 1 drivers
v0x55556b37f790_0 .net "Sum", 0 0, L_0x55556bac6490;  1 drivers
v0x55556b37f3b0_0 .net *"_ivl_0", 0 0, L_0x55556bac6420;  1 drivers
v0x55556b37f470_0 .net *"_ivl_4", 0 0, L_0x55556bac6550;  1 drivers
v0x55556b379540_0 .net *"_ivl_6", 0 0, L_0x55556bac6660;  1 drivers
v0x55556b37d900_0 .net *"_ivl_8", 0 0, L_0x55556bac66d0;  1 drivers
S_0x55556b32eae0 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b502a30_0 .net "A", 3 0, L_0x55556bac93c0;  1 drivers
v0x55556b502530_0 .net "B", 3 0, L_0x55556bac94d0;  1 drivers
v0x55556b5022d0_0 .net "Cin", 0 0, L_0x55556bac9570;  1 drivers
v0x55556b502100_0 .net "Cout", 0 0, L_0x55556bac8c40;  1 drivers
v0x55556b5021d0_0 .net "Sum", 3 0, L_0x55556bac9320;  1 drivers
v0x55556b4f73f0_0 .net "carry", 2 0, L_0x55556bac8740;  1 drivers
L_0x55556bac7590 .part L_0x55556bac93c0, 0, 1;
L_0x55556bac76c0 .part L_0x55556bac94d0, 0, 1;
L_0x55556bac7c20 .part L_0x55556bac93c0, 1, 1;
L_0x55556bac7d50 .part L_0x55556bac94d0, 1, 1;
L_0x55556bac7e80 .part L_0x55556bac8740, 0, 1;
L_0x55556bac83f0 .part L_0x55556bac93c0, 2, 1;
L_0x55556bac8520 .part L_0x55556bac94d0, 2, 1;
L_0x55556bac8650 .part L_0x55556bac8740, 1, 1;
L_0x55556bac8740 .concat8 [ 1 1 1 0], L_0x55556bac7480, L_0x55556bac7b10, L_0x55556bac82e0;
L_0x55556bac8da0 .part L_0x55556bac93c0, 3, 1;
L_0x55556bac8fc0 .part L_0x55556bac94d0, 3, 1;
L_0x55556bac9180 .part L_0x55556bac8740, 2, 1;
L_0x55556bac9320 .concat8 [ 1 1 1 1], L_0x55556bac7270, L_0x55556bac7860, L_0x55556bac7f90, L_0x55556bac88f0;
S_0x55556b315450 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b32eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac7200 .functor XOR 1, L_0x55556bac7590, L_0x55556bac76c0, C4<0>, C4<0>;
L_0x55556bac7270 .functor XOR 1, L_0x55556bac7200, L_0x55556bac9570, C4<0>, C4<0>;
L_0x55556bac72e0 .functor AND 1, L_0x55556bac7590, L_0x55556bac76c0, C4<1>, C4<1>;
L_0x55556bac7350 .functor XOR 1, L_0x55556bac7590, L_0x55556bac76c0, C4<0>, C4<0>;
L_0x55556bac73c0 .functor AND 1, L_0x55556bac9570, L_0x55556bac7350, C4<1>, C4<1>;
L_0x55556bac7480 .functor OR 1, L_0x55556bac72e0, L_0x55556bac73c0, C4<0>, C4<0>;
v0x55556b6019b0_0 .net "A", 0 0, L_0x55556bac7590;  1 drivers
v0x55556b5fa670_0 .net "B", 0 0, L_0x55556bac76c0;  1 drivers
v0x55556b5fa710_0 .net "Cin", 0 0, L_0x55556bac9570;  alias, 1 drivers
v0x55556b4f6ac0_0 .net "Cout", 0 0, L_0x55556bac7480;  1 drivers
v0x55556b4f6b80_0 .net "Sum", 0 0, L_0x55556bac7270;  1 drivers
v0x55556b53ae70_0 .net *"_ivl_0", 0 0, L_0x55556bac7200;  1 drivers
v0x55556b53af30_0 .net *"_ivl_4", 0 0, L_0x55556bac72e0;  1 drivers
v0x55556b53ac10_0 .net *"_ivl_6", 0 0, L_0x55556bac7350;  1 drivers
v0x55556b53aa40_0 .net *"_ivl_8", 0 0, L_0x55556bac73c0;  1 drivers
S_0x55556b2fbc10 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b32eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac77f0 .functor XOR 1, L_0x55556bac7c20, L_0x55556bac7d50, C4<0>, C4<0>;
L_0x55556bac7860 .functor XOR 1, L_0x55556bac77f0, L_0x55556bac7e80, C4<0>, C4<0>;
L_0x55556bac78d0 .functor AND 1, L_0x55556bac7c20, L_0x55556bac7d50, C4<1>, C4<1>;
L_0x55556bac7990 .functor XOR 1, L_0x55556bac7c20, L_0x55556bac7d50, C4<0>, C4<0>;
L_0x55556bac7a00 .functor AND 1, L_0x55556bac7e80, L_0x55556bac7990, C4<1>, C4<1>;
L_0x55556bac7b10 .functor OR 1, L_0x55556bac78d0, L_0x55556bac7a00, C4<0>, C4<0>;
v0x55556b5303e0_0 .net "A", 0 0, L_0x55556bac7c20;  1 drivers
v0x55556b52fe30_0 .net "B", 0 0, L_0x55556bac7d50;  1 drivers
v0x55556b52fef0_0 .net "Cin", 0 0, L_0x55556bac7e80;  1 drivers
v0x55556b52fbd0_0 .net "Cout", 0 0, L_0x55556bac7b10;  1 drivers
v0x55556b52fc90_0 .net "Sum", 0 0, L_0x55556bac7860;  1 drivers
v0x55556b4ebdf0_0 .net *"_ivl_0", 0 0, L_0x55556bac77f0;  1 drivers
v0x55556b4ebeb0_0 .net *"_ivl_4", 0 0, L_0x55556bac78d0;  1 drivers
v0x55556b52fa00_0 .net *"_ivl_6", 0 0, L_0x55556bac7990;  1 drivers
v0x55556b524cf0_0 .net *"_ivl_8", 0 0, L_0x55556bac7a00;  1 drivers
S_0x55556b2fe7d0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b32eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac7f20 .functor XOR 1, L_0x55556bac83f0, L_0x55556bac8520, C4<0>, C4<0>;
L_0x55556bac7f90 .functor XOR 1, L_0x55556bac7f20, L_0x55556bac8650, C4<0>, C4<0>;
L_0x55556bac8050 .functor AND 1, L_0x55556bac83f0, L_0x55556bac8520, C4<1>, C4<1>;
L_0x55556bac8160 .functor XOR 1, L_0x55556bac83f0, L_0x55556bac8520, C4<0>, C4<0>;
L_0x55556bac81d0 .functor AND 1, L_0x55556bac8650, L_0x55556bac8160, C4<1>, C4<1>;
L_0x55556bac82e0 .functor OR 1, L_0x55556bac8050, L_0x55556bac81d0, C4<0>, C4<0>;
v0x55556b5248a0_0 .net "A", 0 0, L_0x55556bac83f0;  1 drivers
v0x55556b524590_0 .net "B", 0 0, L_0x55556bac8520;  1 drivers
v0x55556b524650_0 .net "Cin", 0 0, L_0x55556bac8650;  1 drivers
v0x55556b5243c0_0 .net "Cout", 0 0, L_0x55556bac82e0;  1 drivers
v0x55556b524480_0 .net "Sum", 0 0, L_0x55556bac7f90;  1 drivers
v0x55556b5196b0_0 .net *"_ivl_0", 0 0, L_0x55556bac7f20;  1 drivers
v0x55556b519770_0 .net *"_ivl_4", 0 0, L_0x55556bac8050;  1 drivers
v0x55556b5191b0_0 .net *"_ivl_6", 0 0, L_0x55556bac8160;  1 drivers
v0x55556b518f50_0 .net *"_ivl_8", 0 0, L_0x55556bac81d0;  1 drivers
S_0x55556b3011e0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b32eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac8880 .functor XOR 1, L_0x55556bac8da0, L_0x55556bac8fc0, C4<0>, C4<0>;
L_0x55556bac88f0 .functor XOR 1, L_0x55556bac8880, L_0x55556bac9180, C4<0>, C4<0>;
L_0x55556bac89b0 .functor AND 1, L_0x55556bac8da0, L_0x55556bac8fc0, C4<1>, C4<1>;
L_0x55556bac8ac0 .functor XOR 1, L_0x55556bac8da0, L_0x55556bac8fc0, C4<0>, C4<0>;
L_0x55556bac8b30 .functor AND 1, L_0x55556bac9180, L_0x55556bac8ac0, C4<1>, C4<1>;
L_0x55556bac8c40 .functor OR 1, L_0x55556bac89b0, L_0x55556bac8b30, C4<0>, C4<0>;
v0x55556b518e30_0 .net "A", 0 0, L_0x55556bac8da0;  1 drivers
v0x55556b50e070_0 .net "B", 0 0, L_0x55556bac8fc0;  1 drivers
v0x55556b50e110_0 .net "Cin", 0 0, L_0x55556bac9180;  1 drivers
v0x55556b50db70_0 .net "Cout", 0 0, L_0x55556bac8c40;  alias, 1 drivers
v0x55556b50dc30_0 .net "Sum", 0 0, L_0x55556bac88f0;  1 drivers
v0x55556b50d910_0 .net *"_ivl_0", 0 0, L_0x55556bac8880;  1 drivers
v0x55556b50d9d0_0 .net *"_ivl_4", 0 0, L_0x55556bac89b0;  1 drivers
v0x55556b4eb930_0 .net *"_ivl_6", 0 0, L_0x55556bac8ac0;  1 drivers
v0x55556b50d740_0 .net *"_ivl_8", 0 0, L_0x55556bac8b30;  1 drivers
S_0x55556b307250 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b51e590_0 .net "A", 3 0, L_0x55556bacb8e0;  1 drivers
v0x55556b512760_0 .net "B", 3 0, L_0x55556bacb980;  1 drivers
v0x55556b510900_0 .net "Cin", 0 0, L_0x55556bacbab0;  1 drivers
v0x55556b518520_0 .net "Cout", 0 0, L_0x55556bacb1c0;  1 drivers
v0x55556b5185f0_0 .net "Sum", 3 0, L_0x55556bacb840;  1 drivers
v0x55556b517d80_0 .net "carry", 2 0, L_0x55556bacacc0;  1 drivers
L_0x55556bac9ad0 .part L_0x55556bacb8e0, 0, 1;
L_0x55556bac9c00 .part L_0x55556bacb980, 0, 1;
L_0x55556baca160 .part L_0x55556bacb8e0, 1, 1;
L_0x55556baca290 .part L_0x55556bacb980, 1, 1;
L_0x55556baca3c0 .part L_0x55556bacacc0, 0, 1;
L_0x55556baca930 .part L_0x55556bacb8e0, 2, 1;
L_0x55556bacaaa0 .part L_0x55556bacb980, 2, 1;
L_0x55556bacabd0 .part L_0x55556bacacc0, 1, 1;
L_0x55556bacacc0 .concat8 [ 1 1 1 0], L_0x55556bac99c0, L_0x55556baca050, L_0x55556baca820;
L_0x55556bacb320 .part L_0x55556bacb8e0, 3, 1;
L_0x55556bacb4e0 .part L_0x55556bacb980, 3, 1;
L_0x55556bacb6a0 .part L_0x55556bacacc0, 2, 1;
L_0x55556bacb840 .concat8 [ 1 1 1 1], L_0x55556bac97b0, L_0x55556bac9da0, L_0x55556baca4d0, L_0x55556bacae70;
S_0x55556b309e10 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b307250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac9460 .functor XOR 1, L_0x55556bac9ad0, L_0x55556bac9c00, C4<0>, C4<0>;
L_0x55556bac97b0 .functor XOR 1, L_0x55556bac9460, L_0x55556bacbab0, C4<0>, C4<0>;
L_0x55556bac9820 .functor AND 1, L_0x55556bac9ad0, L_0x55556bac9c00, C4<1>, C4<1>;
L_0x55556bac9890 .functor XOR 1, L_0x55556bac9ad0, L_0x55556bac9c00, C4<0>, C4<0>;
L_0x55556bac9900 .functor AND 1, L_0x55556bacbab0, L_0x55556bac9890, C4<1>, C4<1>;
L_0x55556bac99c0 .functor OR 1, L_0x55556bac9820, L_0x55556bac9900, C4<0>, C4<0>;
v0x55556b4f6d40_0 .net "A", 0 0, L_0x55556bac9ad0;  1 drivers
v0x55556b534420_0 .net "B", 0 0, L_0x55556bac9c00;  1 drivers
v0x55556b5344c0_0 .net "Cin", 0 0, L_0x55556bacbab0;  alias, 1 drivers
v0x55556b5326b0_0 .net "Cout", 0 0, L_0x55556bac99c0;  1 drivers
v0x55556b532770_0 .net "Sum", 0 0, L_0x55556bac97b0;  1 drivers
v0x55556b53a1e0_0 .net *"_ivl_0", 0 0, L_0x55556bac9460;  1 drivers
v0x55556b53a2a0_0 .net *"_ivl_4", 0 0, L_0x55556bac9820;  1 drivers
v0x55556b539a40_0 .net *"_ivl_6", 0 0, L_0x55556bac9890;  1 drivers
v0x55556b5320a0_0 .net *"_ivl_8", 0 0, L_0x55556bac9900;  1 drivers
S_0x55556b30c820 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b307250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bac9d30 .functor XOR 1, L_0x55556baca160, L_0x55556baca290, C4<0>, C4<0>;
L_0x55556bac9da0 .functor XOR 1, L_0x55556bac9d30, L_0x55556baca3c0, C4<0>, C4<0>;
L_0x55556bac9e10 .functor AND 1, L_0x55556baca160, L_0x55556baca290, C4<1>, C4<1>;
L_0x55556bac9ed0 .functor XOR 1, L_0x55556baca160, L_0x55556baca290, C4<0>, C4<0>;
L_0x55556bac9f40 .functor AND 1, L_0x55556baca3c0, L_0x55556bac9ed0, C4<1>, C4<1>;
L_0x55556baca050 .functor OR 1, L_0x55556bac9e10, L_0x55556bac9f40, C4<0>, C4<0>;
v0x55556b537880_0 .net "A", 0 0, L_0x55556baca160;  1 drivers
v0x55556b536fe0_0 .net "B", 0 0, L_0x55556baca290;  1 drivers
v0x55556b5370a0_0 .net "Cin", 0 0, L_0x55556baca3c0;  1 drivers
v0x55556b534c10_0 .net "Cout", 0 0, L_0x55556baca050;  1 drivers
v0x55556b534cd0_0 .net "Sum", 0 0, L_0x55556bac9da0;  1 drivers
v0x55556b5293e0_0 .net *"_ivl_0", 0 0, L_0x55556bac9d30;  1 drivers
v0x55556b5294a0_0 .net *"_ivl_4", 0 0, L_0x55556bac9e10;  1 drivers
v0x55556b527580_0 .net *"_ivl_6", 0 0, L_0x55556bac9ed0;  1 drivers
v0x55556b52f1a0_0 .net *"_ivl_8", 0 0, L_0x55556bac9f40;  1 drivers
S_0x55556b312890 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b307250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baca460 .functor XOR 1, L_0x55556baca930, L_0x55556bacaaa0, C4<0>, C4<0>;
L_0x55556baca4d0 .functor XOR 1, L_0x55556baca460, L_0x55556bacabd0, C4<0>, C4<0>;
L_0x55556baca590 .functor AND 1, L_0x55556baca930, L_0x55556bacaaa0, C4<1>, C4<1>;
L_0x55556baca6a0 .functor XOR 1, L_0x55556baca930, L_0x55556bacaaa0, C4<0>, C4<0>;
L_0x55556baca710 .functor AND 1, L_0x55556bacabd0, L_0x55556baca6a0, C4<1>, C4<1>;
L_0x55556baca820 .functor OR 1, L_0x55556baca590, L_0x55556baca710, C4<0>, C4<0>;
v0x55556b52eab0_0 .net "A", 0 0, L_0x55556baca930;  1 drivers
v0x55556b526f20_0 .net "B", 0 0, L_0x55556bacaaa0;  1 drivers
v0x55556b526fe0_0 .net "Cin", 0 0, L_0x55556bacabd0;  1 drivers
v0x55556b52c790_0 .net "Cout", 0 0, L_0x55556baca820;  1 drivers
v0x55556b52c850_0 .net "Sum", 0 0, L_0x55556baca4d0;  1 drivers
v0x55556b52bfa0_0 .net *"_ivl_0", 0 0, L_0x55556baca460;  1 drivers
v0x55556b52c060_0 .net *"_ivl_4", 0 0, L_0x55556baca590;  1 drivers
v0x55556b529bd0_0 .net *"_ivl_6", 0 0, L_0x55556baca6a0;  1 drivers
v0x55556b51dda0_0 .net *"_ivl_8", 0 0, L_0x55556baca710;  1 drivers
S_0x55556b2f5d70 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b307250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bacae00 .functor XOR 1, L_0x55556bacb320, L_0x55556bacb4e0, C4<0>, C4<0>;
L_0x55556bacae70 .functor XOR 1, L_0x55556bacae00, L_0x55556bacb6a0, C4<0>, C4<0>;
L_0x55556bacaf30 .functor AND 1, L_0x55556bacb320, L_0x55556bacb4e0, C4<1>, C4<1>;
L_0x55556bacb040 .functor XOR 1, L_0x55556bacb320, L_0x55556bacb4e0, C4<0>, C4<0>;
L_0x55556bacb0b0 .functor AND 1, L_0x55556bacb6a0, L_0x55556bacb040, C4<1>, C4<1>;
L_0x55556bacb1c0 .functor OR 1, L_0x55556bacaf30, L_0x55556bacb0b0, C4<0>, C4<0>;
v0x55556b51bff0_0 .net "A", 0 0, L_0x55556bacb320;  1 drivers
v0x55556b523b60_0 .net "B", 0 0, L_0x55556bacb4e0;  1 drivers
v0x55556b523c00_0 .net "Cin", 0 0, L_0x55556bacb6a0;  1 drivers
v0x55556b5233c0_0 .net "Cout", 0 0, L_0x55556bacb1c0;  alias, 1 drivers
v0x55556b523480_0 .net "Sum", 0 0, L_0x55556bacae70;  1 drivers
v0x55556b51b8e0_0 .net *"_ivl_0", 0 0, L_0x55556bacae00;  1 drivers
v0x55556b51b9a0_0 .net *"_ivl_4", 0 0, L_0x55556bacaf30;  1 drivers
v0x55556b521150_0 .net *"_ivl_6", 0 0, L_0x55556bacb040;  1 drivers
v0x55556b520960_0 .net *"_ivl_8", 0 0, L_0x55556bacb0b0;  1 drivers
S_0x55556b474f60 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b4f3850_0 .net "A", 3 0, L_0x55556bacde90;  1 drivers
v0x55556b4f3060_0 .net "B", 3 0, L_0x55556bacdfd0;  1 drivers
v0x55556b4f0c90_0 .net "Cin", 0 0, L_0x55556bace070;  1 drivers
v0x55556b4e5140_0 .net "Cout", 0 0, L_0x55556bacd770;  1 drivers
v0x55556b4e5210_0 .net "Sum", 3 0, L_0x55556bacddf0;  1 drivers
v0x55556b4e3390_0 .net "carry", 2 0, L_0x55556bacd270;  1 drivers
L_0x55556bacc000 .part L_0x55556bacde90, 0, 1;
L_0x55556bacc130 .part L_0x55556bacdfd0, 0, 1;
L_0x55556bacc6d0 .part L_0x55556bacde90, 1, 1;
L_0x55556bacc800 .part L_0x55556bacdfd0, 1, 1;
L_0x55556bacc930 .part L_0x55556bacd270, 0, 1;
L_0x55556baccee0 .part L_0x55556bacde90, 2, 1;
L_0x55556bacd050 .part L_0x55556bacdfd0, 2, 1;
L_0x55556bacd180 .part L_0x55556bacd270, 1, 1;
L_0x55556bacd270 .concat8 [ 1 1 1 0], L_0x55556bacbeb0, L_0x55556bacc580, L_0x55556baccd90;
L_0x55556bacd8d0 .part L_0x55556bacde90, 3, 1;
L_0x55556bacda90 .part L_0x55556bacdfd0, 3, 1;
L_0x55556bacdc50 .part L_0x55556bacd270, 2, 1;
L_0x55556bacddf0 .concat8 [ 1 1 1 1], L_0x55556bacbc50, L_0x55556bacc2d0, L_0x55556bacca40, L_0x55556bacd420;
S_0x55556b476f80 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b474f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bacbbe0 .functor XOR 1, L_0x55556bacc000, L_0x55556bacc130, C4<0>, C4<0>;
L_0x55556bacbc50 .functor XOR 1, L_0x55556bacbbe0, L_0x55556bace070, C4<0>, C4<0>;
L_0x55556bacbcc0 .functor AND 1, L_0x55556bacc000, L_0x55556bacc130, C4<1>, C4<1>;
L_0x55556bacbd80 .functor XOR 1, L_0x55556bacc000, L_0x55556bacc130, C4<0>, C4<0>;
L_0x55556bacbdf0 .functor AND 1, L_0x55556bace070, L_0x55556bacbd80, C4<1>, C4<1>;
L_0x55556bacbeb0 .functor OR 1, L_0x55556bacbcc0, L_0x55556bacbdf0, C4<0>, C4<0>;
v0x55556b515bc0_0 .net "A", 0 0, L_0x55556bacc000;  1 drivers
v0x55556b515320_0 .net "B", 0 0, L_0x55556bacc130;  1 drivers
v0x55556b5153c0_0 .net "Cin", 0 0, L_0x55556bace070;  alias, 1 drivers
v0x55556b512f50_0 .net "Cout", 0 0, L_0x55556bacbeb0;  1 drivers
v0x55556b513010_0 .net "Sum", 0 0, L_0x55556bacbc50;  1 drivers
v0x55556b507120_0 .net *"_ivl_0", 0 0, L_0x55556bacbbe0;  1 drivers
v0x55556b5071e0_0 .net *"_ivl_4", 0 0, L_0x55556bacbcc0;  1 drivers
v0x55556b5052c0_0 .net *"_ivl_6", 0 0, L_0x55556bacbd80;  1 drivers
v0x55556b50cee0_0 .net *"_ivl_8", 0 0, L_0x55556bacbdf0;  1 drivers
S_0x55556b47ba80 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b474f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bacc260 .functor XOR 1, L_0x55556bacc6d0, L_0x55556bacc800, C4<0>, C4<0>;
L_0x55556bacc2d0 .functor XOR 1, L_0x55556bacc260, L_0x55556bacc930, C4<0>, C4<0>;
L_0x55556bacc340 .functor AND 1, L_0x55556bacc6d0, L_0x55556bacc800, C4<1>, C4<1>;
L_0x55556bacc400 .functor XOR 1, L_0x55556bacc6d0, L_0x55556bacc800, C4<0>, C4<0>;
L_0x55556bacc470 .functor AND 1, L_0x55556bacc930, L_0x55556bacc400, C4<1>, C4<1>;
L_0x55556bacc580 .functor OR 1, L_0x55556bacc340, L_0x55556bacc470, C4<0>, C4<0>;
v0x55556b50c7f0_0 .net "A", 0 0, L_0x55556bacc6d0;  1 drivers
v0x55556b504c60_0 .net "B", 0 0, L_0x55556bacc800;  1 drivers
v0x55556b504d20_0 .net "Cin", 0 0, L_0x55556bacc930;  1 drivers
v0x55556b50a4d0_0 .net "Cout", 0 0, L_0x55556bacc580;  1 drivers
v0x55556b50a590_0 .net "Sum", 0 0, L_0x55556bacc2d0;  1 drivers
v0x55556b509ce0_0 .net *"_ivl_0", 0 0, L_0x55556bacc260;  1 drivers
v0x55556b509da0_0 .net *"_ivl_4", 0 0, L_0x55556bacc340;  1 drivers
v0x55556b507910_0 .net *"_ivl_6", 0 0, L_0x55556bacc400;  1 drivers
v0x55556b4fbae0_0 .net *"_ivl_8", 0 0, L_0x55556bacc470;  1 drivers
S_0x55556b46bcd0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b474f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bacc9d0 .functor XOR 1, L_0x55556baccee0, L_0x55556bacd050, C4<0>, C4<0>;
L_0x55556bacca40 .functor XOR 1, L_0x55556bacc9d0, L_0x55556bacd180, C4<0>, C4<0>;
L_0x55556baccb00 .functor AND 1, L_0x55556baccee0, L_0x55556bacd050, C4<1>, C4<1>;
L_0x55556baccc10 .functor XOR 1, L_0x55556baccee0, L_0x55556bacd050, C4<0>, C4<0>;
L_0x55556baccc80 .functor AND 1, L_0x55556bacd180, L_0x55556baccc10, C4<1>, C4<1>;
L_0x55556baccd90 .functor OR 1, L_0x55556baccb00, L_0x55556baccc80, C4<0>, C4<0>;
v0x55556b4f9d30_0 .net "A", 0 0, L_0x55556baccee0;  1 drivers
v0x55556b5018a0_0 .net "B", 0 0, L_0x55556bacd050;  1 drivers
v0x55556b501960_0 .net "Cin", 0 0, L_0x55556bacd180;  1 drivers
v0x55556b501100_0 .net "Cout", 0 0, L_0x55556baccd90;  1 drivers
v0x55556b5011c0_0 .net "Sum", 0 0, L_0x55556bacca40;  1 drivers
v0x55556b4f9620_0 .net *"_ivl_0", 0 0, L_0x55556bacc9d0;  1 drivers
v0x55556b4f96e0_0 .net *"_ivl_4", 0 0, L_0x55556baccb00;  1 drivers
v0x55556b4fee90_0 .net *"_ivl_6", 0 0, L_0x55556baccc10;  1 drivers
v0x55556b4fe6a0_0 .net *"_ivl_8", 0 0, L_0x55556baccc80;  1 drivers
S_0x55556b46cd80 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b474f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bacd3b0 .functor XOR 1, L_0x55556bacd8d0, L_0x55556bacda90, C4<0>, C4<0>;
L_0x55556bacd420 .functor XOR 1, L_0x55556bacd3b0, L_0x55556bacdc50, C4<0>, C4<0>;
L_0x55556bacd4e0 .functor AND 1, L_0x55556bacd8d0, L_0x55556bacda90, C4<1>, C4<1>;
L_0x55556bacd5f0 .functor XOR 1, L_0x55556bacd8d0, L_0x55556bacda90, C4<0>, C4<0>;
L_0x55556bacd660 .functor AND 1, L_0x55556bacdc50, L_0x55556bacd5f0, C4<1>, C4<1>;
L_0x55556bacd770 .functor OR 1, L_0x55556bacd4e0, L_0x55556bacd660, C4<0>, C4<0>;
v0x55556b4fc380_0 .net "A", 0 0, L_0x55556bacd8d0;  1 drivers
v0x55556b4f04a0_0 .net "B", 0 0, L_0x55556bacda90;  1 drivers
v0x55556b4f0540_0 .net "Cin", 0 0, L_0x55556bacdc50;  1 drivers
v0x55556b4ee640_0 .net "Cout", 0 0, L_0x55556bacd770;  alias, 1 drivers
v0x55556b4ee700_0 .net "Sum", 0 0, L_0x55556bacd420;  1 drivers
v0x55556b4f6260_0 .net *"_ivl_0", 0 0, L_0x55556bacd3b0;  1 drivers
v0x55556b4f6320_0 .net *"_ivl_4", 0 0, L_0x55556bacd4e0;  1 drivers
v0x55556b4f5ac0_0 .net *"_ivl_6", 0 0, L_0x55556bacd5f0;  1 drivers
v0x55556b4edfe0_0 .net *"_ivl_8", 0 0, L_0x55556bacd660;  1 drivers
S_0x55556b2f07a0 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b7f7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b5c49d0_0 .net "A", 3 0, L_0x55556bad0470;  1 drivers
v0x55556b5c4770_0 .net "B", 3 0, L_0x55556bace110;  1 drivers
v0x55556b5a2790_0 .net "Cin", 0 0, L_0x55556bad06e0;  1 drivers
v0x55556b5c45a0_0 .net "Cout", 0 0, L_0x55556bacfda0;  alias, 1 drivers
v0x55556b5c4670_0 .net "Sum", 3 0, L_0x55556bad03d0;  1 drivers
v0x55556b5b9890_0 .net "carry", 2 0, L_0x55556bacf8a0;  1 drivers
L_0x55556bace630 .part L_0x55556bad0470, 0, 1;
L_0x55556bace760 .part L_0x55556bace110, 0, 1;
L_0x55556baced00 .part L_0x55556bad0470, 1, 1;
L_0x55556bacee30 .part L_0x55556bace110, 1, 1;
L_0x55556bacef60 .part L_0x55556bacf8a0, 0, 1;
L_0x55556bacf510 .part L_0x55556bad0470, 2, 1;
L_0x55556bacf680 .part L_0x55556bace110, 2, 1;
L_0x55556bacf7b0 .part L_0x55556bacf8a0, 1, 1;
L_0x55556bacf8a0 .concat8 [ 1 1 1 0], L_0x55556bace4e0, L_0x55556bacebb0, L_0x55556bacf3c0;
L_0x55556bacfeb0 .part L_0x55556bad0470, 3, 1;
L_0x55556bad0070 .part L_0x55556bace110, 3, 1;
L_0x55556bad0230 .part L_0x55556bacf8a0, 2, 1;
L_0x55556bad03d0 .concat8 [ 1 1 1 1], L_0x55556bace230, L_0x55556bace900, L_0x55556bacf070, L_0x55556bacfa50;
S_0x55556b2f3360 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b2f07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bace1c0 .functor XOR 1, L_0x55556bace630, L_0x55556bace760, C4<0>, C4<0>;
L_0x55556bace230 .functor XOR 1, L_0x55556bace1c0, L_0x55556bad06e0, C4<0>, C4<0>;
L_0x55556bace2a0 .functor AND 1, L_0x55556bace630, L_0x55556bace760, C4<1>, C4<1>;
L_0x55556bace3b0 .functor XOR 1, L_0x55556bace630, L_0x55556bace760, C4<0>, C4<0>;
L_0x55556bace420 .functor AND 1, L_0x55556bad06e0, L_0x55556bace3b0, C4<1>, C4<1>;
L_0x55556bace4e0 .functor OR 1, L_0x55556bace2a0, L_0x55556bace420, C4<0>, C4<0>;
v0x55556b4eabb0_0 .net "A", 0 0, L_0x55556bace630;  1 drivers
v0x55556b4ea760_0 .net "B", 0 0, L_0x55556bace760;  1 drivers
v0x55556b4ea800_0 .net "Cin", 0 0, L_0x55556bad06e0;  alias, 1 drivers
v0x55556b4e2d80_0 .net "Cout", 0 0, L_0x55556bace4e0;  1 drivers
v0x55556b4e2e40_0 .net "Sum", 0 0, L_0x55556bace230;  1 drivers
v0x55556b4e84f0_0 .net *"_ivl_0", 0 0, L_0x55556bace1c0;  1 drivers
v0x55556b4e85b0_0 .net *"_ivl_4", 0 0, L_0x55556bace2a0;  1 drivers
v0x55556b4e7d00_0 .net *"_ivl_6", 0 0, L_0x55556bace3b0;  1 drivers
v0x55556b4e5930_0 .net *"_ivl_8", 0 0, L_0x55556bace420;  1 drivers
S_0x55556b46a7e0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b2f07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bace890 .functor XOR 1, L_0x55556baced00, L_0x55556bacee30, C4<0>, C4<0>;
L_0x55556bace900 .functor XOR 1, L_0x55556bace890, L_0x55556bacef60, C4<0>, C4<0>;
L_0x55556bace970 .functor AND 1, L_0x55556baced00, L_0x55556bacee30, C4<1>, C4<1>;
L_0x55556bacea30 .functor XOR 1, L_0x55556baced00, L_0x55556bacee30, C4<0>, C4<0>;
L_0x55556baceaa0 .functor AND 1, L_0x55556bacef60, L_0x55556bacea30, C4<1>, C4<1>;
L_0x55556bacebb0 .functor OR 1, L_0x55556bace970, L_0x55556baceaa0, C4<0>, C4<0>;
v0x55556b5ad9d0_0 .net "A", 0 0, L_0x55556baced00;  1 drivers
v0x55556b5f1cd0_0 .net "B", 0 0, L_0x55556bacee30;  1 drivers
v0x55556b5f1d90_0 .net "Cin", 0 0, L_0x55556bacef60;  1 drivers
v0x55556b5f1a70_0 .net "Cout", 0 0, L_0x55556bacebb0;  1 drivers
v0x55556b5f1b30_0 .net "Sum", 0 0, L_0x55556bace900;  1 drivers
v0x55556b5f18a0_0 .net *"_ivl_0", 0 0, L_0x55556bace890;  1 drivers
v0x55556b5f1960_0 .net *"_ivl_4", 0 0, L_0x55556bace970;  1 drivers
v0x55556b5e7190_0 .net *"_ivl_6", 0 0, L_0x55556bacea30;  1 drivers
v0x55556b5e6c90_0 .net *"_ivl_8", 0 0, L_0x55556baceaa0;  1 drivers
S_0x55556b451750 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b2f07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bacf000 .functor XOR 1, L_0x55556bacf510, L_0x55556bacf680, C4<0>, C4<0>;
L_0x55556bacf070 .functor XOR 1, L_0x55556bacf000, L_0x55556bacf7b0, C4<0>, C4<0>;
L_0x55556bacf130 .functor AND 1, L_0x55556bacf510, L_0x55556bacf680, C4<1>, C4<1>;
L_0x55556bacf240 .functor XOR 1, L_0x55556bacf510, L_0x55556bacf680, C4<0>, C4<0>;
L_0x55556bacf2b0 .functor AND 1, L_0x55556bacf7b0, L_0x55556bacf240, C4<1>, C4<1>;
L_0x55556bacf3c0 .functor OR 1, L_0x55556bacf130, L_0x55556bacf2b0, C4<0>, C4<0>;
v0x55556b5e6ae0_0 .net "A", 0 0, L_0x55556bacf510;  1 drivers
v0x55556b5a2c50_0 .net "B", 0 0, L_0x55556bacf680;  1 drivers
v0x55556b5a2d10_0 .net "Cin", 0 0, L_0x55556bacf7b0;  1 drivers
v0x55556b5e6860_0 .net "Cout", 0 0, L_0x55556bacf3c0;  1 drivers
v0x55556b5e6920_0 .net "Sum", 0 0, L_0x55556bacf070;  1 drivers
v0x55556b5dbb50_0 .net *"_ivl_0", 0 0, L_0x55556bacf000;  1 drivers
v0x55556b5dbc10_0 .net *"_ivl_4", 0 0, L_0x55556bacf130;  1 drivers
v0x55556b5db650_0 .net *"_ivl_6", 0 0, L_0x55556bacf240;  1 drivers
v0x55556b5db3f0_0 .net *"_ivl_8", 0 0, L_0x55556bacf2b0;  1 drivers
S_0x55556b454160 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b2f07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bacf9e0 .functor XOR 1, L_0x55556bacfeb0, L_0x55556bad0070, C4<0>, C4<0>;
L_0x55556bacfa50 .functor XOR 1, L_0x55556bacf9e0, L_0x55556bad0230, C4<0>, C4<0>;
L_0x55556bacfb10 .functor AND 1, L_0x55556bacfeb0, L_0x55556bad0070, C4<1>, C4<1>;
L_0x55556bacfc20 .functor XOR 1, L_0x55556bacfeb0, L_0x55556bad0070, C4<0>, C4<0>;
L_0x55556bacfc90 .functor AND 1, L_0x55556bad0230, L_0x55556bacfc20, C4<1>, C4<1>;
L_0x55556bacfda0 .functor OR 1, L_0x55556bacfb10, L_0x55556bacfc90, C4<0>, C4<0>;
v0x55556b5db2d0_0 .net "A", 0 0, L_0x55556bacfeb0;  1 drivers
v0x55556b5d0510_0 .net "B", 0 0, L_0x55556bad0070;  1 drivers
v0x55556b5d05b0_0 .net "Cin", 0 0, L_0x55556bad0230;  1 drivers
v0x55556b5d0010_0 .net "Cout", 0 0, L_0x55556bacfda0;  alias, 1 drivers
v0x55556b5d00d0_0 .net "Sum", 0 0, L_0x55556bacfa50;  1 drivers
v0x55556b5cfdb0_0 .net *"_ivl_0", 0 0, L_0x55556bacf9e0;  1 drivers
v0x55556b5cfe70_0 .net *"_ivl_4", 0 0, L_0x55556bacfb10;  1 drivers
v0x55556b5cfbe0_0 .net *"_ivl_6", 0 0, L_0x55556bacfc20;  1 drivers
v0x55556b5c4ed0_0 .net *"_ivl_8", 0 0, L_0x55556bacfc90;  1 drivers
S_0x55556b45a1d0 .scope module, "u_stage_id" "stage_id" 14 260, 25 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_pred_taken";
    .port_info 7 /INPUT 1 "i_wb_reg_write";
    .port_info 8 /INPUT 5 "i_wb_rd";
    .port_info 9 /INPUT 32 "i_wb_write_data";
    .port_info 10 /INPUT 2 "i_forward_a_sel";
    .port_info 11 /INPUT 2 "i_forward_b_sel";
    .port_info 12 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 13 /OUTPUT 32 "o_pc";
    .port_info 14 /OUTPUT 32 "o_rs1_val";
    .port_info 15 /OUTPUT 32 "o_rs2_val";
    .port_info 16 /OUTPUT 32 "o_imm";
    .port_info 17 /OUTPUT 5 "o_rs1";
    .port_info 18 /OUTPUT 5 "o_rs2";
    .port_info 19 /OUTPUT 5 "o_rd";
    .port_info 20 /OUTPUT 1 "o_ctrl_valid";
    .port_info 21 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 22 /OUTPUT 1 "o_ctrl_kill";
    .port_info 23 /OUTPUT 1 "o_ctrl_branch";
    .port_info 24 /OUTPUT 1 "o_ctrl_jump";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 26 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 27 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 28 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 29 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 30 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 31 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 32 /OUTPUT 1 "o_ctrl_op_b_sel";
    .port_info 33 /OUTPUT 32 "o_redirect_pc";
    .port_info 34 /OUTPUT 1 "o_redirect_valid";
    .port_info 35 /OUTPUT 1 "o_btb_update";
    .port_info 36 /OUTPUT 32 "o_btb_update_pc";
    .port_info 37 /OUTPUT 32 "o_btb_update_target";
    .port_info 38 /OUTPUT 1 "o_use_rs1";
    .port_info 39 /OUTPUT 1 "o_use_rs2";
    .port_info 40 /OUTPUT 1 "o_is_branch";
    .port_info 41 /OUTPUT 1 "o_is_jump";
L_0x7fce156f6d50 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x55556baa76f0 .functor AND 32, L_0x55556baa7420, L_0x7fce156f6d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55556baa7a70 .functor BUFZ 1, v0x55556b4b8cc0_0, C4<0>, C4<0>, C4<0>;
L_0x55556baa7bf0 .functor AND 1, L_0x55556baa7ae0, L_0x55556baa7940, C4<1>, C4<1>;
L_0x55556baa7d00 .functor XOR 1, v0x55556b697800_0, L_0x55556baa7a70, C4<0>, C4<0>;
L_0x55556baa7dc0 .functor AND 1, L_0x55556baa7bf0, L_0x55556baa7d00, C4<1>, C4<1>;
L_0x55556baa7f70 .functor AND 1, L_0x55556ba92960, L_0x55556baa7ed0, C4<1>, C4<1>;
L_0x55556baa7b80 .functor OR 1, v0x55556b390db0_0, L_0x55556baa8030, C4<0>, C4<0>;
L_0x55556baa82e0 .functor OR 1, L_0x55556baa7b80, L_0x55556baa81f0, C4<0>, C4<0>;
L_0x55556baa8440 .functor AND 1, L_0x55556baa7f70, L_0x55556baa82e0, C4<1>, C4<1>;
L_0x55556baa8910 .functor OR 1, L_0x55556baa8590, L_0x55556baa8710, C4<0>, C4<0>;
L_0x55556baa8a20 .functor OR 1, L_0x55556baa7a70, L_0x55556baa8910, C4<0>, C4<0>;
L_0x55556baa8a90 .functor AND 1, L_0x55556ba92960, L_0x55556baa8a20, C4<1>, C4<1>;
L_0x55556baa8bc0 .functor BUFZ 32, v0x55556b6a25b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baa8cc0 .functor BUFZ 32, L_0x55556baa78a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baa8b50 .functor BUFZ 32, v0x55556b6a25b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baa8db0 .functor BUFZ 32, v0x55556b523760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baa8eb0 .functor BUFZ 32, v0x55556b5181c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baa8fb0 .functor BUFZ 32, v0x55556b655530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556baa90c0 .functor BUFZ 5, L_0x55556ba743a0, C4<00000>, C4<00000>, C4<00000>;
L_0x55556baa9130 .functor BUFZ 5, L_0x55556ba745a0, C4<00000>, C4<00000>, C4<00000>;
L_0x55556baa9250 .functor BUFZ 5, L_0x55556ba74690, C4<00000>, C4<00000>, C4<00000>;
L_0x55556baa9860 .functor OR 1, L_0x55556baa92c0, L_0x55556baa96b0, C4<0>, C4<0>;
L_0x55556baa9a30 .functor BUFZ 1, L_0x55556baa7dc0, C4<0>, C4<0>, C4<0>;
L_0x55556baa9be0 .functor BUFZ 3, L_0x55556ba74260, C4<000>, C4<000>, C4<000>;
L_0x55556baaa020 .functor AND 1, L_0x55556baa9d70, L_0x55556baa9f30, C4<1>, C4<1>;
L_0x55556baaa300 .functor AND 1, L_0x55556baaa020, L_0x55556baaa130, C4<1>, C4<1>;
L_0x55556baaa9d0 .functor OR 1, L_0x55556baaa4f0, L_0x55556baaa7f0, C4<0>, C4<0>;
L_0x55556baaabd0 .functor OR 1, L_0x55556baaa9d0, L_0x55556baaaae0, C4<0>, C4<0>;
L_0x55556baab2b0 .functor OR 1, L_0x55556baaafc0, L_0x55556baab0b0, C4<0>, C4<0>;
L_0x7fce156f6f90 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b45c730_0 .net/2u *"_ivl_102", 6 0, L_0x7fce156f6f90;  1 drivers
v0x55556b45c830_0 .net *"_ivl_104", 0 0, L_0x55556baa92c0;  1 drivers
L_0x7fce156f6fd8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b459b70_0 .net/2u *"_ivl_106", 6 0, L_0x7fce156f6fd8;  1 drivers
v0x55556b459c10_0 .net *"_ivl_108", 0 0, L_0x55556baa96b0;  1 drivers
L_0x7fce156f7020 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556b44b8f0_0 .net/2u *"_ivl_114", 6 0, L_0x7fce156f7020;  1 drivers
L_0x7fce156f6cc0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b4510f0_0 .net/2u *"_ivl_12", 6 0, L_0x7fce156f6cc0;  1 drivers
L_0x7fce156f7068 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556b4511d0_0 .net/2u *"_ivl_120", 6 0, L_0x7fce156f7068;  1 drivers
v0x55556b44e530_0 .net *"_ivl_122", 0 0, L_0x55556baa9d70;  1 drivers
L_0x7fce156f70b0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556b44e5d0_0 .net/2u *"_ivl_124", 6 0, L_0x7fce156f70b0;  1 drivers
v0x55556b4402b0_0 .net *"_ivl_126", 0 0, L_0x55556baa9f30;  1 drivers
v0x55556b440350_0 .net *"_ivl_129", 0 0, L_0x55556baaa020;  1 drivers
L_0x7fce156f70f8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b445ab0_0 .net/2u *"_ivl_130", 6 0, L_0x7fce156f70f8;  1 drivers
v0x55556b445b90_0 .net *"_ivl_132", 0 0, L_0x55556baaa130;  1 drivers
L_0x7fce156f7140 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556b442ef0_0 .net/2u *"_ivl_136", 6 0, L_0x7fce156f7140;  1 drivers
v0x55556b442fd0_0 .net *"_ivl_138", 0 0, L_0x55556baaa4f0;  1 drivers
v0x55556b434c70_0 .net *"_ivl_14", 0 0, L_0x55556ba94930;  1 drivers
L_0x7fce156f7188 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b434d30_0 .net/2u *"_ivl_140", 6 0, L_0x7fce156f7188;  1 drivers
v0x55556b43a470_0 .net *"_ivl_142", 0 0, L_0x55556baaa7f0;  1 drivers
v0x55556b43a530_0 .net *"_ivl_145", 0 0, L_0x55556baaa9d0;  1 drivers
L_0x7fce156f71d0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556b4378b0_0 .net/2u *"_ivl_146", 6 0, L_0x7fce156f71d0;  1 drivers
v0x55556b437970_0 .net *"_ivl_148", 0 0, L_0x55556baaaae0;  1 drivers
L_0x7fce156f7218 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b429630_0 .net/2u *"_ivl_152", 6 0, L_0x7fce156f7218;  1 drivers
L_0x7fce156f7260 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b4296f0_0 .net/2u *"_ivl_156", 6 0, L_0x7fce156f7260;  1 drivers
v0x55556b42ee30_0 .net *"_ivl_158", 0 0, L_0x55556baaafc0;  1 drivers
L_0x7fce156f72a8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b42eef0_0 .net/2u *"_ivl_160", 6 0, L_0x7fce156f72a8;  1 drivers
v0x55556b42c270_0 .net *"_ivl_162", 0 0, L_0x55556baab0b0;  1 drivers
v0x55556b42c330_0 .net/2u *"_ivl_20", 31 0, L_0x7fce156f6d50;  1 drivers
L_0x7fce156f6d98 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b41dff0_0 .net/2u *"_ivl_24", 6 0, L_0x7fce156f6d98;  1 drivers
v0x55556b41e0d0_0 .net *"_ivl_26", 0 0, L_0x55556baa77b0;  1 drivers
L_0x7fce156f6de0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b4237f0_0 .net/2u *"_ivl_30", 6 0, L_0x7fce156f6de0;  1 drivers
v0x55556b4238d0_0 .net *"_ivl_37", 0 0, L_0x55556baa7ae0;  1 drivers
v0x55556b420c30_0 .net *"_ivl_39", 0 0, L_0x55556baa7bf0;  1 drivers
v0x55556b420cf0_0 .net *"_ivl_40", 0 0, L_0x55556baa7d00;  1 drivers
v0x55556b412af0_0 .net *"_ivl_45", 0 0, L_0x55556baa7ed0;  1 drivers
v0x55556b412bb0_0 .net *"_ivl_47", 0 0, L_0x55556baa7f70;  1 drivers
L_0x7fce156f6e28 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b418380_0 .net/2u *"_ivl_48", 6 0, L_0x7fce156f6e28;  1 drivers
v0x55556b418460_0 .net *"_ivl_50", 0 0, L_0x55556baa8030;  1 drivers
v0x55556b4157c0_0 .net *"_ivl_53", 0 0, L_0x55556baa7b80;  1 drivers
L_0x7fce156f6e70 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b415880_0 .net/2u *"_ivl_54", 6 0, L_0x7fce156f6e70;  1 drivers
v0x55556b3f64f0_0 .net *"_ivl_56", 0 0, L_0x55556baa81f0;  1 drivers
v0x55556b3f65b0_0 .net *"_ivl_59", 0 0, L_0x55556baa82e0;  1 drivers
L_0x7fce156f6eb8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b3b0700_0 .net/2u *"_ivl_62", 6 0, L_0x7fce156f6eb8;  1 drivers
v0x55556b3b07c0_0 .net *"_ivl_64", 0 0, L_0x55556baa8590;  1 drivers
L_0x7fce156f6f00 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b3ce4a0_0 .net/2u *"_ivl_66", 6 0, L_0x7fce156f6f00;  1 drivers
v0x55556b3ce560_0 .net *"_ivl_68", 0 0, L_0x55556baa8710;  1 drivers
v0x55556b3dc570_0 .net *"_ivl_71", 0 0, L_0x55556baa8910;  1 drivers
v0x55556b3dc610_0 .net *"_ivl_72", 0 0, L_0x55556baa8a20;  1 drivers
L_0x7fce156f6f48 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b3e27a0_0 .net/2u *"_ivl_98", 6 0, L_0x7fce156f6f48;  1 drivers
v0x55556b3e2860_0 .net "actual_taken", 0 0, L_0x55556baa7a70;  1 drivers
v0x55556b3e48e0_0 .net "br_equal", 0 0, v0x55556b5730d0_0;  1 drivers
v0x55556b3e4980_0 .net "br_less", 0 0, v0x55556b570620_0;  1 drivers
v0x55556b3de720_0 .net "br_un", 0 0, v0x55556b4d2430_0;  1 drivers
v0x55556b3de7c0_0 .net "cout_dummy", 0 0, L_0x55556baa6910;  1 drivers
v0x55556b3d4740_0 .net "ctrl_pc_sel", 0 0, v0x55556b4b8cc0_0;  1 drivers
v0x55556b3d47e0_0 .net "ctrl_wb_sel", 1 0, L_0x55556ba90b00;  1 drivers
v0x55556b3d6880_0 .net "final_target_pc", 31 0, L_0x55556baa78a0;  1 drivers
v0x55556b3d6960_0 .net "funct3", 2 0, L_0x55556ba74260;  1 drivers
v0x55556b3d06c0_0 .net "funct7", 6 0, L_0x55556ba74300;  1 drivers
v0x55556b3d0780_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b3be7d0_0 .net "i_ex_mem_alu_result", 31 0, v0x55556b63c980_0;  alias, 1 drivers
v0x55556b3be890_0 .net "i_flush", 0 0, L_0x55556ba5f620;  alias, 1 drivers
v0x55556b3c4a00_0 .net "i_forward_a_sel", 1 0, v0x55556b2eb370_0;  alias, 1 drivers
v0x55556b3c4ac0_0 .net "i_forward_b_sel", 1 0, v0x55556b621f80_0;  alias, 1 drivers
v0x55556b3c6b40_0 .net "i_instr", 31 0, v0x55556b65e9a0_0;  alias, 1 drivers
v0x55556b3c6be0_0 .net "i_pc", 31 0, v0x55556b6a25b0_0;  alias, 1 drivers
v0x55556b3c0980_0 .net "i_pred_taken", 0 0, v0x55556b697800_0;  alias, 1 drivers
v0x55556b3c0a20_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b3b69a0_0 .net "i_stall", 0 0, L_0x55556ba5f580;  alias, 1 drivers
v0x55556b3b6a40_0 .net "i_wb_rd", 4 0, v0x55556b6697a0_0;  alias, 1 drivers
v0x55556b3b8ae0_0 .net "i_wb_reg_write", 0 0, v0x55556b669a00_0;  alias, 1 drivers
v0x55556b3b8b80_0 .net "i_wb_write_data", 31 0, L_0x55556bafe5e0;  alias, 1 drivers
v0x55556b3b2920_0 .net "imm", 31 0, v0x55556b655530_0;  1 drivers
v0x55556b3b2a10_0 .net "is_cond_branch", 0 0, L_0x55556baa7940;  1 drivers
v0x55556b390cf0_0 .net "jalr_target_pc", 31 0, L_0x55556baa76f0;  1 drivers
v0x55556b390db0_0 .var "mispredict", 0 0;
v0x55556b39edc0_0 .net "o_btb_update", 0 0, L_0x55556baa8a90;  alias, 1 drivers
v0x55556b39ee60_0 .net "o_btb_update_pc", 31 0, L_0x55556baa8bc0;  alias, 1 drivers
v0x55556b3a4ff0_0 .net "o_btb_update_target", 31 0, L_0x55556baa8cc0;  alias, 1 drivers
v0x55556b3a50b0_0 .net "o_ctrl_alu_op", 3 0, v0x55556b56da60_0;  alias, 1 drivers
v0x55556b3a7130_0 .net "o_ctrl_branch", 0 0, L_0x55556baa9510;  alias, 1 drivers
v0x55556b3a71d0_0 .net "o_ctrl_bubble", 0 0, L_0x55556baa9020;  alias, 1 drivers
v0x55556b3a0f70_0 .net "o_ctrl_funct3", 2 0, L_0x55556baa9be0;  alias, 1 drivers
v0x55556b3a1010_0 .net "o_ctrl_jump", 0 0, L_0x55556baa9860;  alias, 1 drivers
v0x55556b396f90_0 .net "o_ctrl_kill", 0 0, L_0x55556baa9360;  alias, 1 drivers
v0x55556b397030_0 .net "o_ctrl_mem_read", 0 0, L_0x55556baa9af0;  alias, 1 drivers
v0x55556b3990d0_0 .net "o_ctrl_mem_write", 0 0, L_0x55556ba903b0;  alias, 1 drivers
v0x55556b399170_0 .net "o_ctrl_mispred", 0 0, L_0x55556baa9a30;  alias, 1 drivers
v0x55556b392f10_0 .net "o_ctrl_op_a_sel", 1 0, L_0x55556ba90fd0;  alias, 1 drivers
v0x55556b392fb0_0 .net "o_ctrl_op_b_sel", 0 0, L_0x55556ba909c0;  alias, 1 drivers
v0x55556b381020_0 .net "o_ctrl_valid", 0 0, L_0x55556ba92960;  alias, 1 drivers
v0x55556b381110_0 .net "o_ctrl_wb_en", 0 0, L_0x55556ba902a0;  alias, 1 drivers
v0x55556b387250_0 .net "o_imm", 31 0, L_0x55556baa8fb0;  alias, 1 drivers
v0x55556b3872f0_0 .net "o_is_branch", 0 0, L_0x55556baaadd0;  alias, 1 drivers
v0x55556b389390_0 .net "o_is_jump", 0 0, L_0x55556baab2b0;  alias, 1 drivers
v0x55556b389430_0 .net "o_pc", 31 0, L_0x55556baa8b50;  alias, 1 drivers
v0x55556b3831d0_0 .net "o_rd", 4 0, L_0x55556baa9250;  alias, 1 drivers
v0x55556b383270_0 .var "o_redirect_pc", 31 0;
v0x55556b3791f0_0 .net "o_redirect_valid", 0 0, L_0x55556baa8440;  alias, 1 drivers
v0x55556b379290_0 .net "o_rs1", 4 0, L_0x55556baa90c0;  alias, 1 drivers
v0x55556b37b330_0 .net "o_rs1_val", 31 0, L_0x55556baa8db0;  alias, 1 drivers
v0x55556b37b400_0 .net "o_rs2", 4 0, L_0x55556baa9130;  alias, 1 drivers
v0x55556b3750e0_0 .net "o_rs2_val", 31 0, L_0x55556baa8eb0;  alias, 1 drivers
v0x55556b375180_0 .net "o_use_rs1", 0 0, L_0x55556baaa300;  alias, 1 drivers
v0x55556b539de0_0 .net "o_use_rs2", 0 0, L_0x55556baaabd0;  alias, 1 drivers
v0x55556b539e80_0 .net "opcode", 6 0, L_0x55556ba741c0;  1 drivers
v0x55556b52eda0_0 .net "rd", 4 0, L_0x55556ba74690;  1 drivers
v0x55556b52ee40_0 .net "rs1", 4 0, L_0x55556ba743a0;  1 drivers
v0x55556b523760_0 .var "rs1_data_fwd", 31 0;
v0x55556b523800_0 .net "rs1_data_rf", 31 0, L_0x55556ba74b00;  1 drivers
v0x55556b518120_0 .net "rs2", 4 0, L_0x55556ba745a0;  1 drivers
v0x55556b5181c0_0 .var "rs2_data_fwd", 31 0;
v0x55556b50cae0_0 .net "rs2_data_rf", 31 0, L_0x55556ba74fa0;  1 drivers
v0x55556b50cb80_0 .net "s_is_mispredict", 0 0, L_0x55556baa7dc0;  1 drivers
v0x55556b5014a0_0 .net "target_base", 31 0, L_0x55556ba94a70;  1 drivers
v0x55556b501590_0 .net "target_pc", 31 0, L_0x55556baa7420;  1 drivers
E_0x55556b900ed0/0 .event anyedge, v0x55556b6c4d80_0, v0x55556b3b2a10_0, v0x55556b697800_0, v0x55556b3e2860_0;
E_0x55556b900ed0/1 .event anyedge, v0x55556b3d6880_0, v0x55556b6a25b0_0, v0x55556b539e80_0;
E_0x55556b900ed0 .event/or E_0x55556b900ed0/0, E_0x55556b900ed0/1;
E_0x55556b561c70/0 .event anyedge, v0x55556b2eb370_0, v0x55556b7de400_0, v0x55556b5d2740_0, v0x55556b63c980_0;
E_0x55556b561c70/1 .event anyedge, v0x55556b621f80_0, v0x55556b7de4e0_0;
E_0x55556b561c70 .event/or E_0x55556b561c70/0, E_0x55556b561c70/1;
L_0x55556ba741c0 .part v0x55556b65e9a0_0, 0, 7;
L_0x55556ba74260 .part v0x55556b65e9a0_0, 12, 3;
L_0x55556ba74300 .part v0x55556b65e9a0_0, 25, 7;
L_0x55556ba743a0 .part v0x55556b65e9a0_0, 15, 5;
L_0x55556ba745a0 .part v0x55556b65e9a0_0, 20, 5;
L_0x55556ba74690 .part v0x55556b65e9a0_0, 7, 5;
L_0x55556ba94930 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6cc0;
L_0x55556ba94a70 .functor MUXZ 32, v0x55556b6a25b0_0, v0x55556b523760_0, L_0x55556ba94930, C4<>;
L_0x55556baa77b0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6d98;
L_0x55556baa78a0 .functor MUXZ 32, L_0x55556baa7420, L_0x55556baa76f0, L_0x55556baa77b0, C4<>;
L_0x55556baa7940 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6de0;
L_0x55556baa7ae0 .reduce/nor L_0x55556ba5f580;
L_0x55556baa7ed0 .reduce/nor L_0x55556ba5f580;
L_0x55556baa8030 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6e28;
L_0x55556baa81f0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6e70;
L_0x55556baa8590 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6eb8;
L_0x55556baa8710 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6f00;
L_0x55556baa9020 .reduce/nor L_0x55556ba92960;
L_0x55556baa9360 .reduce/nor L_0x55556ba92960;
L_0x55556baa9510 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6f48;
L_0x55556baa92c0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6f90;
L_0x55556baa96b0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f6fd8;
L_0x55556baa9af0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f7020;
L_0x55556baa9d70 .cmp/ne 7, L_0x55556ba741c0, L_0x7fce156f7068;
L_0x55556baa9f30 .cmp/ne 7, L_0x55556ba741c0, L_0x7fce156f70b0;
L_0x55556baaa130 .cmp/ne 7, L_0x55556ba741c0, L_0x7fce156f70f8;
L_0x55556baaa4f0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f7140;
L_0x55556baaa7f0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f7188;
L_0x55556baaaae0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f71d0;
L_0x55556baaadd0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f7218;
L_0x55556baaafc0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f7260;
L_0x55556baab0b0 .cmp/eq 7, L_0x55556ba741c0, L_0x7fce156f72a8;
S_0x55556b45cd90 .scope module, "br_cmp" "brc" 25 114, 26 7 0, S_0x55556b45a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rs1_data";
    .port_info 1 /INPUT 32 "i_rs2_data";
    .port_info 2 /INPUT 1 "i_br_un";
    .port_info 3 /OUTPUT 1 "o_br_less";
    .port_info 4 /OUTPUT 1 "o_br_equal";
L_0x55556ba76d60 .functor AND 1, L_0x55556ba82a90, L_0x55556ba8eb30, C4<1>, C4<1>;
L_0x55556ba76e50 .functor AND 1, L_0x55556ba82a90, L_0x55556ba8edc0, C4<1>, C4<1>;
L_0x55556ba76f10 .functor OR 1, L_0x55556ba76e50, L_0x55556ba82db0, C4<0>, C4<0>;
v0x55556b589cb0_0 .net *"_ivl_2", 0 0, L_0x55556ba76e50;  1 drivers
v0x55556b5872a0_0 .net "eq_high", 0 0, L_0x55556ba82a90;  1 drivers
v0x55556b587360_0 .net "eq_low", 0 0, L_0x55556ba8eb30;  1 drivers
v0x55556b5846e0_0 .net "eq_mag", 0 0, L_0x55556ba76d60;  1 drivers
v0x55556b584780_0 .net "gt_high", 0 0, L_0x55556ba82fb0;  1 drivers
v0x55556b57e670_0 .net "gt_low", 0 0, L_0x55556ba8f050;  1 drivers
v0x55556b57e710_0 .net "i_br_un", 0 0, v0x55556b4d2430_0;  alias, 1 drivers
v0x55556b57bc60_0 .net "i_rs1_data", 31 0, v0x55556b523760_0;  1 drivers
v0x55556b57bd00_0 .net "i_rs2_data", 31 0, v0x55556b5181c0_0;  1 drivers
v0x55556b5790a0_0 .net "lt_high", 0 0, L_0x55556ba82db0;  1 drivers
v0x55556b579140_0 .net "lt_low", 0 0, L_0x55556ba8edc0;  1 drivers
v0x55556b573030_0 .net "lt_mag", 0 0, L_0x55556ba76f10;  1 drivers
v0x55556b5730d0_0 .var "o_br_equal", 0 0;
v0x55556b570620_0 .var "o_br_less", 0 0;
E_0x55556b5544d0/0 .event anyedge, v0x55556b5846e0_0, v0x55556b57e710_0, v0x55556b573030_0, v0x55556b57bc60_0;
E_0x55556b5544d0/1 .event anyedge, v0x55556b57bd00_0;
E_0x55556b5544d0 .event/or E_0x55556b5544d0/0, E_0x55556b5544d0/1;
L_0x55556ba83020 .part v0x55556b523760_0, 16, 16;
L_0x55556ba830c0 .part v0x55556b5181c0_0, 16, 16;
L_0x55556ba8f0c0 .part v0x55556b523760_0, 0, 16;
L_0x55556ba8f160 .part v0x55556b5181c0_0, 0, 16;
S_0x55556b45f7a0 .scope module, "com16bit_high" "comparator_16bit" 26 42, 26 151 0, S_0x55556b45cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba82a90 .functor AND 1, L_0x55556ba7c710, L_0x55556ba82440, C4<1>, C4<1>;
L_0x55556ba82cb0 .functor AND 1, L_0x55556ba7c710, L_0x55556ba82720, C4<1>, C4<1>;
L_0x55556ba82db0 .functor OR 1, L_0x55556ba82cb0, L_0x55556ba7c9f0, C4<0>, C4<0>;
L_0x55556ba82eb0 .functor OR 1, L_0x55556ba82a90, L_0x55556ba82db0, C4<0>, C4<0>;
L_0x55556ba82fb0 .functor NOT 1, L_0x55556ba82eb0, C4<0>, C4<0>, C4<0>;
v0x55556b4a48d0_0 .net "Ehigh", 0 0, L_0x55556ba7c710;  1 drivers
v0x55556b4a4990_0 .net "Elow", 0 0, L_0x55556ba82440;  1 drivers
v0x55556b4a40e0_0 .net "Lhigh", 0 0, L_0x55556ba7c9f0;  1 drivers
v0x55556b4a1d10_0 .net "Llow", 0 0, L_0x55556ba82720;  1 drivers
v0x55556b4a1de0_0 .net *"_ivl_10", 0 0, L_0x55556ba82cb0;  1 drivers
v0x55556b495ee0_0 .net *"_ivl_14", 0 0, L_0x55556ba82eb0;  1 drivers
v0x55556b495f80_0 .net "i_src_a", 15 0, L_0x55556ba83020;  1 drivers
v0x55556b494080_0 .net "i_src_b", 15 0, L_0x55556ba830c0;  1 drivers
v0x55556b49bca0_0 .net "o_eq", 0 0, L_0x55556ba82a90;  alias, 1 drivers
v0x55556b49bd60_0 .net "o_gt", 0 0, L_0x55556ba82fb0;  alias, 1 drivers
v0x55556b49b500_0 .net "o_lt", 0 0, L_0x55556ba82db0;  alias, 1 drivers
L_0x55556ba7cbd0 .part L_0x55556ba83020, 8, 8;
L_0x55556ba7cc70 .part L_0x55556ba830c0, 8, 8;
L_0x55556ba82900 .part L_0x55556ba83020, 0, 8;
L_0x55556ba829a0 .part L_0x55556ba830c0, 0, 8;
S_0x55556b465210 .scope module, "com8bit_high" "comparator_8bit" 26 162, 26 128 0, S_0x55556b45f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7c710 .functor AND 1, L_0x55556ba79510, L_0x55556ba7c0c0, C4<1>, C4<1>;
L_0x55556ba7c8f0 .functor AND 1, L_0x55556ba79510, L_0x55556ba7c3a0, C4<1>, C4<1>;
L_0x55556ba7c9f0 .functor OR 1, L_0x55556ba7c8f0, L_0x55556ba797f0, C4<0>, C4<0>;
L_0x55556ba7caf0 .functor OR 1, L_0x55556ba7c710, L_0x55556ba7c9f0, C4<0>, C4<0>;
L_0x55556ba7cb60 .functor NOT 1, L_0x55556ba7caf0, C4<0>, C4<0>, C4<0>;
v0x55556b5703c0_0 .net "Ehigh", 0 0, L_0x55556ba79510;  1 drivers
v0x55556b570480_0 .net "Elow", 0 0, L_0x55556ba7c0c0;  1 drivers
v0x55556b56fbd0_0 .net "Lhigh", 0 0, L_0x55556ba797f0;  1 drivers
v0x55556b56d800_0 .net "Llow", 0 0, L_0x55556ba7c3a0;  1 drivers
v0x55556b56d8d0_0 .net *"_ivl_10", 0 0, L_0x55556ba7c8f0;  1 drivers
v0x55556b5619d0_0 .net *"_ivl_14", 0 0, L_0x55556ba7caf0;  1 drivers
v0x55556b561a70_0 .net "i_src_a", 7 0, L_0x55556ba7cbd0;  1 drivers
v0x55556b55fb70_0 .net "i_src_b", 7 0, L_0x55556ba7cc70;  1 drivers
v0x55556b567790_0 .net "o_eq", 0 0, L_0x55556ba7c710;  alias, 1 drivers
v0x55556b567850_0 .net "o_gt", 0 0, L_0x55556ba7cb60;  1 drivers
v0x55556b566ff0_0 .net "o_lt", 0 0, L_0x55556ba7c9f0;  alias, 1 drivers
L_0x55556ba799d0 .part L_0x55556ba7cbd0, 4, 4;
L_0x55556ba79a70 .part L_0x55556ba7cc70, 4, 4;
L_0x55556ba7c580 .part L_0x55556ba7cbd0, 0, 4;
L_0x55556ba7c620 .part L_0x55556ba7cc70, 0, 4;
S_0x55556b467dd0 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b465210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba79510 .functor AND 1, L_0x55556ba77ca0, L_0x55556ba78ec0, C4<1>, C4<1>;
L_0x55556ba796f0 .functor AND 1, L_0x55556ba77ca0, L_0x55556ba791a0, C4<1>, C4<1>;
L_0x55556ba797f0 .functor OR 1, L_0x55556ba796f0, L_0x55556ba77ef0, C4<0>, C4<0>;
L_0x55556ba798f0 .functor OR 1, L_0x55556ba79510, L_0x55556ba797f0, C4<0>, C4<0>;
L_0x55556ba79960 .functor NOT 1, L_0x55556ba798f0, C4<0>, C4<0>, C4<0>;
v0x55556b58abe0_0 .net "Ehigh", 0 0, L_0x55556ba77ca0;  1 drivers
v0x55556b58aca0_0 .net "Elow", 0 0, L_0x55556ba78ec0;  1 drivers
v0x55556b58a6e0_0 .net "Lhigh", 0 0, L_0x55556ba77ef0;  1 drivers
v0x55556b58a480_0 .net "Llow", 0 0, L_0x55556ba791a0;  1 drivers
v0x55556b58a550_0 .net *"_ivl_10", 0 0, L_0x55556ba796f0;  1 drivers
v0x55556b5466a0_0 .net *"_ivl_14", 0 0, L_0x55556ba798f0;  1 drivers
v0x55556b546740_0 .net "i_src_a", 3 0, L_0x55556ba799d0;  1 drivers
v0x55556b58a2b0_0 .net "i_src_b", 3 0, L_0x55556ba79a70;  1 drivers
v0x55556b57f5a0_0 .net "o_eq", 0 0, L_0x55556ba79510;  alias, 1 drivers
v0x55556b57f660_0 .net "o_gt", 0 0, L_0x55556ba79960;  1 drivers
v0x55556b57f0a0_0 .net "o_lt", 0 0, L_0x55556ba797f0;  alias, 1 drivers
L_0x55556ba780d0 .part L_0x55556ba799d0, 2, 2;
L_0x55556ba78170 .part L_0x55556ba79a70, 2, 2;
L_0x55556ba79380 .part L_0x55556ba799d0, 0, 2;
L_0x55556ba79420 .part L_0x55556ba79a70, 0, 2;
S_0x55556b44eb90 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b467dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba77ca0 .functor AND 1, L_0x55556ba77090, L_0x55556ba77630, C4<1>, C4<1>;
L_0x55556ba77df0 .functor AND 1, L_0x55556ba77090, L_0x55556ba77800, C4<1>, C4<1>;
L_0x55556ba77ef0 .functor OR 1, L_0x55556ba77df0, L_0x55556ba77260, C4<0>, C4<0>;
L_0x55556ba77ff0 .functor OR 1, L_0x55556ba77ca0, L_0x55556ba77ef0, C4<0>, C4<0>;
L_0x55556ba78060 .functor NOT 1, L_0x55556ba77ff0, C4<0>, C4<0>, C4<0>;
v0x55556b5b7f60_0 .net "Ehigh", 0 0, L_0x55556ba77090;  1 drivers
v0x55556b5b0480_0 .net "Elow", 0 0, L_0x55556ba77630;  1 drivers
v0x55556b5b0550_0 .net "Lhigh", 0 0, L_0x55556ba77260;  1 drivers
v0x55556b5b5cf0_0 .net "Llow", 0 0, L_0x55556ba77800;  1 drivers
v0x55556b5b5dc0_0 .net *"_ivl_10", 0 0, L_0x55556ba77df0;  1 drivers
v0x55556b5b5500_0 .net *"_ivl_14", 0 0, L_0x55556ba77ff0;  1 drivers
v0x55556b5b55a0_0 .net "i_src_a", 1 0, L_0x55556ba780d0;  1 drivers
v0x55556b5b3130_0 .net "i_src_b", 1 0, L_0x55556ba78170;  1 drivers
v0x55556b5a7300_0 .net "o_eq", 0 0, L_0x55556ba77ca0;  alias, 1 drivers
v0x55556b5a73c0_0 .net "o_gt", 0 0, L_0x55556ba78060;  1 drivers
v0x55556b5a54a0_0 .net "o_lt", 0 0, L_0x55556ba77ef0;  alias, 1 drivers
L_0x55556ba75b70 .part L_0x55556ba780d0, 1, 1;
L_0x55556ba77520 .part L_0x55556ba78170, 1, 1;
L_0x55556ba77ac0 .part L_0x55556ba780d0, 0, 1;
L_0x55556ba77bb0 .part L_0x55556ba78170, 0, 1;
S_0x55556b431ea0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b44eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba77020 .functor XOR 1, L_0x55556ba75b70, L_0x55556ba77520, C4<0>, C4<0>;
L_0x55556ba77090 .functor NOT 1, L_0x55556ba77020, C4<0>, C4<0>, C4<0>;
L_0x55556ba771a0 .functor NOT 1, L_0x55556ba75b70, C4<0>, C4<0>, C4<0>;
L_0x55556ba77260 .functor AND 1, L_0x55556ba771a0, L_0x55556ba77520, C4<1>, C4<1>;
L_0x55556ba773f0 .functor OR 1, L_0x55556ba77090, L_0x55556ba77260, C4<0>, C4<0>;
L_0x55556ba77460 .functor NOT 1, L_0x55556ba773f0, C4<0>, C4<0>, C4<0>;
v0x55556b5c9e60_0 .net *"_ivl_0", 0 0, L_0x55556ba77020;  1 drivers
v0x55556b5bdf80_0 .net *"_ivl_4", 0 0, L_0x55556ba771a0;  1 drivers
v0x55556b5bc120_0 .net *"_ivl_8", 0 0, L_0x55556ba773f0;  1 drivers
v0x55556b5c3d40_0 .net "i_src_a", 0 0, L_0x55556ba75b70;  1 drivers
v0x55556b5c3e00_0 .net "i_src_b", 0 0, L_0x55556ba77520;  1 drivers
v0x55556b5c35a0_0 .net "o_eq", 0 0, L_0x55556ba77090;  alias, 1 drivers
v0x55556b5c3640_0 .net "o_gt", 0 0, L_0x55556ba77460;  1 drivers
v0x55556b5bbac0_0 .net "o_lt", 0 0, L_0x55556ba77260;  alias, 1 drivers
S_0x55556b437f10 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b44eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba775c0 .functor XOR 1, L_0x55556ba77ac0, L_0x55556ba77bb0, C4<0>, C4<0>;
L_0x55556ba77630 .functor NOT 1, L_0x55556ba775c0, C4<0>, C4<0>, C4<0>;
L_0x55556ba77740 .functor NOT 1, L_0x55556ba77ac0, C4<0>, C4<0>, C4<0>;
L_0x55556ba77800 .functor AND 1, L_0x55556ba77740, L_0x55556ba77bb0, C4<1>, C4<1>;
L_0x55556ba77990 .functor OR 1, L_0x55556ba77630, L_0x55556ba77800, C4<0>, C4<0>;
L_0x55556ba77a00 .functor NOT 1, L_0x55556ba77990, C4<0>, C4<0>, C4<0>;
v0x55556b5c13e0_0 .net *"_ivl_0", 0 0, L_0x55556ba775c0;  1 drivers
v0x55556b5c0b40_0 .net *"_ivl_4", 0 0, L_0x55556ba77740;  1 drivers
v0x55556b5be770_0 .net *"_ivl_8", 0 0, L_0x55556ba77990;  1 drivers
v0x55556b5b2940_0 .net "i_src_a", 0 0, L_0x55556ba77ac0;  1 drivers
v0x55556b5b2a00_0 .net "i_src_b", 0 0, L_0x55556ba77bb0;  1 drivers
v0x55556b5b0ae0_0 .net "o_eq", 0 0, L_0x55556ba77630;  alias, 1 drivers
v0x55556b5b0b80_0 .net "o_gt", 0 0, L_0x55556ba77a00;  1 drivers
v0x55556b5b8700_0 .net "o_lt", 0 0, L_0x55556ba77800;  alias, 1 drivers
S_0x55556b43aad0 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b467dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba78ec0 .functor AND 1, L_0x55556ba78280, L_0x55556ba78880, C4<1>, C4<1>;
L_0x55556ba790a0 .functor AND 1, L_0x55556ba78280, L_0x55556ba78a50, C4<1>, C4<1>;
L_0x55556ba791a0 .functor OR 1, L_0x55556ba790a0, L_0x55556ba78400, C4<0>, C4<0>;
L_0x55556ba792a0 .functor OR 1, L_0x55556ba78ec0, L_0x55556ba791a0, C4<0>, C4<0>;
L_0x55556ba79310 .functor NOT 1, L_0x55556ba792a0, C4<0>, C4<0>, C4<0>;
v0x55556b59f350_0 .net "Ehigh", 0 0, L_0x55556ba78280;  1 drivers
v0x55556b59f410_0 .net "Elow", 0 0, L_0x55556ba78880;  1 drivers
v0x55556b59eb60_0 .net "Lhigh", 0 0, L_0x55556ba78400;  1 drivers
v0x55556b59c790_0 .net "Llow", 0 0, L_0x55556ba78a50;  1 drivers
v0x55556b59c860_0 .net *"_ivl_10", 0 0, L_0x55556ba790a0;  1 drivers
v0x55556b551370_0 .net *"_ivl_14", 0 0, L_0x55556ba792a0;  1 drivers
v0x55556b551410_0 .net "i_src_a", 1 0, L_0x55556ba79380;  1 drivers
v0x55556b595720_0 .net "i_src_b", 1 0, L_0x55556ba79420;  1 drivers
v0x55556b5954c0_0 .net "o_eq", 0 0, L_0x55556ba78ec0;  alias, 1 drivers
v0x55556b595580_0 .net "o_gt", 0 0, L_0x55556ba79310;  1 drivers
v0x55556b5952f0_0 .net "o_lt", 0 0, L_0x55556ba791a0;  alias, 1 drivers
L_0x55556ba786d0 .part L_0x55556ba79380, 1, 1;
L_0x55556ba78770 .part L_0x55556ba79420, 1, 1;
L_0x55556ba78ce0 .part L_0x55556ba79380, 0, 1;
L_0x55556ba78dd0 .part L_0x55556ba79420, 0, 1;
S_0x55556b43d4e0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b43aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba78210 .functor XOR 1, L_0x55556ba786d0, L_0x55556ba78770, C4<0>, C4<0>;
L_0x55556ba78280 .functor NOT 1, L_0x55556ba78210, C4<0>, C4<0>, C4<0>;
L_0x55556ba78340 .functor NOT 1, L_0x55556ba786d0, C4<0>, C4<0>, C4<0>;
L_0x55556ba78400 .functor AND 1, L_0x55556ba78340, L_0x55556ba78770, C4<1>, C4<1>;
L_0x55556ba78560 .functor OR 1, L_0x55556ba78280, L_0x55556ba78400, C4<0>, C4<0>;
L_0x55556ba785d0 .functor NOT 1, L_0x55556ba78560, C4<0>, C4<0>, C4<0>;
v0x55556b5ac9d0_0 .net *"_ivl_0", 0 0, L_0x55556ba78210;  1 drivers
v0x55556b5a4e40_0 .net *"_ivl_4", 0 0, L_0x55556ba78340;  1 drivers
v0x55556b5a4f00_0 .net *"_ivl_8", 0 0, L_0x55556ba78560;  1 drivers
v0x55556b5aa6b0_0 .net "i_src_a", 0 0, L_0x55556ba786d0;  1 drivers
v0x55556b5aa750_0 .net "i_src_b", 0 0, L_0x55556ba78770;  1 drivers
v0x55556b5a9ec0_0 .net "o_eq", 0 0, L_0x55556ba78280;  alias, 1 drivers
v0x55556b5a9f80_0 .net "o_gt", 0 0, L_0x55556ba785d0;  1 drivers
v0x55556b5a7af0_0 .net "o_lt", 0 0, L_0x55556ba78400;  alias, 1 drivers
S_0x55556b443550 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b43aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba78810 .functor XOR 1, L_0x55556ba78ce0, L_0x55556ba78dd0, C4<0>, C4<0>;
L_0x55556ba78880 .functor NOT 1, L_0x55556ba78810, C4<0>, C4<0>, C4<0>;
L_0x55556ba78990 .functor NOT 1, L_0x55556ba78ce0, C4<0>, C4<0>, C4<0>;
L_0x55556ba78a50 .functor AND 1, L_0x55556ba78990, L_0x55556ba78dd0, C4<1>, C4<1>;
L_0x55556ba78bb0 .functor OR 1, L_0x55556ba78880, L_0x55556ba78a50, C4<0>, C4<0>;
L_0x55556ba78c20 .functor NOT 1, L_0x55556ba78bb0, C4<0>, C4<0>, C4<0>;
v0x55556b59c050_0 .net *"_ivl_0", 0 0, L_0x55556ba78810;  1 drivers
v0x55556b59a140_0 .net *"_ivl_4", 0 0, L_0x55556ba78990;  1 drivers
v0x55556b5a1d60_0 .net *"_ivl_8", 0 0, L_0x55556ba78bb0;  1 drivers
v0x55556b5a1960_0 .net "i_src_a", 0 0, L_0x55556ba78ce0;  1 drivers
v0x55556b5a1a20_0 .net "i_src_b", 0 0, L_0x55556ba78dd0;  1 drivers
v0x55556b5a15c0_0 .net "o_eq", 0 0, L_0x55556ba78880;  alias, 1 drivers
v0x55556b5a1660_0 .net "o_gt", 0 0, L_0x55556ba78c20;  1 drivers
v0x55556b599ae0_0 .net "o_lt", 0 0, L_0x55556ba78a50;  alias, 1 drivers
S_0x55556b446110 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b465210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7c0c0 .functor AND 1, L_0x55556ba7a7c0, L_0x55556ba7ba70, C4<1>, C4<1>;
L_0x55556ba7c2a0 .functor AND 1, L_0x55556ba7a7c0, L_0x55556ba7bd50, C4<1>, C4<1>;
L_0x55556ba7c3a0 .functor OR 1, L_0x55556ba7c2a0, L_0x55556ba7aaa0, C4<0>, C4<0>;
L_0x55556ba7c4a0 .functor OR 1, L_0x55556ba7c0c0, L_0x55556ba7c3a0, C4<0>, C4<0>;
L_0x55556ba7c510 .functor NOT 1, L_0x55556ba7c4a0, C4<0>, C4<0>, C4<0>;
v0x55556b57b210_0 .net "Ehigh", 0 0, L_0x55556ba7a7c0;  1 drivers
v0x55556b57b2d0_0 .net "Elow", 0 0, L_0x55556ba7ba70;  1 drivers
v0x55556b578e40_0 .net "Lhigh", 0 0, L_0x55556ba7aaa0;  1 drivers
v0x55556b56d010_0 .net "Llow", 0 0, L_0x55556ba7bd50;  1 drivers
v0x55556b56d0e0_0 .net *"_ivl_10", 0 0, L_0x55556ba7c2a0;  1 drivers
v0x55556b56b1b0_0 .net *"_ivl_14", 0 0, L_0x55556ba7c4a0;  1 drivers
v0x55556b56b250_0 .net "i_src_a", 3 0, L_0x55556ba7c580;  1 drivers
v0x55556b572dd0_0 .net "i_src_b", 3 0, L_0x55556ba7c620;  1 drivers
v0x55556b572630_0 .net "o_eq", 0 0, L_0x55556ba7c0c0;  alias, 1 drivers
v0x55556b5726f0_0 .net "o_gt", 0 0, L_0x55556ba7c510;  1 drivers
v0x55556b56ab50_0 .net "o_lt", 0 0, L_0x55556ba7c3a0;  alias, 1 drivers
L_0x55556ba7ac80 .part L_0x55556ba7c580, 2, 2;
L_0x55556ba7ad20 .part L_0x55556ba7c620, 2, 2;
L_0x55556ba7bf30 .part L_0x55556ba7c580, 0, 2;
L_0x55556ba7bfd0 .part L_0x55556ba7c620, 0, 2;
S_0x55556b448b20 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b446110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7a7c0 .functor AND 1, L_0x55556ba79b80, L_0x55556ba7a140, C4<1>, C4<1>;
L_0x55556ba7a9a0 .functor AND 1, L_0x55556ba79b80, L_0x55556ba7a310, C4<1>, C4<1>;
L_0x55556ba7aaa0 .functor OR 1, L_0x55556ba7a9a0, L_0x55556ba79d00, C4<0>, C4<0>;
L_0x55556ba7aba0 .functor OR 1, L_0x55556ba7a7c0, L_0x55556ba7aaa0, C4<0>, C4<0>;
L_0x55556ba7ac10 .functor NOT 1, L_0x55556ba7aba0, C4<0>, C4<0>, C4<0>;
v0x55556b55c9b0_0 .net "Ehigh", 0 0, L_0x55556ba79b80;  1 drivers
v0x55556b551ca0_0 .net "Elow", 0 0, L_0x55556ba7a140;  1 drivers
v0x55556b551d70_0 .net "Lhigh", 0 0, L_0x55556ba79d00;  1 drivers
v0x55556b5517a0_0 .net "Llow", 0 0, L_0x55556ba7a310;  1 drivers
v0x55556b551870_0 .net *"_ivl_10", 0 0, L_0x55556ba7a9a0;  1 drivers
v0x55556b551540_0 .net *"_ivl_14", 0 0, L_0x55556ba7aba0;  1 drivers
v0x55556b5515e0_0 .net "i_src_a", 1 0, L_0x55556ba7ac80;  1 drivers
v0x55556b58ecd0_0 .net "i_src_b", 1 0, L_0x55556ba7ad20;  1 drivers
v0x55556b58cf60_0 .net "o_eq", 0 0, L_0x55556ba7a7c0;  alias, 1 drivers
v0x55556b58d020_0 .net "o_gt", 0 0, L_0x55556ba7ac10;  1 drivers
v0x55556b594a90_0 .net "o_lt", 0 0, L_0x55556ba7aaa0;  alias, 1 drivers
L_0x55556ba79f90 .part L_0x55556ba7ac80, 1, 1;
L_0x55556ba7a030 .part L_0x55556ba7ad20, 1, 1;
L_0x55556ba7a5e0 .part L_0x55556ba7ac80, 0, 1;
L_0x55556ba7a6d0 .part L_0x55556ba7ad20, 0, 1;
S_0x55556b42f490 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b448b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba79b10 .functor XOR 1, L_0x55556ba79f90, L_0x55556ba7a030, C4<0>, C4<0>;
L_0x55556ba79b80 .functor NOT 1, L_0x55556ba79b10, C4<0>, C4<0>, C4<0>;
L_0x55556ba79c40 .functor NOT 1, L_0x55556ba79f90, C4<0>, C4<0>, C4<0>;
L_0x55556ba79d00 .functor AND 1, L_0x55556ba79c40, L_0x55556ba7a030, C4<1>, C4<1>;
L_0x55556ba79e60 .functor OR 1, L_0x55556ba79b80, L_0x55556ba79d00, C4<0>, C4<0>;
L_0x55556ba79ed0 .functor NOT 1, L_0x55556ba79e60, C4<0>, C4<0>, C4<0>;
v0x55556b574010_0 .net *"_ivl_0", 0 0, L_0x55556ba79b10;  1 drivers
v0x55556b573a60_0 .net *"_ivl_4", 0 0, L_0x55556ba79c40;  1 drivers
v0x55556b573800_0 .net *"_ivl_8", 0 0, L_0x55556ba79e60;  1 drivers
v0x55556b573630_0 .net "i_src_a", 0 0, L_0x55556ba79f90;  1 drivers
v0x55556b5736f0_0 .net "i_src_b", 0 0, L_0x55556ba7a030;  1 drivers
v0x55556b568920_0 .net "o_eq", 0 0, L_0x55556ba79b80;  alias, 1 drivers
v0x55556b5689c0_0 .net "o_gt", 0 0, L_0x55556ba79ed0;  1 drivers
v0x55556b568420_0 .net "o_lt", 0 0, L_0x55556ba79d00;  alias, 1 drivers
S_0x55556b415e20 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b448b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7a0d0 .functor XOR 1, L_0x55556ba7a5e0, L_0x55556ba7a6d0, C4<0>, C4<0>;
L_0x55556ba7a140 .functor NOT 1, L_0x55556ba7a0d0, C4<0>, C4<0>, C4<0>;
L_0x55556ba7a250 .functor NOT 1, L_0x55556ba7a5e0, C4<0>, C4<0>, C4<0>;
L_0x55556ba7a310 .functor AND 1, L_0x55556ba7a250, L_0x55556ba7a6d0, C4<1>, C4<1>;
L_0x55556ba7a470 .functor OR 1, L_0x55556ba7a140, L_0x55556ba7a310, C4<0>, C4<0>;
L_0x55556ba7a4e0 .functor NOT 1, L_0x55556ba7a470, C4<0>, C4<0>, C4<0>;
v0x55556b568270_0 .net *"_ivl_0", 0 0, L_0x55556ba7a0d0;  1 drivers
v0x55556b5461e0_0 .net *"_ivl_4", 0 0, L_0x55556ba7a250;  1 drivers
v0x55556b567ff0_0 .net *"_ivl_8", 0 0, L_0x55556ba7a470;  1 drivers
v0x55556b55d2e0_0 .net "i_src_a", 0 0, L_0x55556ba7a5e0;  1 drivers
v0x55556b55d3a0_0 .net "i_src_b", 0 0, L_0x55556ba7a6d0;  1 drivers
v0x55556b55cde0_0 .net "o_eq", 0 0, L_0x55556ba7a140;  alias, 1 drivers
v0x55556b55ce80_0 .net "o_gt", 0 0, L_0x55556ba7a4e0;  1 drivers
v0x55556b55cb80_0 .net "o_lt", 0 0, L_0x55556ba7a310;  alias, 1 drivers
S_0x55556b4189e0 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b446110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7ba70 .functor AND 1, L_0x55556ba7ae30, L_0x55556ba7b430, C4<1>, C4<1>;
L_0x55556ba7bc50 .functor AND 1, L_0x55556ba7ae30, L_0x55556ba7b600, C4<1>, C4<1>;
L_0x55556ba7bd50 .functor OR 1, L_0x55556ba7bc50, L_0x55556ba7afb0, C4<0>, C4<0>;
L_0x55556ba7be50 .functor OR 1, L_0x55556ba7ba70, L_0x55556ba7bd50, C4<0>, C4<0>;
L_0x55556ba7bec0 .functor NOT 1, L_0x55556ba7be50, C4<0>, C4<0>, C4<0>;
v0x55556b584480_0 .net "Ehigh", 0 0, L_0x55556ba7ae30;  1 drivers
v0x55556b584540_0 .net "Elow", 0 0, L_0x55556ba7b430;  1 drivers
v0x55556b578650_0 .net "Lhigh", 0 0, L_0x55556ba7afb0;  1 drivers
v0x55556b5767f0_0 .net "Llow", 0 0, L_0x55556ba7b600;  1 drivers
v0x55556b5768c0_0 .net *"_ivl_10", 0 0, L_0x55556ba7bc50;  1 drivers
v0x55556b57e410_0 .net *"_ivl_14", 0 0, L_0x55556ba7be50;  1 drivers
v0x55556b57e4b0_0 .net "i_src_a", 1 0, L_0x55556ba7bf30;  1 drivers
v0x55556b57dc70_0 .net "i_src_b", 1 0, L_0x55556ba7bfd0;  1 drivers
v0x55556b576190_0 .net "o_eq", 0 0, L_0x55556ba7ba70;  alias, 1 drivers
v0x55556b576250_0 .net "o_gt", 0 0, L_0x55556ba7bec0;  1 drivers
v0x55556b57ba00_0 .net "o_lt", 0 0, L_0x55556ba7bd50;  alias, 1 drivers
L_0x55556ba7b280 .part L_0x55556ba7bf30, 1, 1;
L_0x55556ba7b320 .part L_0x55556ba7bfd0, 1, 1;
L_0x55556ba7b890 .part L_0x55556ba7bf30, 0, 1;
L_0x55556ba7b980 .part L_0x55556ba7bfd0, 0, 1;
S_0x55556b41b3f0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b4189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7adc0 .functor XOR 1, L_0x55556ba7b280, L_0x55556ba7b320, C4<0>, C4<0>;
L_0x55556ba7ae30 .functor NOT 1, L_0x55556ba7adc0, C4<0>, C4<0>, C4<0>;
L_0x55556ba7aef0 .functor NOT 1, L_0x55556ba7b280, C4<0>, C4<0>, C4<0>;
L_0x55556ba7afb0 .functor AND 1, L_0x55556ba7aef0, L_0x55556ba7b320, C4<1>, C4<1>;
L_0x55556ba7b110 .functor OR 1, L_0x55556ba7ae30, L_0x55556ba7afb0, C4<0>, C4<0>;
L_0x55556ba7b180 .functor NOT 1, L_0x55556ba7b110, C4<0>, C4<0>, C4<0>;
v0x55556b58ca00_0 .net *"_ivl_0", 0 0, L_0x55556ba7adc0;  1 drivers
v0x55556b592080_0 .net *"_ivl_4", 0 0, L_0x55556ba7aef0;  1 drivers
v0x55556b592140_0 .net *"_ivl_8", 0 0, L_0x55556ba7b110;  1 drivers
v0x55556b591890_0 .net "i_src_a", 0 0, L_0x55556ba7b280;  1 drivers
v0x55556b591930_0 .net "i_src_b", 0 0, L_0x55556ba7b320;  1 drivers
v0x55556b58f4c0_0 .net "o_eq", 0 0, L_0x55556ba7ae30;  alias, 1 drivers
v0x55556b58f580_0 .net "o_gt", 0 0, L_0x55556ba7b180;  1 drivers
v0x55556b583c90_0 .net "o_lt", 0 0, L_0x55556ba7afb0;  alias, 1 drivers
S_0x55556b421290 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b4189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7b3c0 .functor XOR 1, L_0x55556ba7b890, L_0x55556ba7b980, C4<0>, C4<0>;
L_0x55556ba7b430 .functor NOT 1, L_0x55556ba7b3c0, C4<0>, C4<0>, C4<0>;
L_0x55556ba7b540 .functor NOT 1, L_0x55556ba7b890, C4<0>, C4<0>, C4<0>;
L_0x55556ba7b600 .functor AND 1, L_0x55556ba7b540, L_0x55556ba7b980, C4<1>, C4<1>;
L_0x55556ba7b760 .functor OR 1, L_0x55556ba7b430, L_0x55556ba7b600, C4<0>, C4<0>;
L_0x55556ba7b7d0 .functor NOT 1, L_0x55556ba7b760, C4<0>, C4<0>, C4<0>;
v0x55556b581ee0_0 .net *"_ivl_0", 0 0, L_0x55556ba7b3c0;  1 drivers
v0x55556b589a50_0 .net *"_ivl_4", 0 0, L_0x55556ba7b540;  1 drivers
v0x55556b5892b0_0 .net *"_ivl_8", 0 0, L_0x55556ba7b760;  1 drivers
v0x55556b5817d0_0 .net "i_src_a", 0 0, L_0x55556ba7b890;  1 drivers
v0x55556b581890_0 .net "i_src_b", 0 0, L_0x55556ba7b980;  1 drivers
v0x55556b587040_0 .net "o_eq", 0 0, L_0x55556ba7b430;  alias, 1 drivers
v0x55556b5870e0_0 .net "o_gt", 0 0, L_0x55556ba7b7d0;  1 drivers
v0x55556b586850_0 .net "o_lt", 0 0, L_0x55556ba7b600;  alias, 1 drivers
S_0x55556b423e50 .scope module, "com8bit_low" "comparator_8bit" 26 164, 26 128 0, S_0x55556b45f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba82440 .functor AND 1, L_0x55556ba7f280, L_0x55556ba81df0, C4<1>, C4<1>;
L_0x55556ba82620 .functor AND 1, L_0x55556ba7f280, L_0x55556ba820d0, C4<1>, C4<1>;
L_0x55556ba82720 .functor OR 1, L_0x55556ba82620, L_0x55556ba7f560, C4<0>, C4<0>;
L_0x55556ba82820 .functor OR 1, L_0x55556ba82440, L_0x55556ba82720, C4<0>, C4<0>;
L_0x55556ba82890 .functor NOT 1, L_0x55556ba82820, C4<0>, C4<0>, C4<0>;
v0x55556b4af720_0 .net "Ehigh", 0 0, L_0x55556ba7f280;  1 drivers
v0x55556b4af7e0_0 .net "Elow", 0 0, L_0x55556ba81df0;  1 drivers
v0x55556b4ad350_0 .net "Lhigh", 0 0, L_0x55556ba7f560;  1 drivers
v0x55556b4a1520_0 .net "Llow", 0 0, L_0x55556ba820d0;  1 drivers
v0x55556b4a15f0_0 .net *"_ivl_10", 0 0, L_0x55556ba82620;  1 drivers
v0x55556b49f6c0_0 .net *"_ivl_14", 0 0, L_0x55556ba82820;  1 drivers
v0x55556b49f760_0 .net "i_src_a", 7 0, L_0x55556ba82900;  1 drivers
v0x55556b4a72e0_0 .net "i_src_b", 7 0, L_0x55556ba829a0;  1 drivers
v0x55556b4a6b40_0 .net "o_eq", 0 0, L_0x55556ba82440;  alias, 1 drivers
v0x55556b4a6c00_0 .net "o_gt", 0 0, L_0x55556ba82890;  1 drivers
v0x55556b49f060_0 .net "o_lt", 0 0, L_0x55556ba82720;  alias, 1 drivers
L_0x55556ba7f740 .part L_0x55556ba82900, 4, 4;
L_0x55556ba7f7e0 .part L_0x55556ba829a0, 4, 4;
L_0x55556ba822b0 .part L_0x55556ba82900, 0, 4;
L_0x55556ba82350 .part L_0x55556ba829a0, 0, 4;
S_0x55556b426860 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b423e50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7f280 .functor AND 1, L_0x55556ba7d980, L_0x55556ba7ec30, C4<1>, C4<1>;
L_0x55556ba7f460 .functor AND 1, L_0x55556ba7d980, L_0x55556ba7ef10, C4<1>, C4<1>;
L_0x55556ba7f560 .functor OR 1, L_0x55556ba7f460, L_0x55556ba7dc60, C4<0>, C4<0>;
L_0x55556ba7f660 .functor OR 1, L_0x55556ba7f280, L_0x55556ba7f560, C4<0>, C4<0>;
L_0x55556ba7f6d0 .functor NOT 1, L_0x55556ba7f660, C4<0>, C4<0>, C4<0>;
v0x55556b4bf0f0_0 .net "Ehigh", 0 0, L_0x55556ba7d980;  1 drivers
v0x55556b4bf1b0_0 .net "Elow", 0 0, L_0x55556ba7ec30;  1 drivers
v0x55556b4bebf0_0 .net "Lhigh", 0 0, L_0x55556ba7dc60;  1 drivers
v0x55556b4be990_0 .net "Llow", 0 0, L_0x55556ba7ef10;  1 drivers
v0x55556b4bea60_0 .net *"_ivl_10", 0 0, L_0x55556ba7f460;  1 drivers
v0x55556b4be7c0_0 .net *"_ivl_14", 0 0, L_0x55556ba7f660;  1 drivers
v0x55556b4be860_0 .net "i_src_a", 3 0, L_0x55556ba7f740;  1 drivers
v0x55556b4b3ab0_0 .net "i_src_b", 3 0, L_0x55556ba7f7e0;  1 drivers
v0x55556b4b35b0_0 .net "o_eq", 0 0, L_0x55556ba7f280;  alias, 1 drivers
v0x55556b4b3670_0 .net "o_gt", 0 0, L_0x55556ba7f6d0;  1 drivers
v0x55556b4b3350_0 .net "o_lt", 0 0, L_0x55556ba7f560;  alias, 1 drivers
L_0x55556ba7de40 .part L_0x55556ba7f740, 2, 2;
L_0x55556ba7dee0 .part L_0x55556ba7f7e0, 2, 2;
L_0x55556ba7f0f0 .part L_0x55556ba7f740, 0, 2;
L_0x55556ba7f190 .part L_0x55556ba7f7e0, 0, 2;
S_0x55556b42c8d0 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b426860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7d980 .functor AND 1, L_0x55556ba7cd80, L_0x55556ba7d340, C4<1>, C4<1>;
L_0x55556ba7db60 .functor AND 1, L_0x55556ba7cd80, L_0x55556ba7d510, C4<1>, C4<1>;
L_0x55556ba7dc60 .functor OR 1, L_0x55556ba7db60, L_0x55556ba7cf00, C4<0>, C4<0>;
L_0x55556ba7dd60 .functor OR 1, L_0x55556ba7d980, L_0x55556ba7dc60, C4<0>, C4<0>;
L_0x55556ba7ddd0 .functor NOT 1, L_0x55556ba7dd60, C4<0>, C4<0>, C4<0>;
v0x55556b550370_0 .net "Ehigh", 0 0, L_0x55556ba7cd80;  1 drivers
v0x55556b550430_0 .net "Elow", 0 0, L_0x55556ba7d340;  1 drivers
v0x55556b548890_0 .net "Lhigh", 0 0, L_0x55556ba7cf00;  1 drivers
v0x55556b54e100_0 .net "Llow", 0 0, L_0x55556ba7d510;  1 drivers
v0x55556b54e1d0_0 .net *"_ivl_10", 0 0, L_0x55556ba7db60;  1 drivers
v0x55556b54d910_0 .net *"_ivl_14", 0 0, L_0x55556ba7dd60;  1 drivers
v0x55556b54d9b0_0 .net "i_src_a", 1 0, L_0x55556ba7de40;  1 drivers
v0x55556b54b540_0 .net "i_src_b", 1 0, L_0x55556ba7dee0;  1 drivers
v0x55556b53f9f0_0 .net "o_eq", 0 0, L_0x55556ba7d980;  alias, 1 drivers
v0x55556b53fab0_0 .net "o_gt", 0 0, L_0x55556ba7ddd0;  1 drivers
v0x55556b53db90_0 .net "o_lt", 0 0, L_0x55556ba7dc60;  alias, 1 drivers
L_0x55556ba7d190 .part L_0x55556ba7de40, 1, 1;
L_0x55556ba7d230 .part L_0x55556ba7dee0, 1, 1;
L_0x55556ba7d7a0 .part L_0x55556ba7de40, 0, 1;
L_0x55556ba7d890 .part L_0x55556ba7dee0, 0, 1;
S_0x55556b3febf0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b42c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7cd10 .functor XOR 1, L_0x55556ba7d190, L_0x55556ba7d230, C4<0>, C4<0>;
L_0x55556ba7cd80 .functor NOT 1, L_0x55556ba7cd10, C4<0>, C4<0>, C4<0>;
L_0x55556ba7ce40 .functor NOT 1, L_0x55556ba7d190, C4<0>, C4<0>, C4<0>;
L_0x55556ba7cf00 .functor AND 1, L_0x55556ba7ce40, L_0x55556ba7d230, C4<1>, C4<1>;
L_0x55556ba7d060 .functor OR 1, L_0x55556ba7cd80, L_0x55556ba7cf00, C4<0>, C4<0>;
L_0x55556ba7d0d0 .functor NOT 1, L_0x55556ba7d060, C4<0>, C4<0>, C4<0>;
v0x55556b562270_0 .net *"_ivl_0", 0 0, L_0x55556ba7cd10;  1 drivers
v0x55556b556390_0 .net *"_ivl_4", 0 0, L_0x55556ba7ce40;  1 drivers
v0x55556b554530_0 .net *"_ivl_8", 0 0, L_0x55556ba7d060;  1 drivers
v0x55556b55c150_0 .net "i_src_a", 0 0, L_0x55556ba7d190;  1 drivers
v0x55556b55c210_0 .net "i_src_b", 0 0, L_0x55556ba7d230;  1 drivers
v0x55556b55b9b0_0 .net "o_eq", 0 0, L_0x55556ba7cd80;  alias, 1 drivers
v0x55556b55ba50_0 .net "o_gt", 0 0, L_0x55556ba7d0d0;  1 drivers
v0x55556b553ed0_0 .net "o_lt", 0 0, L_0x55556ba7cf00;  alias, 1 drivers
S_0x55556b3f25a0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b42c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7d2d0 .functor XOR 1, L_0x55556ba7d7a0, L_0x55556ba7d890, C4<0>, C4<0>;
L_0x55556ba7d340 .functor NOT 1, L_0x55556ba7d2d0, C4<0>, C4<0>, C4<0>;
L_0x55556ba7d450 .functor NOT 1, L_0x55556ba7d7a0, C4<0>, C4<0>, C4<0>;
L_0x55556ba7d510 .functor AND 1, L_0x55556ba7d450, L_0x55556ba7d890, C4<1>, C4<1>;
L_0x55556ba7d670 .functor OR 1, L_0x55556ba7d340, L_0x55556ba7d510, C4<0>, C4<0>;
L_0x55556ba7d6e0 .functor NOT 1, L_0x55556ba7d670, C4<0>, C4<0>, C4<0>;
v0x55556b5597f0_0 .net *"_ivl_0", 0 0, L_0x55556ba7d2d0;  1 drivers
v0x55556b558f50_0 .net *"_ivl_4", 0 0, L_0x55556ba7d450;  1 drivers
v0x55556b556b80_0 .net *"_ivl_8", 0 0, L_0x55556ba7d670;  1 drivers
v0x55556b54ad50_0 .net "i_src_a", 0 0, L_0x55556ba7d7a0;  1 drivers
v0x55556b54ae10_0 .net "i_src_b", 0 0, L_0x55556ba7d890;  1 drivers
v0x55556b548ef0_0 .net "o_eq", 0 0, L_0x55556ba7d340;  alias, 1 drivers
v0x55556b548f90_0 .net "o_gt", 0 0, L_0x55556ba7d6e0;  1 drivers
v0x55556b550b10_0 .net "o_lt", 0 0, L_0x55556ba7d510;  alias, 1 drivers
S_0x55556b3f06b0 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b426860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7ec30 .functor AND 1, L_0x55556ba7dff0, L_0x55556ba7e5f0, C4<1>, C4<1>;
L_0x55556ba7ee10 .functor AND 1, L_0x55556ba7dff0, L_0x55556ba7e7c0, C4<1>, C4<1>;
L_0x55556ba7ef10 .functor OR 1, L_0x55556ba7ee10, L_0x55556ba7e170, C4<0>, C4<0>;
L_0x55556ba7f010 .functor OR 1, L_0x55556ba7ec30, L_0x55556ba7ef10, C4<0>, C4<0>;
L_0x55556ba7f080 .functor NOT 1, L_0x55556ba7f010, C4<0>, C4<0>, C4<0>;
v0x55556b4d5610_0 .net "Ehigh", 0 0, L_0x55556ba7dff0;  1 drivers
v0x55556b4d56d0_0 .net "Elow", 0 0, L_0x55556ba7e5f0;  1 drivers
v0x55556b491830_0 .net "Lhigh", 0 0, L_0x55556ba7e170;  1 drivers
v0x55556b4d5440_0 .net "Llow", 0 0, L_0x55556ba7e7c0;  1 drivers
v0x55556b4d5510_0 .net *"_ivl_10", 0 0, L_0x55556ba7ee10;  1 drivers
v0x55556b4ca730_0 .net *"_ivl_14", 0 0, L_0x55556ba7f010;  1 drivers
v0x55556b4ca7d0_0 .net "i_src_a", 1 0, L_0x55556ba7f0f0;  1 drivers
v0x55556b4ca230_0 .net "i_src_b", 1 0, L_0x55556ba7f190;  1 drivers
v0x55556b4c9fd0_0 .net "o_eq", 0 0, L_0x55556ba7ec30;  alias, 1 drivers
v0x55556b4ca090_0 .net "o_gt", 0 0, L_0x55556ba7f080;  1 drivers
v0x55556b4c9e00_0 .net "o_lt", 0 0, L_0x55556ba7ef10;  alias, 1 drivers
L_0x55556ba7e440 .part L_0x55556ba7f0f0, 1, 1;
L_0x55556ba7e4e0 .part L_0x55556ba7f190, 1, 1;
L_0x55556ba7ea50 .part L_0x55556ba7f0f0, 0, 1;
L_0x55556ba7eb40 .part L_0x55556ba7f190, 0, 1;
S_0x55556b3f2e00 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b3f06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7df80 .functor XOR 1, L_0x55556ba7e440, L_0x55556ba7e4e0, C4<0>, C4<0>;
L_0x55556ba7dff0 .functor NOT 1, L_0x55556ba7df80, C4<0>, C4<0>, C4<0>;
L_0x55556ba7e0b0 .functor NOT 1, L_0x55556ba7e440, C4<0>, C4<0>, C4<0>;
L_0x55556ba7e170 .functor AND 1, L_0x55556ba7e0b0, L_0x55556ba7e4e0, C4<1>, C4<1>;
L_0x55556ba7e2d0 .functor OR 1, L_0x55556ba7dff0, L_0x55556ba7e170, C4<0>, C4<0>;
L_0x55556ba7e340 .functor NOT 1, L_0x55556ba7e2d0, C4<0>, C4<0>, C4<0>;
v0x55556b545460_0 .net *"_ivl_0", 0 0, L_0x55556ba7df80;  1 drivers
v0x55556b545010_0 .net *"_ivl_4", 0 0, L_0x55556ba7e0b0;  1 drivers
v0x55556b53d580_0 .net *"_ivl_8", 0 0, L_0x55556ba7e2d0;  1 drivers
v0x55556b542da0_0 .net "i_src_a", 0 0, L_0x55556ba7e440;  1 drivers
v0x55556b542e60_0 .net "i_src_b", 0 0, L_0x55556ba7e4e0;  1 drivers
v0x55556b5425b0_0 .net "o_eq", 0 0, L_0x55556ba7dff0;  alias, 1 drivers
v0x55556b542650_0 .net "o_gt", 0 0, L_0x55556ba7e340;  1 drivers
v0x55556b5401e0_0 .net "o_lt", 0 0, L_0x55556ba7e170;  alias, 1 drivers
S_0x55556b3f3660 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b3f06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7e580 .functor XOR 1, L_0x55556ba7ea50, L_0x55556ba7eb40, C4<0>, C4<0>;
L_0x55556ba7e5f0 .functor NOT 1, L_0x55556ba7e580, C4<0>, C4<0>, C4<0>;
L_0x55556ba7e700 .functor NOT 1, L_0x55556ba7ea50, C4<0>, C4<0>, C4<0>;
L_0x55556ba7e7c0 .functor AND 1, L_0x55556ba7e700, L_0x55556ba7eb40, C4<1>, C4<1>;
L_0x55556ba7e920 .functor OR 1, L_0x55556ba7e5f0, L_0x55556ba7e7c0, C4<0>, C4<0>;
L_0x55556ba7e990 .functor NOT 1, L_0x55556ba7e920, C4<0>, C4<0>, C4<0>;
v0x55556b49c5b0_0 .net *"_ivl_0", 0 0, L_0x55556ba7e580;  1 drivers
v0x55556b4e08b0_0 .net *"_ivl_4", 0 0, L_0x55556ba7e700;  1 drivers
v0x55556b4e0650_0 .net *"_ivl_8", 0 0, L_0x55556ba7e920;  1 drivers
v0x55556b4e0480_0 .net "i_src_a", 0 0, L_0x55556ba7ea50;  1 drivers
v0x55556b4e0540_0 .net "i_src_b", 0 0, L_0x55556ba7eb40;  1 drivers
v0x55556b4d5d70_0 .net "o_eq", 0 0, L_0x55556ba7e5f0;  alias, 1 drivers
v0x55556b4d5e10_0 .net "o_gt", 0 0, L_0x55556ba7e990;  1 drivers
v0x55556b4d5870_0 .net "o_lt", 0 0, L_0x55556ba7e7c0;  alias, 1 drivers
S_0x55556b3f3ec0 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b423e50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba81df0 .functor AND 1, L_0x55556ba804f0, L_0x55556ba817a0, C4<1>, C4<1>;
L_0x55556ba81fd0 .functor AND 1, L_0x55556ba804f0, L_0x55556ba81a80, C4<1>, C4<1>;
L_0x55556ba820d0 .functor OR 1, L_0x55556ba81fd0, L_0x55556ba807d0, C4<0>, C4<0>;
L_0x55556ba821d0 .functor OR 1, L_0x55556ba81df0, L_0x55556ba820d0, C4<0>, C4<0>;
L_0x55556ba82240 .functor NOT 1, L_0x55556ba821d0, C4<0>, C4<0>, C4<0>;
v0x55556b4b8990_0 .net "Ehigh", 0 0, L_0x55556ba804f0;  1 drivers
v0x55556b4b8a50_0 .net "Elow", 0 0, L_0x55556ba817a0;  1 drivers
v0x55556b4acb60_0 .net "Lhigh", 0 0, L_0x55556ba807d0;  1 drivers
v0x55556b4aad00_0 .net "Llow", 0 0, L_0x55556ba81a80;  1 drivers
v0x55556b4aadd0_0 .net *"_ivl_10", 0 0, L_0x55556ba81fd0;  1 drivers
v0x55556b4b2920_0 .net *"_ivl_14", 0 0, L_0x55556ba821d0;  1 drivers
v0x55556b4b29c0_0 .net "i_src_a", 3 0, L_0x55556ba822b0;  1 drivers
v0x55556b4b2180_0 .net "i_src_b", 3 0, L_0x55556ba82350;  1 drivers
v0x55556b4aa6a0_0 .net "o_eq", 0 0, L_0x55556ba81df0;  alias, 1 drivers
v0x55556b4aa760_0 .net "o_gt", 0 0, L_0x55556ba82240;  1 drivers
v0x55556b4aff10_0 .net "o_lt", 0 0, L_0x55556ba820d0;  alias, 1 drivers
L_0x55556ba809b0 .part L_0x55556ba822b0, 2, 2;
L_0x55556ba80a50 .part L_0x55556ba82350, 2, 2;
L_0x55556ba81c60 .part L_0x55556ba822b0, 0, 2;
L_0x55556ba81d00 .part L_0x55556ba82350, 0, 2;
S_0x55556b3f4720 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b3f3ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba804f0 .functor AND 1, L_0x55556ba7f8f0, L_0x55556ba7feb0, C4<1>, C4<1>;
L_0x55556ba806d0 .functor AND 1, L_0x55556ba7f8f0, L_0x55556ba80080, C4<1>, C4<1>;
L_0x55556ba807d0 .functor OR 1, L_0x55556ba806d0, L_0x55556ba7fa70, C4<0>, C4<0>;
L_0x55556ba808d0 .functor OR 1, L_0x55556ba804f0, L_0x55556ba807d0, C4<0>, C4<0>;
L_0x55556ba80940 .functor NOT 1, L_0x55556ba808d0, C4<0>, C4<0>, C4<0>;
v0x55556b4dd210_0 .net "Ehigh", 0 0, L_0x55556ba7f8f0;  1 drivers
v0x55556b4dca20_0 .net "Elow", 0 0, L_0x55556ba7feb0;  1 drivers
v0x55556b4dcaf0_0 .net "Lhigh", 0 0, L_0x55556ba7fa70;  1 drivers
v0x55556b4da650_0 .net "Llow", 0 0, L_0x55556ba80080;  1 drivers
v0x55556b4da720_0 .net *"_ivl_10", 0 0, L_0x55556ba806d0;  1 drivers
v0x55556b4cee20_0 .net *"_ivl_14", 0 0, L_0x55556ba808d0;  1 drivers
v0x55556b4ceec0_0 .net "i_src_a", 1 0, L_0x55556ba809b0;  1 drivers
v0x55556b4ccfc0_0 .net "i_src_b", 1 0, L_0x55556ba80a50;  1 drivers
v0x55556b4d4be0_0 .net "o_eq", 0 0, L_0x55556ba804f0;  alias, 1 drivers
v0x55556b4d4ca0_0 .net "o_gt", 0 0, L_0x55556ba80940;  1 drivers
v0x55556b4d4440_0 .net "o_lt", 0 0, L_0x55556ba807d0;  alias, 1 drivers
L_0x55556ba7fd00 .part L_0x55556ba809b0, 1, 1;
L_0x55556ba7fda0 .part L_0x55556ba80a50, 1, 1;
L_0x55556ba80310 .part L_0x55556ba809b0, 0, 1;
L_0x55556ba80400 .part L_0x55556ba80a50, 0, 1;
S_0x55556b3f0da0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b3f4720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7f880 .functor XOR 1, L_0x55556ba7fd00, L_0x55556ba7fda0, C4<0>, C4<0>;
L_0x55556ba7f8f0 .functor NOT 1, L_0x55556ba7f880, C4<0>, C4<0>, C4<0>;
L_0x55556ba7f9b0 .functor NOT 1, L_0x55556ba7fd00, C4<0>, C4<0>, C4<0>;
L_0x55556ba7fa70 .functor AND 1, L_0x55556ba7f9b0, L_0x55556ba7fda0, C4<1>, C4<1>;
L_0x55556ba7fbd0 .functor OR 1, L_0x55556ba7f8f0, L_0x55556ba7fa70, C4<0>, C4<0>;
L_0x55556ba7fc40 .functor NOT 1, L_0x55556ba7fbd0, C4<0>, C4<0>, C4<0>;
v0x55556b4a8520_0 .net *"_ivl_0", 0 0, L_0x55556ba7f880;  1 drivers
v0x55556b4a7f70_0 .net *"_ivl_4", 0 0, L_0x55556ba7f9b0;  1 drivers
v0x55556b4a7d10_0 .net *"_ivl_8", 0 0, L_0x55556ba7fbd0;  1 drivers
v0x55556b4a7b40_0 .net "i_src_a", 0 0, L_0x55556ba7fd00;  1 drivers
v0x55556b4a7c00_0 .net "i_src_b", 0 0, L_0x55556ba7fda0;  1 drivers
v0x55556b49ce30_0 .net "o_eq", 0 0, L_0x55556ba7f8f0;  alias, 1 drivers
v0x55556b49ced0_0 .net "o_gt", 0 0, L_0x55556ba7fc40;  1 drivers
v0x55556b49c930_0 .net "o_lt", 0 0, L_0x55556ba7fa70;  alias, 1 drivers
S_0x55556b3f1d40 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b3f4720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba7fe40 .functor XOR 1, L_0x55556ba80310, L_0x55556ba80400, C4<0>, C4<0>;
L_0x55556ba7feb0 .functor NOT 1, L_0x55556ba7fe40, C4<0>, C4<0>, C4<0>;
L_0x55556ba7ffc0 .functor NOT 1, L_0x55556ba80310, C4<0>, C4<0>, C4<0>;
L_0x55556ba80080 .functor AND 1, L_0x55556ba7ffc0, L_0x55556ba80400, C4<1>, C4<1>;
L_0x55556ba801e0 .functor OR 1, L_0x55556ba7feb0, L_0x55556ba80080, C4<0>, C4<0>;
L_0x55556ba80250 .functor NOT 1, L_0x55556ba801e0, C4<0>, C4<0>, C4<0>;
v0x55556b49c780_0 .net *"_ivl_0", 0 0, L_0x55556ba7fe40;  1 drivers
v0x55556b4d9e60_0 .net *"_ivl_4", 0 0, L_0x55556ba7ffc0;  1 drivers
v0x55556b4d80f0_0 .net *"_ivl_8", 0 0, L_0x55556ba801e0;  1 drivers
v0x55556b4dfc20_0 .net "i_src_a", 0 0, L_0x55556ba80310;  1 drivers
v0x55556b4dfce0_0 .net "i_src_b", 0 0, L_0x55556ba80400;  1 drivers
v0x55556b4df480_0 .net "o_eq", 0 0, L_0x55556ba7feb0;  alias, 1 drivers
v0x55556b4df520_0 .net "o_gt", 0 0, L_0x55556ba80250;  1 drivers
v0x55556b4d7ae0_0 .net "o_lt", 0 0, L_0x55556ba80080;  alias, 1 drivers
S_0x55556b529e30 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b3f3ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba817a0 .functor AND 1, L_0x55556ba80b60, L_0x55556ba81160, C4<1>, C4<1>;
L_0x55556ba81980 .functor AND 1, L_0x55556ba80b60, L_0x55556ba81330, C4<1>, C4<1>;
L_0x55556ba81a80 .functor OR 1, L_0x55556ba81980, L_0x55556ba80ce0, C4<0>, C4<0>;
L_0x55556ba81b80 .functor OR 1, L_0x55556ba817a0, L_0x55556ba81a80, C4<0>, C4<0>;
L_0x55556ba81bf0 .functor NOT 1, L_0x55556ba81b80, C4<0>, C4<0>, C4<0>;
v0x55556b4b81a0_0 .net "Ehigh", 0 0, L_0x55556ba80b60;  1 drivers
v0x55556b4b8260_0 .net "Elow", 0 0, L_0x55556ba81160;  1 drivers
v0x55556b4b6340_0 .net "Lhigh", 0 0, L_0x55556ba80ce0;  1 drivers
v0x55556b4bdf60_0 .net "Llow", 0 0, L_0x55556ba81330;  1 drivers
v0x55556b4be030_0 .net *"_ivl_10", 0 0, L_0x55556ba81980;  1 drivers
v0x55556b4bd7c0_0 .net *"_ivl_14", 0 0, L_0x55556ba81b80;  1 drivers
v0x55556b4bd860_0 .net "i_src_a", 1 0, L_0x55556ba81c60;  1 drivers
v0x55556b4b5ce0_0 .net "i_src_b", 1 0, L_0x55556ba81d00;  1 drivers
v0x55556b4bb550_0 .net "o_eq", 0 0, L_0x55556ba817a0;  alias, 1 drivers
v0x55556b4bb610_0 .net "o_gt", 0 0, L_0x55556ba81bf0;  1 drivers
v0x55556b4bad60_0 .net "o_lt", 0 0, L_0x55556ba81a80;  alias, 1 drivers
L_0x55556ba80fb0 .part L_0x55556ba81c60, 1, 1;
L_0x55556ba81050 .part L_0x55556ba81d00, 1, 1;
L_0x55556ba815c0 .part L_0x55556ba81c60, 0, 1;
L_0x55556ba816b0 .part L_0x55556ba81d00, 0, 1;
S_0x55556b52c9f0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b529e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba80af0 .functor XOR 1, L_0x55556ba80fb0, L_0x55556ba81050, C4<0>, C4<0>;
L_0x55556ba80b60 .functor NOT 1, L_0x55556ba80af0, C4<0>, C4<0>, C4<0>;
L_0x55556ba80c20 .functor NOT 1, L_0x55556ba80fb0, C4<0>, C4<0>, C4<0>;
L_0x55556ba80ce0 .functor AND 1, L_0x55556ba80c20, L_0x55556ba81050, C4<1>, C4<1>;
L_0x55556ba80e40 .functor OR 1, L_0x55556ba80b60, L_0x55556ba80ce0, C4<0>, C4<0>;
L_0x55556ba80eb0 .functor NOT 1, L_0x55556ba80e40, C4<0>, C4<0>, C4<0>;
v0x55556b4d2280_0 .net *"_ivl_0", 0 0, L_0x55556ba80af0;  1 drivers
v0x55556b4d19e0_0 .net *"_ivl_4", 0 0, L_0x55556ba80c20;  1 drivers
v0x55556b4d1aa0_0 .net *"_ivl_8", 0 0, L_0x55556ba80e40;  1 drivers
v0x55556b4cf610_0 .net "i_src_a", 0 0, L_0x55556ba80fb0;  1 drivers
v0x55556b4cf6b0_0 .net "i_src_b", 0 0, L_0x55556ba81050;  1 drivers
v0x55556b4c37e0_0 .net "o_eq", 0 0, L_0x55556ba80b60;  alias, 1 drivers
v0x55556b4c38a0_0 .net "o_gt", 0 0, L_0x55556ba80eb0;  1 drivers
v0x55556b4c1980_0 .net "o_lt", 0 0, L_0x55556ba80ce0;  alias, 1 drivers
S_0x55556b52f400 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b529e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba810f0 .functor XOR 1, L_0x55556ba815c0, L_0x55556ba816b0, C4<0>, C4<0>;
L_0x55556ba81160 .functor NOT 1, L_0x55556ba810f0, C4<0>, C4<0>, C4<0>;
L_0x55556ba81270 .functor NOT 1, L_0x55556ba815c0, C4<0>, C4<0>, C4<0>;
L_0x55556ba81330 .functor AND 1, L_0x55556ba81270, L_0x55556ba816b0, C4<1>, C4<1>;
L_0x55556ba81490 .functor OR 1, L_0x55556ba81160, L_0x55556ba81330, C4<0>, C4<0>;
L_0x55556ba81500 .functor NOT 1, L_0x55556ba81490, C4<0>, C4<0>, C4<0>;
v0x55556b4c9650_0 .net *"_ivl_0", 0 0, L_0x55556ba810f0;  1 drivers
v0x55556b4c8e00_0 .net *"_ivl_4", 0 0, L_0x55556ba81270;  1 drivers
v0x55556b4c1320_0 .net *"_ivl_8", 0 0, L_0x55556ba81490;  1 drivers
v0x55556b4c6b90_0 .net "i_src_a", 0 0, L_0x55556ba815c0;  1 drivers
v0x55556b4c6c50_0 .net "i_src_b", 0 0, L_0x55556ba816b0;  1 drivers
v0x55556b4c63a0_0 .net "o_eq", 0 0, L_0x55556ba81160;  alias, 1 drivers
v0x55556b4c6440_0 .net "o_gt", 0 0, L_0x55556ba81500;  1 drivers
v0x55556b4c3fd0_0 .net "o_lt", 0 0, L_0x55556ba81330;  alias, 1 drivers
S_0x55556b534e70 .scope module, "com16bit_low" "comparator_16bit" 26 50, 26 151 0, S_0x55556b45cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8eb30 .functor AND 1, L_0x55556ba887b0, L_0x55556ba8e4e0, C4<1>, C4<1>;
L_0x55556ba8ecc0 .functor AND 1, L_0x55556ba887b0, L_0x55556ba8e7c0, C4<1>, C4<1>;
L_0x55556ba8edc0 .functor OR 1, L_0x55556ba8ecc0, L_0x55556ba88a90, C4<0>, C4<0>;
L_0x55556ba8eec0 .functor OR 1, L_0x55556ba8eb30, L_0x55556ba8edc0, C4<0>, C4<0>;
L_0x55556ba8f050 .functor NOT 1, L_0x55556ba8eec0, C4<0>, C4<0>, C4<0>;
v0x55556b5a1fc0_0 .net "Ehigh", 0 0, L_0x55556ba887b0;  1 drivers
v0x55556b5a2060_0 .net "Elow", 0 0, L_0x55556ba8e4e0;  1 drivers
v0x55556b59f5b0_0 .net "Lhigh", 0 0, L_0x55556ba88a90;  1 drivers
v0x55556b59f680_0 .net "Llow", 0 0, L_0x55556ba8e7c0;  1 drivers
v0x55556b59c9f0_0 .net *"_ivl_10", 0 0, L_0x55556ba8ecc0;  1 drivers
v0x55556b59ca90_0 .net *"_ivl_14", 0 0, L_0x55556ba8eec0;  1 drivers
v0x55556b594cf0_0 .net "i_src_a", 15 0, L_0x55556ba8f0c0;  1 drivers
v0x55556b594dd0_0 .net "i_src_b", 15 0, L_0x55556ba8f160;  1 drivers
v0x55556b5922e0_0 .net "o_eq", 0 0, L_0x55556ba8eb30;  alias, 1 drivers
v0x55556b5923a0_0 .net "o_gt", 0 0, L_0x55556ba8f050;  alias, 1 drivers
v0x55556b58f720_0 .net "o_lt", 0 0, L_0x55556ba8edc0;  alias, 1 drivers
L_0x55556ba88c70 .part L_0x55556ba8f0c0, 8, 8;
L_0x55556ba88d10 .part L_0x55556ba8f160, 8, 8;
L_0x55556ba8e9a0 .part L_0x55556ba8f0c0, 0, 8;
L_0x55556ba8ea40 .part L_0x55556ba8f160, 0, 8;
S_0x55556b537a30 .scope module, "com8bit_high" "comparator_8bit" 26 162, 26 128 0, S_0x55556b534e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba887b0 .functor AND 1, L_0x55556ba85630, L_0x55556ba88160, C4<1>, C4<1>;
L_0x55556ba88990 .functor AND 1, L_0x55556ba85630, L_0x55556ba88440, C4<1>, C4<1>;
L_0x55556ba88a90 .functor OR 1, L_0x55556ba88990, L_0x55556ba85910, C4<0>, C4<0>;
L_0x55556ba88b90 .functor OR 1, L_0x55556ba887b0, L_0x55556ba88a90, C4<0>, C4<0>;
L_0x55556ba88c00 .functor NOT 1, L_0x55556ba88b90, C4<0>, C4<0>, C4<0>;
v0x55556b8af940_0 .net "Ehigh", 0 0, L_0x55556ba85630;  1 drivers
v0x55556b8afa00_0 .net "Elow", 0 0, L_0x55556ba88160;  1 drivers
v0x55556b8a4680_0 .net "Lhigh", 0 0, L_0x55556ba85910;  1 drivers
v0x55556b7f8390_0 .net "Llow", 0 0, L_0x55556ba88440;  1 drivers
v0x55556b7f8460_0 .net *"_ivl_10", 0 0, L_0x55556ba88990;  1 drivers
v0x55556b833a10_0 .net *"_ivl_14", 0 0, L_0x55556ba88b90;  1 drivers
v0x55556b833ab0_0 .net "i_src_a", 7 0, L_0x55556ba88c70;  1 drivers
v0x55556b8283d0_0 .net "i_src_b", 7 0, L_0x55556ba88d10;  1 drivers
v0x55556b81cd90_0 .net "o_eq", 0 0, L_0x55556ba887b0;  alias, 1 drivers
v0x55556b81ce50_0 .net "o_gt", 0 0, L_0x55556ba88c00;  1 drivers
v0x55556b811750_0 .net "o_lt", 0 0, L_0x55556ba88a90;  alias, 1 drivers
L_0x55556ba85af0 .part L_0x55556ba88c70, 4, 4;
L_0x55556ba85b90 .part L_0x55556ba88d10, 4, 4;
L_0x55556ba88620 .part L_0x55556ba88c70, 0, 4;
L_0x55556ba886c0 .part L_0x55556ba88d10, 0, 4;
S_0x55556b53a440 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b537a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba85630 .functor AND 1, L_0x55556ba83e10, L_0x55556ba84fe0, C4<1>, C4<1>;
L_0x55556ba85810 .functor AND 1, L_0x55556ba83e10, L_0x55556ba852c0, C4<1>, C4<1>;
L_0x55556ba85910 .functor OR 1, L_0x55556ba85810, L_0x55556ba840f0, C4<0>, C4<0>;
L_0x55556ba85a10 .functor OR 1, L_0x55556ba85630, L_0x55556ba85910, C4<0>, C4<0>;
L_0x55556ba85a80 .functor NOT 1, L_0x55556ba85a10, C4<0>, C4<0>, C4<0>;
v0x55556b6d92e0_0 .net "Ehigh", 0 0, L_0x55556ba83e10;  1 drivers
v0x55556b6d93a0_0 .net "Elow", 0 0, L_0x55556ba84fe0;  1 drivers
v0x55556b753550_0 .net "Lhigh", 0 0, L_0x55556ba840f0;  1 drivers
v0x55556b7518e0_0 .net "Llow", 0 0, L_0x55556ba852c0;  1 drivers
v0x55556b7519b0_0 .net *"_ivl_10", 0 0, L_0x55556ba85810;  1 drivers
v0x55556b74fc70_0 .net *"_ivl_14", 0 0, L_0x55556ba85a10;  1 drivers
v0x55556b74fd10_0 .net "i_src_a", 3 0, L_0x55556ba85af0;  1 drivers
v0x55556b74dee0_0 .net "i_src_b", 3 0, L_0x55556ba85b90;  1 drivers
v0x55556b747d20_0 .net "o_eq", 0 0, L_0x55556ba85630;  alias, 1 drivers
v0x55556b747de0_0 .net "o_gt", 0 0, L_0x55556ba85a80;  1 drivers
v0x55556b741c10_0 .net "o_lt", 0 0, L_0x55556ba85910;  alias, 1 drivers
L_0x55556ba842d0 .part L_0x55556ba85af0, 2, 2;
L_0x55556ba84370 .part L_0x55556ba85b90, 2, 2;
L_0x55556ba854a0 .part L_0x55556ba85af0, 0, 2;
L_0x55556ba85540 .part L_0x55556ba85b90, 0, 2;
S_0x55556b3f1570 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b53a440;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba83e10 .functor AND 1, L_0x55556ba831d0, L_0x55556ba83790, C4<1>, C4<1>;
L_0x55556ba83ff0 .functor AND 1, L_0x55556ba831d0, L_0x55556ba83960, C4<1>, C4<1>;
L_0x55556ba840f0 .functor OR 1, L_0x55556ba83ff0, L_0x55556ba83350, C4<0>, C4<0>;
L_0x55556ba841f0 .functor OR 1, L_0x55556ba83e10, L_0x55556ba840f0, C4<0>, C4<0>;
L_0x55556ba84260 .functor NOT 1, L_0x55556ba841f0, C4<0>, C4<0>, C4<0>;
v0x55556b2d6910_0 .net "Ehigh", 0 0, L_0x55556ba831d0;  1 drivers
v0x55556b2d8960_0 .net "Elow", 0 0, L_0x55556ba83790;  1 drivers
v0x55556b2d8a30_0 .net "Lhigh", 0 0, L_0x55556ba83350;  1 drivers
v0x55556b2d84d0_0 .net "Llow", 0 0, L_0x55556ba83960;  1 drivers
v0x55556b2d85a0_0 .net *"_ivl_10", 0 0, L_0x55556ba83ff0;  1 drivers
v0x55556b2d8040_0 .net *"_ivl_14", 0 0, L_0x55556ba841f0;  1 drivers
v0x55556b2d80e0_0 .net "i_src_a", 1 0, L_0x55556ba842d0;  1 drivers
v0x55556b2d7b80_0 .net "i_src_b", 1 0, L_0x55556ba84370;  1 drivers
v0x55556b2d76f0_0 .net "o_eq", 0 0, L_0x55556ba83e10;  alias, 1 drivers
v0x55556b2d77b0_0 .net "o_gt", 0 0, L_0x55556ba84260;  1 drivers
v0x55556b6bb630_0 .net "o_lt", 0 0, L_0x55556ba840f0;  alias, 1 drivers
L_0x55556ba835e0 .part L_0x55556ba842d0, 1, 1;
L_0x55556ba83680 .part L_0x55556ba84370, 1, 1;
L_0x55556ba83c30 .part L_0x55556ba842d0, 0, 1;
L_0x55556ba83d20 .part L_0x55556ba84370, 0, 1;
S_0x55556b523dc0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b3f1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba83160 .functor XOR 1, L_0x55556ba835e0, L_0x55556ba83680, C4<0>, C4<0>;
L_0x55556ba831d0 .functor NOT 1, L_0x55556ba83160, C4<0>, C4<0>, C4<0>;
L_0x55556ba83290 .functor NOT 1, L_0x55556ba835e0, C4<0>, C4<0>, C4<0>;
L_0x55556ba83350 .functor AND 1, L_0x55556ba83290, L_0x55556ba83680, C4<1>, C4<1>;
L_0x55556ba834b0 .functor OR 1, L_0x55556ba831d0, L_0x55556ba83350, C4<0>, C4<0>;
L_0x55556ba83520 .functor NOT 1, L_0x55556ba834b0, C4<0>, C4<0>, C4<0>;
v0x55556b48ac30_0 .net *"_ivl_0", 0 0, L_0x55556ba83160;  1 drivers
v0x55556b488d20_0 .net *"_ivl_4", 0 0, L_0x55556ba83290;  1 drivers
v0x55556b490940_0 .net *"_ivl_8", 0 0, L_0x55556ba834b0;  1 drivers
v0x55556b490540_0 .net "i_src_a", 0 0, L_0x55556ba835e0;  1 drivers
v0x55556b490600_0 .net "i_src_b", 0 0, L_0x55556ba83680;  1 drivers
v0x55556b4901a0_0 .net "o_eq", 0 0, L_0x55556ba831d0;  alias, 1 drivers
v0x55556b490240_0 .net "o_gt", 0 0, L_0x55556ba83520;  1 drivers
v0x55556b4886c0_0 .net "o_lt", 0 0, L_0x55556ba83350;  alias, 1 drivers
S_0x55556b50a730 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b3f1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba83720 .functor XOR 1, L_0x55556ba83c30, L_0x55556ba83d20, C4<0>, C4<0>;
L_0x55556ba83790 .functor NOT 1, L_0x55556ba83720, C4<0>, C4<0>, C4<0>;
L_0x55556ba838a0 .functor NOT 1, L_0x55556ba83c30, C4<0>, C4<0>, C4<0>;
L_0x55556ba83960 .functor AND 1, L_0x55556ba838a0, L_0x55556ba83d20, C4<1>, C4<1>;
L_0x55556ba83ac0 .functor OR 1, L_0x55556ba83790, L_0x55556ba83960, C4<0>, C4<0>;
L_0x55556ba83b30 .functor NOT 1, L_0x55556ba83ac0, C4<0>, C4<0>, C4<0>;
v0x55556b48dfe0_0 .net *"_ivl_0", 0 0, L_0x55556ba83720;  1 drivers
v0x55556b48d740_0 .net *"_ivl_4", 0 0, L_0x55556ba838a0;  1 drivers
v0x55556b48b370_0 .net *"_ivl_8", 0 0, L_0x55556ba83ac0;  1 drivers
v0x55556b2e16c0_0 .net "i_src_a", 0 0, L_0x55556ba83c30;  1 drivers
v0x55556b2e1780_0 .net "i_src_b", 0 0, L_0x55556ba83d20;  1 drivers
v0x55556b2d2a30_0 .net "o_eq", 0 0, L_0x55556ba83790;  alias, 1 drivers
v0x55556b2d2ad0_0 .net "o_gt", 0 0, L_0x55556ba83b30;  1 drivers
v0x55556b2d6dd0_0 .net "o_lt", 0 0, L_0x55556ba83960;  alias, 1 drivers
S_0x55556b50d140 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b53a440;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba84fe0 .functor AND 1, L_0x55556ba84480, L_0x55556ba849a0, C4<1>, C4<1>;
L_0x55556ba851c0 .functor AND 1, L_0x55556ba84480, L_0x55556ba84b70, C4<1>, C4<1>;
L_0x55556ba852c0 .functor OR 1, L_0x55556ba851c0, L_0x55556ba84560, C4<0>, C4<0>;
L_0x55556ba853c0 .functor OR 1, L_0x55556ba84fe0, L_0x55556ba852c0, C4<0>, C4<0>;
L_0x55556ba85430 .functor NOT 1, L_0x55556ba853c0, C4<0>, C4<0>, C4<0>;
v0x55556b7be460_0 .net "Ehigh", 0 0, L_0x55556ba84480;  1 drivers
v0x55556b7be520_0 .net "Elow", 0 0, L_0x55556ba849a0;  1 drivers
v0x55556b7b2e20_0 .net "Lhigh", 0 0, L_0x55556ba84560;  1 drivers
v0x55556b7a77e0_0 .net "Llow", 0 0, L_0x55556ba84b70;  1 drivers
v0x55556b7a78b0_0 .net *"_ivl_10", 0 0, L_0x55556ba851c0;  1 drivers
v0x55556b79c1a0_0 .net *"_ivl_14", 0 0, L_0x55556ba853c0;  1 drivers
v0x55556b79c240_0 .net "i_src_a", 1 0, L_0x55556ba854a0;  1 drivers
v0x55556b790b60_0 .net "i_src_b", 1 0, L_0x55556ba85540;  1 drivers
v0x55556b785520_0 .net "o_eq", 0 0, L_0x55556ba84fe0;  alias, 1 drivers
v0x55556b7855e0_0 .net "o_gt", 0 0, L_0x55556ba85430;  1 drivers
v0x55556b77a0b0_0 .net "o_lt", 0 0, L_0x55556ba852c0;  alias, 1 drivers
L_0x55556ba847f0 .part L_0x55556ba854a0, 1, 1;
L_0x55556ba84890 .part L_0x55556ba85540, 1, 1;
L_0x55556ba84e00 .part L_0x55556ba854a0, 0, 1;
L_0x55556ba84ef0 .part L_0x55556ba85540, 0, 1;
S_0x55556b5131b0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b50d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba84410 .functor XOR 1, L_0x55556ba847f0, L_0x55556ba84890, C4<0>, C4<0>;
L_0x55556ba84480 .functor NOT 1, L_0x55556ba84410, C4<0>, C4<0>, C4<0>;
L_0x55556ba844f0 .functor NOT 1, L_0x55556ba847f0, C4<0>, C4<0>, C4<0>;
L_0x55556ba84560 .functor AND 1, L_0x55556ba844f0, L_0x55556ba84890, C4<1>, C4<1>;
L_0x55556ba846c0 .functor OR 1, L_0x55556ba84480, L_0x55556ba84560, C4<0>, C4<0>;
L_0x55556ba84730 .functor NOT 1, L_0x55556ba846c0, C4<0>, C4<0>, C4<0>;
v0x55556b6bbbb0_0 .net *"_ivl_0", 0 0, L_0x55556ba84410;  1 drivers
v0x55556b6b4e10_0 .net *"_ivl_4", 0 0, L_0x55556ba844f0;  1 drivers
v0x55556b6b4ed0_0 .net *"_ivl_8", 0 0, L_0x55556ba846c0;  1 drivers
v0x55556b65e560_0 .net "i_src_a", 0 0, L_0x55556ba847f0;  1 drivers
v0x55556b65e600_0 .net "i_src_b", 0 0, L_0x55556ba84890;  1 drivers
v0x55556b699cf0_0 .net "o_eq", 0 0, L_0x55556ba84480;  alias, 1 drivers
v0x55556b699db0_0 .net "o_gt", 0 0, L_0x55556ba84730;  1 drivers
v0x55556b68e6b0_0 .net "o_lt", 0 0, L_0x55556ba84560;  alias, 1 drivers
S_0x55556b515d70 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b50d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba84930 .functor XOR 1, L_0x55556ba84e00, L_0x55556ba84ef0, C4<0>, C4<0>;
L_0x55556ba849a0 .functor NOT 1, L_0x55556ba84930, C4<0>, C4<0>, C4<0>;
L_0x55556ba84ab0 .functor NOT 1, L_0x55556ba84e00, C4<0>, C4<0>, C4<0>;
L_0x55556ba84b70 .functor AND 1, L_0x55556ba84ab0, L_0x55556ba84ef0, C4<1>, C4<1>;
L_0x55556ba84cd0 .functor OR 1, L_0x55556ba849a0, L_0x55556ba84b70, C4<0>, C4<0>;
L_0x55556ba84d40 .functor NOT 1, L_0x55556ba84cd0, C4<0>, C4<0>, C4<0>;
v0x55556b683120_0 .net *"_ivl_0", 0 0, L_0x55556ba84930;  1 drivers
v0x55556b677a30_0 .net *"_ivl_4", 0 0, L_0x55556ba84ab0;  1 drivers
v0x55556b66c3f0_0 .net *"_ivl_8", 0 0, L_0x55556ba84cd0;  1 drivers
v0x55556b660db0_0 .net "i_src_a", 0 0, L_0x55556ba84e00;  1 drivers
v0x55556b660e70_0 .net "i_src_b", 0 0, L_0x55556ba84ef0;  1 drivers
v0x55556b655af0_0 .net "o_eq", 0 0, L_0x55556ba849a0;  alias, 1 drivers
v0x55556b655b90_0 .net "o_gt", 0 0, L_0x55556ba84d40;  1 drivers
v0x55556b782cd0_0 .net "o_lt", 0 0, L_0x55556ba84b70;  alias, 1 drivers
S_0x55556b518780 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b537a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba88160 .functor AND 1, L_0x55556ba868a0, L_0x55556ba87b10, C4<1>, C4<1>;
L_0x55556ba88340 .functor AND 1, L_0x55556ba868a0, L_0x55556ba87df0, C4<1>, C4<1>;
L_0x55556ba88440 .functor OR 1, L_0x55556ba88340, L_0x55556ba86b80, C4<0>, C4<0>;
L_0x55556ba88540 .functor OR 1, L_0x55556ba88160, L_0x55556ba88440, C4<0>, C4<0>;
L_0x55556ba885b0 .functor NOT 1, L_0x55556ba88540, C4<0>, C4<0>, C4<0>;
v0x55556b900b90_0 .net "Ehigh", 0 0, L_0x55556ba868a0;  1 drivers
v0x55556b900c50_0 .net "Elow", 0 0, L_0x55556ba87b10;  1 drivers
v0x55556b8ad200_0 .net "Lhigh", 0 0, L_0x55556ba86b80;  1 drivers
v0x55556b8e8880_0 .net "Llow", 0 0, L_0x55556ba87df0;  1 drivers
v0x55556b8e8950_0 .net *"_ivl_10", 0 0, L_0x55556ba88340;  1 drivers
v0x55556b8dd240_0 .net *"_ivl_14", 0 0, L_0x55556ba88540;  1 drivers
v0x55556b8dd2e0_0 .net "i_src_a", 3 0, L_0x55556ba88620;  1 drivers
v0x55556b8d1c00_0 .net "i_src_b", 3 0, L_0x55556ba886c0;  1 drivers
v0x55556b8c65c0_0 .net "o_eq", 0 0, L_0x55556ba88160;  alias, 1 drivers
v0x55556b8c6680_0 .net "o_gt", 0 0, L_0x55556ba885b0;  1 drivers
v0x55556b8baf80_0 .net "o_lt", 0 0, L_0x55556ba88440;  alias, 1 drivers
L_0x55556ba86d60 .part L_0x55556ba88620, 2, 2;
L_0x55556ba86e00 .part L_0x55556ba886c0, 2, 2;
L_0x55556ba87fd0 .part L_0x55556ba88620, 0, 2;
L_0x55556ba88070 .part L_0x55556ba886c0, 0, 2;
S_0x55556b51e7f0 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b518780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba868a0 .functor AND 1, L_0x55556ba85ca0, L_0x55556ba86260, C4<1>, C4<1>;
L_0x55556ba86a80 .functor AND 1, L_0x55556ba85ca0, L_0x55556ba86430, C4<1>, C4<1>;
L_0x55556ba86b80 .functor OR 1, L_0x55556ba86a80, L_0x55556ba85e20, C4<0>, C4<0>;
L_0x55556ba86c80 .functor OR 1, L_0x55556ba868a0, L_0x55556ba86b80, C4<0>, C4<0>;
L_0x55556ba86cf0 .functor NOT 1, L_0x55556ba86c80, C4<0>, C4<0>, C4<0>;
v0x55556b704460_0 .net "Ehigh", 0 0, L_0x55556ba85ca0;  1 drivers
v0x55556b7026d0_0 .net "Elow", 0 0, L_0x55556ba86260;  1 drivers
v0x55556b7027a0_0 .net "Lhigh", 0 0, L_0x55556ba85e20;  1 drivers
v0x55556b6fc510_0 .net "Llow", 0 0, L_0x55556ba86430;  1 drivers
v0x55556b6fc5e0_0 .net *"_ivl_10", 0 0, L_0x55556ba86a80;  1 drivers
v0x55556b6f6390_0 .net *"_ivl_14", 0 0, L_0x55556ba86c80;  1 drivers
v0x55556b6f6430_0 .net "i_src_a", 1 0, L_0x55556ba86d60;  1 drivers
v0x55556b6f4720_0 .net "i_src_b", 1 0, L_0x55556ba86e00;  1 drivers
v0x55556b6f2990_0 .net "o_eq", 0 0, L_0x55556ba868a0;  alias, 1 drivers
v0x55556b6f2a50_0 .net "o_gt", 0 0, L_0x55556ba86cf0;  1 drivers
v0x55556b6ec7d0_0 .net "o_lt", 0 0, L_0x55556ba86b80;  alias, 1 drivers
L_0x55556ba860b0 .part L_0x55556ba86d60, 1, 1;
L_0x55556ba86150 .part L_0x55556ba86e00, 1, 1;
L_0x55556ba866c0 .part L_0x55556ba86d60, 0, 1;
L_0x55556ba867b0 .part L_0x55556ba86e00, 0, 1;
S_0x55556b5213b0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b51e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba85c30 .functor XOR 1, L_0x55556ba860b0, L_0x55556ba86150, C4<0>, C4<0>;
L_0x55556ba85ca0 .functor NOT 1, L_0x55556ba85c30, C4<0>, C4<0>, C4<0>;
L_0x55556ba85d60 .functor NOT 1, L_0x55556ba860b0, C4<0>, C4<0>, C4<0>;
L_0x55556ba85e20 .functor AND 1, L_0x55556ba85d60, L_0x55556ba86150, C4<1>, C4<1>;
L_0x55556ba85f80 .functor OR 1, L_0x55556ba85ca0, L_0x55556ba85e20, C4<0>, C4<0>;
L_0x55556ba85ff0 .functor NOT 1, L_0x55556ba85f80, C4<0>, C4<0>, C4<0>;
v0x55556b733bf0_0 .net *"_ivl_0", 0 0, L_0x55556ba85c30;  1 drivers
v0x55556b731ed0_0 .net *"_ivl_4", 0 0, L_0x55556ba85d60;  1 drivers
v0x55556b730140_0 .net *"_ivl_8", 0 0, L_0x55556ba85f80;  1 drivers
v0x55556b729f80_0 .net "i_src_a", 0 0, L_0x55556ba860b0;  1 drivers
v0x55556b72a040_0 .net "i_src_b", 0 0, L_0x55556ba86150;  1 drivers
v0x55556b723e70_0 .net "o_eq", 0 0, L_0x55556ba85ca0;  alias, 1 drivers
v0x55556b723f10_0 .net "o_gt", 0 0, L_0x55556ba85ff0;  1 drivers
v0x55556b7220e0_0 .net "o_lt", 0 0, L_0x55556ba85e20;  alias, 1 drivers
S_0x55556b507b70 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b51e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba861f0 .functor XOR 1, L_0x55556ba866c0, L_0x55556ba867b0, C4<0>, C4<0>;
L_0x55556ba86260 .functor NOT 1, L_0x55556ba861f0, C4<0>, C4<0>, C4<0>;
L_0x55556ba86370 .functor NOT 1, L_0x55556ba866c0, C4<0>, C4<0>, C4<0>;
L_0x55556ba86430 .functor AND 1, L_0x55556ba86370, L_0x55556ba867b0, C4<1>, C4<1>;
L_0x55556ba86590 .functor OR 1, L_0x55556ba86260, L_0x55556ba86430, C4<0>, C4<0>;
L_0x55556ba86600 .functor NOT 1, L_0x55556ba86590, C4<0>, C4<0>, C4<0>;
v0x55556b71bfd0_0 .net *"_ivl_0", 0 0, L_0x55556ba861f0;  1 drivers
v0x55556b715da0_0 .net *"_ivl_4", 0 0, L_0x55556ba86370;  1 drivers
v0x55556b714130_0 .net *"_ivl_8", 0 0, L_0x55556ba86590;  1 drivers
v0x55556b7124c0_0 .net "i_src_a", 0 0, L_0x55556ba866c0;  1 drivers
v0x55556b712580_0 .net "i_src_b", 0 0, L_0x55556ba867b0;  1 drivers
v0x55556b710730_0 .net "o_eq", 0 0, L_0x55556ba86260;  alias, 1 drivers
v0x55556b7107d0_0 .net "o_gt", 0 0, L_0x55556ba86600;  1 drivers
v0x55556b70a570_0 .net "o_lt", 0 0, L_0x55556ba86430;  alias, 1 drivers
S_0x55556b4eb160 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b518780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba87b10 .functor AND 1, L_0x55556ba86f10, L_0x55556ba874d0, C4<1>, C4<1>;
L_0x55556ba87cf0 .functor AND 1, L_0x55556ba86f10, L_0x55556ba876a0, C4<1>, C4<1>;
L_0x55556ba87df0 .functor OR 1, L_0x55556ba87cf0, L_0x55556ba87090, C4<0>, C4<0>;
L_0x55556ba87ef0 .functor OR 1, L_0x55556ba87b10, L_0x55556ba87df0, C4<0>, C4<0>;
L_0x55556ba87f60 .functor NOT 1, L_0x55556ba87ef0, C4<0>, C4<0>, C4<0>;
v0x55556b9097b0_0 .net "Ehigh", 0 0, L_0x55556ba86f10;  1 drivers
v0x55556b909870_0 .net "Elow", 0 0, L_0x55556ba874d0;  1 drivers
v0x55556b944e30_0 .net "Lhigh", 0 0, L_0x55556ba87090;  1 drivers
v0x55556b9397f0_0 .net "Llow", 0 0, L_0x55556ba876a0;  1 drivers
v0x55556b9398c0_0 .net *"_ivl_10", 0 0, L_0x55556ba87cf0;  1 drivers
v0x55556b92e1b0_0 .net *"_ivl_14", 0 0, L_0x55556ba87ef0;  1 drivers
v0x55556b92e250_0 .net "i_src_a", 1 0, L_0x55556ba87fd0;  1 drivers
v0x55556b922b70_0 .net "i_src_b", 1 0, L_0x55556ba88070;  1 drivers
v0x55556b917530_0 .net "o_eq", 0 0, L_0x55556ba87b10;  alias, 1 drivers
v0x55556b9175f0_0 .net "o_gt", 0 0, L_0x55556ba87f60;  1 drivers
v0x55556b90bef0_0 .net "o_lt", 0 0, L_0x55556ba87df0;  alias, 1 drivers
L_0x55556ba87320 .part L_0x55556ba87fd0, 1, 1;
L_0x55556ba873c0 .part L_0x55556ba88070, 1, 1;
L_0x55556ba87930 .part L_0x55556ba87fd0, 0, 1;
L_0x55556ba87a20 .part L_0x55556ba88070, 0, 1;
S_0x55556b4f0ef0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b4eb160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba86ea0 .functor XOR 1, L_0x55556ba87320, L_0x55556ba873c0, C4<0>, C4<0>;
L_0x55556ba86f10 .functor NOT 1, L_0x55556ba86ea0, C4<0>, C4<0>, C4<0>;
L_0x55556ba86fd0 .functor NOT 1, L_0x55556ba87320, C4<0>, C4<0>, C4<0>;
L_0x55556ba87090 .functor AND 1, L_0x55556ba86fd0, L_0x55556ba873c0, C4<1>, C4<1>;
L_0x55556ba871f0 .functor OR 1, L_0x55556ba86f10, L_0x55556ba87090, C4<0>, C4<0>;
L_0x55556ba87260 .functor NOT 1, L_0x55556ba871f0, C4<0>, C4<0>, C4<0>;
v0x55556b6e49e0_0 .net *"_ivl_0", 0 0, L_0x55556ba86ea0;  1 drivers
v0x55556b6de770_0 .net *"_ivl_4", 0 0, L_0x55556ba86fd0;  1 drivers
v0x55556b6de830_0 .net *"_ivl_8", 0 0, L_0x55556ba871f0;  1 drivers
v0x55556b959530_0 .net "i_src_a", 0 0, L_0x55556ba87320;  1 drivers
v0x55556b9595d0_0 .net "i_src_b", 0 0, L_0x55556ba873c0;  1 drivers
v0x55556b852950_0 .net "o_eq", 0 0, L_0x55556ba86f10;  alias, 1 drivers
v0x55556b852a10_0 .net "o_gt", 0 0, L_0x55556ba87260;  1 drivers
v0x55556b88dfd0_0 .net "o_lt", 0 0, L_0x55556ba87090;  alias, 1 drivers
S_0x55556b4f3ab0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b4eb160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba87460 .functor XOR 1, L_0x55556ba87930, L_0x55556ba87a20, C4<0>, C4<0>;
L_0x55556ba874d0 .functor NOT 1, L_0x55556ba87460, C4<0>, C4<0>, C4<0>;
L_0x55556ba875e0 .functor NOT 1, L_0x55556ba87930, C4<0>, C4<0>, C4<0>;
L_0x55556ba876a0 .functor AND 1, L_0x55556ba875e0, L_0x55556ba87a20, C4<1>, C4<1>;
L_0x55556ba87800 .functor OR 1, L_0x55556ba874d0, L_0x55556ba876a0, C4<0>, C4<0>;
L_0x55556ba87870 .functor NOT 1, L_0x55556ba87800, C4<0>, C4<0>, C4<0>;
v0x55556b882a40_0 .net *"_ivl_0", 0 0, L_0x55556ba87460;  1 drivers
v0x55556b877350_0 .net *"_ivl_4", 0 0, L_0x55556ba875e0;  1 drivers
v0x55556b86bd10_0 .net *"_ivl_8", 0 0, L_0x55556ba87800;  1 drivers
v0x55556b8606d0_0 .net "i_src_a", 0 0, L_0x55556ba87930;  1 drivers
v0x55556b860790_0 .net "i_src_b", 0 0, L_0x55556ba87a20;  1 drivers
v0x55556b855090_0 .net "o_eq", 0 0, L_0x55556ba874d0;  alias, 1 drivers
v0x55556b855130_0 .net "o_gt", 0 0, L_0x55556ba87870;  1 drivers
v0x55556b849e30_0 .net "o_lt", 0 0, L_0x55556ba876a0;  alias, 1 drivers
S_0x55556b4f64c0 .scope module, "com8bit_low" "comparator_8bit" 26 164, 26 128 0, S_0x55556b534e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8e4e0 .functor AND 1, L_0x55556ba8b320, L_0x55556ba8de90, C4<1>, C4<1>;
L_0x55556ba8e6c0 .functor AND 1, L_0x55556ba8b320, L_0x55556ba8e170, C4<1>, C4<1>;
L_0x55556ba8e7c0 .functor OR 1, L_0x55556ba8e6c0, L_0x55556ba8b600, C4<0>, C4<0>;
L_0x55556ba8e8c0 .functor OR 1, L_0x55556ba8e4e0, L_0x55556ba8e7c0, C4<0>, C4<0>;
L_0x55556ba8e930 .functor NOT 1, L_0x55556ba8e8c0, C4<0>, C4<0>, C4<0>;
v0x55556b5b8960_0 .net "Ehigh", 0 0, L_0x55556ba8b320;  1 drivers
v0x55556b5b8a00_0 .net "Elow", 0 0, L_0x55556ba8de90;  1 drivers
v0x55556b5b5f50_0 .net "Lhigh", 0 0, L_0x55556ba8b600;  1 drivers
v0x55556b5b3390_0 .net "Llow", 0 0, L_0x55556ba8e170;  1 drivers
v0x55556b5b3460_0 .net *"_ivl_10", 0 0, L_0x55556ba8e6c0;  1 drivers
v0x55556b5ad320_0 .net *"_ivl_14", 0 0, L_0x55556ba8e8c0;  1 drivers
v0x55556b5ad3c0_0 .net "i_src_a", 7 0, L_0x55556ba8e9a0;  1 drivers
v0x55556b5aa910_0 .net "i_src_b", 7 0, L_0x55556ba8ea40;  1 drivers
v0x55556b5aa9f0_0 .net "o_eq", 0 0, L_0x55556ba8e4e0;  alias, 1 drivers
v0x55556b5a7d50_0 .net "o_gt", 0 0, L_0x55556ba8e930;  1 drivers
v0x55556b5a7e10_0 .net "o_lt", 0 0, L_0x55556ba8e7c0;  alias, 1 drivers
L_0x55556ba8b7e0 .part L_0x55556ba8e9a0, 4, 4;
L_0x55556ba8b880 .part L_0x55556ba8ea40, 4, 4;
L_0x55556ba8e350 .part L_0x55556ba8e9a0, 0, 4;
L_0x55556ba8e3f0 .part L_0x55556ba8ea40, 0, 4;
S_0x55556b4fc530 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b4f64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8b320 .functor AND 1, L_0x55556ba89a20, L_0x55556ba8acd0, C4<1>, C4<1>;
L_0x55556ba8b500 .functor AND 1, L_0x55556ba89a20, L_0x55556ba8afb0, C4<1>, C4<1>;
L_0x55556ba8b600 .functor OR 1, L_0x55556ba8b500, L_0x55556ba89d00, C4<0>, C4<0>;
L_0x55556ba8b700 .functor OR 1, L_0x55556ba8b320, L_0x55556ba8b600, C4<0>, C4<0>;
L_0x55556ba8b770 .functor NOT 1, L_0x55556ba8b700, C4<0>, C4<0>, C4<0>;
v0x55556b3ab6a0_0 .net "Ehigh", 0 0, L_0x55556ba89a20;  1 drivers
v0x55556b3ab760_0 .net "Elow", 0 0, L_0x55556ba8acd0;  1 drivers
v0x55556b3a9910_0 .net "Lhigh", 0 0, L_0x55556ba89d00;  1 drivers
v0x55556b3a3750_0 .net "Llow", 0 0, L_0x55556ba8afb0;  1 drivers
v0x55556b3a3820_0 .net *"_ivl_10", 0 0, L_0x55556ba8b500;  1 drivers
v0x55556b39d640_0 .net *"_ivl_14", 0 0, L_0x55556ba8b700;  1 drivers
v0x55556b39d6e0_0 .net "i_src_a", 3 0, L_0x55556ba8b7e0;  1 drivers
v0x55556b39b8b0_0 .net "i_src_b", 3 0, L_0x55556ba8b880;  1 drivers
v0x55556b3956f0_0 .net "o_eq", 0 0, L_0x55556ba8b320;  alias, 1 drivers
v0x55556b3957b0_0 .net "o_gt", 0 0, L_0x55556ba8b770;  1 drivers
v0x55556b38f570_0 .net "o_lt", 0 0, L_0x55556ba8b600;  alias, 1 drivers
L_0x55556ba89ee0 .part L_0x55556ba8b7e0, 2, 2;
L_0x55556ba89f80 .part L_0x55556ba8b880, 2, 2;
L_0x55556ba8b190 .part L_0x55556ba8b7e0, 0, 2;
L_0x55556ba8b230 .part L_0x55556ba8b880, 0, 2;
S_0x55556b4ff0f0 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b4fc530;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba89a20 .functor AND 1, L_0x55556ba88e20, L_0x55556ba893e0, C4<1>, C4<1>;
L_0x55556ba89c00 .functor AND 1, L_0x55556ba88e20, L_0x55556ba895b0, C4<1>, C4<1>;
L_0x55556ba89d00 .functor OR 1, L_0x55556ba89c00, L_0x55556ba88fa0, C4<0>, C4<0>;
L_0x55556ba89e00 .functor OR 1, L_0x55556ba89a20, L_0x55556ba89d00, C4<0>, C4<0>;
L_0x55556ba89e70 .functor NOT 1, L_0x55556ba89e00, C4<0>, C4<0>, C4<0>;
v0x55556b2edd00_0 .net "Ehigh", 0 0, L_0x55556ba88e20;  1 drivers
v0x55556b2eddc0_0 .net "Elow", 0 0, L_0x55556ba893e0;  1 drivers
v0x55556b41bdf0_0 .net "Lhigh", 0 0, L_0x55556ba88fa0;  1 drivers
v0x55556b457580_0 .net "Llow", 0 0, L_0x55556ba895b0;  1 drivers
v0x55556b457650_0 .net *"_ivl_10", 0 0, L_0x55556ba89c00;  1 drivers
v0x55556b44bf40_0 .net *"_ivl_14", 0 0, L_0x55556ba89e00;  1 drivers
v0x55556b44bfe0_0 .net "i_src_a", 1 0, L_0x55556ba89ee0;  1 drivers
v0x55556b440900_0 .net "i_src_b", 1 0, L_0x55556ba89f80;  1 drivers
v0x55556b4352c0_0 .net "o_eq", 0 0, L_0x55556ba89a20;  alias, 1 drivers
v0x55556b435380_0 .net "o_gt", 0 0, L_0x55556ba89e70;  1 drivers
v0x55556b429c80_0 .net "o_lt", 0 0, L_0x55556ba89d00;  alias, 1 drivers
L_0x55556ba89230 .part L_0x55556ba89ee0, 1, 1;
L_0x55556ba892d0 .part L_0x55556ba89f80, 1, 1;
L_0x55556ba89840 .part L_0x55556ba89ee0, 0, 1;
L_0x55556ba89930 .part L_0x55556ba89f80, 0, 1;
S_0x55556b501b00 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b4ff0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba88db0 .functor XOR 1, L_0x55556ba89230, L_0x55556ba892d0, C4<0>, C4<0>;
L_0x55556ba88e20 .functor NOT 1, L_0x55556ba88db0, C4<0>, C4<0>, C4<0>;
L_0x55556ba88ee0 .functor NOT 1, L_0x55556ba89230, C4<0>, C4<0>, C4<0>;
L_0x55556ba88fa0 .functor AND 1, L_0x55556ba88ee0, L_0x55556ba892d0, C4<1>, C4<1>;
L_0x55556ba89100 .functor OR 1, L_0x55556ba88e20, L_0x55556ba88fa0, C4<0>, C4<0>;
L_0x55556ba89170 .functor NOT 1, L_0x55556ba89100, C4<0>, C4<0>, C4<0>;
v0x55556b6bc910_0 .net *"_ivl_0", 0 0, L_0x55556ba88db0;  1 drivers
v0x55556b353a40_0 .net *"_ivl_4", 0 0, L_0x55556ba88ee0;  1 drivers
v0x55556b3579a0_0 .net *"_ivl_8", 0 0, L_0x55556ba89100;  1 drivers
v0x55556b353f10_0 .net "i_src_a", 0 0, L_0x55556ba89230;  1 drivers
v0x55556b353fd0_0 .net "i_src_b", 0 0, L_0x55556ba892d0;  1 drivers
v0x55556b34d220_0 .net "o_eq", 0 0, L_0x55556ba88e20;  alias, 1 drivers
v0x55556b34d2c0_0 .net "o_gt", 0 0, L_0x55556ba89170;  1 drivers
v0x55556b2f6770_0 .net "o_lt", 0 0, L_0x55556ba88fa0;  alias, 1 drivers
S_0x55556b4e8750 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b4ff0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba89370 .functor XOR 1, L_0x55556ba89840, L_0x55556ba89930, C4<0>, C4<0>;
L_0x55556ba893e0 .functor NOT 1, L_0x55556ba89370, C4<0>, C4<0>, C4<0>;
L_0x55556ba894f0 .functor NOT 1, L_0x55556ba89840, C4<0>, C4<0>, C4<0>;
L_0x55556ba895b0 .functor AND 1, L_0x55556ba894f0, L_0x55556ba89930, C4<1>, C4<1>;
L_0x55556ba89710 .functor OR 1, L_0x55556ba893e0, L_0x55556ba895b0, C4<0>, C4<0>;
L_0x55556ba89780 .functor NOT 1, L_0x55556ba89710, C4<0>, C4<0>, C4<0>;
v0x55556b331fb0_0 .net *"_ivl_0", 0 0, L_0x55556ba89370;  1 drivers
v0x55556b3268c0_0 .net *"_ivl_4", 0 0, L_0x55556ba894f0;  1 drivers
v0x55556b31b280_0 .net *"_ivl_8", 0 0, L_0x55556ba89710;  1 drivers
v0x55556b30fc40_0 .net "i_src_a", 0 0, L_0x55556ba89840;  1 drivers
v0x55556b30fd00_0 .net "i_src_b", 0 0, L_0x55556ba89930;  1 drivers
v0x55556b304600_0 .net "o_eq", 0 0, L_0x55556ba893e0;  alias, 1 drivers
v0x55556b3046a0_0 .net "o_gt", 0 0, L_0x55556ba89780;  1 drivers
v0x55556b2f8fc0_0 .net "o_lt", 0 0, L_0x55556ba895b0;  alias, 1 drivers
S_0x55556b5e0c90 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b4fc530;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8acd0 .functor AND 1, L_0x55556ba8a090, L_0x55556ba8a690, C4<1>, C4<1>;
L_0x55556ba8aeb0 .functor AND 1, L_0x55556ba8a090, L_0x55556ba8a860, C4<1>, C4<1>;
L_0x55556ba8afb0 .functor OR 1, L_0x55556ba8aeb0, L_0x55556ba8a210, C4<0>, C4<0>;
L_0x55556ba8b0b0 .functor OR 1, L_0x55556ba8acd0, L_0x55556ba8afb0, C4<0>, C4<0>;
L_0x55556ba8b120 .functor NOT 1, L_0x55556ba8b0b0, C4<0>, C4<0>, C4<0>;
v0x55556b3c9320_0 .net "Ehigh", 0 0, L_0x55556ba8a090;  1 drivers
v0x55556b3c93e0_0 .net "Elow", 0 0, L_0x55556ba8a690;  1 drivers
v0x55556b3c3160_0 .net "Lhigh", 0 0, L_0x55556ba8a210;  1 drivers
v0x55556b3bd050_0 .net "Llow", 0 0, L_0x55556ba8a860;  1 drivers
v0x55556b3bd120_0 .net *"_ivl_10", 0 0, L_0x55556ba8aeb0;  1 drivers
v0x55556b3bb2c0_0 .net *"_ivl_14", 0 0, L_0x55556ba8b0b0;  1 drivers
v0x55556b3bb360_0 .net "i_src_a", 1 0, L_0x55556ba8b190;  1 drivers
v0x55556b3b5100_0 .net "i_src_b", 1 0, L_0x55556ba8b230;  1 drivers
v0x55556b3aef80_0 .net "o_eq", 0 0, L_0x55556ba8acd0;  alias, 1 drivers
v0x55556b3af040_0 .net "o_gt", 0 0, L_0x55556ba8b120;  1 drivers
v0x55556b3ad310_0 .net "o_lt", 0 0, L_0x55556ba8afb0;  alias, 1 drivers
L_0x55556ba8a4e0 .part L_0x55556ba8b190, 1, 1;
L_0x55556ba8a580 .part L_0x55556ba8b230, 1, 1;
L_0x55556ba8aaf0 .part L_0x55556ba8b190, 0, 1;
L_0x55556ba8abe0 .part L_0x55556ba8b230, 0, 1;
S_0x55556b5e3850 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b5e0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8a020 .functor XOR 1, L_0x55556ba8a4e0, L_0x55556ba8a580, C4<0>, C4<0>;
L_0x55556ba8a090 .functor NOT 1, L_0x55556ba8a020, C4<0>, C4<0>, C4<0>;
L_0x55556ba8a150 .functor NOT 1, L_0x55556ba8a4e0, C4<0>, C4<0>, C4<0>;
L_0x55556ba8a210 .functor AND 1, L_0x55556ba8a150, L_0x55556ba8a580, C4<1>, C4<1>;
L_0x55556ba8a370 .functor OR 1, L_0x55556ba8a090, L_0x55556ba8a210, C4<0>, C4<0>;
L_0x55556ba8a3e0 .functor NOT 1, L_0x55556ba8a370, C4<0>, C4<0>, C4<0>;
v0x55556b413280_0 .net *"_ivl_0", 0 0, L_0x55556ba8a020;  1 drivers
v0x55556b3724c0_0 .net *"_ivl_4", 0 0, L_0x55556ba8a150;  1 drivers
v0x55556b3ec730_0 .net *"_ivl_8", 0 0, L_0x55556ba8a370;  1 drivers
v0x55556b3eaac0_0 .net "i_src_a", 0 0, L_0x55556ba8a4e0;  1 drivers
v0x55556b3eab80_0 .net "i_src_b", 0 0, L_0x55556ba8a580;  1 drivers
v0x55556b3e8e50_0 .net "o_eq", 0 0, L_0x55556ba8a090;  alias, 1 drivers
v0x55556b3e8ef0_0 .net "o_gt", 0 0, L_0x55556ba8a3e0;  1 drivers
v0x55556b3e70c0_0 .net "o_lt", 0 0, L_0x55556ba8a210;  alias, 1 drivers
S_0x55556b5e6260 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b5e0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8a620 .functor XOR 1, L_0x55556ba8aaf0, L_0x55556ba8abe0, C4<0>, C4<0>;
L_0x55556ba8a690 .functor NOT 1, L_0x55556ba8a620, C4<0>, C4<0>, C4<0>;
L_0x55556ba8a7a0 .functor NOT 1, L_0x55556ba8aaf0, C4<0>, C4<0>, C4<0>;
L_0x55556ba8a860 .functor AND 1, L_0x55556ba8a7a0, L_0x55556ba8abe0, C4<1>, C4<1>;
L_0x55556ba8a9c0 .functor OR 1, L_0x55556ba8a690, L_0x55556ba8a860, C4<0>, C4<0>;
L_0x55556ba8aa30 .functor NOT 1, L_0x55556ba8a9c0, C4<0>, C4<0>, C4<0>;
v0x55556b3e0fb0_0 .net *"_ivl_0", 0 0, L_0x55556ba8a620;  1 drivers
v0x55556b3dadf0_0 .net *"_ivl_4", 0 0, L_0x55556ba8a7a0;  1 drivers
v0x55556b3d9060_0 .net *"_ivl_8", 0 0, L_0x55556ba8a9c0;  1 drivers
v0x55556b3d2ea0_0 .net "i_src_a", 0 0, L_0x55556ba8aaf0;  1 drivers
v0x55556b3d2f60_0 .net "i_src_b", 0 0, L_0x55556ba8abe0;  1 drivers
v0x55556b3ccd20_0 .net "o_eq", 0 0, L_0x55556ba8a690;  alias, 1 drivers
v0x55556b3ccdc0_0 .net "o_gt", 0 0, L_0x55556ba8aa30;  1 drivers
v0x55556b3cb0b0_0 .net "o_lt", 0 0, L_0x55556ba8a860;  alias, 1 drivers
S_0x55556b5ebcd0 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b4f64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8de90 .functor AND 1, L_0x55556ba8c590, L_0x55556ba8d840, C4<1>, C4<1>;
L_0x55556ba8e070 .functor AND 1, L_0x55556ba8c590, L_0x55556ba8db20, C4<1>, C4<1>;
L_0x55556ba8e170 .functor OR 1, L_0x55556ba8e070, L_0x55556ba8c870, C4<0>, C4<0>;
L_0x55556ba8e270 .functor OR 1, L_0x55556ba8de90, L_0x55556ba8e170, C4<0>, C4<0>;
L_0x55556ba8e2e0 .functor NOT 1, L_0x55556ba8e270, C4<0>, C4<0>, C4<0>;
v0x55556b2dfe40_0 .net "Ehigh", 0 0, L_0x55556ba8c590;  1 drivers
v0x55556b2dff00_0 .net "Elow", 0 0, L_0x55556ba8d840;  1 drivers
v0x55556b7d23d0_0 .net "Lhigh", 0 0, L_0x55556ba8c870;  1 drivers
v0x55556b847980_0 .net "Llow", 0 0, L_0x55556ba8db20;  1 drivers
v0x55556b847a50_0 .net *"_ivl_10", 0 0, L_0x55556ba8e070;  1 drivers
v0x55556b46b4f0_0 .net *"_ivl_14", 0 0, L_0x55556ba8e270;  1 drivers
v0x55556b46b590_0 .net "i_src_a", 3 0, L_0x55556ba8e350;  1 drivers
v0x55556b4e0b90_0 .net "i_src_b", 3 0, L_0x55556ba8e3f0;  1 drivers
v0x55556b4e0c50_0 .net "o_eq", 0 0, L_0x55556ba8de90;  alias, 1 drivers
v0x55556b5be9d0_0 .net "o_gt", 0 0, L_0x55556ba8e2e0;  1 drivers
v0x55556b5bea90_0 .net "o_lt", 0 0, L_0x55556ba8e170;  alias, 1 drivers
L_0x55556ba8ca50 .part L_0x55556ba8e350, 2, 2;
L_0x55556ba8caf0 .part L_0x55556ba8e3f0, 2, 2;
L_0x55556ba8dd00 .part L_0x55556ba8e350, 0, 2;
L_0x55556ba8dda0 .part L_0x55556ba8e3f0, 0, 2;
S_0x55556b5ee890 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b5ebcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8c590 .functor AND 1, L_0x55556ba8b990, L_0x55556ba8bf50, C4<1>, C4<1>;
L_0x55556ba8c770 .functor AND 1, L_0x55556ba8b990, L_0x55556ba8c120, C4<1>, C4<1>;
L_0x55556ba8c870 .functor OR 1, L_0x55556ba8c770, L_0x55556ba8bb10, C4<0>, C4<0>;
L_0x55556ba8c970 .functor OR 1, L_0x55556ba8c590, L_0x55556ba8c870, C4<0>, C4<0>;
L_0x55556ba8c9e0 .functor NOT 1, L_0x55556ba8c970, C4<0>, C4<0>, C4<0>;
v0x55556b4e3040_0 .net "Ehigh", 0 0, L_0x55556ba8b990;  1 drivers
v0x55556b5a29c0_0 .net "Elow", 0 0, L_0x55556ba8bf50;  1 drivers
v0x55556b5a2a90_0 .net "Lhigh", 0 0, L_0x55556ba8bb10;  1 drivers
v0x55556b5de040_0 .net "Llow", 0 0, L_0x55556ba8c120;  1 drivers
v0x55556b5de110_0 .net *"_ivl_10", 0 0, L_0x55556ba8c770;  1 drivers
v0x55556b5d2a00_0 .net *"_ivl_14", 0 0, L_0x55556ba8c970;  1 drivers
v0x55556b5d2aa0_0 .net "i_src_a", 1 0, L_0x55556ba8ca50;  1 drivers
v0x55556b5c73c0_0 .net "i_src_b", 1 0, L_0x55556ba8caf0;  1 drivers
v0x55556b5bbd80_0 .net "o_eq", 0 0, L_0x55556ba8c590;  alias, 1 drivers
v0x55556b5bbe40_0 .net "o_gt", 0 0, L_0x55556ba8c9e0;  1 drivers
v0x55556b5b0740_0 .net "o_lt", 0 0, L_0x55556ba8c870;  alias, 1 drivers
L_0x55556ba8bda0 .part L_0x55556ba8ca50, 1, 1;
L_0x55556ba8be40 .part L_0x55556ba8caf0, 1, 1;
L_0x55556ba8c3b0 .part L_0x55556ba8ca50, 0, 1;
L_0x55556ba8c4a0 .part L_0x55556ba8caf0, 0, 1;
S_0x55556b5f12a0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b5ee890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8b920 .functor XOR 1, L_0x55556ba8bda0, L_0x55556ba8be40, C4<0>, C4<0>;
L_0x55556ba8b990 .functor NOT 1, L_0x55556ba8b920, C4<0>, C4<0>, C4<0>;
L_0x55556ba8ba50 .functor NOT 1, L_0x55556ba8bda0, C4<0>, C4<0>, C4<0>;
L_0x55556ba8bb10 .functor AND 1, L_0x55556ba8ba50, L_0x55556ba8be40, C4<1>, C4<1>;
L_0x55556ba8bc70 .functor OR 1, L_0x55556ba8b990, L_0x55556ba8bb10, C4<0>, C4<0>;
L_0x55556ba8bce0 .functor NOT 1, L_0x55556ba8bc70, C4<0>, C4<0>, C4<0>;
v0x55556b385a60_0 .net *"_ivl_0", 0 0, L_0x55556ba8b920;  1 drivers
v0x55556b37f8a0_0 .net *"_ivl_4", 0 0, L_0x55556ba8ba50;  1 drivers
v0x55556b37db10_0 .net *"_ivl_8", 0 0, L_0x55556ba8bc70;  1 drivers
v0x55556b377950_0 .net "i_src_a", 0 0, L_0x55556ba8bda0;  1 drivers
v0x55556b377a10_0 .net "i_src_b", 0 0, L_0x55556ba8be40;  1 drivers
v0x55556b5f2740_0 .net "o_eq", 0 0, L_0x55556ba8b990;  alias, 1 drivers
v0x55556b5f27e0_0 .net "o_gt", 0 0, L_0x55556ba8bce0;  1 drivers
v0x55556b4ebb60_0 .net "o_lt", 0 0, L_0x55556ba8bb10;  alias, 1 drivers
S_0x55556b4e5b90 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b5ee890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8bee0 .functor XOR 1, L_0x55556ba8c3b0, L_0x55556ba8c4a0, C4<0>, C4<0>;
L_0x55556ba8bf50 .functor NOT 1, L_0x55556ba8bee0, C4<0>, C4<0>, C4<0>;
L_0x55556ba8c060 .functor NOT 1, L_0x55556ba8c3b0, C4<0>, C4<0>, C4<0>;
L_0x55556ba8c120 .functor AND 1, L_0x55556ba8c060, L_0x55556ba8c4a0, C4<1>, C4<1>;
L_0x55556ba8c280 .functor OR 1, L_0x55556ba8bf50, L_0x55556ba8c120, C4<0>, C4<0>;
L_0x55556ba8c2f0 .functor NOT 1, L_0x55556ba8c280, C4<0>, C4<0>, C4<0>;
v0x55556b527290_0 .net *"_ivl_0", 0 0, L_0x55556ba8bee0;  1 drivers
v0x55556b51bba0_0 .net *"_ivl_4", 0 0, L_0x55556ba8c060;  1 drivers
v0x55556b510560_0 .net *"_ivl_8", 0 0, L_0x55556ba8c280;  1 drivers
v0x55556b504f20_0 .net "i_src_a", 0 0, L_0x55556ba8c3b0;  1 drivers
v0x55556b504fe0_0 .net "i_src_b", 0 0, L_0x55556ba8c4a0;  1 drivers
v0x55556b4f98e0_0 .net "o_eq", 0 0, L_0x55556ba8bf50;  alias, 1 drivers
v0x55556b4f9980_0 .net "o_gt", 0 0, L_0x55556ba8c2f0;  1 drivers
v0x55556b4ee2a0_0 .net "o_lt", 0 0, L_0x55556ba8c120;  alias, 1 drivers
S_0x55556b5dac20 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b5ebcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8d840 .functor AND 1, L_0x55556ba8cc00, L_0x55556ba8d200, C4<1>, C4<1>;
L_0x55556ba8da20 .functor AND 1, L_0x55556ba8cc00, L_0x55556ba8d3d0, C4<1>, C4<1>;
L_0x55556ba8db20 .functor OR 1, L_0x55556ba8da20, L_0x55556ba8cd80, C4<0>, C4<0>;
L_0x55556ba8dc20 .functor OR 1, L_0x55556ba8d840, L_0x55556ba8db20, C4<0>, C4<0>;
L_0x55556ba8dc90 .functor NOT 1, L_0x55556ba8dc20, C4<0>, C4<0>, C4<0>;
v0x55556b4c15e0_0 .net "Ehigh", 0 0, L_0x55556ba8cc00;  1 drivers
v0x55556b4c16a0_0 .net "Elow", 0 0, L_0x55556ba8d200;  1 drivers
v0x55556b4b5fa0_0 .net "Lhigh", 0 0, L_0x55556ba8cd80;  1 drivers
v0x55556b4aa960_0 .net "Llow", 0 0, L_0x55556ba8d3d0;  1 drivers
v0x55556b4aaa30_0 .net *"_ivl_10", 0 0, L_0x55556ba8da20;  1 drivers
v0x55556b49f320_0 .net *"_ivl_14", 0 0, L_0x55556ba8dc20;  1 drivers
v0x55556b49f3c0_0 .net "i_src_a", 1 0, L_0x55556ba8dd00;  1 drivers
v0x55556b493ce0_0 .net "i_src_b", 1 0, L_0x55556ba8dda0;  1 drivers
v0x55556b488980_0 .net "o_eq", 0 0, L_0x55556ba8d840;  alias, 1 drivers
v0x55556b488a40_0 .net "o_gt", 0 0, L_0x55556ba8dc90;  1 drivers
v0x55556b354c70_0 .net "o_lt", 0 0, L_0x55556ba8db20;  alias, 1 drivers
L_0x55556ba8d050 .part L_0x55556ba8dd00, 1, 1;
L_0x55556ba8d0f0 .part L_0x55556ba8dda0, 1, 1;
L_0x55556ba8d660 .part L_0x55556ba8dd00, 0, 1;
L_0x55556ba8d750 .part L_0x55556ba8dda0, 0, 1;
S_0x55556b5c1590 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b5dac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8cb90 .functor XOR 1, L_0x55556ba8d050, L_0x55556ba8d0f0, C4<0>, C4<0>;
L_0x55556ba8cc00 .functor NOT 1, L_0x55556ba8cb90, C4<0>, C4<0>, C4<0>;
L_0x55556ba8ccc0 .functor NOT 1, L_0x55556ba8d050, C4<0>, C4<0>, C4<0>;
L_0x55556ba8cd80 .functor AND 1, L_0x55556ba8ccc0, L_0x55556ba8d0f0, C4<1>, C4<1>;
L_0x55556ba8cee0 .functor OR 1, L_0x55556ba8cc00, L_0x55556ba8cd80, C4<0>, C4<0>;
L_0x55556ba8cf50 .functor NOT 1, L_0x55556ba8cee0, C4<0>, C4<0>, C4<0>;
v0x55556b599e50_0 .net *"_ivl_0", 0 0, L_0x55556ba8cb90;  1 drivers
v0x55556b546410_0 .net *"_ivl_4", 0 0, L_0x55556ba8ccc0;  1 drivers
v0x55556b5464d0_0 .net *"_ivl_8", 0 0, L_0x55556ba8cee0;  1 drivers
v0x55556b581a90_0 .net "i_src_a", 0 0, L_0x55556ba8d050;  1 drivers
v0x55556b581b30_0 .net "i_src_b", 0 0, L_0x55556ba8d0f0;  1 drivers
v0x55556b576450_0 .net "o_eq", 0 0, L_0x55556ba8cc00;  alias, 1 drivers
v0x55556b576510_0 .net "o_gt", 0 0, L_0x55556ba8cf50;  1 drivers
v0x55556b56ae10_0 .net "o_lt", 0 0, L_0x55556ba8cd80;  alias, 1 drivers
S_0x55556b5c3fa0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b5dac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556ba8d190 .functor XOR 1, L_0x55556ba8d660, L_0x55556ba8d750, C4<0>, C4<0>;
L_0x55556ba8d200 .functor NOT 1, L_0x55556ba8d190, C4<0>, C4<0>, C4<0>;
L_0x55556ba8d310 .functor NOT 1, L_0x55556ba8d660, C4<0>, C4<0>, C4<0>;
L_0x55556ba8d3d0 .functor AND 1, L_0x55556ba8d310, L_0x55556ba8d750, C4<1>, C4<1>;
L_0x55556ba8d530 .functor OR 1, L_0x55556ba8d200, L_0x55556ba8d3d0, C4<0>, C4<0>;
L_0x55556ba8d5a0 .functor NOT 1, L_0x55556ba8d530, C4<0>, C4<0>, C4<0>;
v0x55556b55f880_0 .net *"_ivl_0", 0 0, L_0x55556ba8d190;  1 drivers
v0x55556b554190_0 .net *"_ivl_4", 0 0, L_0x55556ba8d310;  1 drivers
v0x55556b548b50_0 .net *"_ivl_8", 0 0, L_0x55556ba8d530;  1 drivers
v0x55556b53d840_0 .net "i_src_a", 0 0, L_0x55556ba8d660;  1 drivers
v0x55556b53d900_0 .net "i_src_b", 0 0, L_0x55556ba8d750;  1 drivers
v0x55556b4915a0_0 .net "o_eq", 0 0, L_0x55556ba8d200;  alias, 1 drivers
v0x55556b491640_0 .net "o_gt", 0 0, L_0x55556ba8d5a0;  1 drivers
v0x55556b4ccc20_0 .net "o_lt", 0 0, L_0x55556ba8d3d0;  alias, 1 drivers
S_0x55556b5ca010 .scope module, "ctrl" "control_unit" 25 127, 27 28 0, S_0x55556b45a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /INPUT 1 "i_br_less";
    .port_info 2 /INPUT 1 "i_br_equal";
    .port_info 3 /OUTPUT 1 "o_br_un";
    .port_info 4 /OUTPUT 1 "o_rd_wren";
    .port_info 5 /OUTPUT 1 "o_mem_wren";
    .port_info 6 /OUTPUT 2 "o_wb_sel";
    .port_info 7 /OUTPUT 1 "o_pc_sel";
    .port_info 8 /OUTPUT 2 "o_opa_sel";
    .port_info 9 /OUTPUT 1 "o_insn_vld";
    .port_info 10 /OUTPUT 1 "o_opb_sel";
    .port_info 11 /OUTPUT 4 "o_alu_op";
L_0x55556ba91450 .functor OR 1, L_0x55556ba91270, L_0x55556ba91360, C4<0>, C4<0>;
L_0x55556ba916a0 .functor OR 1, L_0x55556ba91450, L_0x55556ba91560, C4<0>, C4<0>;
L_0x55556ba91ab0 .functor OR 1, L_0x55556ba916a0, L_0x55556ba917b0, C4<0>, C4<0>;
L_0x55556ba91d10 .functor OR 1, L_0x55556ba91ab0, L_0x55556ba91bc0, C4<0>, C4<0>;
L_0x55556ba91ec0 .functor OR 1, L_0x55556ba91d10, L_0x55556ba91dd0, C4<0>, C4<0>;
L_0x55556ba92130 .functor OR 1, L_0x55556ba91ec0, L_0x55556ba91fd0, C4<0>, C4<0>;
L_0x55556ba92330 .functor OR 1, L_0x55556ba92130, L_0x55556ba92240, C4<0>, C4<0>;
L_0x55556ba920c0 .functor OR 1, L_0x55556ba92330, L_0x55556ba92440, C4<0>, C4<0>;
L_0x55556ba92790 .functor NOT 1, L_0x55556ba91180, C4<0>, C4<0>, C4<0>;
L_0x55556ba92850 .functor AND 1, L_0x55556ba926a0, L_0x55556ba92790, C4<1>, C4<1>;
L_0x55556ba92960 .functor AND 1, L_0x55556ba92850, L_0x55556ba920c0, C4<1>, C4<1>;
L_0x7fce156f6918 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556b4b0170_0 .net/2u *"_ivl_12", 6 0, L_0x7fce156f6918;  1 drivers
v0x55556b4b0250_0 .net *"_ivl_14", 0 0, L_0x55556ba91270;  1 drivers
L_0x7fce156f6960 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55556b4ad5b0_0 .net/2u *"_ivl_16", 6 0, L_0x7fce156f6960;  1 drivers
v0x55556b4ad680_0 .net *"_ivl_18", 0 0, L_0x55556ba91360;  1 drivers
v0x55556b4a7540_0 .net *"_ivl_20", 0 0, L_0x55556ba91450;  1 drivers
L_0x7fce156f69a8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556b4a7620_0 .net/2u *"_ivl_22", 6 0, L_0x7fce156f69a8;  1 drivers
v0x55556b4a4b30_0 .net *"_ivl_24", 0 0, L_0x55556ba91560;  1 drivers
v0x55556b4a4bf0_0 .net *"_ivl_26", 0 0, L_0x55556ba916a0;  1 drivers
L_0x7fce156f69f0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556b4a1f70_0 .net/2u *"_ivl_28", 6 0, L_0x7fce156f69f0;  1 drivers
v0x55556b4a2030_0 .net *"_ivl_30", 0 0, L_0x55556ba917b0;  1 drivers
v0x55556b49bf00_0 .net *"_ivl_32", 0 0, L_0x55556ba91ab0;  1 drivers
L_0x7fce156f6a38 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b49bfe0_0 .net/2u *"_ivl_34", 6 0, L_0x7fce156f6a38;  1 drivers
v0x55556b4994f0_0 .net *"_ivl_36", 0 0, L_0x55556ba91bc0;  1 drivers
v0x55556b4995b0_0 .net *"_ivl_38", 0 0, L_0x55556ba91d10;  1 drivers
L_0x7fce156f6a80 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b496930_0 .net/2u *"_ivl_40", 6 0, L_0x7fce156f6a80;  1 drivers
v0x55556b4969f0_0 .net *"_ivl_42", 0 0, L_0x55556ba91dd0;  1 drivers
v0x55556b490ba0_0 .net *"_ivl_44", 0 0, L_0x55556ba91ec0;  1 drivers
L_0x7fce156f6ac8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b490c80_0 .net/2u *"_ivl_46", 6 0, L_0x7fce156f6ac8;  1 drivers
v0x55556b48e190_0 .net *"_ivl_48", 0 0, L_0x55556ba91fd0;  1 drivers
v0x55556b48e250_0 .net *"_ivl_50", 0 0, L_0x55556ba92130;  1 drivers
L_0x7fce156f6b10 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556b48b5d0_0 .net/2u *"_ivl_52", 6 0, L_0x7fce156f6b10;  1 drivers
v0x55556b48b690_0 .net *"_ivl_54", 0 0, L_0x55556ba92240;  1 drivers
v0x55556b996950_0 .net *"_ivl_56", 0 0, L_0x55556ba92330;  1 drivers
L_0x7fce156f6b58 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556b996a30_0 .net/2u *"_ivl_58", 6 0, L_0x7fce156f6b58;  1 drivers
v0x55556b996d30_0 .net *"_ivl_60", 0 0, L_0x55556ba92440;  1 drivers
L_0x7fce156f6ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b996dd0_0 .net/2u *"_ivl_64", 31 0, L_0x7fce156f6ba0;  1 drivers
v0x55556b999570_0 .net *"_ivl_66", 0 0, L_0x55556ba926a0;  1 drivers
v0x55556b999610_0 .net *"_ivl_68", 0 0, L_0x55556ba92790;  1 drivers
v0x55556b989110_0 .net *"_ivl_7", 0 0, L_0x55556ba910e0;  1 drivers
v0x55556b9891b0_0 .net *"_ivl_70", 0 0, L_0x55556ba92850;  1 drivers
L_0x7fce156f68d0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55556b988d30_0 .net *"_ivl_8", 0 0, L_0x7fce156f68d0;  1 drivers
v0x55556b988df0_0 .net "funct3", 2 0, L_0x55556ba8f2a0;  1 drivers
v0x55556b6af1a0_0 .net "funct7", 6 0, L_0x55556ba8f340;  1 drivers
v0x55556b6af240_0 .net "i_br_equal", 0 0, v0x55556b5730d0_0;  alias, 1 drivers
v0x55556b6ae6d0_0 .net "i_br_less", 0 0, v0x55556b570620_0;  alias, 1 drivers
v0x55556b6ae770_0 .net "i_instr", 31 0, v0x55556b65e9a0_0;  alias, 1 drivers
v0x55556b6ac8f0_0 .net "insn_has_x", 0 0, L_0x55556ba91180;  1 drivers
v0x55556b6ac990_0 .net "o_alu_op", 3 0, v0x55556b56da60_0;  alias, 1 drivers
v0x55556b6a18b0_0 .net "o_br_un", 0 0, v0x55556b4d2430_0;  alias, 1 drivers
v0x55556b6a1950_0 .net "o_insn_vld", 0 0, L_0x55556ba92960;  alias, 1 drivers
v0x55556b696270_0 .net "o_mem_wren", 0 0, L_0x55556ba903b0;  alias, 1 drivers
v0x55556b696310_0 .net "o_opa_sel", 1 0, L_0x55556ba90fd0;  alias, 1 drivers
v0x55556b68ac30_0 .net "o_opb_sel", 0 0, L_0x55556ba909c0;  alias, 1 drivers
v0x55556b68acd0_0 .net "o_pc_sel", 0 0, v0x55556b4b8cc0_0;  alias, 1 drivers
v0x55556b67f5f0_0 .net "o_rd_wren", 0 0, L_0x55556ba902a0;  alias, 1 drivers
v0x55556b67f690_0 .net "o_wb_sel", 1 0, L_0x55556ba90b00;  alias, 1 drivers
v0x55556b673fb0_0 .net "opcode", 6 0, L_0x55556ba8f200;  1 drivers
v0x55556b674050_0 .net "valid_opcode", 0 0, L_0x55556ba920c0;  1 drivers
L_0x55556ba8f200 .part v0x55556b65e9a0_0, 0, 7;
L_0x55556ba8f2a0 .part v0x55556b65e9a0_0, 12, 3;
L_0x55556ba8f340 .part v0x55556b65e9a0_0, 25, 7;
L_0x55556ba910e0 .reduce/xor v0x55556b65e9a0_0;
L_0x55556ba91180 .cmp/eeq 1, L_0x55556ba910e0, L_0x7fce156f68d0;
L_0x55556ba91270 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6918;
L_0x55556ba91360 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6960;
L_0x55556ba91560 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f69a8;
L_0x55556ba917b0 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f69f0;
L_0x55556ba91bc0 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6a38;
L_0x55556ba91dd0 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6a80;
L_0x55556ba91fd0 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6ac8;
L_0x55556ba92240 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6b10;
L_0x55556ba92440 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6b58;
L_0x55556ba926a0 .cmp/ne 32, v0x55556b65e9a0_0, L_0x7fce156f6ba0;
S_0x55556b5cf5e0 .scope module, "alu_dec" "ALUDecoder" 27 67, 27 240 0, S_0x55556b5ca010;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_op";
v0x55556b56da60_0 .var "alu_op", 3 0;
v0x55556b56db50_0 .net "funct3", 2 0, L_0x55556ba8f2a0;  alias, 1 drivers
v0x55556b5679f0_0 .net "funct7", 6 0, L_0x55556ba8f340;  alias, 1 drivers
v0x55556b567ac0_0 .net "opcode", 6 0, L_0x55556ba8f200;  alias, 1 drivers
E_0x55556b5591f0 .event anyedge, v0x55556b567ac0_0, v0x55556b56db50_0, v0x55556b5679f0_0;
S_0x55556b5d5650 .scope module, "main_dec" "MainDecoder" 27 52, 27 129 0, S_0x55556b5ca010;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "br_less";
    .port_info 3 /INPUT 1 "br_equal";
    .port_info 4 /OUTPUT 1 "br_un";
    .port_info 5 /OUTPUT 1 "rd_wren";
    .port_info 6 /OUTPUT 1 "mem_wren";
    .port_info 7 /OUTPUT 2 "wb_sel";
    .port_info 8 /OUTPUT 1 "pc_sel";
    .port_info 9 /OUTPUT 2 "opa_sel";
    .port_info 10 /OUTPUT 1 "opb_sel";
L_0x55556ba8fd50 .functor OR 1, L_0x55556ba8f3e0, L_0x55556ba8f510, C4<0>, C4<0>;
L_0x55556ba8fe60 .functor OR 1, L_0x55556ba8fd50, L_0x55556ba8f5b0, C4<0>, C4<0>;
L_0x55556ba8ff70 .functor OR 1, L_0x55556ba8fe60, L_0x55556ba8f940, C4<0>, C4<0>;
L_0x55556ba90080 .functor OR 1, L_0x55556ba8ff70, L_0x55556ba8fa30, C4<0>, C4<0>;
L_0x55556ba90190 .functor OR 1, L_0x55556ba90080, L_0x55556ba8fb20, C4<0>, C4<0>;
L_0x55556ba902a0 .functor OR 1, L_0x55556ba90190, L_0x55556ba8fc60, C4<0>, C4<0>;
L_0x55556ba903b0 .functor BUFZ 1, L_0x55556ba8f650, C4<0>, C4<0>, C4<0>;
L_0x55556ba90470 .functor OR 1, L_0x55556ba8f510, L_0x55556ba8f5b0, C4<0>, C4<0>;
L_0x55556ba90530 .functor OR 1, L_0x55556ba90470, L_0x55556ba8f650, C4<0>, C4<0>;
L_0x55556ba905f0 .functor OR 1, L_0x55556ba90530, L_0x55556ba8f740, C4<0>, C4<0>;
L_0x55556ba90760 .functor OR 1, L_0x55556ba905f0, L_0x55556ba8f940, C4<0>, C4<0>;
L_0x55556ba907d0 .functor OR 1, L_0x55556ba90760, L_0x55556ba8fa30, C4<0>, C4<0>;
L_0x55556ba90900 .functor OR 1, L_0x55556ba907d0, L_0x55556ba8fb20, C4<0>, C4<0>;
L_0x55556ba909c0 .functor OR 1, L_0x55556ba90900, L_0x55556ba8fc60, C4<0>, C4<0>;
L_0x55556ba90890 .functor BUFZ 1, L_0x55556ba8f5b0, C4<0>, C4<0>, C4<0>;
L_0x55556ba90ba0 .functor OR 1, L_0x55556ba8f940, L_0x55556ba8fa30, C4<0>, C4<0>;
L_0x55556ba90dc0 .functor OR 1, L_0x55556ba8f740, L_0x55556ba8f940, C4<0>, C4<0>;
L_0x55556ba90e30 .functor OR 1, L_0x55556ba90dc0, L_0x55556ba8fc60, C4<0>, C4<0>;
L_0x55556ba91070 .functor BUFZ 1, L_0x55556ba8fb20, C4<0>, C4<0>, C4<0>;
L_0x7fce156f6648 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556b564fe0_0 .net/2u *"_ivl_0", 6 0, L_0x7fce156f6648;  1 drivers
L_0x7fce156f6720 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556b562420_0 .net/2u *"_ivl_12", 6 0, L_0x7fce156f6720;  1 drivers
L_0x7fce156f6768 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b562500_0 .net/2u *"_ivl_16", 6 0, L_0x7fce156f6768;  1 drivers
L_0x7fce156f67b0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b55c3b0_0 .net/2u *"_ivl_20", 6 0, L_0x7fce156f67b0;  1 drivers
L_0x7fce156f67f8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b55c470_0 .net/2u *"_ivl_24", 6 0, L_0x7fce156f67f8;  1 drivers
L_0x7fce156f6840 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556b5599a0_0 .net/2u *"_ivl_28", 6 0, L_0x7fce156f6840;  1 drivers
L_0x7fce156f6888 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556b559a60_0 .net/2u *"_ivl_32", 6 0, L_0x7fce156f6888;  1 drivers
v0x55556b556de0_0 .net *"_ivl_36", 0 0, L_0x55556ba8fd50;  1 drivers
v0x55556b556ea0_0 .net *"_ivl_38", 0 0, L_0x55556ba8fe60;  1 drivers
L_0x7fce156f6690 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55556b550d70_0 .net/2u *"_ivl_4", 6 0, L_0x7fce156f6690;  1 drivers
v0x55556b550e30_0 .net *"_ivl_40", 0 0, L_0x55556ba8ff70;  1 drivers
v0x55556b54e360_0 .net *"_ivl_42", 0 0, L_0x55556ba90080;  1 drivers
v0x55556b54e420_0 .net *"_ivl_44", 0 0, L_0x55556ba90190;  1 drivers
v0x55556b54b7a0_0 .net *"_ivl_50", 0 0, L_0x55556ba90470;  1 drivers
v0x55556b54b860_0 .net *"_ivl_52", 0 0, L_0x55556ba90530;  1 drivers
v0x55556b545a10_0 .net *"_ivl_54", 0 0, L_0x55556ba905f0;  1 drivers
v0x55556b545ad0_0 .net *"_ivl_56", 0 0, L_0x55556ba90760;  1 drivers
v0x55556b540440_0 .net *"_ivl_58", 0 0, L_0x55556ba907d0;  1 drivers
v0x55556b540520_0 .net *"_ivl_60", 0 0, L_0x55556ba90900;  1 drivers
v0x55556b4dfe80_0 .net *"_ivl_67", 0 0, L_0x55556ba90890;  1 drivers
v0x55556b4dff40_0 .net *"_ivl_71", 0 0, L_0x55556ba90ba0;  1 drivers
v0x55556b4dd470_0 .net *"_ivl_75", 0 0, L_0x55556ba90dc0;  1 drivers
v0x55556b4dd530_0 .net *"_ivl_77", 0 0, L_0x55556ba90e30;  1 drivers
L_0x7fce156f66d8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556b4da8b0_0 .net/2u *"_ivl_8", 6 0, L_0x7fce156f66d8;  1 drivers
v0x55556b4da970_0 .net *"_ivl_83", 0 0, L_0x55556ba91070;  1 drivers
v0x55556b4d4e40_0 .net "br_equal", 0 0, v0x55556b5730d0_0;  alias, 1 drivers
v0x55556b4d4ee0_0 .net "br_less", 0 0, v0x55556b570620_0;  alias, 1 drivers
v0x55556b4d2430_0 .var "br_un", 0 0;
v0x55556b4d2500_0 .net "funct3", 2 0, L_0x55556ba8f2a0;  alias, 1 drivers
v0x55556b4cf870_0 .net "is_auipc", 0 0, L_0x55556ba8fc60;  1 drivers
v0x55556b4cf910_0 .net "is_branch", 0 0, L_0x55556ba8f740;  1 drivers
v0x55556b4c9800_0 .net "is_itype", 0 0, L_0x55556ba8f510;  1 drivers
v0x55556b4c98a0_0 .net "is_jal", 0 0, L_0x55556ba8f940;  1 drivers
v0x55556b4c6df0_0 .net "is_jalr", 0 0, L_0x55556ba8fa30;  1 drivers
v0x55556b4c6e90_0 .net "is_load", 0 0, L_0x55556ba8f5b0;  1 drivers
v0x55556b4c4230_0 .net "is_lui", 0 0, L_0x55556ba8fb20;  1 drivers
v0x55556b4c42f0_0 .net "is_rtype", 0 0, L_0x55556ba8f3e0;  1 drivers
v0x55556b4be1c0_0 .net "is_store", 0 0, L_0x55556ba8f650;  1 drivers
v0x55556b4be280_0 .net "mem_wren", 0 0, L_0x55556ba903b0;  alias, 1 drivers
v0x55556b4bb7b0_0 .net "opa_sel", 1 0, L_0x55556ba90fd0;  alias, 1 drivers
v0x55556b4bb850_0 .net "opb_sel", 0 0, L_0x55556ba909c0;  alias, 1 drivers
v0x55556b4b8bf0_0 .net "opcode", 6 0, L_0x55556ba8f200;  alias, 1 drivers
v0x55556b4b8cc0_0 .var "pc_sel", 0 0;
v0x55556b4b2b80_0 .net "rd_wren", 0 0, L_0x55556ba902a0;  alias, 1 drivers
v0x55556b4b2c50_0 .net "wb_sel", 1 0, L_0x55556ba90b00;  alias, 1 drivers
E_0x55556b936fd0/0 .event anyedge, v0x55556b4cf910_0, v0x55556b56db50_0, v0x55556b5730d0_0, v0x55556b570620_0;
E_0x55556b936fd0/1 .event anyedge, v0x55556b4c98a0_0, v0x55556b4c6df0_0;
E_0x55556b936fd0 .event/or E_0x55556b936fd0/0, E_0x55556b936fd0/1;
L_0x55556ba8f3e0 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6648;
L_0x55556ba8f510 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6690;
L_0x55556ba8f5b0 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f66d8;
L_0x55556ba8f650 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6720;
L_0x55556ba8f740 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6768;
L_0x55556ba8f940 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f67b0;
L_0x55556ba8fa30 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f67f8;
L_0x55556ba8fb20 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6840;
L_0x55556ba8fc60 .cmp/eq 7, L_0x55556ba8f200, L_0x7fce156f6888;
L_0x55556ba90b00 .concat8 [ 1 1 0 0], L_0x55556ba90890, L_0x55556ba90ba0;
L_0x55556ba90fd0 .concat8 [ 1 1 0 0], L_0x55556ba90e30, L_0x55556ba91070;
S_0x55556b5d8210 .scope module, "ig" "imm_gen" 25 148, 28 7 0, S_0x55556b45a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /OUTPUT 32 "o_imm_out";
v0x55556b685660_0 .net *"_ivl_11", 0 0, L_0x55556ba93990;  1 drivers
v0x55556b685740_0 .net *"_ivl_13", 5 0, L_0x55556ba93a30;  1 drivers
v0x55556b6773e0_0 .net *"_ivl_15", 3 0, L_0x55556ba93ad0;  1 drivers
L_0x7fce156f6be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b6774b0_0 .net/2u *"_ivl_16", 0 0, L_0x7fce156f6be8;  1 drivers
v0x55556b67cbe0_0 .net *"_ivl_21", 0 0, L_0x55556ba94110;  1 drivers
v0x55556b67a020_0 .net *"_ivl_23", 7 0, L_0x55556ba94210;  1 drivers
v0x55556b67a100_0 .net *"_ivl_25", 0 0, L_0x55556ba942b0;  1 drivers
v0x55556b66bda0_0 .net *"_ivl_27", 9 0, L_0x55556ba943c0;  1 drivers
L_0x7fce156f6c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b66be60_0 .net/2u *"_ivl_28", 0 0, L_0x7fce156f6c30;  1 drivers
v0x55556b6715a0_0 .net *"_ivl_3", 6 0, L_0x55556ba93350;  1 drivers
v0x55556b671680_0 .net *"_ivl_33", 19 0, L_0x55556ba946c0;  1 drivers
L_0x7fce156f6c78 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b66e9e0_0 .net/2u *"_ivl_34", 11 0, L_0x7fce156f6c78;  1 drivers
v0x55556b66eaa0_0 .net *"_ivl_5", 4 0, L_0x55556ba933f0;  1 drivers
v0x55556b660760_0 .net *"_ivl_9", 0 0, L_0x55556ba938f0;  1 drivers
v0x55556b660840_0 .net "i_instr", 31 0, v0x55556b65e9a0_0;  alias, 1 drivers
v0x55556b665f60_0 .net "imm_b", 31 0, L_0x55556ba93760;  1 drivers
v0x55556b666020_0 .net "imm_i", 31 0, L_0x55556ba92bf0;  1 drivers
v0x55556b6633a0_0 .net "imm_j", 31 0, L_0x55556ba93f80;  1 drivers
v0x55556b663470_0 .net "imm_s", 31 0, L_0x55556ba931c0;  1 drivers
v0x55556b655530_0 .var "o_imm_out", 31 0;
v0x55556b6555f0_0 .net "u_imm", 31 0, L_0x55556ba94760;  1 drivers
E_0x55556afb8250/0 .event anyedge, v0x55556b65e9a0_0, v0x55556b69ef90_0, v0x55556b6882f0_0, v0x55556b6a9fb0_0;
E_0x55556afb8250/1 .event anyedge, v0x55556b6555f0_0, v0x55556b693950_0;
E_0x55556afb8250 .event/or E_0x55556afb8250/0, E_0x55556afb8250/1;
L_0x55556ba92d80 .part v0x55556b65e9a0_0, 20, 12;
L_0x55556ba93350 .part v0x55556b65e9a0_0, 25, 7;
L_0x55556ba933f0 .part v0x55556b65e9a0_0, 7, 5;
L_0x55556ba93490 .concat [ 5 7 0 0], L_0x55556ba933f0, L_0x55556ba93350;
L_0x55556ba938f0 .part v0x55556b65e9a0_0, 31, 1;
L_0x55556ba93990 .part v0x55556b65e9a0_0, 7, 1;
L_0x55556ba93a30 .part v0x55556b65e9a0_0, 25, 6;
L_0x55556ba93ad0 .part v0x55556b65e9a0_0, 8, 4;
LS_0x55556ba93bc0_0_0 .concat [ 1 4 6 1], L_0x7fce156f6be8, L_0x55556ba93ad0, L_0x55556ba93a30, L_0x55556ba93990;
LS_0x55556ba93bc0_0_4 .concat [ 1 0 0 0], L_0x55556ba938f0;
L_0x55556ba93bc0 .concat [ 12 1 0 0], LS_0x55556ba93bc0_0_0, LS_0x55556ba93bc0_0_4;
L_0x55556ba94110 .part v0x55556b65e9a0_0, 31, 1;
L_0x55556ba94210 .part v0x55556b65e9a0_0, 12, 8;
L_0x55556ba942b0 .part v0x55556b65e9a0_0, 20, 1;
L_0x55556ba943c0 .part v0x55556b65e9a0_0, 21, 10;
LS_0x55556ba94460_0_0 .concat [ 1 10 1 8], L_0x7fce156f6c30, L_0x55556ba943c0, L_0x55556ba942b0, L_0x55556ba94210;
LS_0x55556ba94460_0_4 .concat [ 1 0 0 0], L_0x55556ba94110;
L_0x55556ba94460 .concat [ 20 1 0 0], LS_0x55556ba94460_0_0, LS_0x55556ba94460_0_4;
L_0x55556ba946c0 .part v0x55556b65e9a0_0, 12, 20;
L_0x55556ba94760 .concat [ 12 20 0 0], L_0x7fce156f6c78, L_0x55556ba946c0;
S_0x55556b668970 .scope module, "ext_b" "sign_extend" 28 27, 28 69 0, S_0x55556b5d8210;
 .timescale 0 0;
    .port_info 0 /INPUT 13 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b55ee30 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000001101>;
P_0x55556b55ee70 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b6a47e0_0 .net *"_ivl_1", 0 0, L_0x55556ba935d0;  1 drivers
v0x55556b6a48c0_0 .net *"_ivl_3", 18 0, L_0x55556ba93670;  1 drivers
v0x55556b6a9ee0_0 .net "in", 12 0, L_0x55556ba93bc0;  1 drivers
v0x55556b6a9fb0_0 .net "out", 31 0, L_0x55556ba93760;  alias, 1 drivers
L_0x55556ba935d0 .part L_0x55556ba93bc0, 12, 1;
L_0x55556ba93670 .repeat 19, 19, L_0x55556ba935d0;
L_0x55556ba93760 .concat [ 13 19 0 0], L_0x55556ba93bc0, L_0x55556ba93670;
S_0x55556b6a7320 .scope module, "ext_i" "sign_extend" 28 15, 28 69 0, S_0x55556b5d8210;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b56a470 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000001100>;
P_0x55556b56a4b0 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b6996a0_0 .net *"_ivl_1", 0 0, L_0x55556ba92a60;  1 drivers
v0x55556b6997a0_0 .net *"_ivl_3", 19 0, L_0x55556ba92b00;  1 drivers
v0x55556b69eea0_0 .net "in", 11 0, L_0x55556ba92d80;  1 drivers
v0x55556b69ef90_0 .net "out", 31 0, L_0x55556ba92bf0;  alias, 1 drivers
L_0x55556ba92a60 .part L_0x55556ba92d80, 11, 1;
L_0x55556ba92b00 .repeat 20, 20, L_0x55556ba92a60;
L_0x55556ba92bf0 .concat [ 12 20 0 0], L_0x55556ba92d80, L_0x55556ba92b00;
S_0x55556b69c2e0 .scope module, "ext_j" "sign_extend" 28 33, 28 69 0, S_0x55556b5d8210;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b2d51f0 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000010101>;
P_0x55556b2d5230 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b68e060_0 .net *"_ivl_1", 0 0, L_0x55556ba93df0;  1 drivers
v0x55556b68e120_0 .net *"_ivl_3", 10 0, L_0x55556ba93e90;  1 drivers
v0x55556b693860_0 .net "in", 20 0, L_0x55556ba94460;  1 drivers
v0x55556b693950_0 .net "out", 31 0, L_0x55556ba93f80;  alias, 1 drivers
L_0x55556ba93df0 .part L_0x55556ba94460, 20, 1;
L_0x55556ba93e90 .repeat 11, 11, L_0x55556ba93df0;
L_0x55556ba93f80 .concat [ 21 11 0 0], L_0x55556ba94460, L_0x55556ba93e90;
S_0x55556b690ca0 .scope module, "ext_s" "sign_extend" 28 21, 28 69 0, S_0x55556b5d8210;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b2d5630 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000001100>;
P_0x55556b2d5670 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b682a20_0 .net *"_ivl_1", 0 0, L_0x55556ba93030;  1 drivers
v0x55556b682b00_0 .net *"_ivl_3", 19 0, L_0x55556ba930d0;  1 drivers
v0x55556b688220_0 .net "in", 11 0, L_0x55556ba93490;  1 drivers
v0x55556b6882f0_0 .net "out", 31 0, L_0x55556ba931c0;  alias, 1 drivers
L_0x55556ba93030 .part L_0x55556ba93490, 11, 1;
L_0x55556ba930d0 .repeat 20, 20, L_0x55556ba93030;
L_0x55556ba931c0 .concat [ 12 20 0 0], L_0x55556ba93490, L_0x55556ba930d0;
S_0x55556b65aaf0 .scope module, "rf" "regfile" 25 84, 29 7 0, S_0x55556b45a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 5 "i_rs1_addr";
    .port_info 3 /INPUT 5 "i_rs2_addr";
    .port_info 4 /INPUT 5 "i_rd_addr";
    .port_info 5 /INPUT 1 "i_rd_wren";
    .port_info 6 /INPUT 32 "i_rd_data";
    .port_info 7 /OUTPUT 32 "o_rs1_data";
    .port_info 8 /OUTPUT 32 "o_rs2_data";
v0x55556b7dd7c0_0 .array/port v0x55556b7dd7c0, 0;
L_0x55556ba751d0 .functor BUFZ 32, v0x55556b7dd7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_1 .array/port v0x55556b7dd7c0, 1;
L_0x55556ba75240 .functor BUFZ 32, v0x55556b7dd7c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_2 .array/port v0x55556b7dd7c0, 2;
L_0x55556ba752b0 .functor BUFZ 32, v0x55556b7dd7c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_3 .array/port v0x55556b7dd7c0, 3;
L_0x55556ba75320 .functor BUFZ 32, v0x55556b7dd7c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_4 .array/port v0x55556b7dd7c0, 4;
L_0x55556ba75390 .functor BUFZ 32, v0x55556b7dd7c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_5 .array/port v0x55556b7dd7c0, 5;
L_0x55556ba75400 .functor BUFZ 32, v0x55556b7dd7c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_6 .array/port v0x55556b7dd7c0, 6;
L_0x55556ba75470 .functor BUFZ 32, v0x55556b7dd7c0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_7 .array/port v0x55556b7dd7c0, 7;
L_0x55556ba754e0 .functor BUFZ 32, v0x55556b7dd7c0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_8 .array/port v0x55556b7dd7c0, 8;
L_0x55556ba755a0 .functor BUFZ 32, v0x55556b7dd7c0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_9 .array/port v0x55556b7dd7c0, 9;
L_0x55556ba75610 .functor BUFZ 32, v0x55556b7dd7c0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_10 .array/port v0x55556b7dd7c0, 10;
L_0x55556ba75680 .functor BUFZ 32, v0x55556b7dd7c0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_11 .array/port v0x55556b7dd7c0, 11;
L_0x55556ba756f0 .functor BUFZ 32, v0x55556b7dd7c0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_12 .array/port v0x55556b7dd7c0, 12;
L_0x55556ba757d0 .functor BUFZ 32, v0x55556b7dd7c0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_13 .array/port v0x55556b7dd7c0, 13;
L_0x55556ba75840 .functor BUFZ 32, v0x55556b7dd7c0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_14 .array/port v0x55556b7dd7c0, 14;
L_0x55556ba75760 .functor BUFZ 32, v0x55556b7dd7c0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_15 .array/port v0x55556b7dd7c0, 15;
L_0x55556ba75930 .functor BUFZ 32, v0x55556b7dd7c0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_16 .array/port v0x55556b7dd7c0, 16;
L_0x55556ba75a30 .functor BUFZ 32, v0x55556b7dd7c0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_17 .array/port v0x55556b7dd7c0, 17;
L_0x55556ba75aa0 .functor BUFZ 32, v0x55556b7dd7c0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_18 .array/port v0x55556b7dd7c0, 18;
L_0x55556ba75c10 .functor BUFZ 32, v0x55556b7dd7c0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_19 .array/port v0x55556b7dd7c0, 19;
L_0x55556ba75cb0 .functor BUFZ 32, v0x55556b7dd7c0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_20 .array/port v0x55556b7dd7c0, 20;
L_0x55556ba75e30 .functor BUFZ 32, v0x55556b7dd7c0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_21 .array/port v0x55556b7dd7c0, 21;
L_0x55556ba75f00 .functor BUFZ 32, v0x55556b7dd7c0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_22 .array/port v0x55556b7dd7c0, 22;
L_0x55556ba76090 .functor BUFZ 32, v0x55556b7dd7c0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_23 .array/port v0x55556b7dd7c0, 23;
L_0x55556ba76160 .functor BUFZ 32, v0x55556b7dd7c0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_24 .array/port v0x55556b7dd7c0, 24;
L_0x55556ba76300 .functor BUFZ 32, v0x55556b7dd7c0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_25 .array/port v0x55556b7dd7c0, 25;
L_0x55556ba763d0 .functor BUFZ 32, v0x55556b7dd7c0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_26 .array/port v0x55556b7dd7c0, 26;
L_0x55556ba76580 .functor BUFZ 32, v0x55556b7dd7c0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_27 .array/port v0x55556b7dd7c0, 27;
L_0x55556ba76650 .functor BUFZ 32, v0x55556b7dd7c0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_28 .array/port v0x55556b7dd7c0, 28;
L_0x55556ba76810 .functor BUFZ 32, v0x55556b7dd7c0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_29 .array/port v0x55556b7dd7c0, 29;
L_0x55556ba768e0 .functor BUFZ 32, v0x55556b7dd7c0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_30 .array/port v0x55556b7dd7c0, 30;
L_0x55556ba76ab0 .functor BUFZ 32, v0x55556b7dd7c0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7dd7c0_31 .array/port v0x55556b7dd7c0, 31;
L_0x55556ba76b80 .functor BUFZ 32, v0x55556b7dd7c0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fce156f6498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556b658050_0 .net/2u *"_ivl_0", 4 0, L_0x7fce156f6498;  1 drivers
L_0x7fce156f6528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b658110_0 .net *"_ivl_11", 1 0, L_0x7fce156f6528;  1 drivers
L_0x7fce156f6570 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556b7db000_0 .net/2u *"_ivl_14", 4 0, L_0x7fce156f6570;  1 drivers
v0x55556b7db0f0_0 .net *"_ivl_16", 0 0, L_0x55556ba74ce0;  1 drivers
L_0x7fce156f65b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b7dac20_0 .net/2u *"_ivl_18", 31 0, L_0x7fce156f65b8;  1 drivers
v0x55556b7da840_0 .net *"_ivl_2", 0 0, L_0x55556ba74880;  1 drivers
v0x55556b7da900_0 .net *"_ivl_20", 31 0, L_0x55556ba74dd0;  1 drivers
v0x55556b7da460_0 .net *"_ivl_22", 6 0, L_0x55556ba74eb0;  1 drivers
L_0x7fce156f6600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b7da540_0 .net *"_ivl_25", 1 0, L_0x7fce156f6600;  1 drivers
L_0x7fce156f64e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b7da080_0 .net/2u *"_ivl_4", 31 0, L_0x7fce156f64e0;  1 drivers
v0x55556b7da140_0 .net *"_ivl_6", 31 0, L_0x55556ba74970;  1 drivers
v0x55556b7d9ca0_0 .net *"_ivl_8", 6 0, L_0x55556ba74a10;  1 drivers
v0x55556b7d9d80_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b7d98c0_0 .net "i_rd_addr", 4 0, v0x55556b6697a0_0;  alias, 1 drivers
v0x55556b7d9960_0 .net "i_rd_data", 31 0, L_0x55556bafe5e0;  alias, 1 drivers
v0x55556b7d94e0_0 .net "i_rd_wren", 0 0, v0x55556b669a00_0;  alias, 1 drivers
v0x55556b7d95d0_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b7d4110_0 .net "i_rs1_addr", 4 0, L_0x55556ba743a0;  alias, 1 drivers
v0x55556b7d41d0_0 .net "i_rs2_addr", 4 0, L_0x55556ba745a0;  alias, 1 drivers
v0x55556b7de400_0 .net "o_rs1_data", 31 0, L_0x55556ba74b00;  alias, 1 drivers
v0x55556b7de4e0_0 .net "o_rs2_data", 31 0, L_0x55556ba74fa0;  alias, 1 drivers
v0x55556b7dd7c0 .array "registers", 0 31, 31 0;
v0x55556b7dd860_0 .net "x0", 31 0, L_0x55556ba751d0;  1 drivers
v0x55556b7c6020_0 .net "x1", 31 0, L_0x55556ba75240;  1 drivers
v0x55556b7c60e0_0 .net "x10", 31 0, L_0x55556ba75680;  1 drivers
v0x55556b7ba9e0_0 .net "x11", 31 0, L_0x55556ba756f0;  1 drivers
v0x55556b7baac0_0 .net "x12", 31 0, L_0x55556ba757d0;  1 drivers
v0x55556b7af3a0_0 .net "x13", 31 0, L_0x55556ba75840;  1 drivers
v0x55556b7af460_0 .net "x14", 31 0, L_0x55556ba75760;  1 drivers
v0x55556b7a3d60_0 .net "x15", 31 0, L_0x55556ba75930;  1 drivers
v0x55556b7a3e40_0 .net "x16", 31 0, L_0x55556ba75a30;  1 drivers
v0x55556b798720_0 .net "x17", 31 0, L_0x55556ba75aa0;  1 drivers
v0x55556b7987e0_0 .net "x18", 31 0, L_0x55556ba75c10;  1 drivers
v0x55556b78d0e0_0 .net "x19", 31 0, L_0x55556ba75cb0;  1 drivers
v0x55556b78d1c0_0 .net "x2", 31 0, L_0x55556ba752b0;  1 drivers
v0x55556b7c8f50_0 .net "x20", 31 0, L_0x55556ba75e30;  1 drivers
v0x55556b7c9010_0 .net "x21", 31 0, L_0x55556ba75f00;  1 drivers
v0x55556b7ce650_0 .net "x22", 31 0, L_0x55556ba76090;  1 drivers
v0x55556b7ce730_0 .net "x23", 31 0, L_0x55556ba76160;  1 drivers
v0x55556b7cba90_0 .net "x24", 31 0, L_0x55556ba76300;  1 drivers
v0x55556b7cbb50_0 .net "x25", 31 0, L_0x55556ba763d0;  1 drivers
v0x55556b7bde10_0 .net "x26", 31 0, L_0x55556ba76580;  1 drivers
v0x55556b7bdef0_0 .net "x27", 31 0, L_0x55556ba76650;  1 drivers
v0x55556b7c3610_0 .net "x28", 31 0, L_0x55556ba76810;  1 drivers
v0x55556b7c36d0_0 .net "x29", 31 0, L_0x55556ba768e0;  1 drivers
v0x55556b7c0a50_0 .net "x3", 31 0, L_0x55556ba75320;  1 drivers
v0x55556b7c0b30_0 .net "x30", 31 0, L_0x55556ba76ab0;  1 drivers
v0x55556b7b27d0_0 .net "x31", 31 0, L_0x55556ba76b80;  1 drivers
v0x55556b7b2890_0 .net "x4", 31 0, L_0x55556ba75390;  1 drivers
v0x55556b7b7fd0_0 .net "x5", 31 0, L_0x55556ba75400;  1 drivers
v0x55556b7b80b0_0 .net "x6", 31 0, L_0x55556ba75470;  1 drivers
v0x55556b7b5410_0 .net "x7", 31 0, L_0x55556ba754e0;  1 drivers
v0x55556b7b54d0_0 .net "x8", 31 0, L_0x55556ba755a0;  1 drivers
v0x55556b7a7190_0 .net "x9", 31 0, L_0x55556ba75610;  1 drivers
L_0x55556ba74880 .cmp/eq 5, L_0x55556ba743a0, L_0x7fce156f6498;
L_0x55556ba74970 .array/port v0x55556b7dd7c0, L_0x55556ba74a10;
L_0x55556ba74a10 .concat [ 5 2 0 0], L_0x55556ba743a0, L_0x7fce156f6528;
L_0x55556ba74b00 .functor MUXZ 32, L_0x55556ba74970, L_0x7fce156f64e0, L_0x55556ba74880, C4<>;
L_0x55556ba74ce0 .cmp/eq 5, L_0x55556ba745a0, L_0x7fce156f6570;
L_0x55556ba74dd0 .array/port v0x55556b7dd7c0, L_0x55556ba74eb0;
L_0x55556ba74eb0 .concat [ 5 2 0 0], L_0x55556ba745a0, L_0x7fce156f6600;
L_0x55556ba74fa0 .functor MUXZ 32, L_0x55556ba74dd0, L_0x7fce156f65b8, L_0x55556ba74ce0, C4<>;
S_0x55556b7ac990 .scope module, "target_adder" "FA_32bit" 25 159, 24 47 0, S_0x55556b45a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b462070_0 .net "A", 31 0, L_0x55556ba94a70;  alias, 1 drivers
v0x55556b462150_0 .net "B", 31 0, v0x55556b655530_0;  alias, 1 drivers
L_0x7fce156f6d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b467770_0 .net "Cin", 0 0, L_0x7fce156f6d08;  1 drivers
v0x55556b464bb0_0 .net "Cout", 0 0, L_0x55556baa6910;  alias, 1 drivers
v0x55556b464ca0_0 .net "Sum", 31 0, L_0x55556baa7420;  alias, 1 drivers
v0x55556b456f30_0 .net "carry", 6 0, L_0x55556baa4d80;  1 drivers
L_0x55556ba96f20 .part L_0x55556ba94a70, 0, 4;
L_0x55556ba96fc0 .part v0x55556b655530_0, 0, 4;
L_0x55556ba99320 .part L_0x55556ba94a70, 4, 4;
L_0x55556ba99450 .part v0x55556b655530_0, 4, 4;
L_0x55556ba99580 .part L_0x55556baa4d80, 0, 1;
L_0x55556ba9b880 .part L_0x55556ba94a70, 8, 4;
L_0x55556ba9b920 .part v0x55556b655530_0, 8, 4;
L_0x55556ba9b9c0 .part L_0x55556baa4d80, 1, 1;
L_0x55556ba9de00 .part L_0x55556ba94a70, 12, 4;
L_0x55556ba9dea0 .part v0x55556b655530_0, 12, 4;
L_0x55556ba9df40 .part L_0x55556baa4d80, 2, 1;
L_0x55556baa02f0 .part L_0x55556ba94a70, 16, 4;
L_0x55556baa0400 .part v0x55556b655530_0, 16, 4;
L_0x55556baa04a0 .part L_0x55556baa4d80, 3, 1;
L_0x55556baa2890 .part L_0x55556ba94a70, 20, 4;
L_0x55556baa2930 .part v0x55556b655530_0, 20, 4;
L_0x55556baa2a60 .part L_0x55556baa4d80, 4, 1;
L_0x55556baa4ce0 .part L_0x55556ba94a70, 24, 4;
L_0x55556baa4e20 .part v0x55556b655530_0, 24, 4;
L_0x55556baa4ec0 .part L_0x55556baa4d80, 5, 1;
LS_0x55556baa4d80_0_0 .concat8 [ 1 1 1 1], L_0x55556ba96800, L_0x55556ba98c00, L_0x55556ba9b160, L_0x55556ba9d6e0;
LS_0x55556baa4d80_0_4 .concat8 [ 1 1 1 0], L_0x55556ba9fb70, L_0x55556baa2170, L_0x55556baa45c0;
L_0x55556baa4d80 .concat8 [ 4 3 0 0], LS_0x55556baa4d80_0_0, LS_0x55556baa4d80_0_4;
L_0x55556baa7020 .part L_0x55556ba94a70, 28, 4;
L_0x55556baa7180 .part v0x55556b655530_0, 28, 4;
L_0x55556baa7220 .part L_0x55556baa4d80, 6, 1;
LS_0x55556baa7420_0_0 .concat8 [ 4 4 4 4], L_0x55556ba96e80, L_0x55556ba99280, L_0x55556ba9b7e0, L_0x55556ba9dd60;
LS_0x55556baa7420_0_4 .concat8 [ 4 4 4 4], L_0x55556baa0250, L_0x55556baa27f0, L_0x55556baa4c40, L_0x55556baa6f80;
L_0x55556baa7420 .concat8 [ 16 16 0 0], LS_0x55556baa7420_0_0, LS_0x55556baa7420_0_4;
S_0x55556b79bb50 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7277a0_0 .net "A", 3 0, L_0x55556ba96f20;  1 drivers
v0x55556b7278a0_0 .net "B", 3 0, L_0x55556ba96fc0;  1 drivers
v0x55556b71d7c0_0 .net "Cin", 0 0, L_0x7fce156f6d08;  alias, 1 drivers
v0x55556b71d8c0_0 .net "Cout", 0 0, L_0x55556ba96800;  1 drivers
v0x55556b71f900_0 .net "Sum", 3 0, L_0x55556ba96e80;  1 drivers
v0x55556b71f9f0_0 .net "carry", 2 0, L_0x55556ba96300;  1 drivers
L_0x55556ba95090 .part L_0x55556ba96f20, 0, 1;
L_0x55556ba951c0 .part L_0x55556ba96fc0, 0, 1;
L_0x55556ba95760 .part L_0x55556ba96f20, 1, 1;
L_0x55556ba95890 .part L_0x55556ba96fc0, 1, 1;
L_0x55556ba959c0 .part L_0x55556ba96300, 0, 1;
L_0x55556ba95f70 .part L_0x55556ba96f20, 2, 1;
L_0x55556ba960e0 .part L_0x55556ba96fc0, 2, 1;
L_0x55556ba96210 .part L_0x55556ba96300, 1, 1;
L_0x55556ba96300 .concat8 [ 1 1 1 0], L_0x55556ba94f80, L_0x55556ba95610, L_0x55556ba95e20;
L_0x55556ba96960 .part L_0x55556ba96f20, 3, 1;
L_0x55556ba96b20 .part L_0x55556ba96fc0, 3, 1;
L_0x55556ba96ce0 .part L_0x55556ba96300, 2, 1;
L_0x55556ba96e80 .concat8 [ 1 1 1 1], L_0x55556ba94c90, L_0x55556ba95360, L_0x55556ba95ad0, L_0x55556ba964b0;
S_0x55556b7a1350 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b79bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba94350 .functor XOR 1, L_0x55556ba95090, L_0x55556ba951c0, C4<0>, C4<0>;
L_0x55556ba94c90 .functor XOR 1, L_0x55556ba94350, L_0x7fce156f6d08, C4<0>, C4<0>;
L_0x55556ba94d00 .functor AND 1, L_0x55556ba95090, L_0x55556ba951c0, C4<1>, C4<1>;
L_0x55556ba94e10 .functor XOR 1, L_0x55556ba95090, L_0x55556ba951c0, C4<0>, C4<0>;
L_0x55556ba94e80 .functor AND 1, L_0x7fce156f6d08, L_0x55556ba94e10, C4<1>, C4<1>;
L_0x55556ba94f80 .functor OR 1, L_0x55556ba94d00, L_0x55556ba94e80, C4<0>, C4<0>;
v0x55556b79e840_0 .net "A", 0 0, L_0x55556ba95090;  1 drivers
v0x55556b790510_0 .net "B", 0 0, L_0x55556ba951c0;  1 drivers
v0x55556b7905d0_0 .net "Cin", 0 0, L_0x7fce156f6d08;  alias, 1 drivers
v0x55556b795d10_0 .net "Cout", 0 0, L_0x55556ba94f80;  1 drivers
v0x55556b795dd0_0 .net "Sum", 0 0, L_0x55556ba94c90;  1 drivers
v0x55556b793150_0 .net *"_ivl_0", 0 0, L_0x55556ba94350;  1 drivers
v0x55556b793210_0 .net *"_ivl_4", 0 0, L_0x55556ba94d00;  1 drivers
v0x55556b784ed0_0 .net *"_ivl_6", 0 0, L_0x55556ba94e10;  1 drivers
v0x55556b784fb0_0 .net *"_ivl_8", 0 0, L_0x55556ba94e80;  1 drivers
S_0x55556b78a6d0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b79bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba952f0 .functor XOR 1, L_0x55556ba95760, L_0x55556ba95890, C4<0>, C4<0>;
L_0x55556ba95360 .functor XOR 1, L_0x55556ba952f0, L_0x55556ba959c0, C4<0>, C4<0>;
L_0x55556ba953d0 .functor AND 1, L_0x55556ba95760, L_0x55556ba95890, C4<1>, C4<1>;
L_0x55556ba95490 .functor XOR 1, L_0x55556ba95760, L_0x55556ba95890, C4<0>, C4<0>;
L_0x55556ba95500 .functor AND 1, L_0x55556ba959c0, L_0x55556ba95490, C4<1>, C4<1>;
L_0x55556ba95610 .functor OR 1, L_0x55556ba953d0, L_0x55556ba95500, C4<0>, C4<0>;
v0x55556b787bc0_0 .net "A", 0 0, L_0x55556ba95760;  1 drivers
v0x55556b7799d0_0 .net "B", 0 0, L_0x55556ba95890;  1 drivers
v0x55556b779a90_0 .net "Cin", 0 0, L_0x55556ba959c0;  1 drivers
v0x55556b77f260_0 .net "Cout", 0 0, L_0x55556ba95610;  1 drivers
v0x55556b77f320_0 .net "Sum", 0 0, L_0x55556ba95360;  1 drivers
v0x55556b77c6a0_0 .net *"_ivl_0", 0 0, L_0x55556ba952f0;  1 drivers
v0x55556b77c760_0 .net *"_ivl_4", 0 0, L_0x55556ba953d0;  1 drivers
v0x55556b75d310_0 .net *"_ivl_6", 0 0, L_0x55556ba95490;  1 drivers
v0x55556b75d3f0_0 .net *"_ivl_8", 0 0, L_0x55556ba95500;  1 drivers
S_0x55556b717520 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b79bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba95a60 .functor XOR 1, L_0x55556ba95f70, L_0x55556ba960e0, C4<0>, C4<0>;
L_0x55556ba95ad0 .functor XOR 1, L_0x55556ba95a60, L_0x55556ba96210, C4<0>, C4<0>;
L_0x55556ba95b90 .functor AND 1, L_0x55556ba95f70, L_0x55556ba960e0, C4<1>, C4<1>;
L_0x55556ba95ca0 .functor XOR 1, L_0x55556ba95f70, L_0x55556ba960e0, C4<0>, C4<0>;
L_0x55556ba95d10 .functor AND 1, L_0x55556ba96210, L_0x55556ba95ca0, C4<1>, C4<1>;
L_0x55556ba95e20 .functor OR 1, L_0x55556ba95b90, L_0x55556ba95d10, C4<0>, C4<0>;
v0x55556b735370_0 .net "A", 0 0, L_0x55556ba95f70;  1 drivers
v0x55556b743390_0 .net "B", 0 0, L_0x55556ba960e0;  1 drivers
v0x55556b743450_0 .net "Cin", 0 0, L_0x55556ba96210;  1 drivers
v0x55556b7495c0_0 .net "Cout", 0 0, L_0x55556ba95e20;  1 drivers
v0x55556b749680_0 .net "Sum", 0 0, L_0x55556ba95ad0;  1 drivers
v0x55556b74b700_0 .net *"_ivl_0", 0 0, L_0x55556ba95a60;  1 drivers
v0x55556b74b7c0_0 .net *"_ivl_4", 0 0, L_0x55556ba95b90;  1 drivers
v0x55556b745540_0 .net *"_ivl_6", 0 0, L_0x55556ba95ca0;  1 drivers
v0x55556b745620_0 .net *"_ivl_8", 0 0, L_0x55556ba95d10;  1 drivers
S_0x55556b73b560 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b79bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba96440 .functor XOR 1, L_0x55556ba96960, L_0x55556ba96b20, C4<0>, C4<0>;
L_0x55556ba964b0 .functor XOR 1, L_0x55556ba96440, L_0x55556ba96ce0, C4<0>, C4<0>;
L_0x55556ba96570 .functor AND 1, L_0x55556ba96960, L_0x55556ba96b20, C4<1>, C4<1>;
L_0x55556ba96680 .functor XOR 1, L_0x55556ba96960, L_0x55556ba96b20, C4<0>, C4<0>;
L_0x55556ba966f0 .functor AND 1, L_0x55556ba96ce0, L_0x55556ba96680, C4<1>, C4<1>;
L_0x55556ba96800 .functor OR 1, L_0x55556ba96570, L_0x55556ba966f0, C4<0>, C4<0>;
v0x55556b73d750_0 .net "A", 0 0, L_0x55556ba96960;  1 drivers
v0x55556b7374e0_0 .net "B", 0 0, L_0x55556ba96b20;  1 drivers
v0x55556b7375a0_0 .net "Cin", 0 0, L_0x55556ba96ce0;  1 drivers
v0x55556b7255f0_0 .net "Cout", 0 0, L_0x55556ba96800;  alias, 1 drivers
v0x55556b7256b0_0 .net "Sum", 0 0, L_0x55556ba964b0;  1 drivers
v0x55556b72b820_0 .net *"_ivl_0", 0 0, L_0x55556ba96440;  1 drivers
v0x55556b72b8e0_0 .net *"_ivl_4", 0 0, L_0x55556ba96570;  1 drivers
v0x55556b72d960_0 .net *"_ivl_6", 0 0, L_0x55556ba96680;  1 drivers
v0x55556b72da40_0 .net *"_ivl_8", 0 0, L_0x55556ba966f0;  1 drivers
S_0x55556b719740 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b88d980_0 .net "A", 3 0, L_0x55556ba99320;  1 drivers
v0x55556b88da80_0 .net "B", 3 0, L_0x55556ba99450;  1 drivers
v0x55556b893180_0 .net "Cin", 0 0, L_0x55556ba99580;  1 drivers
v0x55556b893280_0 .net "Cout", 0 0, L_0x55556ba98c00;  1 drivers
v0x55556b8905c0_0 .net "Sum", 3 0, L_0x55556ba99280;  1 drivers
v0x55556b8906b0_0 .net "carry", 2 0, L_0x55556ba98700;  1 drivers
L_0x55556ba97490 .part L_0x55556ba99320, 0, 1;
L_0x55556ba975c0 .part L_0x55556ba99450, 0, 1;
L_0x55556ba97b60 .part L_0x55556ba99320, 1, 1;
L_0x55556ba97c90 .part L_0x55556ba99450, 1, 1;
L_0x55556ba97dc0 .part L_0x55556ba98700, 0, 1;
L_0x55556ba98370 .part L_0x55556ba99320, 2, 1;
L_0x55556ba984e0 .part L_0x55556ba99450, 2, 1;
L_0x55556ba98610 .part L_0x55556ba98700, 1, 1;
L_0x55556ba98700 .concat8 [ 1 1 1 0], L_0x55556ba97380, L_0x55556ba97a10, L_0x55556ba98220;
L_0x55556ba98d60 .part L_0x55556ba99320, 3, 1;
L_0x55556ba98f20 .part L_0x55556ba99450, 3, 1;
L_0x55556ba990e0 .part L_0x55556ba98700, 2, 1;
L_0x55556ba99280 .concat8 [ 1 1 1 1], L_0x55556ba970d0, L_0x55556ba97760, L_0x55556ba97ed0, L_0x55556ba988b0;
S_0x55556b705be0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba97060 .functor XOR 1, L_0x55556ba97490, L_0x55556ba975c0, C4<0>, C4<0>;
L_0x55556ba970d0 .functor XOR 1, L_0x55556ba97060, L_0x55556ba99580, C4<0>, C4<0>;
L_0x55556ba97140 .functor AND 1, L_0x55556ba97490, L_0x55556ba975c0, C4<1>, C4<1>;
L_0x55556ba97250 .functor XOR 1, L_0x55556ba97490, L_0x55556ba975c0, C4<0>, C4<0>;
L_0x55556ba972c0 .functor AND 1, L_0x55556ba99580, L_0x55556ba97250, C4<1>, C4<1>;
L_0x55556ba97380 .functor OR 1, L_0x55556ba97140, L_0x55556ba972c0, C4<0>, C4<0>;
v0x55556b70be10_0 .net "A", 0 0, L_0x55556ba97490;  1 drivers
v0x55556b70bed0_0 .net "B", 0 0, L_0x55556ba975c0;  1 drivers
v0x55556b70df50_0 .net "Cin", 0 0, L_0x55556ba99580;  alias, 1 drivers
v0x55556b70e020_0 .net "Cout", 0 0, L_0x55556ba97380;  1 drivers
v0x55556b707d90_0 .net "Sum", 0 0, L_0x55556ba970d0;  1 drivers
v0x55556b6fddb0_0 .net *"_ivl_0", 0 0, L_0x55556ba97060;  1 drivers
v0x55556b6fde90_0 .net *"_ivl_4", 0 0, L_0x55556ba97140;  1 drivers
v0x55556b6ffef0_0 .net *"_ivl_6", 0 0, L_0x55556ba97250;  1 drivers
v0x55556b6fffd0_0 .net *"_ivl_8", 0 0, L_0x55556ba972c0;  1 drivers
S_0x55556b6f9d30 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba976f0 .functor XOR 1, L_0x55556ba97b60, L_0x55556ba97c90, C4<0>, C4<0>;
L_0x55556ba97760 .functor XOR 1, L_0x55556ba976f0, L_0x55556ba97dc0, C4<0>, C4<0>;
L_0x55556ba977d0 .functor AND 1, L_0x55556ba97b60, L_0x55556ba97c90, C4<1>, C4<1>;
L_0x55556ba97890 .functor XOR 1, L_0x55556ba97b60, L_0x55556ba97c90, C4<0>, C4<0>;
L_0x55556ba97900 .functor AND 1, L_0x55556ba97dc0, L_0x55556ba97890, C4<1>, C4<1>;
L_0x55556ba97a10 .functor OR 1, L_0x55556ba977d0, L_0x55556ba97900, C4<0>, C4<0>;
v0x55556b6e7ef0_0 .net "A", 0 0, L_0x55556ba97b60;  1 drivers
v0x55556b6ee070_0 .net "B", 0 0, L_0x55556ba97c90;  1 drivers
v0x55556b6ee130_0 .net "Cin", 0 0, L_0x55556ba97dc0;  1 drivers
v0x55556b6f01b0_0 .net "Cout", 0 0, L_0x55556ba97a10;  1 drivers
v0x55556b6f0270_0 .net "Sum", 0 0, L_0x55556ba97760;  1 drivers
v0x55556b6e9ff0_0 .net *"_ivl_0", 0 0, L_0x55556ba976f0;  1 drivers
v0x55556b6ea0b0_0 .net *"_ivl_4", 0 0, L_0x55556ba977d0;  1 drivers
v0x55556b6e0010_0 .net *"_ivl_6", 0 0, L_0x55556ba97890;  1 drivers
v0x55556b6e00f0_0 .net *"_ivl_8", 0 0, L_0x55556ba97900;  1 drivers
S_0x55556b6e2150 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba97e60 .functor XOR 1, L_0x55556ba98370, L_0x55556ba984e0, C4<0>, C4<0>;
L_0x55556ba97ed0 .functor XOR 1, L_0x55556ba97e60, L_0x55556ba98610, C4<0>, C4<0>;
L_0x55556ba97f90 .functor AND 1, L_0x55556ba98370, L_0x55556ba984e0, C4<1>, C4<1>;
L_0x55556ba980a0 .functor XOR 1, L_0x55556ba98370, L_0x55556ba984e0, C4<0>, C4<0>;
L_0x55556ba98110 .functor AND 1, L_0x55556ba98610, L_0x55556ba980a0, C4<1>, C4<1>;
L_0x55556ba98220 .functor OR 1, L_0x55556ba97f90, L_0x55556ba98110, C4<0>, C4<0>;
v0x55556b6dbfb0_0 .net "A", 0 0, L_0x55556ba98370;  1 drivers
v0x55556b8a0bd0_0 .net "B", 0 0, L_0x55556ba984e0;  1 drivers
v0x55556b8a0c90_0 .net "Cin", 0 0, L_0x55556ba98610;  1 drivers
v0x55556b895b90_0 .net "Cout", 0 0, L_0x55556ba98220;  1 drivers
v0x55556b895c50_0 .net "Sum", 0 0, L_0x55556ba97ed0;  1 drivers
v0x55556b88a550_0 .net *"_ivl_0", 0 0, L_0x55556ba97e60;  1 drivers
v0x55556b88a610_0 .net *"_ivl_4", 0 0, L_0x55556ba97f90;  1 drivers
v0x55556b87ef10_0 .net *"_ivl_6", 0 0, L_0x55556ba980a0;  1 drivers
v0x55556b87eff0_0 .net *"_ivl_8", 0 0, L_0x55556ba98110;  1 drivers
S_0x55556b8738d0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba98840 .functor XOR 1, L_0x55556ba98d60, L_0x55556ba98f20, C4<0>, C4<0>;
L_0x55556ba988b0 .functor XOR 1, L_0x55556ba98840, L_0x55556ba990e0, C4<0>, C4<0>;
L_0x55556ba98970 .functor AND 1, L_0x55556ba98d60, L_0x55556ba98f20, C4<1>, C4<1>;
L_0x55556ba98a80 .functor XOR 1, L_0x55556ba98d60, L_0x55556ba98f20, C4<0>, C4<0>;
L_0x55556ba98af0 .functor AND 1, L_0x55556ba990e0, L_0x55556ba98a80, C4<1>, C4<1>;
L_0x55556ba98c00 .functor OR 1, L_0x55556ba98970, L_0x55556ba98af0, C4<0>, C4<0>;
v0x55556b868340_0 .net "A", 0 0, L_0x55556ba98d60;  1 drivers
v0x55556b85cc50_0 .net "B", 0 0, L_0x55556ba98f20;  1 drivers
v0x55556b85cd10_0 .net "Cin", 0 0, L_0x55556ba990e0;  1 drivers
v0x55556b898ac0_0 .net "Cout", 0 0, L_0x55556ba98c00;  alias, 1 drivers
v0x55556b898b80_0 .net "Sum", 0 0, L_0x55556ba988b0;  1 drivers
v0x55556b89e1c0_0 .net *"_ivl_0", 0 0, L_0x55556ba98840;  1 drivers
v0x55556b89e280_0 .net *"_ivl_4", 0 0, L_0x55556ba98970;  1 drivers
v0x55556b89b600_0 .net *"_ivl_6", 0 0, L_0x55556ba98a80;  1 drivers
v0x55556b89b6e0_0 .net *"_ivl_8", 0 0, L_0x55556ba98af0;  1 drivers
S_0x55556b882340 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b913ab0_0 .net "A", 3 0, L_0x55556ba9b880;  1 drivers
v0x55556b913bb0_0 .net "B", 3 0, L_0x55556ba9b920;  1 drivers
v0x55556b94f920_0 .net "Cin", 0 0, L_0x55556ba9b9c0;  1 drivers
v0x55556b94fa20_0 .net "Cout", 0 0, L_0x55556ba9b160;  1 drivers
v0x55556b955020_0 .net "Sum", 3 0, L_0x55556ba9b7e0;  1 drivers
v0x55556b955110_0 .net "carry", 2 0, L_0x55556ba9ac60;  1 drivers
L_0x55556ba999f0 .part L_0x55556ba9b880, 0, 1;
L_0x55556ba99b20 .part L_0x55556ba9b920, 0, 1;
L_0x55556ba9a0c0 .part L_0x55556ba9b880, 1, 1;
L_0x55556ba9a1f0 .part L_0x55556ba9b920, 1, 1;
L_0x55556ba9a320 .part L_0x55556ba9ac60, 0, 1;
L_0x55556ba9a8d0 .part L_0x55556ba9b880, 2, 1;
L_0x55556ba9aa40 .part L_0x55556ba9b920, 2, 1;
L_0x55556ba9ab70 .part L_0x55556ba9ac60, 1, 1;
L_0x55556ba9ac60 .concat8 [ 1 1 1 0], L_0x55556ba998e0, L_0x55556ba99f70, L_0x55556ba9a780;
L_0x55556ba9b2c0 .part L_0x55556ba9b880, 3, 1;
L_0x55556ba9b480 .part L_0x55556ba9b920, 3, 1;
L_0x55556ba9b640 .part L_0x55556ba9ac60, 2, 1;
L_0x55556ba9b7e0 .concat8 [ 1 1 1 1], L_0x55556ba99720, L_0x55556ba99cc0, L_0x55556ba9a430, L_0x55556ba9ae10;
S_0x55556b884f80 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b882340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba996b0 .functor XOR 1, L_0x55556ba999f0, L_0x55556ba99b20, C4<0>, C4<0>;
L_0x55556ba99720 .functor XOR 1, L_0x55556ba996b0, L_0x55556ba9b9c0, C4<0>, C4<0>;
L_0x55556ba99790 .functor AND 1, L_0x55556ba999f0, L_0x55556ba99b20, C4<1>, C4<1>;
L_0x55556ba99800 .functor XOR 1, L_0x55556ba999f0, L_0x55556ba99b20, C4<0>, C4<0>;
L_0x55556ba99870 .functor AND 1, L_0x55556ba9b9c0, L_0x55556ba99800, C4<1>, C4<1>;
L_0x55556ba998e0 .functor OR 1, L_0x55556ba99790, L_0x55556ba99870, C4<0>, C4<0>;
v0x55556b876d00_0 .net "A", 0 0, L_0x55556ba999f0;  1 drivers
v0x55556b876de0_0 .net "B", 0 0, L_0x55556ba99b20;  1 drivers
v0x55556b87c500_0 .net "Cin", 0 0, L_0x55556ba9b9c0;  alias, 1 drivers
v0x55556b87c5d0_0 .net "Cout", 0 0, L_0x55556ba998e0;  1 drivers
v0x55556b879940_0 .net "Sum", 0 0, L_0x55556ba99720;  1 drivers
v0x55556b86b6c0_0 .net *"_ivl_0", 0 0, L_0x55556ba996b0;  1 drivers
v0x55556b86b7a0_0 .net *"_ivl_4", 0 0, L_0x55556ba99790;  1 drivers
v0x55556b870ec0_0 .net *"_ivl_6", 0 0, L_0x55556ba99800;  1 drivers
v0x55556b870f80_0 .net *"_ivl_8", 0 0, L_0x55556ba99870;  1 drivers
S_0x55556b86e300 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b882340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba99c50 .functor XOR 1, L_0x55556ba9a0c0, L_0x55556ba9a1f0, C4<0>, C4<0>;
L_0x55556ba99cc0 .functor XOR 1, L_0x55556ba99c50, L_0x55556ba9a320, C4<0>, C4<0>;
L_0x55556ba99d30 .functor AND 1, L_0x55556ba9a0c0, L_0x55556ba9a1f0, C4<1>, C4<1>;
L_0x55556ba99df0 .functor XOR 1, L_0x55556ba9a0c0, L_0x55556ba9a1f0, C4<0>, C4<0>;
L_0x55556ba99e60 .functor AND 1, L_0x55556ba9a320, L_0x55556ba99df0, C4<1>, C4<1>;
L_0x55556ba99f70 .functor OR 1, L_0x55556ba99d30, L_0x55556ba99e60, C4<0>, C4<0>;
v0x55556b860130_0 .net "A", 0 0, L_0x55556ba9a0c0;  1 drivers
v0x55556b865880_0 .net "B", 0 0, L_0x55556ba9a1f0;  1 drivers
v0x55556b865940_0 .net "Cin", 0 0, L_0x55556ba9a320;  1 drivers
v0x55556b862cc0_0 .net "Cout", 0 0, L_0x55556ba99f70;  1 drivers
v0x55556b862d80_0 .net "Sum", 0 0, L_0x55556ba99cc0;  1 drivers
v0x55556b854a40_0 .net *"_ivl_0", 0 0, L_0x55556ba99c50;  1 drivers
v0x55556b854b00_0 .net *"_ivl_4", 0 0, L_0x55556ba99d30;  1 drivers
v0x55556b85a240_0 .net *"_ivl_6", 0 0, L_0x55556ba99df0;  1 drivers
v0x55556b85a320_0 .net *"_ivl_8", 0 0, L_0x55556ba99e60;  1 drivers
S_0x55556b857680 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b882340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9a3c0 .functor XOR 1, L_0x55556ba9a8d0, L_0x55556ba9aa40, C4<0>, C4<0>;
L_0x55556ba9a430 .functor XOR 1, L_0x55556ba9a3c0, L_0x55556ba9ab70, C4<0>, C4<0>;
L_0x55556ba9a4f0 .functor AND 1, L_0x55556ba9a8d0, L_0x55556ba9aa40, C4<1>, C4<1>;
L_0x55556ba9a600 .functor XOR 1, L_0x55556ba9a8d0, L_0x55556ba9aa40, C4<0>, C4<0>;
L_0x55556ba9a670 .functor AND 1, L_0x55556ba9ab70, L_0x55556ba9a600, C4<1>, C4<1>;
L_0x55556ba9a780 .functor OR 1, L_0x55556ba9a4f0, L_0x55556ba9a670, C4<0>, C4<0>;
v0x55556b849850_0 .net "A", 0 0, L_0x55556ba9a8d0;  1 drivers
v0x55556b84eee0_0 .net "B", 0 0, L_0x55556ba9aa40;  1 drivers
v0x55556b84efa0_0 .net "Cin", 0 0, L_0x55556ba9ab70;  1 drivers
v0x55556b84c320_0 .net "Cout", 0 0, L_0x55556ba9a780;  1 drivers
v0x55556b84c3e0_0 .net "Sum", 0 0, L_0x55556ba9a430;  1 drivers
v0x55556b967fe0_0 .net *"_ivl_0", 0 0, L_0x55556ba9a3c0;  1 drivers
v0x55556b9680a0_0 .net *"_ivl_4", 0 0, L_0x55556ba9a4f0;  1 drivers
v0x55556b970a40_0 .net *"_ivl_6", 0 0, L_0x55556ba9a600;  1 drivers
v0x55556b970b20_0 .net *"_ivl_8", 0 0, L_0x55556ba9a670;  1 drivers
S_0x55556b957a30 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b882340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9ada0 .functor XOR 1, L_0x55556ba9b2c0, L_0x55556ba9b480, C4<0>, C4<0>;
L_0x55556ba9ae10 .functor XOR 1, L_0x55556ba9ada0, L_0x55556ba9b640, C4<0>, C4<0>;
L_0x55556ba9aed0 .functor AND 1, L_0x55556ba9b2c0, L_0x55556ba9b480, C4<1>, C4<1>;
L_0x55556ba9afe0 .functor XOR 1, L_0x55556ba9b2c0, L_0x55556ba9b480, C4<0>, C4<0>;
L_0x55556ba9b050 .functor AND 1, L_0x55556ba9b640, L_0x55556ba9afe0, C4<1>, C4<1>;
L_0x55556ba9b160 .functor OR 1, L_0x55556ba9aed0, L_0x55556ba9b050, C4<0>, C4<0>;
v0x55556b94caa0_0 .net "A", 0 0, L_0x55556ba9b2c0;  1 drivers
v0x55556b9413b0_0 .net "B", 0 0, L_0x55556ba9b480;  1 drivers
v0x55556b941470_0 .net "Cin", 0 0, L_0x55556ba9b640;  1 drivers
v0x55556b935d70_0 .net "Cout", 0 0, L_0x55556ba9b160;  alias, 1 drivers
v0x55556b935e30_0 .net "Sum", 0 0, L_0x55556ba9ae10;  1 drivers
v0x55556b92a730_0 .net *"_ivl_0", 0 0, L_0x55556ba9ada0;  1 drivers
v0x55556b92a7f0_0 .net *"_ivl_4", 0 0, L_0x55556ba9aed0;  1 drivers
v0x55556b91f0f0_0 .net *"_ivl_6", 0 0, L_0x55556ba9afe0;  1 drivers
v0x55556b91f1d0_0 .net *"_ivl_8", 0 0, L_0x55556ba9b050;  1 drivers
S_0x55556b952460 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8ce180_0 .net "A", 3 0, L_0x55556ba9de00;  1 drivers
v0x55556b8ce280_0 .net "B", 3 0, L_0x55556ba9dea0;  1 drivers
v0x55556b8c2b40_0 .net "Cin", 0 0, L_0x55556ba9df40;  1 drivers
v0x55556b8c2c40_0 .net "Cout", 0 0, L_0x55556ba9d6e0;  1 drivers
v0x55556b8b7500_0 .net "Sum", 3 0, L_0x55556ba9dd60;  1 drivers
v0x55556b8b75f0_0 .net "carry", 2 0, L_0x55556ba9d1e0;  1 drivers
L_0x55556ba9bf70 .part L_0x55556ba9de00, 0, 1;
L_0x55556ba9c0a0 .part L_0x55556ba9dea0, 0, 1;
L_0x55556ba9c640 .part L_0x55556ba9de00, 1, 1;
L_0x55556ba9c770 .part L_0x55556ba9dea0, 1, 1;
L_0x55556ba9c8a0 .part L_0x55556ba9d1e0, 0, 1;
L_0x55556ba9ce50 .part L_0x55556ba9de00, 2, 1;
L_0x55556ba9cfc0 .part L_0x55556ba9dea0, 2, 1;
L_0x55556ba9d0f0 .part L_0x55556ba9d1e0, 1, 1;
L_0x55556ba9d1e0 .concat8 [ 1 1 1 0], L_0x55556ba9be60, L_0x55556ba9c4f0, L_0x55556ba9cd00;
L_0x55556ba9d840 .part L_0x55556ba9de00, 3, 1;
L_0x55556ba9da00 .part L_0x55556ba9dea0, 3, 1;
L_0x55556ba9dbc0 .part L_0x55556ba9d1e0, 2, 1;
L_0x55556ba9dd60 .concat8 [ 1 1 1 1], L_0x55556ba9bbb0, L_0x55556ba9c240, L_0x55556ba9c9b0, L_0x55556ba9d390;
S_0x55556b949fe0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b952460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9bb40 .functor XOR 1, L_0x55556ba9bf70, L_0x55556ba9c0a0, C4<0>, C4<0>;
L_0x55556ba9bbb0 .functor XOR 1, L_0x55556ba9bb40, L_0x55556ba9df40, C4<0>, C4<0>;
L_0x55556ba9bc20 .functor AND 1, L_0x55556ba9bf70, L_0x55556ba9c0a0, C4<1>, C4<1>;
L_0x55556ba9bd30 .functor XOR 1, L_0x55556ba9bf70, L_0x55556ba9c0a0, C4<0>, C4<0>;
L_0x55556ba9bda0 .functor AND 1, L_0x55556ba9df40, L_0x55556ba9bd30, C4<1>, C4<1>;
L_0x55556ba9be60 .functor OR 1, L_0x55556ba9bc20, L_0x55556ba9bda0, C4<0>, C4<0>;
v0x55556b947420_0 .net "A", 0 0, L_0x55556ba9bf70;  1 drivers
v0x55556b9474e0_0 .net "B", 0 0, L_0x55556ba9c0a0;  1 drivers
v0x55556b9391a0_0 .net "Cin", 0 0, L_0x55556ba9df40;  alias, 1 drivers
v0x55556b939270_0 .net "Cout", 0 0, L_0x55556ba9be60;  1 drivers
v0x55556b93e9a0_0 .net "Sum", 0 0, L_0x55556ba9bbb0;  1 drivers
v0x55556b93bde0_0 .net *"_ivl_0", 0 0, L_0x55556ba9bb40;  1 drivers
v0x55556b93bec0_0 .net *"_ivl_4", 0 0, L_0x55556ba9bc20;  1 drivers
v0x55556b92db60_0 .net *"_ivl_6", 0 0, L_0x55556ba9bd30;  1 drivers
v0x55556b92dc40_0 .net *"_ivl_8", 0 0, L_0x55556ba9bda0;  1 drivers
S_0x55556b933360 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b952460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9c1d0 .functor XOR 1, L_0x55556ba9c640, L_0x55556ba9c770, C4<0>, C4<0>;
L_0x55556ba9c240 .functor XOR 1, L_0x55556ba9c1d0, L_0x55556ba9c8a0, C4<0>, C4<0>;
L_0x55556ba9c2b0 .functor AND 1, L_0x55556ba9c640, L_0x55556ba9c770, C4<1>, C4<1>;
L_0x55556ba9c370 .functor XOR 1, L_0x55556ba9c640, L_0x55556ba9c770, C4<0>, C4<0>;
L_0x55556ba9c3e0 .functor AND 1, L_0x55556ba9c8a0, L_0x55556ba9c370, C4<1>, C4<1>;
L_0x55556ba9c4f0 .functor OR 1, L_0x55556ba9c2b0, L_0x55556ba9c3e0, C4<0>, C4<0>;
v0x55556b930850_0 .net "A", 0 0, L_0x55556ba9c640;  1 drivers
v0x55556b922520_0 .net "B", 0 0, L_0x55556ba9c770;  1 drivers
v0x55556b9225e0_0 .net "Cin", 0 0, L_0x55556ba9c8a0;  1 drivers
v0x55556b927d20_0 .net "Cout", 0 0, L_0x55556ba9c4f0;  1 drivers
v0x55556b927de0_0 .net "Sum", 0 0, L_0x55556ba9c240;  1 drivers
v0x55556b925160_0 .net *"_ivl_0", 0 0, L_0x55556ba9c1d0;  1 drivers
v0x55556b925220_0 .net *"_ivl_4", 0 0, L_0x55556ba9c2b0;  1 drivers
v0x55556b916ee0_0 .net *"_ivl_6", 0 0, L_0x55556ba9c370;  1 drivers
v0x55556b916fc0_0 .net *"_ivl_8", 0 0, L_0x55556ba9c3e0;  1 drivers
S_0x55556b91c6e0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b952460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9c940 .functor XOR 1, L_0x55556ba9ce50, L_0x55556ba9cfc0, C4<0>, C4<0>;
L_0x55556ba9c9b0 .functor XOR 1, L_0x55556ba9c940, L_0x55556ba9d0f0, C4<0>, C4<0>;
L_0x55556ba9ca70 .functor AND 1, L_0x55556ba9ce50, L_0x55556ba9cfc0, C4<1>, C4<1>;
L_0x55556ba9cb80 .functor XOR 1, L_0x55556ba9ce50, L_0x55556ba9cfc0, C4<0>, C4<0>;
L_0x55556ba9cbf0 .functor AND 1, L_0x55556ba9d0f0, L_0x55556ba9cb80, C4<1>, C4<1>;
L_0x55556ba9cd00 .functor OR 1, L_0x55556ba9ca70, L_0x55556ba9cbf0, C4<0>, C4<0>;
v0x55556b919bd0_0 .net "A", 0 0, L_0x55556ba9ce50;  1 drivers
v0x55556b90b8a0_0 .net "B", 0 0, L_0x55556ba9cfc0;  1 drivers
v0x55556b90b960_0 .net "Cin", 0 0, L_0x55556ba9d0f0;  1 drivers
v0x55556b9110a0_0 .net "Cout", 0 0, L_0x55556ba9cd00;  1 drivers
v0x55556b911160_0 .net "Sum", 0 0, L_0x55556ba9c9b0;  1 drivers
v0x55556b90e4e0_0 .net *"_ivl_0", 0 0, L_0x55556ba9c940;  1 drivers
v0x55556b90e5a0_0 .net *"_ivl_4", 0 0, L_0x55556ba9ca70;  1 drivers
v0x55556b9004b0_0 .net *"_ivl_6", 0 0, L_0x55556ba9cb80;  1 drivers
v0x55556b900590_0 .net *"_ivl_8", 0 0, L_0x55556ba9cbf0;  1 drivers
S_0x55556b905d40 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b952460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9d320 .functor XOR 1, L_0x55556ba9d840, L_0x55556ba9da00, C4<0>, C4<0>;
L_0x55556ba9d390 .functor XOR 1, L_0x55556ba9d320, L_0x55556ba9dbc0, C4<0>, C4<0>;
L_0x55556ba9d450 .functor AND 1, L_0x55556ba9d840, L_0x55556ba9da00, C4<1>, C4<1>;
L_0x55556ba9d560 .functor XOR 1, L_0x55556ba9d840, L_0x55556ba9da00, C4<0>, C4<0>;
L_0x55556ba9d5d0 .functor AND 1, L_0x55556ba9dbc0, L_0x55556ba9d560, C4<1>, C4<1>;
L_0x55556ba9d6e0 .functor OR 1, L_0x55556ba9d450, L_0x55556ba9d5d0, C4<0>, C4<0>;
v0x55556b903230_0 .net "A", 0 0, L_0x55556ba9d840;  1 drivers
v0x55556b8fb480_0 .net "B", 0 0, L_0x55556ba9da00;  1 drivers
v0x55556b8fb540_0 .net "Cin", 0 0, L_0x55556ba9dbc0;  1 drivers
v0x55556b8f0440_0 .net "Cout", 0 0, L_0x55556ba9d6e0;  alias, 1 drivers
v0x55556b8f0500_0 .net "Sum", 0 0, L_0x55556ba9d390;  1 drivers
v0x55556b8e4e00_0 .net *"_ivl_0", 0 0, L_0x55556ba9d320;  1 drivers
v0x55556b8e4ec0_0 .net *"_ivl_4", 0 0, L_0x55556ba9d450;  1 drivers
v0x55556b8d97c0_0 .net *"_ivl_6", 0 0, L_0x55556ba9d560;  1 drivers
v0x55556b8d98a0_0 .net *"_ivl_8", 0 0, L_0x55556ba9d5d0;  1 drivers
S_0x55556b8f3370 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b83b5d0_0 .net "A", 3 0, L_0x55556baa02f0;  1 drivers
v0x55556b83b6d0_0 .net "B", 3 0, L_0x55556baa0400;  1 drivers
v0x55556b82ff90_0 .net "Cin", 0 0, L_0x55556baa04a0;  1 drivers
v0x55556b830090_0 .net "Cout", 0 0, L_0x55556ba9fb70;  1 drivers
v0x55556b824950_0 .net "Sum", 3 0, L_0x55556baa0250;  1 drivers
v0x55556b824a40_0 .net "carry", 2 0, L_0x55556ba9f670;  1 drivers
L_0x55556ba9e400 .part L_0x55556baa02f0, 0, 1;
L_0x55556ba9e530 .part L_0x55556baa0400, 0, 1;
L_0x55556ba9ead0 .part L_0x55556baa02f0, 1, 1;
L_0x55556ba9ec00 .part L_0x55556baa0400, 1, 1;
L_0x55556ba9ed30 .part L_0x55556ba9f670, 0, 1;
L_0x55556ba9f2e0 .part L_0x55556baa02f0, 2, 1;
L_0x55556ba9f450 .part L_0x55556baa0400, 2, 1;
L_0x55556ba9f580 .part L_0x55556ba9f670, 1, 1;
L_0x55556ba9f670 .concat8 [ 1 1 1 0], L_0x55556ba9e2f0, L_0x55556ba9e980, L_0x55556ba9f190;
L_0x55556ba9fcd0 .part L_0x55556baa02f0, 3, 1;
L_0x55556ba9fef0 .part L_0x55556baa0400, 3, 1;
L_0x55556baa00b0 .part L_0x55556ba9f670, 2, 1;
L_0x55556baa0250 .concat8 [ 1 1 1 1], L_0x55556ba9e0e0, L_0x55556ba9e6d0, L_0x55556ba9ee40, L_0x55556ba9f820;
S_0x55556b8f5eb0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8f3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9e070 .functor XOR 1, L_0x55556ba9e400, L_0x55556ba9e530, C4<0>, C4<0>;
L_0x55556ba9e0e0 .functor XOR 1, L_0x55556ba9e070, L_0x55556baa04a0, C4<0>, C4<0>;
L_0x55556ba9e150 .functor AND 1, L_0x55556ba9e400, L_0x55556ba9e530, C4<1>, C4<1>;
L_0x55556ba9e1c0 .functor XOR 1, L_0x55556ba9e400, L_0x55556ba9e530, C4<0>, C4<0>;
L_0x55556ba9e230 .functor AND 1, L_0x55556baa04a0, L_0x55556ba9e1c0, C4<1>, C4<1>;
L_0x55556ba9e2f0 .functor OR 1, L_0x55556ba9e150, L_0x55556ba9e230, C4<0>, C4<0>;
v0x55556b8e8230_0 .net "A", 0 0, L_0x55556ba9e400;  1 drivers
v0x55556b8e82f0_0 .net "B", 0 0, L_0x55556ba9e530;  1 drivers
v0x55556b8eda30_0 .net "Cin", 0 0, L_0x55556baa04a0;  alias, 1 drivers
v0x55556b8edb00_0 .net "Cout", 0 0, L_0x55556ba9e2f0;  1 drivers
v0x55556b8eae70_0 .net "Sum", 0 0, L_0x55556ba9e0e0;  1 drivers
v0x55556b8dcbf0_0 .net *"_ivl_0", 0 0, L_0x55556ba9e070;  1 drivers
v0x55556b8dccd0_0 .net *"_ivl_4", 0 0, L_0x55556ba9e150;  1 drivers
v0x55556b8e23f0_0 .net *"_ivl_6", 0 0, L_0x55556ba9e1c0;  1 drivers
v0x55556b8e24d0_0 .net *"_ivl_8", 0 0, L_0x55556ba9e230;  1 drivers
S_0x55556b8df830 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8f3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9e660 .functor XOR 1, L_0x55556ba9ead0, L_0x55556ba9ec00, C4<0>, C4<0>;
L_0x55556ba9e6d0 .functor XOR 1, L_0x55556ba9e660, L_0x55556ba9ed30, C4<0>, C4<0>;
L_0x55556ba9e740 .functor AND 1, L_0x55556ba9ead0, L_0x55556ba9ec00, C4<1>, C4<1>;
L_0x55556ba9e800 .functor XOR 1, L_0x55556ba9ead0, L_0x55556ba9ec00, C4<0>, C4<0>;
L_0x55556ba9e870 .functor AND 1, L_0x55556ba9ed30, L_0x55556ba9e800, C4<1>, C4<1>;
L_0x55556ba9e980 .functor OR 1, L_0x55556ba9e740, L_0x55556ba9e870, C4<0>, C4<0>;
v0x55556b8d1660_0 .net "A", 0 0, L_0x55556ba9ead0;  1 drivers
v0x55556b8d6db0_0 .net "B", 0 0, L_0x55556ba9ec00;  1 drivers
v0x55556b8d6e70_0 .net "Cin", 0 0, L_0x55556ba9ed30;  1 drivers
v0x55556b8d41f0_0 .net "Cout", 0 0, L_0x55556ba9e980;  1 drivers
v0x55556b8d42b0_0 .net "Sum", 0 0, L_0x55556ba9e6d0;  1 drivers
v0x55556b8c5f70_0 .net *"_ivl_0", 0 0, L_0x55556ba9e660;  1 drivers
v0x55556b8c6030_0 .net *"_ivl_4", 0 0, L_0x55556ba9e740;  1 drivers
v0x55556b8cb770_0 .net *"_ivl_6", 0 0, L_0x55556ba9e800;  1 drivers
v0x55556b8cb850_0 .net *"_ivl_8", 0 0, L_0x55556ba9e870;  1 drivers
S_0x55556b8c8bb0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8f3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9edd0 .functor XOR 1, L_0x55556ba9f2e0, L_0x55556ba9f450, C4<0>, C4<0>;
L_0x55556ba9ee40 .functor XOR 1, L_0x55556ba9edd0, L_0x55556ba9f580, C4<0>, C4<0>;
L_0x55556ba9ef00 .functor AND 1, L_0x55556ba9f2e0, L_0x55556ba9f450, C4<1>, C4<1>;
L_0x55556ba9f010 .functor XOR 1, L_0x55556ba9f2e0, L_0x55556ba9f450, C4<0>, C4<0>;
L_0x55556ba9f080 .functor AND 1, L_0x55556ba9f580, L_0x55556ba9f010, C4<1>, C4<1>;
L_0x55556ba9f190 .functor OR 1, L_0x55556ba9ef00, L_0x55556ba9f080, C4<0>, C4<0>;
v0x55556b8ba9e0_0 .net "A", 0 0, L_0x55556ba9f2e0;  1 drivers
v0x55556b8c0130_0 .net "B", 0 0, L_0x55556ba9f450;  1 drivers
v0x55556b8c01f0_0 .net "Cin", 0 0, L_0x55556ba9f580;  1 drivers
v0x55556b8bd570_0 .net "Cout", 0 0, L_0x55556ba9f190;  1 drivers
v0x55556b8bd630_0 .net "Sum", 0 0, L_0x55556ba9ee40;  1 drivers
v0x55556b8af2f0_0 .net *"_ivl_0", 0 0, L_0x55556ba9edd0;  1 drivers
v0x55556b8af3b0_0 .net *"_ivl_4", 0 0, L_0x55556ba9ef00;  1 drivers
v0x55556b8b4af0_0 .net *"_ivl_6", 0 0, L_0x55556ba9f010;  1 drivers
v0x55556b8b4bd0_0 .net *"_ivl_8", 0 0, L_0x55556ba9f080;  1 drivers
S_0x55556b8b1f30 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8f3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba9f7b0 .functor XOR 1, L_0x55556ba9fcd0, L_0x55556ba9fef0, C4<0>, C4<0>;
L_0x55556ba9f820 .functor XOR 1, L_0x55556ba9f7b0, L_0x55556baa00b0, C4<0>, C4<0>;
L_0x55556ba9f8e0 .functor AND 1, L_0x55556ba9fcd0, L_0x55556ba9fef0, C4<1>, C4<1>;
L_0x55556ba9f9f0 .functor XOR 1, L_0x55556ba9fcd0, L_0x55556ba9fef0, C4<0>, C4<0>;
L_0x55556ba9fa60 .functor AND 1, L_0x55556baa00b0, L_0x55556ba9f9f0, C4<1>, C4<1>;
L_0x55556ba9fb70 .functor OR 1, L_0x55556ba9f8e0, L_0x55556ba9fa60, C4<0>, C4<0>;
v0x55556b8a40a0_0 .net "A", 0 0, L_0x55556ba9fcd0;  1 drivers
v0x55556b8a9790_0 .net "B", 0 0, L_0x55556ba9fef0;  1 drivers
v0x55556b8a9850_0 .net "Cin", 0 0, L_0x55556baa00b0;  1 drivers
v0x55556b8a6bd0_0 .net "Cout", 0 0, L_0x55556ba9fb70;  alias, 1 drivers
v0x55556b8a6c90_0 .net "Sum", 0 0, L_0x55556ba9f820;  1 drivers
v0x55556b960d50_0 .net *"_ivl_0", 0 0, L_0x55556ba9f7b0;  1 drivers
v0x55556b960e10_0 .net *"_ivl_4", 0 0, L_0x55556ba9f8e0;  1 drivers
v0x55556b846610_0 .net *"_ivl_6", 0 0, L_0x55556ba9f9f0;  1 drivers
v0x55556b8466f0_0 .net *"_ivl_8", 0 0, L_0x55556ba9fa60;  1 drivers
S_0x55556b819310 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7f1d60_0 .net "A", 3 0, L_0x55556baa2890;  1 drivers
v0x55556b7f1e60_0 .net "B", 3 0, L_0x55556baa2930;  1 drivers
v0x55556b649410_0 .net "Cin", 0 0, L_0x55556baa2a60;  1 drivers
v0x55556b649510_0 .net "Cout", 0 0, L_0x55556baa2170;  1 drivers
v0x55556b649030_0 .net "Sum", 3 0, L_0x55556baa27f0;  1 drivers
v0x55556b649120_0 .net "carry", 2 0, L_0x55556baa1c70;  1 drivers
L_0x55556baa0a00 .part L_0x55556baa2890, 0, 1;
L_0x55556baa0b30 .part L_0x55556baa2930, 0, 1;
L_0x55556baa10d0 .part L_0x55556baa2890, 1, 1;
L_0x55556baa1200 .part L_0x55556baa2930, 1, 1;
L_0x55556baa1330 .part L_0x55556baa1c70, 0, 1;
L_0x55556baa18e0 .part L_0x55556baa2890, 2, 1;
L_0x55556baa1a50 .part L_0x55556baa2930, 2, 1;
L_0x55556baa1b80 .part L_0x55556baa1c70, 1, 1;
L_0x55556baa1c70 .concat8 [ 1 1 1 0], L_0x55556baa08f0, L_0x55556baa0f80, L_0x55556baa1790;
L_0x55556baa22d0 .part L_0x55556baa2890, 3, 1;
L_0x55556baa2490 .part L_0x55556baa2930, 3, 1;
L_0x55556baa2650 .part L_0x55556baa1c70, 2, 1;
L_0x55556baa27f0 .concat8 [ 1 1 1 1], L_0x55556baa06e0, L_0x55556baa0cd0, L_0x55556baa1440, L_0x55556baa1e20;
S_0x55556b802690 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b819310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa0390 .functor XOR 1, L_0x55556baa0a00, L_0x55556baa0b30, C4<0>, C4<0>;
L_0x55556baa06e0 .functor XOR 1, L_0x55556baa0390, L_0x55556baa2a60, C4<0>, C4<0>;
L_0x55556baa0750 .functor AND 1, L_0x55556baa0a00, L_0x55556baa0b30, C4<1>, C4<1>;
L_0x55556baa07c0 .functor XOR 1, L_0x55556baa0a00, L_0x55556baa0b30, C4<0>, C4<0>;
L_0x55556baa0830 .functor AND 1, L_0x55556baa2a60, L_0x55556baa07c0, C4<1>, C4<1>;
L_0x55556baa08f0 .functor OR 1, L_0x55556baa0750, L_0x55556baa0830, C4<0>, C4<0>;
v0x55556b83e500_0 .net "A", 0 0, L_0x55556baa0a00;  1 drivers
v0x55556b83e5c0_0 .net "B", 0 0, L_0x55556baa0b30;  1 drivers
v0x55556b843c00_0 .net "Cin", 0 0, L_0x55556baa2a60;  alias, 1 drivers
v0x55556b843cd0_0 .net "Cout", 0 0, L_0x55556baa08f0;  1 drivers
v0x55556b841040_0 .net "Sum", 0 0, L_0x55556baa06e0;  1 drivers
v0x55556b8333c0_0 .net *"_ivl_0", 0 0, L_0x55556baa0390;  1 drivers
v0x55556b8334a0_0 .net *"_ivl_4", 0 0, L_0x55556baa0750;  1 drivers
v0x55556b838bc0_0 .net *"_ivl_6", 0 0, L_0x55556baa07c0;  1 drivers
v0x55556b838ca0_0 .net *"_ivl_8", 0 0, L_0x55556baa0830;  1 drivers
S_0x55556b836000 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b819310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa0c60 .functor XOR 1, L_0x55556baa10d0, L_0x55556baa1200, C4<0>, C4<0>;
L_0x55556baa0cd0 .functor XOR 1, L_0x55556baa0c60, L_0x55556baa1330, C4<0>, C4<0>;
L_0x55556baa0d40 .functor AND 1, L_0x55556baa10d0, L_0x55556baa1200, C4<1>, C4<1>;
L_0x55556baa0e00 .functor XOR 1, L_0x55556baa10d0, L_0x55556baa1200, C4<0>, C4<0>;
L_0x55556baa0e70 .functor AND 1, L_0x55556baa1330, L_0x55556baa0e00, C4<1>, C4<1>;
L_0x55556baa0f80 .functor OR 1, L_0x55556baa0d40, L_0x55556baa0e70, C4<0>, C4<0>;
v0x55556b827e30_0 .net "A", 0 0, L_0x55556baa10d0;  1 drivers
v0x55556b82d580_0 .net "B", 0 0, L_0x55556baa1200;  1 drivers
v0x55556b82d640_0 .net "Cin", 0 0, L_0x55556baa1330;  1 drivers
v0x55556b82a9c0_0 .net "Cout", 0 0, L_0x55556baa0f80;  1 drivers
v0x55556b82aa80_0 .net "Sum", 0 0, L_0x55556baa0cd0;  1 drivers
v0x55556b81c740_0 .net *"_ivl_0", 0 0, L_0x55556baa0c60;  1 drivers
v0x55556b81c800_0 .net *"_ivl_4", 0 0, L_0x55556baa0d40;  1 drivers
v0x55556b821f40_0 .net *"_ivl_6", 0 0, L_0x55556baa0e00;  1 drivers
v0x55556b822020_0 .net *"_ivl_8", 0 0, L_0x55556baa0e70;  1 drivers
S_0x55556b81f380 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b819310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa13d0 .functor XOR 1, L_0x55556baa18e0, L_0x55556baa1a50, C4<0>, C4<0>;
L_0x55556baa1440 .functor XOR 1, L_0x55556baa13d0, L_0x55556baa1b80, C4<0>, C4<0>;
L_0x55556baa1500 .functor AND 1, L_0x55556baa18e0, L_0x55556baa1a50, C4<1>, C4<1>;
L_0x55556baa1610 .functor XOR 1, L_0x55556baa18e0, L_0x55556baa1a50, C4<0>, C4<0>;
L_0x55556baa1680 .functor AND 1, L_0x55556baa1b80, L_0x55556baa1610, C4<1>, C4<1>;
L_0x55556baa1790 .functor OR 1, L_0x55556baa1500, L_0x55556baa1680, C4<0>, C4<0>;
v0x55556b8111b0_0 .net "A", 0 0, L_0x55556baa18e0;  1 drivers
v0x55556b816900_0 .net "B", 0 0, L_0x55556baa1a50;  1 drivers
v0x55556b8169c0_0 .net "Cin", 0 0, L_0x55556baa1b80;  1 drivers
v0x55556b813d40_0 .net "Cout", 0 0, L_0x55556baa1790;  1 drivers
v0x55556b813e00_0 .net "Sum", 0 0, L_0x55556baa1440;  1 drivers
v0x55556b805ac0_0 .net *"_ivl_0", 0 0, L_0x55556baa13d0;  1 drivers
v0x55556b805b80_0 .net *"_ivl_4", 0 0, L_0x55556baa1500;  1 drivers
v0x55556b80b2c0_0 .net *"_ivl_6", 0 0, L_0x55556baa1610;  1 drivers
v0x55556b80b3a0_0 .net *"_ivl_8", 0 0, L_0x55556baa1680;  1 drivers
S_0x55556b808700 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b819310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa1db0 .functor XOR 1, L_0x55556baa22d0, L_0x55556baa2490, C4<0>, C4<0>;
L_0x55556baa1e20 .functor XOR 1, L_0x55556baa1db0, L_0x55556baa2650, C4<0>, C4<0>;
L_0x55556baa1ee0 .functor AND 1, L_0x55556baa22d0, L_0x55556baa2490, C4<1>, C4<1>;
L_0x55556baa1ff0 .functor XOR 1, L_0x55556baa22d0, L_0x55556baa2490, C4<0>, C4<0>;
L_0x55556baa2060 .functor AND 1, L_0x55556baa2650, L_0x55556baa1ff0, C4<1>, C4<1>;
L_0x55556baa2170 .functor OR 1, L_0x55556baa1ee0, L_0x55556baa2060, C4<0>, C4<0>;
v0x55556b7fa530_0 .net "A", 0 0, L_0x55556baa22d0;  1 drivers
v0x55556b7ffc80_0 .net "B", 0 0, L_0x55556baa2490;  1 drivers
v0x55556b7ffd40_0 .net "Cin", 0 0, L_0x55556baa2650;  1 drivers
v0x55556b7fd0c0_0 .net "Cout", 0 0, L_0x55556baa2170;  alias, 1 drivers
v0x55556b7fd180_0 .net "Sum", 0 0, L_0x55556baa1e20;  1 drivers
v0x55556b7ef090_0 .net *"_ivl_0", 0 0, L_0x55556baa1db0;  1 drivers
v0x55556b7ef150_0 .net *"_ivl_4", 0 0, L_0x55556baa1ee0;  1 drivers
v0x55556b7f4920_0 .net *"_ivl_6", 0 0, L_0x55556baa1ff0;  1 drivers
v0x55556b7f4a00_0 .net *"_ivl_8", 0 0, L_0x55556baa2060;  1 drivers
S_0x55556b648c50 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b31d870_0 .net "A", 3 0, L_0x55556baa4ce0;  1 drivers
v0x55556b31d970_0 .net "B", 3 0, L_0x55556baa4e20;  1 drivers
v0x55556b30f5f0_0 .net "Cin", 0 0, L_0x55556baa4ec0;  1 drivers
v0x55556b30f6c0_0 .net "Cout", 0 0, L_0x55556baa45c0;  1 drivers
v0x55556b314df0_0 .net "Sum", 3 0, L_0x55556baa4c40;  1 drivers
v0x55556b314ee0_0 .net "carry", 2 0, L_0x55556baa40c0;  1 drivers
L_0x55556baa2ee0 .part L_0x55556baa4ce0, 0, 1;
L_0x55556baa2f80 .part L_0x55556baa4e20, 0, 1;
L_0x55556baa3520 .part L_0x55556baa4ce0, 1, 1;
L_0x55556baa3650 .part L_0x55556baa4e20, 1, 1;
L_0x55556baa3780 .part L_0x55556baa40c0, 0, 1;
L_0x55556baa3d30 .part L_0x55556baa4ce0, 2, 1;
L_0x55556baa3ea0 .part L_0x55556baa4e20, 2, 1;
L_0x55556baa3fd0 .part L_0x55556baa40c0, 1, 1;
L_0x55556baa40c0 .concat8 [ 1 1 1 0], L_0x55556baa2dd0, L_0x55556baa33d0, L_0x55556baa3be0;
L_0x55556baa4720 .part L_0x55556baa4ce0, 3, 1;
L_0x55556baa48e0 .part L_0x55556baa4e20, 3, 1;
L_0x55556baa4aa0 .part L_0x55556baa40c0, 2, 1;
L_0x55556baa4c40 .concat8 [ 1 1 1 1], L_0x55556baa2b70, L_0x55556baa3120, L_0x55556baa3890, L_0x55556baa4270;
S_0x55556b630350 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b648c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa2b00 .functor XOR 1, L_0x55556baa2ee0, L_0x55556baa2f80, C4<0>, C4<0>;
L_0x55556baa2b70 .functor XOR 1, L_0x55556baa2b00, L_0x55556baa4ec0, C4<0>, C4<0>;
L_0x55556baa2be0 .functor AND 1, L_0x55556baa2ee0, L_0x55556baa2f80, C4<1>, C4<1>;
L_0x55556baa2ca0 .functor XOR 1, L_0x55556baa2ee0, L_0x55556baa2f80, C4<0>, C4<0>;
L_0x55556baa2d10 .functor AND 1, L_0x55556baa4ec0, L_0x55556baa2ca0, C4<1>, C4<1>;
L_0x55556baa2dd0 .functor OR 1, L_0x55556baa2be0, L_0x55556baa2d10, C4<0>, C4<0>;
v0x55556b62ff70_0 .net "A", 0 0, L_0x55556baa2ee0;  1 drivers
v0x55556b630030_0 .net "B", 0 0, L_0x55556baa2f80;  1 drivers
v0x55556b622650_0 .net "Cin", 0 0, L_0x55556baa4ec0;  alias, 1 drivers
v0x55556b622720_0 .net "Cout", 0 0, L_0x55556baa2dd0;  1 drivers
v0x55556b622270_0 .net "Sum", 0 0, L_0x55556baa2b70;  1 drivers
v0x55556b3473b0_0 .net *"_ivl_0", 0 0, L_0x55556baa2b00;  1 drivers
v0x55556b347490_0 .net *"_ivl_4", 0 0, L_0x55556baa2be0;  1 drivers
v0x55556b3468e0_0 .net *"_ivl_6", 0 0, L_0x55556baa2ca0;  1 drivers
v0x55556b3469a0_0 .net *"_ivl_8", 0 0, L_0x55556baa2d10;  1 drivers
S_0x55556b344b00 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b648c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa30b0 .functor XOR 1, L_0x55556baa3520, L_0x55556baa3650, C4<0>, C4<0>;
L_0x55556baa3120 .functor XOR 1, L_0x55556baa30b0, L_0x55556baa3780, C4<0>, C4<0>;
L_0x55556baa3190 .functor AND 1, L_0x55556baa3520, L_0x55556baa3650, C4<1>, C4<1>;
L_0x55556baa3250 .functor XOR 1, L_0x55556baa3520, L_0x55556baa3650, C4<0>, C4<0>;
L_0x55556baa32c0 .functor AND 1, L_0x55556baa3780, L_0x55556baa3250, C4<1>, C4<1>;
L_0x55556baa33d0 .functor OR 1, L_0x55556baa3190, L_0x55556baa32c0, C4<0>, C4<0>;
v0x55556b339b70_0 .net "A", 0 0, L_0x55556baa3520;  1 drivers
v0x55556b32e480_0 .net "B", 0 0, L_0x55556baa3650;  1 drivers
v0x55556b32e540_0 .net "Cin", 0 0, L_0x55556baa3780;  1 drivers
v0x55556b322e40_0 .net "Cout", 0 0, L_0x55556baa33d0;  1 drivers
v0x55556b322f00_0 .net "Sum", 0 0, L_0x55556baa3120;  1 drivers
v0x55556b317800_0 .net *"_ivl_0", 0 0, L_0x55556baa30b0;  1 drivers
v0x55556b3178e0_0 .net *"_ivl_4", 0 0, L_0x55556baa3190;  1 drivers
v0x55556b30c1c0_0 .net *"_ivl_6", 0 0, L_0x55556baa3250;  1 drivers
v0x55556b30c280_0 .net *"_ivl_8", 0 0, L_0x55556baa32c0;  1 drivers
S_0x55556b300b80 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b648c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa3820 .functor XOR 1, L_0x55556baa3d30, L_0x55556baa3ea0, C4<0>, C4<0>;
L_0x55556baa3890 .functor XOR 1, L_0x55556baa3820, L_0x55556baa3fd0, C4<0>, C4<0>;
L_0x55556baa3950 .functor AND 1, L_0x55556baa3d30, L_0x55556baa3ea0, C4<1>, C4<1>;
L_0x55556baa3a60 .functor XOR 1, L_0x55556baa3d30, L_0x55556baa3ea0, C4<0>, C4<0>;
L_0x55556baa3ad0 .functor AND 1, L_0x55556baa3fd0, L_0x55556baa3a60, C4<1>, C4<1>;
L_0x55556baa3be0 .functor OR 1, L_0x55556baa3950, L_0x55556baa3ad0, C4<0>, C4<0>;
v0x55556b33caa0_0 .net "A", 0 0, L_0x55556baa3d30;  1 drivers
v0x55556b3420f0_0 .net "B", 0 0, L_0x55556baa3ea0;  1 drivers
v0x55556b342190_0 .net "Cin", 0 0, L_0x55556baa3fd0;  1 drivers
v0x55556b33f530_0 .net "Cout", 0 0, L_0x55556baa3be0;  1 drivers
v0x55556b33f5f0_0 .net "Sum", 0 0, L_0x55556baa3890;  1 drivers
v0x55556b3318b0_0 .net *"_ivl_0", 0 0, L_0x55556baa3820;  1 drivers
v0x55556b331990_0 .net *"_ivl_4", 0 0, L_0x55556baa3950;  1 drivers
v0x55556b3370b0_0 .net *"_ivl_6", 0 0, L_0x55556baa3a60;  1 drivers
v0x55556b337170_0 .net *"_ivl_8", 0 0, L_0x55556baa3ad0;  1 drivers
S_0x55556b3344f0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b648c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa4200 .functor XOR 1, L_0x55556baa4720, L_0x55556baa48e0, C4<0>, C4<0>;
L_0x55556baa4270 .functor XOR 1, L_0x55556baa4200, L_0x55556baa4aa0, C4<0>, C4<0>;
L_0x55556baa4330 .functor AND 1, L_0x55556baa4720, L_0x55556baa48e0, C4<1>, C4<1>;
L_0x55556baa4440 .functor XOR 1, L_0x55556baa4720, L_0x55556baa48e0, C4<0>, C4<0>;
L_0x55556baa44b0 .functor AND 1, L_0x55556baa4aa0, L_0x55556baa4440, C4<1>, C4<1>;
L_0x55556baa45c0 .functor OR 1, L_0x55556baa4330, L_0x55556baa44b0, C4<0>, C4<0>;
v0x55556b326320_0 .net "A", 0 0, L_0x55556baa4720;  1 drivers
v0x55556b32ba70_0 .net "B", 0 0, L_0x55556baa48e0;  1 drivers
v0x55556b32bb30_0 .net "Cin", 0 0, L_0x55556baa4aa0;  1 drivers
v0x55556b328eb0_0 .net "Cout", 0 0, L_0x55556baa45c0;  alias, 1 drivers
v0x55556b328f70_0 .net "Sum", 0 0, L_0x55556baa4270;  1 drivers
v0x55556b31ac30_0 .net *"_ivl_0", 0 0, L_0x55556baa4200;  1 drivers
v0x55556b31acf0_0 .net *"_ivl_4", 0 0, L_0x55556baa4330;  1 drivers
v0x55556b320430_0 .net *"_ivl_6", 0 0, L_0x55556baa4440;  1 drivers
v0x55556b320510_0 .net *"_ivl_8", 0 0, L_0x55556baa44b0;  1 drivers
S_0x55556b312230 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b7ac990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b43ce80_0 .net "A", 3 0, L_0x55556baa7020;  1 drivers
v0x55556b43cf80_0 .net "B", 3 0, L_0x55556baa7180;  1 drivers
v0x55556b431840_0 .net "Cin", 0 0, L_0x55556baa7220;  1 drivers
v0x55556b431910_0 .net "Cout", 0 0, L_0x55556baa6910;  alias, 1 drivers
v0x55556b426200_0 .net "Sum", 3 0, L_0x55556baa6f80;  1 drivers
v0x55556b4262a0_0 .net "carry", 2 0, L_0x55556baa6410;  1 drivers
L_0x55556baa52b0 .part L_0x55556baa7020, 0, 1;
L_0x55556baa53e0 .part L_0x55556baa7180, 0, 1;
L_0x55556baa58a0 .part L_0x55556baa7020, 1, 1;
L_0x55556baa59d0 .part L_0x55556baa7180, 1, 1;
L_0x55556baa5b50 .part L_0x55556baa6410, 0, 1;
L_0x55556baa60c0 .part L_0x55556baa7020, 2, 1;
L_0x55556baa61f0 .part L_0x55556baa7180, 2, 1;
L_0x55556baa6320 .part L_0x55556baa6410, 1, 1;
L_0x55556baa6410 .concat8 [ 1 1 1 0], L_0x55556baa5240, L_0x55556baa5790, L_0x55556baa5fb0;
L_0x55556baa6a60 .part L_0x55556baa7020, 3, 1;
L_0x55556baa6c20 .part L_0x55556baa7180, 3, 1;
L_0x55556baa6de0 .part L_0x55556baa6410, 2, 1;
L_0x55556baa6f80 .concat8 [ 1 1 1 1], L_0x55556baa5080, L_0x55556baa5580, L_0x55556baa5c60, L_0x55556baa65c0;
S_0x55556b3097b0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b312230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa5010 .functor XOR 1, L_0x55556baa52b0, L_0x55556baa53e0, C4<0>, C4<0>;
L_0x55556baa5080 .functor XOR 1, L_0x55556baa5010, L_0x55556baa7220, C4<0>, C4<0>;
L_0x55556baa50f0 .functor AND 1, L_0x55556baa52b0, L_0x55556baa53e0, C4<1>, C4<1>;
L_0x55556baa5160 .functor XOR 1, L_0x55556baa52b0, L_0x55556baa53e0, C4<0>, C4<0>;
L_0x55556baa51d0 .functor AND 1, L_0x55556baa7220, L_0x55556baa5160, C4<1>, C4<1>;
L_0x55556baa5240 .functor OR 1, L_0x55556baa50f0, L_0x55556baa51d0, C4<0>, C4<0>;
v0x55556b306bf0_0 .net "A", 0 0, L_0x55556baa52b0;  1 drivers
v0x55556b306cd0_0 .net "B", 0 0, L_0x55556baa53e0;  1 drivers
v0x55556b2f8970_0 .net "Cin", 0 0, L_0x55556baa7220;  alias, 1 drivers
v0x55556b2f8a40_0 .net "Cout", 0 0, L_0x55556baa5240;  1 drivers
v0x55556b2fe170_0 .net "Sum", 0 0, L_0x55556baa5080;  1 drivers
v0x55556b2fb5b0_0 .net *"_ivl_0", 0 0, L_0x55556baa5010;  1 drivers
v0x55556b2fb690_0 .net *"_ivl_4", 0 0, L_0x55556baa50f0;  1 drivers
v0x55556b2ed740_0 .net *"_ivl_6", 0 0, L_0x55556baa5160;  1 drivers
v0x55556b2ed800_0 .net *"_ivl_8", 0 0, L_0x55556baa51d0;  1 drivers
S_0x55556b2f2d00 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b312230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa5510 .functor XOR 1, L_0x55556baa58a0, L_0x55556baa59d0, C4<0>, C4<0>;
L_0x55556baa5580 .functor XOR 1, L_0x55556baa5510, L_0x55556baa5b50, C4<0>, C4<0>;
L_0x55556baa55f0 .functor AND 1, L_0x55556baa58a0, L_0x55556baa59d0, C4<1>, C4<1>;
L_0x55556baa5660 .functor XOR 1, L_0x55556baa58a0, L_0x55556baa59d0, C4<0>, C4<0>;
L_0x55556baa56d0 .functor AND 1, L_0x55556baa5b50, L_0x55556baa5660, C4<1>, C4<1>;
L_0x55556baa5790 .functor OR 1, L_0x55556baa55f0, L_0x55556baa56d0, C4<0>, C4<0>;
v0x55556b2f0310_0 .net "A", 0 0, L_0x55556baa58a0;  1 drivers
v0x55556b474120_0 .net "B", 0 0, L_0x55556baa59d0;  1 drivers
v0x55556b4741e0_0 .net "Cin", 0 0, L_0x55556baa5b50;  1 drivers
v0x55556b473d40_0 .net "Cout", 0 0, L_0x55556baa5790;  1 drivers
v0x55556b473e00_0 .net "Sum", 0 0, L_0x55556baa5580;  1 drivers
v0x55556b473960_0 .net *"_ivl_0", 0 0, L_0x55556baa5510;  1 drivers
v0x55556b473a40_0 .net *"_ivl_4", 0 0, L_0x55556baa55f0;  1 drivers
v0x55556b473580_0 .net *"_ivl_6", 0 0, L_0x55556baa5660;  1 drivers
v0x55556b473640_0 .net *"_ivl_8", 0 0, L_0x55556baa56d0;  1 drivers
S_0x55556b4731a0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b312230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa5bf0 .functor XOR 1, L_0x55556baa60c0, L_0x55556baa61f0, C4<0>, C4<0>;
L_0x55556baa5c60 .functor XOR 1, L_0x55556baa5bf0, L_0x55556baa6320, C4<0>, C4<0>;
L_0x55556baa5d20 .functor AND 1, L_0x55556baa60c0, L_0x55556baa61f0, C4<1>, C4<1>;
L_0x55556baa5e30 .functor XOR 1, L_0x55556baa60c0, L_0x55556baa61f0, C4<0>, C4<0>;
L_0x55556baa5ea0 .functor AND 1, L_0x55556baa6320, L_0x55556baa5e30, C4<1>, C4<1>;
L_0x55556baa5fb0 .functor OR 1, L_0x55556baa5d20, L_0x55556baa5ea0, C4<0>, C4<0>;
v0x55556b472e70_0 .net "A", 0 0, L_0x55556baa60c0;  1 drivers
v0x55556b4729e0_0 .net "B", 0 0, L_0x55556baa61f0;  1 drivers
v0x55556b472aa0_0 .net "Cin", 0 0, L_0x55556baa6320;  1 drivers
v0x55556b472600_0 .net "Cout", 0 0, L_0x55556baa5fb0;  1 drivers
v0x55556b4726c0_0 .net "Sum", 0 0, L_0x55556baa5c60;  1 drivers
v0x55556b472270_0 .net *"_ivl_0", 0 0, L_0x55556baa5bf0;  1 drivers
v0x55556b472350_0 .net *"_ivl_4", 0 0, L_0x55556baa5d20;  1 drivers
v0x55556b46d230_0 .net *"_ivl_6", 0 0, L_0x55556baa5e30;  1 drivers
v0x55556b46d2f0_0 .net *"_ivl_8", 0 0, L_0x55556baa5ea0;  1 drivers
S_0x55556b477520 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b312230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baa6550 .functor XOR 1, L_0x55556baa6a60, L_0x55556baa6c20, C4<0>, C4<0>;
L_0x55556baa65c0 .functor XOR 1, L_0x55556baa6550, L_0x55556baa6de0, C4<0>, C4<0>;
L_0x55556baa6680 .functor AND 1, L_0x55556baa6a60, L_0x55556baa6c20, C4<1>, C4<1>;
L_0x55556baa6790 .functor XOR 1, L_0x55556baa6a60, L_0x55556baa6c20, C4<0>, C4<0>;
L_0x55556baa6800 .functor AND 1, L_0x55556baa6de0, L_0x55556baa6790, C4<1>, C4<1>;
L_0x55556baa6910 .functor OR 1, L_0x55556baa6680, L_0x55556baa6800, C4<0>, C4<0>;
v0x55556b476990_0 .net "A", 0 0, L_0x55556baa6a60;  1 drivers
v0x55556b46a180_0 .net "B", 0 0, L_0x55556baa6c20;  1 drivers
v0x55556b46a240_0 .net "Cin", 0 0, L_0x55556baa6de0;  1 drivers
v0x55556b45f140_0 .net "Cout", 0 0, L_0x55556baa6910;  alias, 1 drivers
v0x55556b45f200_0 .net "Sum", 0 0, L_0x55556baa65c0;  1 drivers
v0x55556b453b00_0 .net *"_ivl_0", 0 0, L_0x55556baa6550;  1 drivers
v0x55556b453be0_0 .net *"_ivl_4", 0 0, L_0x55556baa6680;  1 drivers
v0x55556b4484c0_0 .net *"_ivl_6", 0 0, L_0x55556baa6790;  1 drivers
v0x55556b4485a0_0 .net *"_ivl_8", 0 0, L_0x55556baa6800;  1 drivers
S_0x55556b4f5e60 .scope module, "u_stage_if" "stage_if" 14 213, 30 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_redirect_pc";
    .port_info 5 /INPUT 1 "i_redirect_valid";
    .port_info 6 /INPUT 1 "i_btb_update";
    .port_info 7 /INPUT 32 "i_btb_update_pc";
    .port_info 8 /INPUT 32 "i_btb_update_target";
    .port_info 9 /OUTPUT 32 "o_imem_addr";
    .port_info 10 /INPUT 32 "i_imem_rdata";
    .port_info 11 /OUTPUT 32 "o_pc";
    .port_info 12 /OUTPUT 32 "o_instr";
    .port_info 13 /OUTPUT 1 "o_pred_taken";
P_0x55556b6584a0 .param/l "BTB_INDEX_BITS" 1 30 35, +C4<00000000000000000000000000000110>;
P_0x55556b6584e0 .param/l "BTB_SIZE" 1 30 34, +C4<00000000000000000000000001000000>;
L_0x55556ba735c0 .functor BUFZ 32, v0x55556b7a59e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556ba73630 .functor BUFZ 32, v0x55556b7a59e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556ba736a0 .functor BUFZ 1, v0x55556b7a9300_0, C4<0>, C4<0>, C4<0>;
L_0x55556bb9e550 .functor BUFT 32, L_0x55556ba73db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7b3870_0 .net "btb_index", 5 0, L_0x55556ba60280;  1 drivers
v0x55556b7b3970 .array "btb_tag", 0 63, 31 0;
v0x55556b7b48a0 .array "btb_target", 0 63, 31 0;
v0x55556b7b4940 .array "btb_valid", 0 63, 0 0;
v0x55556b7b1020_0 .net "cout_dummy", 0 0, L_0x55556ba72650;  1 drivers
v0x55556b7b1110_0 .net "i_btb_update", 0 0, L_0x55556ba73a20;  1 drivers
v0x55556b7b2050_0 .net "i_btb_update_pc", 31 0, L_0x55556baa8bc0;  alias, 1 drivers
v0x55556b7b2110_0 .net "i_btb_update_target", 31 0, L_0x55556baa8cc0;  alias, 1 drivers
v0x55556b7ad320_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
L_0x7fce156f63c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b7ad3c0_0 .net "i_flush", 0 0, L_0x7fce156f63c0;  1 drivers
v0x55556b7aa760_0 .net "i_imem_rdata", 31 0, L_0x55556ba73db0;  alias, 1 drivers
v0x55556b7aa820_0 .net "i_redirect_pc", 31 0, v0x55556b383270_0;  alias, 1 drivers
v0x55556b7ad910_0 .net "i_redirect_valid", 0 0, L_0x55556ba73870;  1 drivers
v0x55556b7ad9b0_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b7ae800_0 .net "i_stall", 0 0, L_0x55556ba73710;  1 drivers
v0x55556b7ae8a0_0 .net "o_imem_addr", 31 0, L_0x55556ba735c0;  alias, 1 drivers
v0x55556b7aadf0_0 .net "o_instr", 31 0, L_0x55556bb9e550;  alias, 1 drivers
v0x55556b7abe20_0 .net "o_pc", 31 0, L_0x55556ba73630;  alias, 1 drivers
v0x55556b7abef0_0 .net "o_pred_taken", 0 0, L_0x55556ba736a0;  alias, 1 drivers
v0x55556b7a8230_0 .var "pc_next", 31 0;
v0x55556b7a82d0_0 .net "pc_plus4", 31 0, L_0x55556ba732f0;  1 drivers
v0x55556b7a9260_0 .var "pc_pred", 31 0;
v0x55556b7a9300_0 .var "pred_taken", 0 0;
v0x55556b7a59e0_0 .var "r_pc", 31 0;
v0x55556b7a5ad0_0 .net "update_index", 5 0, L_0x55556ba60370;  1 drivers
E_0x55556b739be0/0 .event anyedge, v0x55556b7ad910_0, v0x55556b383270_0, v0x55556b7a9300_0, v0x55556b7a9260_0;
E_0x55556b739be0/1 .event anyedge, v0x55556b7b7460_0;
E_0x55556b739be0 .event/or E_0x55556b739be0/0, E_0x55556b739be0/1;
v0x55556b7b4940_0 .array/port v0x55556b7b4940, 0;
v0x55556b7b4940_1 .array/port v0x55556b7b4940, 1;
E_0x55556afb1030/0 .event anyedge, v0x55556b7b7460_0, v0x55556b7b3870_0, v0x55556b7b4940_0, v0x55556b7b4940_1;
v0x55556b7b4940_2 .array/port v0x55556b7b4940, 2;
v0x55556b7b4940_3 .array/port v0x55556b7b4940, 3;
v0x55556b7b4940_4 .array/port v0x55556b7b4940, 4;
v0x55556b7b4940_5 .array/port v0x55556b7b4940, 5;
E_0x55556afb1030/1 .event anyedge, v0x55556b7b4940_2, v0x55556b7b4940_3, v0x55556b7b4940_4, v0x55556b7b4940_5;
v0x55556b7b4940_6 .array/port v0x55556b7b4940, 6;
v0x55556b7b4940_7 .array/port v0x55556b7b4940, 7;
v0x55556b7b4940_8 .array/port v0x55556b7b4940, 8;
v0x55556b7b4940_9 .array/port v0x55556b7b4940, 9;
E_0x55556afb1030/2 .event anyedge, v0x55556b7b4940_6, v0x55556b7b4940_7, v0x55556b7b4940_8, v0x55556b7b4940_9;
v0x55556b7b4940_10 .array/port v0x55556b7b4940, 10;
v0x55556b7b4940_11 .array/port v0x55556b7b4940, 11;
v0x55556b7b4940_12 .array/port v0x55556b7b4940, 12;
v0x55556b7b4940_13 .array/port v0x55556b7b4940, 13;
E_0x55556afb1030/3 .event anyedge, v0x55556b7b4940_10, v0x55556b7b4940_11, v0x55556b7b4940_12, v0x55556b7b4940_13;
v0x55556b7b4940_14 .array/port v0x55556b7b4940, 14;
v0x55556b7b4940_15 .array/port v0x55556b7b4940, 15;
v0x55556b7b4940_16 .array/port v0x55556b7b4940, 16;
v0x55556b7b4940_17 .array/port v0x55556b7b4940, 17;
E_0x55556afb1030/4 .event anyedge, v0x55556b7b4940_14, v0x55556b7b4940_15, v0x55556b7b4940_16, v0x55556b7b4940_17;
v0x55556b7b4940_18 .array/port v0x55556b7b4940, 18;
v0x55556b7b4940_19 .array/port v0x55556b7b4940, 19;
v0x55556b7b4940_20 .array/port v0x55556b7b4940, 20;
v0x55556b7b4940_21 .array/port v0x55556b7b4940, 21;
E_0x55556afb1030/5 .event anyedge, v0x55556b7b4940_18, v0x55556b7b4940_19, v0x55556b7b4940_20, v0x55556b7b4940_21;
v0x55556b7b4940_22 .array/port v0x55556b7b4940, 22;
v0x55556b7b4940_23 .array/port v0x55556b7b4940, 23;
v0x55556b7b4940_24 .array/port v0x55556b7b4940, 24;
v0x55556b7b4940_25 .array/port v0x55556b7b4940, 25;
E_0x55556afb1030/6 .event anyedge, v0x55556b7b4940_22, v0x55556b7b4940_23, v0x55556b7b4940_24, v0x55556b7b4940_25;
v0x55556b7b4940_26 .array/port v0x55556b7b4940, 26;
v0x55556b7b4940_27 .array/port v0x55556b7b4940, 27;
v0x55556b7b4940_28 .array/port v0x55556b7b4940, 28;
v0x55556b7b4940_29 .array/port v0x55556b7b4940, 29;
E_0x55556afb1030/7 .event anyedge, v0x55556b7b4940_26, v0x55556b7b4940_27, v0x55556b7b4940_28, v0x55556b7b4940_29;
v0x55556b7b4940_30 .array/port v0x55556b7b4940, 30;
v0x55556b7b4940_31 .array/port v0x55556b7b4940, 31;
v0x55556b7b4940_32 .array/port v0x55556b7b4940, 32;
v0x55556b7b4940_33 .array/port v0x55556b7b4940, 33;
E_0x55556afb1030/8 .event anyedge, v0x55556b7b4940_30, v0x55556b7b4940_31, v0x55556b7b4940_32, v0x55556b7b4940_33;
v0x55556b7b4940_34 .array/port v0x55556b7b4940, 34;
v0x55556b7b4940_35 .array/port v0x55556b7b4940, 35;
v0x55556b7b4940_36 .array/port v0x55556b7b4940, 36;
v0x55556b7b4940_37 .array/port v0x55556b7b4940, 37;
E_0x55556afb1030/9 .event anyedge, v0x55556b7b4940_34, v0x55556b7b4940_35, v0x55556b7b4940_36, v0x55556b7b4940_37;
v0x55556b7b4940_38 .array/port v0x55556b7b4940, 38;
v0x55556b7b4940_39 .array/port v0x55556b7b4940, 39;
v0x55556b7b4940_40 .array/port v0x55556b7b4940, 40;
v0x55556b7b4940_41 .array/port v0x55556b7b4940, 41;
E_0x55556afb1030/10 .event anyedge, v0x55556b7b4940_38, v0x55556b7b4940_39, v0x55556b7b4940_40, v0x55556b7b4940_41;
v0x55556b7b4940_42 .array/port v0x55556b7b4940, 42;
v0x55556b7b4940_43 .array/port v0x55556b7b4940, 43;
v0x55556b7b4940_44 .array/port v0x55556b7b4940, 44;
v0x55556b7b4940_45 .array/port v0x55556b7b4940, 45;
E_0x55556afb1030/11 .event anyedge, v0x55556b7b4940_42, v0x55556b7b4940_43, v0x55556b7b4940_44, v0x55556b7b4940_45;
v0x55556b7b4940_46 .array/port v0x55556b7b4940, 46;
v0x55556b7b4940_47 .array/port v0x55556b7b4940, 47;
v0x55556b7b4940_48 .array/port v0x55556b7b4940, 48;
v0x55556b7b4940_49 .array/port v0x55556b7b4940, 49;
E_0x55556afb1030/12 .event anyedge, v0x55556b7b4940_46, v0x55556b7b4940_47, v0x55556b7b4940_48, v0x55556b7b4940_49;
v0x55556b7b4940_50 .array/port v0x55556b7b4940, 50;
v0x55556b7b4940_51 .array/port v0x55556b7b4940, 51;
v0x55556b7b4940_52 .array/port v0x55556b7b4940, 52;
v0x55556b7b4940_53 .array/port v0x55556b7b4940, 53;
E_0x55556afb1030/13 .event anyedge, v0x55556b7b4940_50, v0x55556b7b4940_51, v0x55556b7b4940_52, v0x55556b7b4940_53;
v0x55556b7b4940_54 .array/port v0x55556b7b4940, 54;
v0x55556b7b4940_55 .array/port v0x55556b7b4940, 55;
v0x55556b7b4940_56 .array/port v0x55556b7b4940, 56;
v0x55556b7b4940_57 .array/port v0x55556b7b4940, 57;
E_0x55556afb1030/14 .event anyedge, v0x55556b7b4940_54, v0x55556b7b4940_55, v0x55556b7b4940_56, v0x55556b7b4940_57;
v0x55556b7b4940_58 .array/port v0x55556b7b4940, 58;
v0x55556b7b4940_59 .array/port v0x55556b7b4940, 59;
v0x55556b7b4940_60 .array/port v0x55556b7b4940, 60;
v0x55556b7b4940_61 .array/port v0x55556b7b4940, 61;
E_0x55556afb1030/15 .event anyedge, v0x55556b7b4940_58, v0x55556b7b4940_59, v0x55556b7b4940_60, v0x55556b7b4940_61;
v0x55556b7b4940_62 .array/port v0x55556b7b4940, 62;
v0x55556b7b4940_63 .array/port v0x55556b7b4940, 63;
v0x55556b7b3970_0 .array/port v0x55556b7b3970, 0;
v0x55556b7b3970_1 .array/port v0x55556b7b3970, 1;
E_0x55556afb1030/16 .event anyedge, v0x55556b7b4940_62, v0x55556b7b4940_63, v0x55556b7b3970_0, v0x55556b7b3970_1;
v0x55556b7b3970_2 .array/port v0x55556b7b3970, 2;
v0x55556b7b3970_3 .array/port v0x55556b7b3970, 3;
v0x55556b7b3970_4 .array/port v0x55556b7b3970, 4;
v0x55556b7b3970_5 .array/port v0x55556b7b3970, 5;
E_0x55556afb1030/17 .event anyedge, v0x55556b7b3970_2, v0x55556b7b3970_3, v0x55556b7b3970_4, v0x55556b7b3970_5;
v0x55556b7b3970_6 .array/port v0x55556b7b3970, 6;
v0x55556b7b3970_7 .array/port v0x55556b7b3970, 7;
v0x55556b7b3970_8 .array/port v0x55556b7b3970, 8;
v0x55556b7b3970_9 .array/port v0x55556b7b3970, 9;
E_0x55556afb1030/18 .event anyedge, v0x55556b7b3970_6, v0x55556b7b3970_7, v0x55556b7b3970_8, v0x55556b7b3970_9;
v0x55556b7b3970_10 .array/port v0x55556b7b3970, 10;
v0x55556b7b3970_11 .array/port v0x55556b7b3970, 11;
v0x55556b7b3970_12 .array/port v0x55556b7b3970, 12;
v0x55556b7b3970_13 .array/port v0x55556b7b3970, 13;
E_0x55556afb1030/19 .event anyedge, v0x55556b7b3970_10, v0x55556b7b3970_11, v0x55556b7b3970_12, v0x55556b7b3970_13;
v0x55556b7b3970_14 .array/port v0x55556b7b3970, 14;
v0x55556b7b3970_15 .array/port v0x55556b7b3970, 15;
v0x55556b7b3970_16 .array/port v0x55556b7b3970, 16;
v0x55556b7b3970_17 .array/port v0x55556b7b3970, 17;
E_0x55556afb1030/20 .event anyedge, v0x55556b7b3970_14, v0x55556b7b3970_15, v0x55556b7b3970_16, v0x55556b7b3970_17;
v0x55556b7b3970_18 .array/port v0x55556b7b3970, 18;
v0x55556b7b3970_19 .array/port v0x55556b7b3970, 19;
v0x55556b7b3970_20 .array/port v0x55556b7b3970, 20;
v0x55556b7b3970_21 .array/port v0x55556b7b3970, 21;
E_0x55556afb1030/21 .event anyedge, v0x55556b7b3970_18, v0x55556b7b3970_19, v0x55556b7b3970_20, v0x55556b7b3970_21;
v0x55556b7b3970_22 .array/port v0x55556b7b3970, 22;
v0x55556b7b3970_23 .array/port v0x55556b7b3970, 23;
v0x55556b7b3970_24 .array/port v0x55556b7b3970, 24;
v0x55556b7b3970_25 .array/port v0x55556b7b3970, 25;
E_0x55556afb1030/22 .event anyedge, v0x55556b7b3970_22, v0x55556b7b3970_23, v0x55556b7b3970_24, v0x55556b7b3970_25;
v0x55556b7b3970_26 .array/port v0x55556b7b3970, 26;
v0x55556b7b3970_27 .array/port v0x55556b7b3970, 27;
v0x55556b7b3970_28 .array/port v0x55556b7b3970, 28;
v0x55556b7b3970_29 .array/port v0x55556b7b3970, 29;
E_0x55556afb1030/23 .event anyedge, v0x55556b7b3970_26, v0x55556b7b3970_27, v0x55556b7b3970_28, v0x55556b7b3970_29;
v0x55556b7b3970_30 .array/port v0x55556b7b3970, 30;
v0x55556b7b3970_31 .array/port v0x55556b7b3970, 31;
v0x55556b7b3970_32 .array/port v0x55556b7b3970, 32;
v0x55556b7b3970_33 .array/port v0x55556b7b3970, 33;
E_0x55556afb1030/24 .event anyedge, v0x55556b7b3970_30, v0x55556b7b3970_31, v0x55556b7b3970_32, v0x55556b7b3970_33;
v0x55556b7b3970_34 .array/port v0x55556b7b3970, 34;
v0x55556b7b3970_35 .array/port v0x55556b7b3970, 35;
v0x55556b7b3970_36 .array/port v0x55556b7b3970, 36;
v0x55556b7b3970_37 .array/port v0x55556b7b3970, 37;
E_0x55556afb1030/25 .event anyedge, v0x55556b7b3970_34, v0x55556b7b3970_35, v0x55556b7b3970_36, v0x55556b7b3970_37;
v0x55556b7b3970_38 .array/port v0x55556b7b3970, 38;
v0x55556b7b3970_39 .array/port v0x55556b7b3970, 39;
v0x55556b7b3970_40 .array/port v0x55556b7b3970, 40;
v0x55556b7b3970_41 .array/port v0x55556b7b3970, 41;
E_0x55556afb1030/26 .event anyedge, v0x55556b7b3970_38, v0x55556b7b3970_39, v0x55556b7b3970_40, v0x55556b7b3970_41;
v0x55556b7b3970_42 .array/port v0x55556b7b3970, 42;
v0x55556b7b3970_43 .array/port v0x55556b7b3970, 43;
v0x55556b7b3970_44 .array/port v0x55556b7b3970, 44;
v0x55556b7b3970_45 .array/port v0x55556b7b3970, 45;
E_0x55556afb1030/27 .event anyedge, v0x55556b7b3970_42, v0x55556b7b3970_43, v0x55556b7b3970_44, v0x55556b7b3970_45;
v0x55556b7b3970_46 .array/port v0x55556b7b3970, 46;
v0x55556b7b3970_47 .array/port v0x55556b7b3970, 47;
v0x55556b7b3970_48 .array/port v0x55556b7b3970, 48;
v0x55556b7b3970_49 .array/port v0x55556b7b3970, 49;
E_0x55556afb1030/28 .event anyedge, v0x55556b7b3970_46, v0x55556b7b3970_47, v0x55556b7b3970_48, v0x55556b7b3970_49;
v0x55556b7b3970_50 .array/port v0x55556b7b3970, 50;
v0x55556b7b3970_51 .array/port v0x55556b7b3970, 51;
v0x55556b7b3970_52 .array/port v0x55556b7b3970, 52;
v0x55556b7b3970_53 .array/port v0x55556b7b3970, 53;
E_0x55556afb1030/29 .event anyedge, v0x55556b7b3970_50, v0x55556b7b3970_51, v0x55556b7b3970_52, v0x55556b7b3970_53;
v0x55556b7b3970_54 .array/port v0x55556b7b3970, 54;
v0x55556b7b3970_55 .array/port v0x55556b7b3970, 55;
v0x55556b7b3970_56 .array/port v0x55556b7b3970, 56;
v0x55556b7b3970_57 .array/port v0x55556b7b3970, 57;
E_0x55556afb1030/30 .event anyedge, v0x55556b7b3970_54, v0x55556b7b3970_55, v0x55556b7b3970_56, v0x55556b7b3970_57;
v0x55556b7b3970_58 .array/port v0x55556b7b3970, 58;
v0x55556b7b3970_59 .array/port v0x55556b7b3970, 59;
v0x55556b7b3970_60 .array/port v0x55556b7b3970, 60;
v0x55556b7b3970_61 .array/port v0x55556b7b3970, 61;
E_0x55556afb1030/31 .event anyedge, v0x55556b7b3970_58, v0x55556b7b3970_59, v0x55556b7b3970_60, v0x55556b7b3970_61;
v0x55556b7b3970_62 .array/port v0x55556b7b3970, 62;
v0x55556b7b3970_63 .array/port v0x55556b7b3970, 63;
v0x55556b7b48a0_0 .array/port v0x55556b7b48a0, 0;
E_0x55556afb1030/32 .event anyedge, v0x55556b7b3970_62, v0x55556b7b3970_63, v0x55556b7b9e40_0, v0x55556b7b48a0_0;
v0x55556b7b48a0_1 .array/port v0x55556b7b48a0, 1;
v0x55556b7b48a0_2 .array/port v0x55556b7b48a0, 2;
v0x55556b7b48a0_3 .array/port v0x55556b7b48a0, 3;
v0x55556b7b48a0_4 .array/port v0x55556b7b48a0, 4;
E_0x55556afb1030/33 .event anyedge, v0x55556b7b48a0_1, v0x55556b7b48a0_2, v0x55556b7b48a0_3, v0x55556b7b48a0_4;
v0x55556b7b48a0_5 .array/port v0x55556b7b48a0, 5;
v0x55556b7b48a0_6 .array/port v0x55556b7b48a0, 6;
v0x55556b7b48a0_7 .array/port v0x55556b7b48a0, 7;
v0x55556b7b48a0_8 .array/port v0x55556b7b48a0, 8;
E_0x55556afb1030/34 .event anyedge, v0x55556b7b48a0_5, v0x55556b7b48a0_6, v0x55556b7b48a0_7, v0x55556b7b48a0_8;
v0x55556b7b48a0_9 .array/port v0x55556b7b48a0, 9;
v0x55556b7b48a0_10 .array/port v0x55556b7b48a0, 10;
v0x55556b7b48a0_11 .array/port v0x55556b7b48a0, 11;
v0x55556b7b48a0_12 .array/port v0x55556b7b48a0, 12;
E_0x55556afb1030/35 .event anyedge, v0x55556b7b48a0_9, v0x55556b7b48a0_10, v0x55556b7b48a0_11, v0x55556b7b48a0_12;
v0x55556b7b48a0_13 .array/port v0x55556b7b48a0, 13;
v0x55556b7b48a0_14 .array/port v0x55556b7b48a0, 14;
v0x55556b7b48a0_15 .array/port v0x55556b7b48a0, 15;
v0x55556b7b48a0_16 .array/port v0x55556b7b48a0, 16;
E_0x55556afb1030/36 .event anyedge, v0x55556b7b48a0_13, v0x55556b7b48a0_14, v0x55556b7b48a0_15, v0x55556b7b48a0_16;
v0x55556b7b48a0_17 .array/port v0x55556b7b48a0, 17;
v0x55556b7b48a0_18 .array/port v0x55556b7b48a0, 18;
v0x55556b7b48a0_19 .array/port v0x55556b7b48a0, 19;
v0x55556b7b48a0_20 .array/port v0x55556b7b48a0, 20;
E_0x55556afb1030/37 .event anyedge, v0x55556b7b48a0_17, v0x55556b7b48a0_18, v0x55556b7b48a0_19, v0x55556b7b48a0_20;
v0x55556b7b48a0_21 .array/port v0x55556b7b48a0, 21;
v0x55556b7b48a0_22 .array/port v0x55556b7b48a0, 22;
v0x55556b7b48a0_23 .array/port v0x55556b7b48a0, 23;
v0x55556b7b48a0_24 .array/port v0x55556b7b48a0, 24;
E_0x55556afb1030/38 .event anyedge, v0x55556b7b48a0_21, v0x55556b7b48a0_22, v0x55556b7b48a0_23, v0x55556b7b48a0_24;
v0x55556b7b48a0_25 .array/port v0x55556b7b48a0, 25;
v0x55556b7b48a0_26 .array/port v0x55556b7b48a0, 26;
v0x55556b7b48a0_27 .array/port v0x55556b7b48a0, 27;
v0x55556b7b48a0_28 .array/port v0x55556b7b48a0, 28;
E_0x55556afb1030/39 .event anyedge, v0x55556b7b48a0_25, v0x55556b7b48a0_26, v0x55556b7b48a0_27, v0x55556b7b48a0_28;
v0x55556b7b48a0_29 .array/port v0x55556b7b48a0, 29;
v0x55556b7b48a0_30 .array/port v0x55556b7b48a0, 30;
v0x55556b7b48a0_31 .array/port v0x55556b7b48a0, 31;
v0x55556b7b48a0_32 .array/port v0x55556b7b48a0, 32;
E_0x55556afb1030/40 .event anyedge, v0x55556b7b48a0_29, v0x55556b7b48a0_30, v0x55556b7b48a0_31, v0x55556b7b48a0_32;
v0x55556b7b48a0_33 .array/port v0x55556b7b48a0, 33;
v0x55556b7b48a0_34 .array/port v0x55556b7b48a0, 34;
v0x55556b7b48a0_35 .array/port v0x55556b7b48a0, 35;
v0x55556b7b48a0_36 .array/port v0x55556b7b48a0, 36;
E_0x55556afb1030/41 .event anyedge, v0x55556b7b48a0_33, v0x55556b7b48a0_34, v0x55556b7b48a0_35, v0x55556b7b48a0_36;
v0x55556b7b48a0_37 .array/port v0x55556b7b48a0, 37;
v0x55556b7b48a0_38 .array/port v0x55556b7b48a0, 38;
v0x55556b7b48a0_39 .array/port v0x55556b7b48a0, 39;
v0x55556b7b48a0_40 .array/port v0x55556b7b48a0, 40;
E_0x55556afb1030/42 .event anyedge, v0x55556b7b48a0_37, v0x55556b7b48a0_38, v0x55556b7b48a0_39, v0x55556b7b48a0_40;
v0x55556b7b48a0_41 .array/port v0x55556b7b48a0, 41;
v0x55556b7b48a0_42 .array/port v0x55556b7b48a0, 42;
v0x55556b7b48a0_43 .array/port v0x55556b7b48a0, 43;
v0x55556b7b48a0_44 .array/port v0x55556b7b48a0, 44;
E_0x55556afb1030/43 .event anyedge, v0x55556b7b48a0_41, v0x55556b7b48a0_42, v0x55556b7b48a0_43, v0x55556b7b48a0_44;
v0x55556b7b48a0_45 .array/port v0x55556b7b48a0, 45;
v0x55556b7b48a0_46 .array/port v0x55556b7b48a0, 46;
v0x55556b7b48a0_47 .array/port v0x55556b7b48a0, 47;
v0x55556b7b48a0_48 .array/port v0x55556b7b48a0, 48;
E_0x55556afb1030/44 .event anyedge, v0x55556b7b48a0_45, v0x55556b7b48a0_46, v0x55556b7b48a0_47, v0x55556b7b48a0_48;
v0x55556b7b48a0_49 .array/port v0x55556b7b48a0, 49;
v0x55556b7b48a0_50 .array/port v0x55556b7b48a0, 50;
v0x55556b7b48a0_51 .array/port v0x55556b7b48a0, 51;
v0x55556b7b48a0_52 .array/port v0x55556b7b48a0, 52;
E_0x55556afb1030/45 .event anyedge, v0x55556b7b48a0_49, v0x55556b7b48a0_50, v0x55556b7b48a0_51, v0x55556b7b48a0_52;
v0x55556b7b48a0_53 .array/port v0x55556b7b48a0, 53;
v0x55556b7b48a0_54 .array/port v0x55556b7b48a0, 54;
v0x55556b7b48a0_55 .array/port v0x55556b7b48a0, 55;
v0x55556b7b48a0_56 .array/port v0x55556b7b48a0, 56;
E_0x55556afb1030/46 .event anyedge, v0x55556b7b48a0_53, v0x55556b7b48a0_54, v0x55556b7b48a0_55, v0x55556b7b48a0_56;
v0x55556b7b48a0_57 .array/port v0x55556b7b48a0, 57;
v0x55556b7b48a0_58 .array/port v0x55556b7b48a0, 58;
v0x55556b7b48a0_59 .array/port v0x55556b7b48a0, 59;
v0x55556b7b48a0_60 .array/port v0x55556b7b48a0, 60;
E_0x55556afb1030/47 .event anyedge, v0x55556b7b48a0_57, v0x55556b7b48a0_58, v0x55556b7b48a0_59, v0x55556b7b48a0_60;
v0x55556b7b48a0_61 .array/port v0x55556b7b48a0, 61;
v0x55556b7b48a0_62 .array/port v0x55556b7b48a0, 62;
v0x55556b7b48a0_63 .array/port v0x55556b7b48a0, 63;
E_0x55556afb1030/48 .event anyedge, v0x55556b7b48a0_61, v0x55556b7b48a0_62, v0x55556b7b48a0_63;
E_0x55556afb1030 .event/or E_0x55556afb1030/0, E_0x55556afb1030/1, E_0x55556afb1030/2, E_0x55556afb1030/3, E_0x55556afb1030/4, E_0x55556afb1030/5, E_0x55556afb1030/6, E_0x55556afb1030/7, E_0x55556afb1030/8, E_0x55556afb1030/9, E_0x55556afb1030/10, E_0x55556afb1030/11, E_0x55556afb1030/12, E_0x55556afb1030/13, E_0x55556afb1030/14, E_0x55556afb1030/15, E_0x55556afb1030/16, E_0x55556afb1030/17, E_0x55556afb1030/18, E_0x55556afb1030/19, E_0x55556afb1030/20, E_0x55556afb1030/21, E_0x55556afb1030/22, E_0x55556afb1030/23, E_0x55556afb1030/24, E_0x55556afb1030/25, E_0x55556afb1030/26, E_0x55556afb1030/27, E_0x55556afb1030/28, E_0x55556afb1030/29, E_0x55556afb1030/30, E_0x55556afb1030/31, E_0x55556afb1030/32, E_0x55556afb1030/33, E_0x55556afb1030/34, E_0x55556afb1030/35, E_0x55556afb1030/36, E_0x55556afb1030/37, E_0x55556afb1030/38, E_0x55556afb1030/39, E_0x55556afb1030/40, E_0x55556afb1030/41, E_0x55556afb1030/42, E_0x55556afb1030/43, E_0x55556afb1030/44, E_0x55556afb1030/45, E_0x55556afb1030/46, E_0x55556afb1030/47, E_0x55556afb1030/48;
L_0x55556ba60280 .part v0x55556b7a59e0_0, 2, 6;
L_0x55556ba60370 .part L_0x55556baa8bc0, 2, 6;
S_0x55556b531cd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 30 61, 30 61 0, S_0x55556b4f5e60;
 .timescale 0 0;
v0x55556b5373d0_0 .var/2s "i", 31 0;
S_0x55556b534810 .scope module, "pc_adder" "FA_32bit" 30 75, 24 47 0, S_0x55556b4f5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7b9e40_0 .net "A", 31 0, v0x55556b7a59e0_0;  1 drivers
L_0x7fce156f6330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55556b7b9f40_0 .net "B", 31 0, L_0x7fce156f6330;  1 drivers
L_0x7fce156f6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b7b6430_0 .net "Cin", 0 0, L_0x7fce156f6378;  1 drivers
v0x55556b7b6520_0 .net "Cout", 0 0, L_0x55556ba72650;  alias, 1 drivers
v0x55556b7b7460_0 .net "Sum", 31 0, L_0x55556ba732f0;  alias, 1 drivers
v0x55556b7b7550_0 .net "carry", 6 0, L_0x55556ba70820;  1 drivers
L_0x55556ba62820 .part v0x55556b7a59e0_0, 0, 4;
L_0x55556ba628c0 .part L_0x7fce156f6330, 0, 4;
L_0x55556ba64b10 .part v0x55556b7a59e0_0, 4, 4;
L_0x55556ba64c40 .part L_0x7fce156f6330, 4, 4;
L_0x55556ba64ce0 .part L_0x55556ba70820, 0, 1;
L_0x55556ba670c0 .part v0x55556b7a59e0_0, 8, 4;
L_0x55556ba671a0 .part L_0x7fce156f6330, 8, 4;
L_0x55556ba67240 .part L_0x55556ba70820, 1, 1;
L_0x55556ba69680 .part v0x55556b7a59e0_0, 12, 4;
L_0x55556ba69720 .part L_0x7fce156f6330, 12, 4;
L_0x55556ba69850 .part L_0x55556ba70820, 2, 1;
L_0x55556ba6bbf0 .part v0x55556b7a59e0_0, 16, 4;
L_0x55556ba6bd00 .part L_0x7fce156f6330, 16, 4;
L_0x55556ba6bda0 .part L_0x55556ba70820, 3, 1;
L_0x55556ba6e190 .part v0x55556b7a59e0_0, 20, 4;
L_0x55556ba6e340 .part L_0x7fce156f6330, 20, 4;
L_0x55556ba6e470 .part L_0x55556ba70820, 4, 1;
L_0x55556ba70780 .part v0x55556b7a59e0_0, 24, 4;
L_0x55556ba708c0 .part L_0x7fce156f6330, 24, 4;
L_0x55556ba70960 .part L_0x55556ba70820, 5, 1;
LS_0x55556ba70820_0_0 .concat8 [ 1 1 1 1], L_0x55556ba62100, L_0x55556ba64390, L_0x55556ba669a0, L_0x55556ba68f60;
LS_0x55556ba70820_0_4 .concat8 [ 1 1 1 0], L_0x55556ba6b470, L_0x55556ba6da70, L_0x55556ba70060;
L_0x55556ba70820 .concat8 [ 4 3 0 0], LS_0x55556ba70820_0_0, LS_0x55556ba70820_0_4;
L_0x55556ba72d60 .part v0x55556b7a59e0_0, 28, 4;
L_0x55556ba72ec0 .part L_0x7fce156f6330, 28, 4;
L_0x55556ba73070 .part L_0x55556ba70820, 6, 1;
LS_0x55556ba732f0_0_0 .concat8 [ 4 4 4 4], L_0x55556ba62780, L_0x55556ba64a70, L_0x55556ba67020, L_0x55556ba695e0;
LS_0x55556ba732f0_0_4 .concat8 [ 4 4 4 4], L_0x55556ba6bb50, L_0x55556ba6e0f0, L_0x55556ba706e0, L_0x55556ba72cc0;
L_0x55556ba732f0 .concat8 [ 16 16 0 0], LS_0x55556ba732f0_0_0, LS_0x55556ba732f0_0_4;
S_0x55556b526b90 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b5cef80_0 .net "A", 3 0, L_0x55556ba62820;  1 drivers
v0x55556b5cf080_0 .net "B", 3 0, L_0x55556ba628c0;  1 drivers
v0x55556b5c3940_0 .net "Cin", 0 0, L_0x7fce156f6378;  alias, 1 drivers
v0x55556b5c3a10_0 .net "Cout", 0 0, L_0x55556ba62100;  1 drivers
v0x55556b5b8300_0 .net "Sum", 3 0, L_0x55556ba62780;  1 drivers
v0x55556b5b83a0_0 .net "carry", 2 0, L_0x55556ba61c00;  1 drivers
L_0x55556ba60960 .part L_0x55556ba62820, 0, 1;
L_0x55556ba60a90 .part L_0x55556ba628c0, 0, 1;
L_0x55556ba61080 .part L_0x55556ba62820, 1, 1;
L_0x55556ba611b0 .part L_0x55556ba628c0, 1, 1;
L_0x55556ba61310 .part L_0x55556ba61c00, 0, 1;
L_0x55556ba618b0 .part L_0x55556ba62820, 2, 1;
L_0x55556ba619e0 .part L_0x55556ba628c0, 2, 1;
L_0x55556ba61b10 .part L_0x55556ba61c00, 1, 1;
L_0x55556ba61c00 .concat8 [ 1 1 1 0], L_0x55556ba60850, L_0x55556ba60f70, L_0x55556ba617a0;
L_0x55556ba62260 .part L_0x55556ba62820, 3, 1;
L_0x55556ba62420 .part L_0x55556ba628c0, 3, 1;
L_0x55556ba625e0 .part L_0x55556ba61c00, 2, 1;
L_0x55556ba62780 .concat8 [ 1 1 1 1], L_0x55556ba604b0, L_0x55556ba60c60, L_0x55556ba61420, L_0x55556ba61db0;
S_0x55556b5297d0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b526b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba60410 .functor XOR 1, L_0x55556ba60960, L_0x55556ba60a90, C4<0>, C4<0>;
L_0x55556ba604b0 .functor XOR 1, L_0x55556ba60410, L_0x7fce156f6378, C4<0>, C4<0>;
L_0x55556ba605a0 .functor AND 1, L_0x55556ba60960, L_0x55556ba60a90, C4<1>, C4<1>;
L_0x55556ba606b0 .functor XOR 1, L_0x55556ba60960, L_0x55556ba60a90, C4<0>, C4<0>;
L_0x55556ba60750 .functor AND 1, L_0x7fce156f6378, L_0x55556ba606b0, C4<1>, C4<1>;
L_0x55556ba60850 .functor OR 1, L_0x55556ba605a0, L_0x55556ba60750, C4<0>, C4<0>;
v0x55556b51b550_0 .net "A", 0 0, L_0x55556ba60960;  1 drivers
v0x55556b51b630_0 .net "B", 0 0, L_0x55556ba60a90;  1 drivers
v0x55556b520d50_0 .net "Cin", 0 0, L_0x7fce156f6378;  alias, 1 drivers
v0x55556b520e20_0 .net "Cout", 0 0, L_0x55556ba60850;  1 drivers
v0x55556b51e190_0 .net "Sum", 0 0, L_0x55556ba604b0;  1 drivers
v0x55556b50ff10_0 .net *"_ivl_0", 0 0, L_0x55556ba60410;  1 drivers
v0x55556b50fff0_0 .net *"_ivl_4", 0 0, L_0x55556ba605a0;  1 drivers
v0x55556b515710_0 .net *"_ivl_6", 0 0, L_0x55556ba606b0;  1 drivers
v0x55556b5157d0_0 .net *"_ivl_8", 0 0, L_0x55556ba60750;  1 drivers
S_0x55556b512b50 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b526b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba60bc0 .functor XOR 1, L_0x55556ba61080, L_0x55556ba611b0, C4<0>, C4<0>;
L_0x55556ba60c60 .functor XOR 1, L_0x55556ba60bc0, L_0x55556ba61310, C4<0>, C4<0>;
L_0x55556ba60d00 .functor AND 1, L_0x55556ba61080, L_0x55556ba611b0, C4<1>, C4<1>;
L_0x55556ba60dc0 .functor XOR 1, L_0x55556ba61080, L_0x55556ba611b0, C4<0>, C4<0>;
L_0x55556ba60e60 .functor AND 1, L_0x55556ba61310, L_0x55556ba60dc0, C4<1>, C4<1>;
L_0x55556ba60f70 .functor OR 1, L_0x55556ba60d00, L_0x55556ba60e60, C4<0>, C4<0>;
v0x55556b504980_0 .net "A", 0 0, L_0x55556ba61080;  1 drivers
v0x55556b50a0d0_0 .net "B", 0 0, L_0x55556ba611b0;  1 drivers
v0x55556b50a190_0 .net "Cin", 0 0, L_0x55556ba61310;  1 drivers
v0x55556b507510_0 .net "Cout", 0 0, L_0x55556ba60f70;  1 drivers
v0x55556b5075d0_0 .net "Sum", 0 0, L_0x55556ba60c60;  1 drivers
v0x55556b4f9290_0 .net *"_ivl_0", 0 0, L_0x55556ba60bc0;  1 drivers
v0x55556b4f9370_0 .net *"_ivl_4", 0 0, L_0x55556ba60d00;  1 drivers
v0x55556b4fea90_0 .net *"_ivl_6", 0 0, L_0x55556ba60dc0;  1 drivers
v0x55556b4feb50_0 .net *"_ivl_8", 0 0, L_0x55556ba60e60;  1 drivers
S_0x55556b4fbed0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b526b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba613b0 .functor XOR 1, L_0x55556ba618b0, L_0x55556ba619e0, C4<0>, C4<0>;
L_0x55556ba61420 .functor XOR 1, L_0x55556ba613b0, L_0x55556ba61b10, C4<0>, C4<0>;
L_0x55556ba614e0 .functor AND 1, L_0x55556ba618b0, L_0x55556ba619e0, C4<1>, C4<1>;
L_0x55556ba615f0 .functor XOR 1, L_0x55556ba618b0, L_0x55556ba619e0, C4<0>, C4<0>;
L_0x55556ba61690 .functor AND 1, L_0x55556ba61b10, L_0x55556ba615f0, C4<1>, C4<1>;
L_0x55556ba617a0 .functor OR 1, L_0x55556ba614e0, L_0x55556ba61690, C4<0>, C4<0>;
v0x55556b4edd00_0 .net "A", 0 0, L_0x55556ba618b0;  1 drivers
v0x55556b4f3450_0 .net "B", 0 0, L_0x55556ba619e0;  1 drivers
v0x55556b4f3510_0 .net "Cin", 0 0, L_0x55556ba61b10;  1 drivers
v0x55556b4f0890_0 .net "Cout", 0 0, L_0x55556ba617a0;  1 drivers
v0x55556b4f0950_0 .net "Sum", 0 0, L_0x55556ba61420;  1 drivers
v0x55556b4e29b0_0 .net *"_ivl_0", 0 0, L_0x55556ba613b0;  1 drivers
v0x55556b4e2a90_0 .net *"_ivl_4", 0 0, L_0x55556ba614e0;  1 drivers
v0x55556b4e80f0_0 .net *"_ivl_6", 0 0, L_0x55556ba615f0;  1 drivers
v0x55556b4e81b0_0 .net *"_ivl_8", 0 0, L_0x55556ba61690;  1 drivers
S_0x55556b4e5530 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b526b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba61d40 .functor XOR 1, L_0x55556ba62260, L_0x55556ba62420, C4<0>, C4<0>;
L_0x55556ba61db0 .functor XOR 1, L_0x55556ba61d40, L_0x55556ba625e0, C4<0>, C4<0>;
L_0x55556ba61e70 .functor AND 1, L_0x55556ba62260, L_0x55556ba62420, C4<1>, C4<1>;
L_0x55556ba61f80 .functor XOR 1, L_0x55556ba62260, L_0x55556ba62420, C4<0>, C4<0>;
L_0x55556ba61ff0 .functor AND 1, L_0x55556ba625e0, L_0x55556ba61f80, C4<1>, C4<1>;
L_0x55556ba62100 .functor OR 1, L_0x55556ba61e70, L_0x55556ba61ff0, C4<0>, C4<0>;
v0x55556b6012a0_0 .net "A", 0 0, L_0x55556ba62260;  1 drivers
v0x55556b609c50_0 .net "B", 0 0, L_0x55556ba62420;  1 drivers
v0x55556b609d10_0 .net "Cin", 0 0, L_0x55556ba625e0;  1 drivers
v0x55556b5f0c40_0 .net "Cout", 0 0, L_0x55556ba62100;  alias, 1 drivers
v0x55556b5f0d00_0 .net "Sum", 0 0, L_0x55556ba61db0;  1 drivers
v0x55556b5e5c00_0 .net *"_ivl_0", 0 0, L_0x55556ba61d40;  1 drivers
v0x55556b5e5ce0_0 .net *"_ivl_4", 0 0, L_0x55556ba61e70;  1 drivers
v0x55556b5da5c0_0 .net *"_ivl_6", 0 0, L_0x55556ba61f80;  1 drivers
v0x55556b5da6a0_0 .net *"_ivl_8", 0 0, L_0x55556ba61ff0;  1 drivers
S_0x55556b5accc0 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b589650_0 .net "A", 3 0, L_0x55556ba64b10;  1 drivers
v0x55556b589750_0 .net "B", 3 0, L_0x55556ba64c40;  1 drivers
v0x55556b57e010_0 .net "Cin", 0 0, L_0x55556ba64ce0;  1 drivers
v0x55556b57e0e0_0 .net "Cout", 0 0, L_0x55556ba64390;  1 drivers
v0x55556b5729d0_0 .net "Sum", 3 0, L_0x55556ba64a70;  1 drivers
v0x55556b572a70_0 .net "carry", 2 0, L_0x55556ba63e90;  1 drivers
L_0x55556ba62d90 .part L_0x55556ba64b10, 0, 1;
L_0x55556ba62ec0 .part L_0x55556ba64c40, 0, 1;
L_0x55556ba63330 .part L_0x55556ba64b10, 1, 1;
L_0x55556ba63460 .part L_0x55556ba64c40, 1, 1;
L_0x55556ba63590 .part L_0x55556ba63e90, 0, 1;
L_0x55556ba63b00 .part L_0x55556ba64b10, 2, 1;
L_0x55556ba63c70 .part L_0x55556ba64c40, 2, 1;
L_0x55556ba63da0 .part L_0x55556ba63e90, 1, 1;
L_0x55556ba63e90 .concat8 [ 1 1 1 0], L_0x55556ba62c80, L_0x55556ba63220, L_0x55556ba639f0;
L_0x55556ba644f0 .part L_0x55556ba64b10, 3, 1;
L_0x55556ba64710 .part L_0x55556ba64c40, 3, 1;
L_0x55556ba648d0 .part L_0x55556ba63e90, 2, 1;
L_0x55556ba64a70 .concat8 [ 1 1 1 1], L_0x55556ba629d0, L_0x55556ba63060, L_0x55556ba636a0, L_0x55556ba64040;
S_0x55556b5ee230 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b5accc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba62960 .functor XOR 1, L_0x55556ba62d90, L_0x55556ba62ec0, C4<0>, C4<0>;
L_0x55556ba629d0 .functor XOR 1, L_0x55556ba62960, L_0x55556ba64ce0, C4<0>, C4<0>;
L_0x55556ba62a40 .functor AND 1, L_0x55556ba62d90, L_0x55556ba62ec0, C4<1>, C4<1>;
L_0x55556ba62b50 .functor XOR 1, L_0x55556ba62d90, L_0x55556ba62ec0, C4<0>, C4<0>;
L_0x55556ba62bc0 .functor AND 1, L_0x55556ba64ce0, L_0x55556ba62b50, C4<1>, C4<1>;
L_0x55556ba62c80 .functor OR 1, L_0x55556ba62a40, L_0x55556ba62bc0, C4<0>, C4<0>;
v0x55556b5eb670_0 .net "A", 0 0, L_0x55556ba62d90;  1 drivers
v0x55556b5eb750_0 .net "B", 0 0, L_0x55556ba62ec0;  1 drivers
v0x55556b5dd9f0_0 .net "Cin", 0 0, L_0x55556ba64ce0;  alias, 1 drivers
v0x55556b5dda90_0 .net "Cout", 0 0, L_0x55556ba62c80;  1 drivers
v0x55556b5e31f0_0 .net "Sum", 0 0, L_0x55556ba629d0;  1 drivers
v0x55556b5e0630_0 .net *"_ivl_0", 0 0, L_0x55556ba62960;  1 drivers
v0x55556b5e0710_0 .net *"_ivl_4", 0 0, L_0x55556ba62a40;  1 drivers
v0x55556b5d23b0_0 .net *"_ivl_6", 0 0, L_0x55556ba62b50;  1 drivers
v0x55556b5d2470_0 .net *"_ivl_8", 0 0, L_0x55556ba62bc0;  1 drivers
S_0x55556b5d7bb0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b5accc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba62ff0 .functor XOR 1, L_0x55556ba63330, L_0x55556ba63460, C4<0>, C4<0>;
L_0x55556ba63060 .functor XOR 1, L_0x55556ba62ff0, L_0x55556ba63590, C4<0>, C4<0>;
L_0x55556ba630d0 .functor AND 1, L_0x55556ba63330, L_0x55556ba63460, C4<1>, C4<1>;
L_0x55556ba63140 .functor XOR 1, L_0x55556ba63330, L_0x55556ba63460, C4<0>, C4<0>;
L_0x55556ba631b0 .functor AND 1, L_0x55556ba63590, L_0x55556ba63140, C4<1>, C4<1>;
L_0x55556ba63220 .functor OR 1, L_0x55556ba630d0, L_0x55556ba631b0, C4<0>, C4<0>;
v0x55556b5d50a0_0 .net "A", 0 0, L_0x55556ba63330;  1 drivers
v0x55556b5c6d70_0 .net "B", 0 0, L_0x55556ba63460;  1 drivers
v0x55556b5c6e30_0 .net "Cin", 0 0, L_0x55556ba63590;  1 drivers
v0x55556b5cc570_0 .net "Cout", 0 0, L_0x55556ba63220;  1 drivers
v0x55556b5cc630_0 .net "Sum", 0 0, L_0x55556ba63060;  1 drivers
v0x55556b5c99b0_0 .net *"_ivl_0", 0 0, L_0x55556ba62ff0;  1 drivers
v0x55556b5c9a90_0 .net *"_ivl_4", 0 0, L_0x55556ba630d0;  1 drivers
v0x55556b5bb730_0 .net *"_ivl_6", 0 0, L_0x55556ba63140;  1 drivers
v0x55556b5bb7f0_0 .net *"_ivl_8", 0 0, L_0x55556ba631b0;  1 drivers
S_0x55556b5c0f30 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b5accc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba63630 .functor XOR 1, L_0x55556ba63b00, L_0x55556ba63c70, C4<0>, C4<0>;
L_0x55556ba636a0 .functor XOR 1, L_0x55556ba63630, L_0x55556ba63da0, C4<0>, C4<0>;
L_0x55556ba63760 .functor AND 1, L_0x55556ba63b00, L_0x55556ba63c70, C4<1>, C4<1>;
L_0x55556ba63870 .functor XOR 1, L_0x55556ba63b00, L_0x55556ba63c70, C4<0>, C4<0>;
L_0x55556ba638e0 .functor AND 1, L_0x55556ba63da0, L_0x55556ba63870, C4<1>, C4<1>;
L_0x55556ba639f0 .functor OR 1, L_0x55556ba63760, L_0x55556ba638e0, C4<0>, C4<0>;
v0x55556b5be420_0 .net "A", 0 0, L_0x55556ba63b00;  1 drivers
v0x55556b5b00f0_0 .net "B", 0 0, L_0x55556ba63c70;  1 drivers
v0x55556b5b01b0_0 .net "Cin", 0 0, L_0x55556ba63da0;  1 drivers
v0x55556b5b58f0_0 .net "Cout", 0 0, L_0x55556ba639f0;  1 drivers
v0x55556b5b59b0_0 .net "Sum", 0 0, L_0x55556ba636a0;  1 drivers
v0x55556b5b2d30_0 .net *"_ivl_0", 0 0, L_0x55556ba63630;  1 drivers
v0x55556b5b2df0_0 .net *"_ivl_4", 0 0, L_0x55556ba63760;  1 drivers
v0x55556b5a4ab0_0 .net *"_ivl_6", 0 0, L_0x55556ba63870;  1 drivers
v0x55556b5a4b90_0 .net *"_ivl_8", 0 0, L_0x55556ba638e0;  1 drivers
S_0x55556b5aa2b0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b5accc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba63fd0 .functor XOR 1, L_0x55556ba644f0, L_0x55556ba64710, C4<0>, C4<0>;
L_0x55556ba64040 .functor XOR 1, L_0x55556ba63fd0, L_0x55556ba648d0, C4<0>, C4<0>;
L_0x55556ba64100 .functor AND 1, L_0x55556ba644f0, L_0x55556ba64710, C4<1>, C4<1>;
L_0x55556ba64210 .functor XOR 1, L_0x55556ba644f0, L_0x55556ba64710, C4<0>, C4<0>;
L_0x55556ba64280 .functor AND 1, L_0x55556ba648d0, L_0x55556ba64210, C4<1>, C4<1>;
L_0x55556ba64390 .functor OR 1, L_0x55556ba64100, L_0x55556ba64280, C4<0>, C4<0>;
v0x55556b5a77a0_0 .net "A", 0 0, L_0x55556ba644f0;  1 drivers
v0x55556b5996c0_0 .net "B", 0 0, L_0x55556ba64710;  1 drivers
v0x55556b599780_0 .net "Cin", 0 0, L_0x55556ba648d0;  1 drivers
v0x55556b59ef50_0 .net "Cout", 0 0, L_0x55556ba64390;  alias, 1 drivers
v0x55556b59f010_0 .net "Sum", 0 0, L_0x55556ba64040;  1 drivers
v0x55556b59c390_0 .net *"_ivl_0", 0 0, L_0x55556ba63fd0;  1 drivers
v0x55556b59c450_0 .net *"_ivl_4", 0 0, L_0x55556ba64100;  1 drivers
v0x55556b594690_0 .net *"_ivl_6", 0 0, L_0x55556ba64210;  1 drivers
v0x55556b594770_0 .net *"_ivl_8", 0 0, L_0x55556ba64280;  1 drivers
S_0x55556b567390 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b53fde0_0 .net "A", 3 0, L_0x55556ba670c0;  1 drivers
v0x55556b53fec0_0 .net "B", 3 0, L_0x55556ba671a0;  1 drivers
v0x55556b5f9f60_0 .net "Cin", 0 0, L_0x55556ba67240;  1 drivers
v0x55556b5fa030_0 .net "Cout", 0 0, L_0x55556ba669a0;  1 drivers
v0x55556b4df820_0 .net "Sum", 3 0, L_0x55556ba67020;  1 drivers
v0x55556b4df8c0_0 .net "carry", 2 0, L_0x55556ba664a0;  1 drivers
L_0x55556ba65230 .part L_0x55556ba670c0, 0, 1;
L_0x55556ba65360 .part L_0x55556ba671a0, 0, 1;
L_0x55556ba65900 .part L_0x55556ba670c0, 1, 1;
L_0x55556ba65a30 .part L_0x55556ba671a0, 1, 1;
L_0x55556ba65b60 .part L_0x55556ba664a0, 0, 1;
L_0x55556ba66110 .part L_0x55556ba670c0, 2, 1;
L_0x55556ba66280 .part L_0x55556ba671a0, 2, 1;
L_0x55556ba663b0 .part L_0x55556ba664a0, 1, 1;
L_0x55556ba664a0 .concat8 [ 1 1 1 0], L_0x55556ba650e0, L_0x55556ba657b0, L_0x55556ba65fc0;
L_0x55556ba66b00 .part L_0x55556ba670c0, 3, 1;
L_0x55556ba66cc0 .part L_0x55556ba671a0, 3, 1;
L_0x55556ba66e80 .part L_0x55556ba664a0, 2, 1;
L_0x55556ba67020 .concat8 [ 1 1 1 1], L_0x55556ba64e80, L_0x55556ba65500, L_0x55556ba65c70, L_0x55556ba66650;
S_0x55556b550710 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b567390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba64e10 .functor XOR 1, L_0x55556ba65230, L_0x55556ba65360, C4<0>, C4<0>;
L_0x55556ba64e80 .functor XOR 1, L_0x55556ba64e10, L_0x55556ba67240, C4<0>, C4<0>;
L_0x55556ba64ef0 .functor AND 1, L_0x55556ba65230, L_0x55556ba65360, C4<1>, C4<1>;
L_0x55556ba64fb0 .functor XOR 1, L_0x55556ba65230, L_0x55556ba65360, C4<0>, C4<0>;
L_0x55556ba65020 .functor AND 1, L_0x55556ba67240, L_0x55556ba64fb0, C4<1>, C4<1>;
L_0x55556ba650e0 .functor OR 1, L_0x55556ba64ef0, L_0x55556ba65020, C4<0>, C4<0>;
v0x55556b58c580_0 .net "A", 0 0, L_0x55556ba65230;  1 drivers
v0x55556b58c660_0 .net "B", 0 0, L_0x55556ba65360;  1 drivers
v0x55556b591c80_0 .net "Cin", 0 0, L_0x55556ba67240;  alias, 1 drivers
v0x55556b591d50_0 .net "Cout", 0 0, L_0x55556ba650e0;  1 drivers
v0x55556b58f0c0_0 .net "Sum", 0 0, L_0x55556ba64e80;  1 drivers
v0x55556b58f180_0 .net *"_ivl_0", 0 0, L_0x55556ba64e10;  1 drivers
v0x55556b581440_0 .net *"_ivl_4", 0 0, L_0x55556ba64ef0;  1 drivers
v0x55556b581520_0 .net *"_ivl_6", 0 0, L_0x55556ba64fb0;  1 drivers
v0x55556b586c40_0 .net *"_ivl_8", 0 0, L_0x55556ba65020;  1 drivers
S_0x55556b584080 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b567390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba65490 .functor XOR 1, L_0x55556ba65900, L_0x55556ba65a30, C4<0>, C4<0>;
L_0x55556ba65500 .functor XOR 1, L_0x55556ba65490, L_0x55556ba65b60, C4<0>, C4<0>;
L_0x55556ba65570 .functor AND 1, L_0x55556ba65900, L_0x55556ba65a30, C4<1>, C4<1>;
L_0x55556ba65630 .functor XOR 1, L_0x55556ba65900, L_0x55556ba65a30, C4<0>, C4<0>;
L_0x55556ba656a0 .functor AND 1, L_0x55556ba65b60, L_0x55556ba65630, C4<1>, C4<1>;
L_0x55556ba657b0 .functor OR 1, L_0x55556ba65570, L_0x55556ba656a0, C4<0>, C4<0>;
v0x55556b575eb0_0 .net "A", 0 0, L_0x55556ba65900;  1 drivers
v0x55556b57b600_0 .net "B", 0 0, L_0x55556ba65a30;  1 drivers
v0x55556b57b6c0_0 .net "Cin", 0 0, L_0x55556ba65b60;  1 drivers
v0x55556b578a40_0 .net "Cout", 0 0, L_0x55556ba657b0;  1 drivers
v0x55556b578b00_0 .net "Sum", 0 0, L_0x55556ba65500;  1 drivers
v0x55556b56a7c0_0 .net *"_ivl_0", 0 0, L_0x55556ba65490;  1 drivers
v0x55556b56a880_0 .net *"_ivl_4", 0 0, L_0x55556ba65570;  1 drivers
v0x55556b56ffc0_0 .net *"_ivl_6", 0 0, L_0x55556ba65630;  1 drivers
v0x55556b5700a0_0 .net *"_ivl_8", 0 0, L_0x55556ba656a0;  1 drivers
S_0x55556b56d400 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b567390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba65c00 .functor XOR 1, L_0x55556ba66110, L_0x55556ba66280, C4<0>, C4<0>;
L_0x55556ba65c70 .functor XOR 1, L_0x55556ba65c00, L_0x55556ba663b0, C4<0>, C4<0>;
L_0x55556ba65d30 .functor AND 1, L_0x55556ba66110, L_0x55556ba66280, C4<1>, C4<1>;
L_0x55556ba65e40 .functor XOR 1, L_0x55556ba66110, L_0x55556ba66280, C4<0>, C4<0>;
L_0x55556ba65eb0 .functor AND 1, L_0x55556ba663b0, L_0x55556ba65e40, C4<1>, C4<1>;
L_0x55556ba65fc0 .functor OR 1, L_0x55556ba65d30, L_0x55556ba65eb0, C4<0>, C4<0>;
v0x55556b55f230_0 .net "A", 0 0, L_0x55556ba66110;  1 drivers
v0x55556b564980_0 .net "B", 0 0, L_0x55556ba66280;  1 drivers
v0x55556b564a40_0 .net "Cin", 0 0, L_0x55556ba663b0;  1 drivers
v0x55556b561dc0_0 .net "Cout", 0 0, L_0x55556ba65fc0;  1 drivers
v0x55556b561e80_0 .net "Sum", 0 0, L_0x55556ba65c70;  1 drivers
v0x55556b553b40_0 .net *"_ivl_0", 0 0, L_0x55556ba65c00;  1 drivers
v0x55556b553c00_0 .net *"_ivl_4", 0 0, L_0x55556ba65d30;  1 drivers
v0x55556b559340_0 .net *"_ivl_6", 0 0, L_0x55556ba65e40;  1 drivers
v0x55556b559420_0 .net *"_ivl_8", 0 0, L_0x55556ba65eb0;  1 drivers
S_0x55556b556780 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b567390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba665e0 .functor XOR 1, L_0x55556ba66b00, L_0x55556ba66cc0, C4<0>, C4<0>;
L_0x55556ba66650 .functor XOR 1, L_0x55556ba665e0, L_0x55556ba66e80, C4<0>, C4<0>;
L_0x55556ba66710 .functor AND 1, L_0x55556ba66b00, L_0x55556ba66cc0, C4<1>, C4<1>;
L_0x55556ba66820 .functor XOR 1, L_0x55556ba66b00, L_0x55556ba66cc0, C4<0>, C4<0>;
L_0x55556ba66890 .functor AND 1, L_0x55556ba66e80, L_0x55556ba66820, C4<1>, C4<1>;
L_0x55556ba669a0 .functor OR 1, L_0x55556ba66710, L_0x55556ba66890, C4<0>, C4<0>;
v0x55556b5485b0_0 .net "A", 0 0, L_0x55556ba66b00;  1 drivers
v0x55556b54dd00_0 .net "B", 0 0, L_0x55556ba66cc0;  1 drivers
v0x55556b54ddc0_0 .net "Cin", 0 0, L_0x55556ba66e80;  1 drivers
v0x55556b54b140_0 .net "Cout", 0 0, L_0x55556ba669a0;  alias, 1 drivers
v0x55556b54b200_0 .net "Sum", 0 0, L_0x55556ba66650;  1 drivers
v0x55556b53d1b0_0 .net *"_ivl_0", 0 0, L_0x55556ba665e0;  1 drivers
v0x55556b53d290_0 .net *"_ivl_4", 0 0, L_0x55556ba66710;  1 drivers
v0x55556b5429a0_0 .net *"_ivl_6", 0 0, L_0x55556ba66820;  1 drivers
v0x55556b542a60_0 .net *"_ivl_8", 0 0, L_0x55556ba66890;  1 drivers
S_0x55556b4d47e0 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b4962d0_0 .net "A", 3 0, L_0x55556ba69680;  1 drivers
v0x55556b4963d0_0 .net "B", 3 0, L_0x55556ba69720;  1 drivers
v0x55556b4882a0_0 .net "Cin", 0 0, L_0x55556ba69850;  1 drivers
v0x55556b488370_0 .net "Cout", 0 0, L_0x55556ba68f60;  1 drivers
v0x55556b48db30_0 .net "Sum", 3 0, L_0x55556ba695e0;  1 drivers
v0x55556b48dbd0_0 .net "carry", 2 0, L_0x55556ba68a60;  1 drivers
L_0x55556ba677f0 .part L_0x55556ba69680, 0, 1;
L_0x55556ba67920 .part L_0x55556ba69720, 0, 1;
L_0x55556ba67ec0 .part L_0x55556ba69680, 1, 1;
L_0x55556ba67ff0 .part L_0x55556ba69720, 1, 1;
L_0x55556ba68120 .part L_0x55556ba68a60, 0, 1;
L_0x55556ba686d0 .part L_0x55556ba69680, 2, 1;
L_0x55556ba68840 .part L_0x55556ba69720, 2, 1;
L_0x55556ba68970 .part L_0x55556ba68a60, 1, 1;
L_0x55556ba68a60 .concat8 [ 1 1 1 0], L_0x55556ba676e0, L_0x55556ba67d70, L_0x55556ba68580;
L_0x55556ba690c0 .part L_0x55556ba69680, 3, 1;
L_0x55556ba69280 .part L_0x55556ba69720, 3, 1;
L_0x55556ba69440 .part L_0x55556ba68a60, 2, 1;
L_0x55556ba695e0 .concat8 [ 1 1 1 1], L_0x55556ba67430, L_0x55556ba67ac0, L_0x55556ba68230, L_0x55556ba68c10;
S_0x55556b4bdb60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b4d47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba673c0 .functor XOR 1, L_0x55556ba677f0, L_0x55556ba67920, C4<0>, C4<0>;
L_0x55556ba67430 .functor XOR 1, L_0x55556ba673c0, L_0x55556ba69850, C4<0>, C4<0>;
L_0x55556ba674a0 .functor AND 1, L_0x55556ba677f0, L_0x55556ba67920, C4<1>, C4<1>;
L_0x55556ba675b0 .functor XOR 1, L_0x55556ba677f0, L_0x55556ba67920, C4<0>, C4<0>;
L_0x55556ba67620 .functor AND 1, L_0x55556ba69850, L_0x55556ba675b0, C4<1>, C4<1>;
L_0x55556ba676e0 .functor OR 1, L_0x55556ba674a0, L_0x55556ba67620, C4<0>, C4<0>;
v0x55556b4b2520_0 .net "A", 0 0, L_0x55556ba677f0;  1 drivers
v0x55556b4b2600_0 .net "B", 0 0, L_0x55556ba67920;  1 drivers
v0x55556b4a6ee0_0 .net "Cin", 0 0, L_0x55556ba69850;  alias, 1 drivers
v0x55556b4a6fb0_0 .net "Cout", 0 0, L_0x55556ba676e0;  1 drivers
v0x55556b49b8a0_0 .net "Sum", 0 0, L_0x55556ba67430;  1 drivers
v0x55556b4d7710_0 .net *"_ivl_0", 0 0, L_0x55556ba673c0;  1 drivers
v0x55556b4d77f0_0 .net *"_ivl_4", 0 0, L_0x55556ba674a0;  1 drivers
v0x55556b4dce10_0 .net *"_ivl_6", 0 0, L_0x55556ba675b0;  1 drivers
v0x55556b4dced0_0 .net *"_ivl_8", 0 0, L_0x55556ba67620;  1 drivers
S_0x55556b4da250 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b4d47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba67a50 .functor XOR 1, L_0x55556ba67ec0, L_0x55556ba67ff0, C4<0>, C4<0>;
L_0x55556ba67ac0 .functor XOR 1, L_0x55556ba67a50, L_0x55556ba68120, C4<0>, C4<0>;
L_0x55556ba67b30 .functor AND 1, L_0x55556ba67ec0, L_0x55556ba67ff0, C4<1>, C4<1>;
L_0x55556ba67bf0 .functor XOR 1, L_0x55556ba67ec0, L_0x55556ba67ff0, C4<0>, C4<0>;
L_0x55556ba67c60 .functor AND 1, L_0x55556ba68120, L_0x55556ba67bf0, C4<1>, C4<1>;
L_0x55556ba67d70 .functor OR 1, L_0x55556ba67b30, L_0x55556ba67c60, C4<0>, C4<0>;
v0x55556b4cc680_0 .net "A", 0 0, L_0x55556ba67ec0;  1 drivers
v0x55556b4d1dd0_0 .net "B", 0 0, L_0x55556ba67ff0;  1 drivers
v0x55556b4d1e90_0 .net "Cin", 0 0, L_0x55556ba68120;  1 drivers
v0x55556b4cf210_0 .net "Cout", 0 0, L_0x55556ba67d70;  1 drivers
v0x55556b4cf2d0_0 .net "Sum", 0 0, L_0x55556ba67ac0;  1 drivers
v0x55556b4c0f90_0 .net *"_ivl_0", 0 0, L_0x55556ba67a50;  1 drivers
v0x55556b4c1070_0 .net *"_ivl_4", 0 0, L_0x55556ba67b30;  1 drivers
v0x55556b4c6790_0 .net *"_ivl_6", 0 0, L_0x55556ba67bf0;  1 drivers
v0x55556b4c6850_0 .net *"_ivl_8", 0 0, L_0x55556ba67c60;  1 drivers
S_0x55556b4c3bd0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b4d47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba681c0 .functor XOR 1, L_0x55556ba686d0, L_0x55556ba68840, C4<0>, C4<0>;
L_0x55556ba68230 .functor XOR 1, L_0x55556ba681c0, L_0x55556ba68970, C4<0>, C4<0>;
L_0x55556ba682f0 .functor AND 1, L_0x55556ba686d0, L_0x55556ba68840, C4<1>, C4<1>;
L_0x55556ba68400 .functor XOR 1, L_0x55556ba686d0, L_0x55556ba68840, C4<0>, C4<0>;
L_0x55556ba68470 .functor AND 1, L_0x55556ba68970, L_0x55556ba68400, C4<1>, C4<1>;
L_0x55556ba68580 .functor OR 1, L_0x55556ba682f0, L_0x55556ba68470, C4<0>, C4<0>;
v0x55556b4b5a00_0 .net "A", 0 0, L_0x55556ba686d0;  1 drivers
v0x55556b4bb150_0 .net "B", 0 0, L_0x55556ba68840;  1 drivers
v0x55556b4bb210_0 .net "Cin", 0 0, L_0x55556ba68970;  1 drivers
v0x55556b4b8590_0 .net "Cout", 0 0, L_0x55556ba68580;  1 drivers
v0x55556b4b8650_0 .net "Sum", 0 0, L_0x55556ba68230;  1 drivers
v0x55556b4aa310_0 .net *"_ivl_0", 0 0, L_0x55556ba681c0;  1 drivers
v0x55556b4aa3f0_0 .net *"_ivl_4", 0 0, L_0x55556ba682f0;  1 drivers
v0x55556b4afb10_0 .net *"_ivl_6", 0 0, L_0x55556ba68400;  1 drivers
v0x55556b4afbd0_0 .net *"_ivl_8", 0 0, L_0x55556ba68470;  1 drivers
S_0x55556b4acf50 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b4d47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba68ba0 .functor XOR 1, L_0x55556ba690c0, L_0x55556ba69280, C4<0>, C4<0>;
L_0x55556ba68c10 .functor XOR 1, L_0x55556ba68ba0, L_0x55556ba69440, C4<0>, C4<0>;
L_0x55556ba68cd0 .functor AND 1, L_0x55556ba690c0, L_0x55556ba69280, C4<1>, C4<1>;
L_0x55556ba68de0 .functor XOR 1, L_0x55556ba690c0, L_0x55556ba69280, C4<0>, C4<0>;
L_0x55556ba68e50 .functor AND 1, L_0x55556ba69440, L_0x55556ba68de0, C4<1>, C4<1>;
L_0x55556ba68f60 .functor OR 1, L_0x55556ba68cd0, L_0x55556ba68e50, C4<0>, C4<0>;
v0x55556b49ed80_0 .net "A", 0 0, L_0x55556ba690c0;  1 drivers
v0x55556b4a44d0_0 .net "B", 0 0, L_0x55556ba69280;  1 drivers
v0x55556b4a4590_0 .net "Cin", 0 0, L_0x55556ba69440;  1 drivers
v0x55556b4a1910_0 .net "Cout", 0 0, L_0x55556ba68f60;  alias, 1 drivers
v0x55556b4a19d0_0 .net "Sum", 0 0, L_0x55556ba68c10;  1 drivers
v0x55556b493690_0 .net *"_ivl_0", 0 0, L_0x55556ba68ba0;  1 drivers
v0x55556b493770_0 .net *"_ivl_4", 0 0, L_0x55556ba68cd0;  1 drivers
v0x55556b498e90_0 .net *"_ivl_6", 0 0, L_0x55556ba68de0;  1 drivers
v0x55556b498f70_0 .net *"_ivl_8", 0 0, L_0x55556ba68e50;  1 drivers
S_0x55556b48af70 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b691630_0 .net "A", 3 0, L_0x55556ba6bbf0;  1 drivers
v0x55556b691730_0 .net "B", 3 0, L_0x55556ba6bd00;  1 drivers
v0x55556b6947e0_0 .net "Cin", 0 0, L_0x55556ba6bda0;  1 drivers
v0x55556b6948b0_0 .net "Cout", 0 0, L_0x55556ba6b470;  1 drivers
v0x55556b6956d0_0 .net "Sum", 3 0, L_0x55556ba6bb50;  1 drivers
v0x55556b6957c0_0 .net "carry", 2 0, L_0x55556ba6af70;  1 drivers
L_0x55556ba69d00 .part L_0x55556ba6bbf0, 0, 1;
L_0x55556ba69e30 .part L_0x55556ba6bd00, 0, 1;
L_0x55556ba6a3d0 .part L_0x55556ba6bbf0, 1, 1;
L_0x55556ba6a500 .part L_0x55556ba6bd00, 1, 1;
L_0x55556ba6a630 .part L_0x55556ba6af70, 0, 1;
L_0x55556ba6abe0 .part L_0x55556ba6bbf0, 2, 1;
L_0x55556ba6ad50 .part L_0x55556ba6bd00, 2, 1;
L_0x55556ba6ae80 .part L_0x55556ba6af70, 1, 1;
L_0x55556ba6af70 .concat8 [ 1 1 1 0], L_0x55556ba69bb0, L_0x55556ba6a280, L_0x55556ba6aa90;
L_0x55556ba6b5d0 .part L_0x55556ba6bbf0, 3, 1;
L_0x55556ba6b7f0 .part L_0x55556ba6bd00, 3, 1;
L_0x55556ba6b9b0 .part L_0x55556ba6af70, 2, 1;
L_0x55556ba6bb50 .concat8 [ 1 1 1 1], L_0x55556ba699f0, L_0x55556ba69fd0, L_0x55556ba6a740, L_0x55556ba6b120;
S_0x55556b2e0fd0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b48af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba69980 .functor XOR 1, L_0x55556ba69d00, L_0x55556ba69e30, C4<0>, C4<0>;
L_0x55556ba699f0 .functor XOR 1, L_0x55556ba69980, L_0x55556ba6bda0, C4<0>, C4<0>;
L_0x55556ba69a60 .functor AND 1, L_0x55556ba69d00, L_0x55556ba69e30, C4<1>, C4<1>;
L_0x55556ba69ad0 .functor XOR 1, L_0x55556ba69d00, L_0x55556ba69e30, C4<0>, C4<0>;
L_0x55556ba69b40 .functor AND 1, L_0x55556ba6bda0, L_0x55556ba69ad0, C4<1>, C4<1>;
L_0x55556ba69bb0 .functor OR 1, L_0x55556ba69a60, L_0x55556ba69b40, C4<0>, C4<0>;
v0x55556b2e0bf0_0 .net "A", 0 0, L_0x55556ba69d00;  1 drivers
v0x55556b2e0cd0_0 .net "B", 0 0, L_0x55556ba69e30;  1 drivers
v0x55556b2d62a0_0 .net "Cin", 0 0, L_0x55556ba6bda0;  alias, 1 drivers
v0x55556b2d6340_0 .net "Cout", 0 0, L_0x55556ba69bb0;  1 drivers
v0x55556b2d5e90_0 .net "Sum", 0 0, L_0x55556ba699f0;  1 drivers
v0x55556b6a7cb0_0 .net *"_ivl_0", 0 0, L_0x55556ba69980;  1 drivers
v0x55556b6a7d90_0 .net *"_ivl_4", 0 0, L_0x55556ba69a60;  1 drivers
v0x55556b6aae60_0 .net *"_ivl_6", 0 0, L_0x55556ba69ad0;  1 drivers
v0x55556b6aaf20_0 .net *"_ivl_8", 0 0, L_0x55556ba69b40;  1 drivers
S_0x55556b6abd50 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b48af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba69f60 .functor XOR 1, L_0x55556ba6a3d0, L_0x55556ba6a500, C4<0>, C4<0>;
L_0x55556ba69fd0 .functor XOR 1, L_0x55556ba69f60, L_0x55556ba6a630, C4<0>, C4<0>;
L_0x55556ba6a040 .functor AND 1, L_0x55556ba6a3d0, L_0x55556ba6a500, C4<1>, C4<1>;
L_0x55556ba6a100 .functor XOR 1, L_0x55556ba6a3d0, L_0x55556ba6a500, C4<0>, C4<0>;
L_0x55556ba6a170 .functor AND 1, L_0x55556ba6a630, L_0x55556ba6a100, C4<1>, C4<1>;
L_0x55556ba6a280 .functor OR 1, L_0x55556ba6a040, L_0x55556ba6a170, C4<0>, C4<0>;
v0x55556b6a83f0_0 .net "A", 0 0, L_0x55556ba6a3d0;  1 drivers
v0x55556b6a9370_0 .net "B", 0 0, L_0x55556ba6a500;  1 drivers
v0x55556b6a9430_0 .net "Cin", 0 0, L_0x55556ba6a630;  1 drivers
v0x55556b6a5820_0 .net "Cout", 0 0, L_0x55556ba6a280;  1 drivers
v0x55556b6a58e0_0 .net "Sum", 0 0, L_0x55556ba69fd0;  1 drivers
v0x55556b6a6850_0 .net *"_ivl_0", 0 0, L_0x55556ba69f60;  1 drivers
v0x55556b6a6930_0 .net *"_ivl_4", 0 0, L_0x55556ba6a040;  1 drivers
v0x55556b6a3490_0 .net *"_ivl_6", 0 0, L_0x55556ba6a100;  1 drivers
v0x55556b6a3570_0 .net *"_ivl_8", 0 0, L_0x55556ba6a170;  1 drivers
S_0x55556b6a4240 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b48af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6a6d0 .functor XOR 1, L_0x55556ba6abe0, L_0x55556ba6ad50, C4<0>, C4<0>;
L_0x55556ba6a740 .functor XOR 1, L_0x55556ba6a6d0, L_0x55556ba6ae80, C4<0>, C4<0>;
L_0x55556ba6a800 .functor AND 1, L_0x55556ba6abe0, L_0x55556ba6ad50, C4<1>, C4<1>;
L_0x55556ba6a910 .functor XOR 1, L_0x55556ba6abe0, L_0x55556ba6ad50, C4<0>, C4<0>;
L_0x55556ba6a980 .functor AND 1, L_0x55556ba6ae80, L_0x55556ba6a910, C4<1>, C4<1>;
L_0x55556ba6aa90 .functor OR 1, L_0x55556ba6a800, L_0x55556ba6a980, C4<0>, C4<0>;
v0x55556b69f8e0_0 .net "A", 0 0, L_0x55556ba6abe0;  1 drivers
v0x55556b69cc70_0 .net "B", 0 0, L_0x55556ba6ad50;  1 drivers
v0x55556b69cd10_0 .net "Cin", 0 0, L_0x55556ba6ae80;  1 drivers
v0x55556b69fe20_0 .net "Cout", 0 0, L_0x55556ba6aa90;  1 drivers
v0x55556b69fee0_0 .net "Sum", 0 0, L_0x55556ba6a740;  1 drivers
v0x55556b6a0d10_0 .net *"_ivl_0", 0 0, L_0x55556ba6a6d0;  1 drivers
v0x55556b6a0dd0_0 .net *"_ivl_4", 0 0, L_0x55556ba6a800;  1 drivers
v0x55556b69d300_0 .net *"_ivl_6", 0 0, L_0x55556ba6a910;  1 drivers
v0x55556b69d3e0_0 .net *"_ivl_8", 0 0, L_0x55556ba6a980;  1 drivers
S_0x55556b69e330 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b48af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6b0b0 .functor XOR 1, L_0x55556ba6b5d0, L_0x55556ba6b7f0, C4<0>, C4<0>;
L_0x55556ba6b120 .functor XOR 1, L_0x55556ba6b0b0, L_0x55556ba6b9b0, C4<0>, C4<0>;
L_0x55556ba6b1e0 .functor AND 1, L_0x55556ba6b5d0, L_0x55556ba6b7f0, C4<1>, C4<1>;
L_0x55556ba6b2f0 .functor XOR 1, L_0x55556ba6b5d0, L_0x55556ba6b7f0, C4<0>, C4<0>;
L_0x55556ba6b360 .functor AND 1, L_0x55556ba6b9b0, L_0x55556ba6b2f0, C4<1>, C4<1>;
L_0x55556ba6b470 .functor OR 1, L_0x55556ba6b1e0, L_0x55556ba6b360, C4<0>, C4<0>;
v0x55556b69a7f0_0 .net "A", 0 0, L_0x55556ba6b5d0;  1 drivers
v0x55556b69b770_0 .net "B", 0 0, L_0x55556ba6b7f0;  1 drivers
v0x55556b69b830_0 .net "Cin", 0 0, L_0x55556ba6b9b0;  1 drivers
v0x55556b697ef0_0 .net "Cout", 0 0, L_0x55556ba6b470;  alias, 1 drivers
v0x55556b697f90_0 .net "Sum", 0 0, L_0x55556ba6b120;  1 drivers
v0x55556b698f20_0 .net *"_ivl_0", 0 0, L_0x55556ba6b0b0;  1 drivers
v0x55556b699000_0 .net *"_ivl_4", 0 0, L_0x55556ba6b1e0;  1 drivers
v0x55556b6941f0_0 .net *"_ivl_6", 0 0, L_0x55556ba6b2f0;  1 drivers
v0x55556b6942d0_0 .net *"_ivl_8", 0 0, L_0x55556ba6b360;  1 drivers
S_0x55556b691cc0 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b671f30_0 .net "A", 3 0, L_0x55556ba6e190;  1 drivers
v0x55556b672030_0 .net "B", 3 0, L_0x55556ba6e340;  1 drivers
v0x55556b66f370_0 .net "Cin", 0 0, L_0x55556ba6e470;  1 drivers
v0x55556b66f440_0 .net "Cout", 0 0, L_0x55556ba6da70;  1 drivers
v0x55556b672520_0 .net "Sum", 3 0, L_0x55556ba6e0f0;  1 drivers
v0x55556b6725c0_0 .net "carry", 2 0, L_0x55556ba6d570;  1 drivers
L_0x55556ba6c300 .part L_0x55556ba6e190, 0, 1;
L_0x55556ba6c430 .part L_0x55556ba6e340, 0, 1;
L_0x55556ba6c9d0 .part L_0x55556ba6e190, 1, 1;
L_0x55556ba6cb00 .part L_0x55556ba6e340, 1, 1;
L_0x55556ba6cc30 .part L_0x55556ba6d570, 0, 1;
L_0x55556ba6d1e0 .part L_0x55556ba6e190, 2, 1;
L_0x55556ba6d350 .part L_0x55556ba6e340, 2, 1;
L_0x55556ba6d480 .part L_0x55556ba6d570, 1, 1;
L_0x55556ba6d570 .concat8 [ 1 1 1 0], L_0x55556ba6c1f0, L_0x55556ba6c880, L_0x55556ba6d090;
L_0x55556ba6dbd0 .part L_0x55556ba6e190, 3, 1;
L_0x55556ba6dd90 .part L_0x55556ba6e340, 3, 1;
L_0x55556ba6df50 .part L_0x55556ba6d570, 2, 1;
L_0x55556ba6e0f0 .concat8 [ 1 1 1 1], L_0x55556ba6bfe0, L_0x55556ba6c5d0, L_0x55556ba6cd40, L_0x55556ba6d720;
S_0x55556b68f100 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b691cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6bc90 .functor XOR 1, L_0x55556ba6c300, L_0x55556ba6c430, C4<0>, C4<0>;
L_0x55556ba6bfe0 .functor XOR 1, L_0x55556ba6bc90, L_0x55556ba6e470, C4<0>, C4<0>;
L_0x55556ba6c050 .functor AND 1, L_0x55556ba6c300, L_0x55556ba6c430, C4<1>, C4<1>;
L_0x55556ba6c0c0 .functor XOR 1, L_0x55556ba6c300, L_0x55556ba6c430, C4<0>, C4<0>;
L_0x55556ba6c130 .functor AND 1, L_0x55556ba6e470, L_0x55556ba6c0c0, C4<1>, C4<1>;
L_0x55556ba6c1f0 .functor OR 1, L_0x55556ba6c050, L_0x55556ba6c130, C4<0>, C4<0>;
v0x55556b690130_0 .net "A", 0 0, L_0x55556ba6c300;  1 drivers
v0x55556b6901f0_0 .net "B", 0 0, L_0x55556ba6c430;  1 drivers
v0x55556b68c8b0_0 .net "Cin", 0 0, L_0x55556ba6e470;  alias, 1 drivers
v0x55556b68c950_0 .net "Cout", 0 0, L_0x55556ba6c1f0;  1 drivers
v0x55556b68d8e0_0 .net "Sum", 0 0, L_0x55556ba6bfe0;  1 drivers
v0x55556b68d9a0_0 .net *"_ivl_0", 0 0, L_0x55556ba6bc90;  1 drivers
v0x55556b688bb0_0 .net *"_ivl_4", 0 0, L_0x55556ba6c050;  1 drivers
v0x55556b688c90_0 .net *"_ivl_6", 0 0, L_0x55556ba6c0c0;  1 drivers
v0x55556b685ff0_0 .net *"_ivl_8", 0 0, L_0x55556ba6c130;  1 drivers
S_0x55556b6891a0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b691cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6c560 .functor XOR 1, L_0x55556ba6c9d0, L_0x55556ba6cb00, C4<0>, C4<0>;
L_0x55556ba6c5d0 .functor XOR 1, L_0x55556ba6c560, L_0x55556ba6cc30, C4<0>, C4<0>;
L_0x55556ba6c640 .functor AND 1, L_0x55556ba6c9d0, L_0x55556ba6cb00, C4<1>, C4<1>;
L_0x55556ba6c700 .functor XOR 1, L_0x55556ba6c9d0, L_0x55556ba6cb00, C4<0>, C4<0>;
L_0x55556ba6c770 .functor AND 1, L_0x55556ba6cc30, L_0x55556ba6c700, C4<1>, C4<1>;
L_0x55556ba6c880 .functor OR 1, L_0x55556ba6c640, L_0x55556ba6c770, C4<0>, C4<0>;
v0x55556b68a140_0 .net "A", 0 0, L_0x55556ba6c9d0;  1 drivers
v0x55556b686680_0 .net "B", 0 0, L_0x55556ba6cb00;  1 drivers
v0x55556b686740_0 .net "Cin", 0 0, L_0x55556ba6cc30;  1 drivers
v0x55556b6876b0_0 .net "Cout", 0 0, L_0x55556ba6c880;  1 drivers
v0x55556b687770_0 .net "Sum", 0 0, L_0x55556ba6c5d0;  1 drivers
v0x55556b683ac0_0 .net *"_ivl_0", 0 0, L_0x55556ba6c560;  1 drivers
v0x55556b683ba0_0 .net *"_ivl_4", 0 0, L_0x55556ba6c640;  1 drivers
v0x55556b684af0_0 .net *"_ivl_6", 0 0, L_0x55556ba6c700;  1 drivers
v0x55556b684bd0_0 .net *"_ivl_8", 0 0, L_0x55556ba6c770;  1 drivers
S_0x55556b681270 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b691cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6ccd0 .functor XOR 1, L_0x55556ba6d1e0, L_0x55556ba6d350, C4<0>, C4<0>;
L_0x55556ba6cd40 .functor XOR 1, L_0x55556ba6ccd0, L_0x55556ba6d480, C4<0>, C4<0>;
L_0x55556ba6ce00 .functor AND 1, L_0x55556ba6d1e0, L_0x55556ba6d350, C4<1>, C4<1>;
L_0x55556ba6cf10 .functor XOR 1, L_0x55556ba6d1e0, L_0x55556ba6d350, C4<0>, C4<0>;
L_0x55556ba6cf80 .functor AND 1, L_0x55556ba6d480, L_0x55556ba6cf10, C4<1>, C4<1>;
L_0x55556ba6d090 .functor OR 1, L_0x55556ba6ce00, L_0x55556ba6cf80, C4<0>, C4<0>;
v0x55556b682350_0 .net "A", 0 0, L_0x55556ba6d1e0;  1 drivers
v0x55556b67d570_0 .net "B", 0 0, L_0x55556ba6d350;  1 drivers
v0x55556b67d630_0 .net "Cin", 0 0, L_0x55556ba6d480;  1 drivers
v0x55556b67a9b0_0 .net "Cout", 0 0, L_0x55556ba6d090;  1 drivers
v0x55556b67aa50_0 .net "Sum", 0 0, L_0x55556ba6cd40;  1 drivers
v0x55556b67db60_0 .net *"_ivl_0", 0 0, L_0x55556ba6ccd0;  1 drivers
v0x55556b67dc40_0 .net *"_ivl_4", 0 0, L_0x55556ba6ce00;  1 drivers
v0x55556b67ea50_0 .net *"_ivl_6", 0 0, L_0x55556ba6cf10;  1 drivers
v0x55556b67eb30_0 .net *"_ivl_8", 0 0, L_0x55556ba6cf80;  1 drivers
S_0x55556b67b040 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b691cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6d6b0 .functor XOR 1, L_0x55556ba6dbd0, L_0x55556ba6dd90, C4<0>, C4<0>;
L_0x55556ba6d720 .functor XOR 1, L_0x55556ba6d6b0, L_0x55556ba6df50, C4<0>, C4<0>;
L_0x55556ba6d7e0 .functor AND 1, L_0x55556ba6dbd0, L_0x55556ba6dd90, C4<1>, C4<1>;
L_0x55556ba6d8f0 .functor XOR 1, L_0x55556ba6dbd0, L_0x55556ba6dd90, C4<0>, C4<0>;
L_0x55556ba6d960 .functor AND 1, L_0x55556ba6df50, L_0x55556ba6d8f0, C4<1>, C4<1>;
L_0x55556ba6da70 .functor OR 1, L_0x55556ba6d7e0, L_0x55556ba6d960, C4<0>, C4<0>;
v0x55556b67c120_0 .net "A", 0 0, L_0x55556ba6dbd0;  1 drivers
v0x55556b678480_0 .net "B", 0 0, L_0x55556ba6dd90;  1 drivers
v0x55556b678540_0 .net "Cin", 0 0, L_0x55556ba6df50;  1 drivers
v0x55556b6794b0_0 .net "Cout", 0 0, L_0x55556ba6da70;  alias, 1 drivers
v0x55556b679570_0 .net "Sum", 0 0, L_0x55556ba6d720;  1 drivers
v0x55556b675c30_0 .net *"_ivl_0", 0 0, L_0x55556ba6d6b0;  1 drivers
v0x55556b675d10_0 .net *"_ivl_4", 0 0, L_0x55556ba6d7e0;  1 drivers
v0x55556b676c60_0 .net *"_ivl_6", 0 0, L_0x55556ba6d8f0;  1 drivers
v0x55556b676d40_0 .net *"_ivl_8", 0 0, L_0x55556ba6d960;  1 drivers
S_0x55556b673410 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b654db0_0 .net "A", 3 0, L_0x55556ba70780;  1 drivers
v0x55556b654eb0_0 .net "B", 3 0, L_0x55556ba708c0;  1 drivers
v0x55556b6c10a0_0 .net "Cin", 0 0, L_0x55556ba70960;  1 drivers
v0x55556b6c1170_0 .net "Cout", 0 0, L_0x55556ba70060;  1 drivers
v0x55556b6c0cd0_0 .net "Sum", 3 0, L_0x55556ba706e0;  1 drivers
v0x55556b6c0dc0_0 .net "carry", 2 0, L_0x55556ba6fb60;  1 drivers
L_0x55556ba6e8f0 .part L_0x55556ba70780, 0, 1;
L_0x55556ba6ea20 .part L_0x55556ba708c0, 0, 1;
L_0x55556ba6efc0 .part L_0x55556ba70780, 1, 1;
L_0x55556ba6f0f0 .part L_0x55556ba708c0, 1, 1;
L_0x55556ba6f220 .part L_0x55556ba6fb60, 0, 1;
L_0x55556ba6f7d0 .part L_0x55556ba70780, 2, 1;
L_0x55556ba6f940 .part L_0x55556ba708c0, 2, 1;
L_0x55556ba6fa70 .part L_0x55556ba6fb60, 1, 1;
L_0x55556ba6fb60 .concat8 [ 1 1 1 0], L_0x55556ba6e7e0, L_0x55556ba6ee70, L_0x55556ba6f680;
L_0x55556ba701c0 .part L_0x55556ba70780, 3, 1;
L_0x55556ba70380 .part L_0x55556ba708c0, 3, 1;
L_0x55556ba70540 .part L_0x55556ba6fb60, 2, 1;
L_0x55556ba706e0 .concat8 [ 1 1 1 1], L_0x55556ba6e580, L_0x55556ba6ebc0, L_0x55556ba6f330, L_0x55556ba6fd10;
S_0x55556b670a30 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b673410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6e510 .functor XOR 1, L_0x55556ba6e8f0, L_0x55556ba6ea20, C4<0>, C4<0>;
L_0x55556ba6e580 .functor XOR 1, L_0x55556ba6e510, L_0x55556ba70960, C4<0>, C4<0>;
L_0x55556ba6e5f0 .functor AND 1, L_0x55556ba6e8f0, L_0x55556ba6ea20, C4<1>, C4<1>;
L_0x55556ba6e6b0 .functor XOR 1, L_0x55556ba6e8f0, L_0x55556ba6ea20, C4<0>, C4<0>;
L_0x55556ba6e720 .functor AND 1, L_0x55556ba70960, L_0x55556ba6e6b0, C4<1>, C4<1>;
L_0x55556ba6e7e0 .functor OR 1, L_0x55556ba6e5f0, L_0x55556ba6e720, C4<0>, C4<0>;
v0x55556b66ce40_0 .net "A", 0 0, L_0x55556ba6e8f0;  1 drivers
v0x55556b66cf00_0 .net "B", 0 0, L_0x55556ba6ea20;  1 drivers
v0x55556b66de70_0 .net "Cin", 0 0, L_0x55556ba70960;  alias, 1 drivers
v0x55556b66df10_0 .net "Cout", 0 0, L_0x55556ba6e7e0;  1 drivers
v0x55556b66a5f0_0 .net "Sum", 0 0, L_0x55556ba6e580;  1 drivers
v0x55556b66a6b0_0 .net *"_ivl_0", 0 0, L_0x55556ba6e510;  1 drivers
v0x55556b66b620_0 .net *"_ivl_4", 0 0, L_0x55556ba6e5f0;  1 drivers
v0x55556b66b700_0 .net *"_ivl_6", 0 0, L_0x55556ba6e6b0;  1 drivers
v0x55556b6668f0_0 .net *"_ivl_8", 0 0, L_0x55556ba6e720;  1 drivers
S_0x55556b663d30 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b673410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6eb50 .functor XOR 1, L_0x55556ba6efc0, L_0x55556ba6f0f0, C4<0>, C4<0>;
L_0x55556ba6ebc0 .functor XOR 1, L_0x55556ba6eb50, L_0x55556ba6f220, C4<0>, C4<0>;
L_0x55556ba6ec30 .functor AND 1, L_0x55556ba6efc0, L_0x55556ba6f0f0, C4<1>, C4<1>;
L_0x55556ba6ecf0 .functor XOR 1, L_0x55556ba6efc0, L_0x55556ba6f0f0, C4<0>, C4<0>;
L_0x55556ba6ed60 .functor AND 1, L_0x55556ba6f220, L_0x55556ba6ecf0, C4<1>, C4<1>;
L_0x55556ba6ee70 .functor OR 1, L_0x55556ba6ec30, L_0x55556ba6ed60, C4<0>, C4<0>;
v0x55556b666f90_0 .net "A", 0 0, L_0x55556ba6efc0;  1 drivers
v0x55556b667dd0_0 .net "B", 0 0, L_0x55556ba6f0f0;  1 drivers
v0x55556b667e90_0 .net "Cin", 0 0, L_0x55556ba6f220;  1 drivers
v0x55556b6643c0_0 .net "Cout", 0 0, L_0x55556ba6ee70;  1 drivers
v0x55556b664480_0 .net "Sum", 0 0, L_0x55556ba6ebc0;  1 drivers
v0x55556b6653f0_0 .net *"_ivl_0", 0 0, L_0x55556ba6eb50;  1 drivers
v0x55556b6654d0_0 .net *"_ivl_4", 0 0, L_0x55556ba6ec30;  1 drivers
v0x55556b661800_0 .net *"_ivl_6", 0 0, L_0x55556ba6ecf0;  1 drivers
v0x55556b6618e0_0 .net *"_ivl_8", 0 0, L_0x55556ba6ed60;  1 drivers
S_0x55556b662830 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b673410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6f2c0 .functor XOR 1, L_0x55556ba6f7d0, L_0x55556ba6f940, C4<0>, C4<0>;
L_0x55556ba6f330 .functor XOR 1, L_0x55556ba6f2c0, L_0x55556ba6fa70, C4<0>, C4<0>;
L_0x55556ba6f3f0 .functor AND 1, L_0x55556ba6f7d0, L_0x55556ba6f940, C4<1>, C4<1>;
L_0x55556ba6f500 .functor XOR 1, L_0x55556ba6f7d0, L_0x55556ba6f940, C4<0>, C4<0>;
L_0x55556ba6f570 .functor AND 1, L_0x55556ba6fa70, L_0x55556ba6f500, C4<1>, C4<1>;
L_0x55556ba6f680 .functor OR 1, L_0x55556ba6f3f0, L_0x55556ba6f570, C4<0>, C4<0>;
v0x55556b65f060_0 .net "A", 0 0, L_0x55556ba6f7d0;  1 drivers
v0x55556b65ffe0_0 .net "B", 0 0, L_0x55556ba6f940;  1 drivers
v0x55556b660080_0 .net "Cin", 0 0, L_0x55556ba6fa70;  1 drivers
v0x55556b65b480_0 .net "Cout", 0 0, L_0x55556ba6f680;  1 drivers
v0x55556b65b540_0 .net "Sum", 0 0, L_0x55556ba6f330;  1 drivers
v0x55556b6588c0_0 .net *"_ivl_0", 0 0, L_0x55556ba6f2c0;  1 drivers
v0x55556b6589a0_0 .net *"_ivl_4", 0 0, L_0x55556ba6f3f0;  1 drivers
v0x55556b65ba70_0 .net *"_ivl_6", 0 0, L_0x55556ba6f500;  1 drivers
v0x55556b65bb50_0 .net *"_ivl_8", 0 0, L_0x55556ba6f570;  1 drivers
S_0x55556b65c960 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b673410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba6fca0 .functor XOR 1, L_0x55556ba701c0, L_0x55556ba70380, C4<0>, C4<0>;
L_0x55556ba6fd10 .functor XOR 1, L_0x55556ba6fca0, L_0x55556ba70540, C4<0>, C4<0>;
L_0x55556ba6fdd0 .functor AND 1, L_0x55556ba701c0, L_0x55556ba70380, C4<1>, C4<1>;
L_0x55556ba6fee0 .functor XOR 1, L_0x55556ba701c0, L_0x55556ba70380, C4<0>, C4<0>;
L_0x55556ba6ff50 .functor AND 1, L_0x55556ba70540, L_0x55556ba6fee0, C4<1>, C4<1>;
L_0x55556ba70060 .functor OR 1, L_0x55556ba6fdd0, L_0x55556ba6ff50, C4<0>, C4<0>;
v0x55556b659000_0 .net "A", 0 0, L_0x55556ba701c0;  1 drivers
v0x55556b659f80_0 .net "B", 0 0, L_0x55556ba70380;  1 drivers
v0x55556b65a040_0 .net "Cin", 0 0, L_0x55556ba70540;  1 drivers
v0x55556b656540_0 .net "Cout", 0 0, L_0x55556ba70060;  alias, 1 drivers
v0x55556b6565e0_0 .net "Sum", 0 0, L_0x55556ba6fd10;  1 drivers
v0x55556b657570_0 .net *"_ivl_0", 0 0, L_0x55556ba6fca0;  1 drivers
v0x55556b657650_0 .net *"_ivl_4", 0 0, L_0x55556ba6fdd0;  1 drivers
v0x55556b653d80_0 .net *"_ivl_6", 0 0, L_0x55556ba6fee0;  1 drivers
v0x55556b653e60_0 .net *"_ivl_8", 0 0, L_0x55556ba6ff50;  1 drivers
S_0x55556b6c0900 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b534810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7b8960_0 .net "A", 3 0, L_0x55556ba72d60;  1 drivers
v0x55556b7b8a60_0 .net "B", 3 0, L_0x55556ba72ec0;  1 drivers
v0x55556b7b5da0_0 .net "Cin", 0 0, L_0x55556ba73070;  1 drivers
v0x55556b7b5e40_0 .net "Cout", 0 0, L_0x55556ba72650;  alias, 1 drivers
v0x55556b7b8f50_0 .net "Sum", 3 0, L_0x55556ba72cc0;  1 drivers
v0x55556b7b9040_0 .net "carry", 2 0, L_0x55556ba72150;  1 drivers
L_0x55556ba70ee0 .part L_0x55556ba72d60, 0, 1;
L_0x55556ba71010 .part L_0x55556ba72ec0, 0, 1;
L_0x55556ba715b0 .part L_0x55556ba72d60, 1, 1;
L_0x55556ba716e0 .part L_0x55556ba72ec0, 1, 1;
L_0x55556ba71810 .part L_0x55556ba72150, 0, 1;
L_0x55556ba71dc0 .part L_0x55556ba72d60, 2, 1;
L_0x55556ba71f30 .part L_0x55556ba72ec0, 2, 1;
L_0x55556ba72060 .part L_0x55556ba72150, 1, 1;
L_0x55556ba72150 .concat8 [ 1 1 1 0], L_0x55556ba70dd0, L_0x55556ba71460, L_0x55556ba71c70;
L_0x55556ba727a0 .part L_0x55556ba72d60, 3, 1;
L_0x55556ba72960 .part L_0x55556ba72ec0, 3, 1;
L_0x55556ba72b20 .part L_0x55556ba72150, 2, 1;
L_0x55556ba72cc0 .concat8 [ 1 1 1 1], L_0x55556ba70b20, L_0x55556ba711b0, L_0x55556ba71920, L_0x55556ba72300;
S_0x55556b777740 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b6c0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba70ab0 .functor XOR 1, L_0x55556ba70ee0, L_0x55556ba71010, C4<0>, C4<0>;
L_0x55556ba70b20 .functor XOR 1, L_0x55556ba70ab0, L_0x55556ba73070, C4<0>, C4<0>;
L_0x55556ba70b90 .functor AND 1, L_0x55556ba70ee0, L_0x55556ba71010, C4<1>, C4<1>;
L_0x55556ba70ca0 .functor XOR 1, L_0x55556ba70ee0, L_0x55556ba71010, C4<0>, C4<0>;
L_0x55556ba70d10 .functor AND 1, L_0x55556ba73070, L_0x55556ba70ca0, C4<1>, C4<1>;
L_0x55556ba70dd0 .functor OR 1, L_0x55556ba70b90, L_0x55556ba70d10, C4<0>, C4<0>;
v0x55556b6c1470_0 .net "A", 0 0, L_0x55556ba70ee0;  1 drivers
v0x55556b6c1530_0 .net "B", 0 0, L_0x55556ba71010;  1 drivers
v0x55556b7828d0_0 .net "Cin", 0 0, L_0x55556ba73070;  alias, 1 drivers
v0x55556b782970_0 .net "Cout", 0 0, L_0x55556ba70dd0;  1 drivers
v0x55556b7c95e0_0 .net "Sum", 0 0, L_0x55556ba70b20;  1 drivers
v0x55556b7c96a0_0 .net *"_ivl_0", 0 0, L_0x55556ba70ab0;  1 drivers
v0x55556b7cefe0_0 .net *"_ivl_4", 0 0, L_0x55556ba70b90;  1 drivers
v0x55556b7cf0c0_0 .net *"_ivl_6", 0 0, L_0x55556ba70ca0;  1 drivers
v0x55556b7cc420_0 .net *"_ivl_8", 0 0, L_0x55556ba70d10;  1 drivers
S_0x55556b7cf5d0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b6c0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba71140 .functor XOR 1, L_0x55556ba715b0, L_0x55556ba716e0, C4<0>, C4<0>;
L_0x55556ba711b0 .functor XOR 1, L_0x55556ba71140, L_0x55556ba71810, C4<0>, C4<0>;
L_0x55556ba71220 .functor AND 1, L_0x55556ba715b0, L_0x55556ba716e0, C4<1>, C4<1>;
L_0x55556ba712e0 .functor XOR 1, L_0x55556ba715b0, L_0x55556ba716e0, C4<0>, C4<0>;
L_0x55556ba71350 .functor AND 1, L_0x55556ba71810, L_0x55556ba712e0, C4<1>, C4<1>;
L_0x55556ba71460 .functor OR 1, L_0x55556ba71220, L_0x55556ba71350, C4<0>, C4<0>;
v0x55556b7d0570_0 .net "A", 0 0, L_0x55556ba715b0;  1 drivers
v0x55556b7ccab0_0 .net "B", 0 0, L_0x55556ba716e0;  1 drivers
v0x55556b7ccb70_0 .net "Cin", 0 0, L_0x55556ba71810;  1 drivers
v0x55556b7cdae0_0 .net "Cout", 0 0, L_0x55556ba71460;  1 drivers
v0x55556b7cdba0_0 .net "Sum", 0 0, L_0x55556ba711b0;  1 drivers
v0x55556b7c9f90_0 .net *"_ivl_0", 0 0, L_0x55556ba71140;  1 drivers
v0x55556b7ca070_0 .net *"_ivl_4", 0 0, L_0x55556ba71220;  1 drivers
v0x55556b7cafc0_0 .net *"_ivl_6", 0 0, L_0x55556ba712e0;  1 drivers
v0x55556b7cb0a0_0 .net *"_ivl_8", 0 0, L_0x55556ba71350;  1 drivers
S_0x55556b7c7c00 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b6c0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba718b0 .functor XOR 1, L_0x55556ba71dc0, L_0x55556ba71f30, C4<0>, C4<0>;
L_0x55556ba71920 .functor XOR 1, L_0x55556ba718b0, L_0x55556ba72060, C4<0>, C4<0>;
L_0x55556ba719e0 .functor AND 1, L_0x55556ba71dc0, L_0x55556ba71f30, C4<1>, C4<1>;
L_0x55556ba71af0 .functor XOR 1, L_0x55556ba71dc0, L_0x55556ba71f30, C4<0>, C4<0>;
L_0x55556ba71b60 .functor AND 1, L_0x55556ba72060, L_0x55556ba71af0, C4<1>, C4<1>;
L_0x55556ba71c70 .functor OR 1, L_0x55556ba719e0, L_0x55556ba71b60, C4<0>, C4<0>;
v0x55556b7c8a60_0 .net "A", 0 0, L_0x55556ba71dc0;  1 drivers
v0x55556b7c3fa0_0 .net "B", 0 0, L_0x55556ba71f30;  1 drivers
v0x55556b7c4060_0 .net "Cin", 0 0, L_0x55556ba72060;  1 drivers
v0x55556b7c13e0_0 .net "Cout", 0 0, L_0x55556ba71c70;  1 drivers
v0x55556b7c1480_0 .net "Sum", 0 0, L_0x55556ba71920;  1 drivers
v0x55556b7c4590_0 .net *"_ivl_0", 0 0, L_0x55556ba718b0;  1 drivers
v0x55556b7c4670_0 .net *"_ivl_4", 0 0, L_0x55556ba719e0;  1 drivers
v0x55556b7c5480_0 .net *"_ivl_6", 0 0, L_0x55556ba71af0;  1 drivers
v0x55556b7c5560_0 .net *"_ivl_8", 0 0, L_0x55556ba71b60;  1 drivers
S_0x55556b7c1a70 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b6c0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556ba72290 .functor XOR 1, L_0x55556ba727a0, L_0x55556ba72960, C4<0>, C4<0>;
L_0x55556ba72300 .functor XOR 1, L_0x55556ba72290, L_0x55556ba72b20, C4<0>, C4<0>;
L_0x55556ba723c0 .functor AND 1, L_0x55556ba727a0, L_0x55556ba72960, C4<1>, C4<1>;
L_0x55556ba724d0 .functor XOR 1, L_0x55556ba727a0, L_0x55556ba72960, C4<0>, C4<0>;
L_0x55556ba72540 .functor AND 1, L_0x55556ba72b20, L_0x55556ba724d0, C4<1>, C4<1>;
L_0x55556ba72650 .functor OR 1, L_0x55556ba723c0, L_0x55556ba72540, C4<0>, C4<0>;
v0x55556b7c2b50_0 .net "A", 0 0, L_0x55556ba727a0;  1 drivers
v0x55556b7beeb0_0 .net "B", 0 0, L_0x55556ba72960;  1 drivers
v0x55556b7bef70_0 .net "Cin", 0 0, L_0x55556ba72b20;  1 drivers
v0x55556b7bfee0_0 .net "Cout", 0 0, L_0x55556ba72650;  alias, 1 drivers
v0x55556b7bff80_0 .net "Sum", 0 0, L_0x55556ba72300;  1 drivers
v0x55556b7bc660_0 .net *"_ivl_0", 0 0, L_0x55556ba72290;  1 drivers
v0x55556b7bc740_0 .net *"_ivl_4", 0 0, L_0x55556ba723c0;  1 drivers
v0x55556b7bd690_0 .net *"_ivl_6", 0 0, L_0x55556ba724d0;  1 drivers
v0x55556b7bd770_0 .net *"_ivl_8", 0 0, L_0x55556ba72540;  1 drivers
S_0x55556b7a6a10 .scope module, "u_stage_mem" "stage_mem" 14 419, 31 1 0, S_0x55556b65db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_alu_result";
    .port_info 3 /INPUT 32 "i_store_data";
    .port_info 4 /INPUT 1 "i_mem_write";
    .port_info 5 /INPUT 1 "i_mem_read";
    .port_info 6 /INPUT 3 "i_funct3";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 32 "i_io_sw";
    .port_info 11 /OUTPUT 32 "o_io_ledr";
    .port_info 12 /OUTPUT 32 "o_io_ledg";
    .port_info 13 /OUTPUT 7 "o_io_hex0";
    .port_info 14 /OUTPUT 7 "o_io_hex1";
    .port_info 15 /OUTPUT 7 "o_io_hex2";
    .port_info 16 /OUTPUT 7 "o_io_hex3";
    .port_info 17 /OUTPUT 7 "o_io_hex4";
    .port_info 18 /OUTPUT 7 "o_io_hex5";
    .port_info 19 /OUTPUT 7 "o_io_hex6";
    .port_info 20 /OUTPUT 7 "o_io_hex7";
    .port_info 21 /OUTPUT 32 "o_io_lcd";
    .port_info 22 /OUTPUT 32 "o_dmem_rdata";
    .port_info 23 /OUTPUT 32 "o_io_rdata";
L_0x55556bafc780 .functor AND 1, v0x55556b3ef740_0, L_0x55556bafc6e0, C4<1>, C4<1>;
L_0x55556bafc8e0 .functor AND 1, L_0x55556bafc780, L_0x55556bafc840, C4<1>, C4<1>;
L_0x55556bafc9f0 .functor AND 1, L_0x55556bafc8e0, v0x55556b99df90_0, C4<1>, C4<1>;
L_0x55556bafd6f0 .functor BUFZ 32, v0x55556b788b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bafd760 .functor BUFZ 32, v0x55556b78c540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bafd7d0 .functor BUFZ 32, v0x55556b78b710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7801e0_0 .net *"_ivl_1", 0 0, L_0x55556bafc6e0;  1 drivers
v0x55556b7802c0_0 .net *"_ivl_3", 0 0, L_0x55556bafc780;  1 drivers
v0x55556b7810d0_0 .net *"_ivl_5", 0 0, L_0x55556bafc840;  1 drivers
v0x55556b781190_0 .net *"_ivl_7", 0 0, L_0x55556bafc8e0;  1 drivers
v0x55556b77d6c0_0 .net "b_io_hexh", 31 0, v0x55556b7885a0_0;  1 drivers
v0x55556b77d7d0_0 .net "b_io_hexl", 31 0, v0x55556b78b650_0;  1 drivers
v0x55556b77e6f0_0 .net "b_io_lcd", 31 0, v0x55556b78b710_0;  1 drivers
v0x55556b77e790_0 .net "b_io_ledg", 31 0, v0x55556b78c540_0;  1 drivers
v0x55556b77ab00_0 .net "b_io_ledr", 31 0, v0x55556b788b30_0;  1 drivers
v0x55556b77aba0_0 .net "b_io_sw", 31 0, v0x55556b7966a0_0;  1 drivers
v0x55556b77bb30_0 .var "dmem_byte_enable", 3 0;
v0x55556b77bc00_0 .var "dmem_write_data", 31 0;
v0x55556b778100_0 .net "f_dmem_valid", 0 0, L_0x55556bafcb50;  1 drivers
v0x55556b7781d0_0 .net "f_dmem_wren", 0 0, L_0x55556bafd1b0;  1 drivers
v0x55556b779130_0 .net "f_io_valid", 0 0, L_0x55556bafd0a0;  1 drivers
v0x55556b7791d0_0 .net "i_alu_result", 31 0, v0x55556b63c980_0;  alias, 1 drivers
v0x55556b6c7a20_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b6c7400_0 .net "i_ctrl_bubble", 0 0, v0x55556b993cb0_0;  alias, 1 drivers
v0x55556b6c74a0_0 .net "i_ctrl_kill", 0 0, v0x55556b62d2d0_0;  alias, 1 drivers
v0x55556b6c6e40_0 .net "i_ctrl_valid", 0 0, v0x55556b3ef740_0;  alias, 1 drivers
v0x55556b6c6ee0_0 .net "i_funct3", 2 0, v0x55556b979450_0;  alias, 1 drivers
v0x55556b6c6820_0 .net "i_io_sw", 31 0, v0x55556b2d06f0_0;  alias, 1 drivers
v0x55556b6c68c0_0 .net "i_mem_read", 0 0, v0x55556b484c70_0;  alias, 1 drivers
v0x55556b6c6200_0 .net "i_mem_write", 0 0, v0x55556b99df90_0;  alias, 1 drivers
v0x55556b6c62a0_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b6c5be0_0 .net "i_store_data", 31 0, v0x55556b3689d0_0;  alias, 1 drivers
v0x55556b6c5ca0_0 .var "io_rdata_comb", 31 0;
v0x55556b6c55c0_0 .net "lsu_store_en", 0 0, L_0x55556bafc9f0;  1 drivers
v0x55556b6c5680_0 .var "misaligned_access", 0 0;
v0x55556b6c4fa0_0 .net "o_dmem_rdata", 31 0, L_0x55556bafd540;  alias, 1 drivers
v0x55556b6c5060_0 .net "o_io_hex0", 6 0, L_0x55556bafd8d0;  alias, 1 drivers
v0x55556b6c4980_0 .net "o_io_hex1", 6 0, L_0x55556bafda00;  alias, 1 drivers
v0x55556b6c4a60_0 .net "o_io_hex2", 6 0, L_0x55556bafdb30;  alias, 1 drivers
v0x55556ae86de0_0 .net "o_io_hex3", 6 0, L_0x55556bafdcf0;  alias, 1 drivers
v0x55556ae86ec0_0 .net "o_io_hex4", 6 0, L_0x55556bafde20;  alias, 1 drivers
v0x55556ae86fa0_0 .net "o_io_hex5", 6 0, L_0x55556bafdfa0;  alias, 1 drivers
v0x55556b6c41a0_0 .net "o_io_hex6", 6 0, L_0x55556bafe0d0;  alias, 1 drivers
v0x55556b6c4280_0 .net "o_io_hex7", 6 0, L_0x55556bafe290;  alias, 1 drivers
v0x55556b6c2af0_0 .net "o_io_lcd", 31 0, L_0x55556bafd7d0;  alias, 1 drivers
v0x55556b6c2bd0_0 .net "o_io_ledg", 31 0, L_0x55556bafd760;  alias, 1 drivers
v0x55556b770820_0 .net "o_io_ledr", 31 0, L_0x55556bafd6f0;  alias, 1 drivers
v0x55556b770900_0 .var "o_io_rdata", 31 0;
E_0x55556b599820/0 .event anyedge, v0x55556b78ed60_0, v0x55556b63c980_0, v0x55556b7966a0_0, v0x55556b788b30_0;
E_0x55556b599820/1 .event anyedge, v0x55556b78c540_0, v0x55556b78b650_0, v0x55556b7885a0_0, v0x55556b78b710_0;
E_0x55556b599820 .event/or E_0x55556b599820/0, E_0x55556b599820/1;
E_0x55556b5b0250/0 .event anyedge, v0x55556b3689d0_0, v0x55556b6c55c0_0, v0x55556b792680_0, v0x55556b6c5680_0;
E_0x55556b5b0250/1 .event anyedge, v0x55556b979450_0, v0x55556b63c980_0;
E_0x55556b5b0250 .event/or E_0x55556b5b0250/0, E_0x55556b5b0250/1;
E_0x55556b67c1e0 .event anyedge, v0x55556b979450_0, v0x55556b63c980_0;
L_0x55556bafc6e0 .reduce/nor v0x55556b993cb0_0;
L_0x55556bafc840 .reduce/nor v0x55556b62d2d0_0;
L_0x55556bafd600 .part v0x55556b63c980_0, 0, 16;
L_0x55556bafd8d0 .part v0x55556b78b650_0, 0, 7;
L_0x55556bafda00 .part v0x55556b78b650_0, 8, 7;
L_0x55556bafdb30 .part v0x55556b78b650_0, 16, 7;
L_0x55556bafdcf0 .part v0x55556b78b650_0, 24, 7;
L_0x55556bafde20 .part v0x55556b7885a0_0, 0, 7;
L_0x55556bafdfa0 .part v0x55556b7885a0_0, 8, 7;
L_0x55556bafe0d0 .part v0x55556b7885a0_0, 16, 7;
L_0x55556bafe290 .part v0x55556b7885a0_0, 24, 7;
S_0x55556b7a1ce0 .scope module, "dmem_inst" "dmem" 31 119, 6 7 0, S_0x55556b7a6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x55556b91c3d0 .param/l "DEPTH" 1 6 16, +C4<00000000000000000100000000000000>;
L_0x55556bafd540 .functor BUFZ 32, L_0x55556bafd310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b7a22d0_0 .net *"_ivl_2", 31 0, L_0x55556bafd310;  1 drivers
v0x55556b7a23d0_0 .net *"_ivl_4", 15 0, L_0x55556bafd3b0;  1 drivers
L_0x7fce156f7890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b7a31c0_0 .net *"_ivl_7", 1 0, L_0x7fce156f7890;  1 drivers
v0x55556b7a32b0_0 .net "address", 15 0, L_0x55556bafd600;  1 drivers
v0x55556b79f7b0_0 .net "data", 31 0, v0x55556b77bc00_0;  1 drivers
v0x55556b79f870_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b7a07e0_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b79cbf0 .array "mem", 16383 0, 31 0;
v0x55556b79dc20_0 .net "q", 31 0, L_0x55556bafd540;  alias, 1 drivers
v0x55556b79dd00_0 .net "word_addr", 13 0, L_0x55556bafd270;  1 drivers
v0x55556b79a3a0_0 .net "wren", 3 0, v0x55556b77bb30_0;  1 drivers
L_0x55556bafd270 .part L_0x55556bafd600, 2, 14;
L_0x55556bafd310 .array/port v0x55556b79cbf0, L_0x55556bafd3b0;
L_0x55556bafd3b0 .concat [ 14 2 0 0], L_0x55556bafd270, L_0x7fce156f7890;
S_0x55556b79f120 .scope begin, "$unm_blk_131" "$unm_blk_131" 6 26, 6 26 0, S_0x55556b7a1ce0;
 .timescale 0 0;
v0x55556ae7ebe0_0 .var/i "i", 31 0;
S_0x55556b79b3d0 .scope module, "u_in_buf" "input_buffer" 31 129, 7 6 0, S_0x55556b7a6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x55556b7966a0_0 .var "b_io_sw", 31 0;
v0x55556b796780_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b793ae0_0 .net "i_io_sw", 31 0, v0x55556b2d06f0_0;  alias, 1 drivers
v0x55556b793b80_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
S_0x55556b796c90 .scope module, "u_mux" "input_mux" 31 52, 9 6 0, S_0x55556b7a6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55556bafd0a0 .functor OR 1, L_0x55556bafcd80, L_0x55556bafcf60, C4<0>, C4<0>;
L_0x55556bafd1b0 .functor AND 1, v0x55556b99df90_0, L_0x55556bafcb50, C4<1>, C4<1>;
v0x55556b797b80_0 .net *"_ivl_1", 20 0, L_0x55556bafcab0;  1 drivers
v0x55556b797c20_0 .net *"_ivl_10", 0 0, L_0x55556bafcd80;  1 drivers
v0x55556b794170_0 .net *"_ivl_13", 15 0, L_0x55556bafcec0;  1 drivers
L_0x7fce156f7848 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55556b794260_0 .net/2u *"_ivl_14", 15 0, L_0x7fce156f7848;  1 drivers
v0x55556b7951a0_0 .net *"_ivl_16", 0 0, L_0x55556bafcf60;  1 drivers
L_0x7fce156f77b8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b7952b0_0 .net/2u *"_ivl_2", 20 0, L_0x7fce156f77b8;  1 drivers
v0x55556b7915b0_0 .net *"_ivl_7", 15 0, L_0x55556bafcce0;  1 drivers
L_0x7fce156f7800 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b791690_0 .net/2u *"_ivl_8", 15 0, L_0x7fce156f7800;  1 drivers
v0x55556b7925e0_0 .net "f_dmem_valid", 0 0, L_0x55556bafcb50;  alias, 1 drivers
v0x55556b792680_0 .net "f_dmem_wren", 0 0, L_0x55556bafd1b0;  alias, 1 drivers
v0x55556b78ed60_0 .net "f_io_valid", 0 0, L_0x55556bafd0a0;  alias, 1 drivers
v0x55556b78ee20_0 .net "i_lsu_addr", 31 0, v0x55556b63c980_0;  alias, 1 drivers
v0x55556b78fd90_0 .net "i_lsu_wren", 0 0, v0x55556b99df90_0;  alias, 1 drivers
L_0x55556bafcab0 .part v0x55556b63c980_0, 11, 21;
L_0x55556bafcb50 .cmp/eq 21, L_0x55556bafcab0, L_0x7fce156f77b8;
L_0x55556bafcce0 .part v0x55556b63c980_0, 16, 16;
L_0x55556bafcd80 .cmp/eq 16, L_0x55556bafcce0, L_0x7fce156f7800;
L_0x55556bafcec0 .part v0x55556b63c980_0, 16, 16;
L_0x55556bafcf60 .cmp/eq 16, L_0x55556bafcec0, L_0x7fce156f7848;
S_0x55556b78b060 .scope module, "u_out_buf" "output_buffer" 31 137, 8 7 0, S_0x55556b7a6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x55556b7884a0_0 .var "addr_offset_comb", 1 0;
v0x55556b7885a0_0 .var "b_io_hexh", 31 0;
v0x55556b78b650_0 .var "b_io_hexl", 31 0;
v0x55556b78b710_0 .var "b_io_lcd", 31 0;
v0x55556b78c540_0 .var "b_io_ledg", 31 0;
v0x55556b788b30_0 .var "b_io_ledr", 31 0;
v0x55556b788c10_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b789b60_0 .net "i_ctrl_bubble", 0 0, v0x55556b993cb0_0;  alias, 1 drivers
v0x55556b789c00_0 .net "i_ctrl_kill", 0 0, v0x55556b62d2d0_0;  alias, 1 drivers
v0x55556b785f70_0 .net "i_ctrl_valid", 0 0, v0x55556b3ef740_0;  alias, 1 drivers
v0x55556b786010_0 .net "i_funct3", 2 0, v0x55556b979450_0;  alias, 1 drivers
v0x55556b786fa0_0 .net "i_io_addr", 31 0, v0x55556b63c980_0;  alias, 1 drivers
v0x55556b787060_0 .net "i_io_valid", 0 0, L_0x55556bafd0a0;  alias, 1 drivers
v0x55556b783720_0 .net "i_mem_write", 0 0, v0x55556b99df90_0;  alias, 1 drivers
v0x55556b7837c0_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b784750_0 .net "i_st_data", 31 0, v0x55556b3689d0_0;  alias, 1 drivers
v0x55556b7847f0_0 .var "io_write_enable_comb", 0 0;
v0x55556b77fd00_0 .var "write_data_comb", 31 0;
v0x55556b77d030_0 .var "write_mask_comb", 31 0;
E_0x55556b7d0630/0 .event anyedge, v0x55556b99df90_0, v0x55556b78ed60_0, v0x55556b3ef740_0, v0x55556b993cb0_0;
E_0x55556b7d0630/1 .event anyedge, v0x55556b62d2d0_0, v0x55556b63c980_0, v0x55556b7847f0_0, v0x55556b979450_0;
E_0x55556b7d0630/2 .event anyedge, v0x55556b7884a0_0, v0x55556b3689d0_0;
E_0x55556b7d0630 .event/or E_0x55556b7d0630/0, E_0x55556b7d0630/1, E_0x55556b7d0630/2;
S_0x55556b7230d0 .scope begin, "proc_dump_vcd" "proc_dump_vcd" 12 29, 12 29 0, S_0x55556b6aa540;
 .timescale 0 0;
S_0x55556b7228a0 .scope module, "scoreboard" "scoreboard" 12 87, 32 1 0, S_0x55556b6aa540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /INPUT 32 "o_io_ledr";
    .port_info 4 /INPUT 32 "o_io_ledg";
    .port_info 5 /INPUT 7 "o_io_hex0";
    .port_info 6 /INPUT 7 "o_io_hex1";
    .port_info 7 /INPUT 7 "o_io_hex2";
    .port_info 8 /INPUT 7 "o_io_hex3";
    .port_info 9 /INPUT 7 "o_io_hex4";
    .port_info 10 /INPUT 7 "o_io_hex5";
    .port_info 11 /INPUT 7 "o_io_hex6";
    .port_info 12 /INPUT 7 "o_io_hex7";
    .port_info 13 /INPUT 32 "o_io_lcd";
    .port_info 14 /INPUT 1 "o_ctrl";
    .port_info 15 /INPUT 1 "o_mispred";
    .port_info 16 /INPUT 32 "o_pc_debug";
    .port_info 17 /INPUT 1 "o_insn_vld";
v0x55556afa6e70_0 .net "i_clk", 0 0, v0x55556b720a90_0;  alias, 1 drivers
v0x55556b720b30_0 .net "i_io_sw", 31 0, v0x55556b2d06f0_0;  alias, 1 drivers
v0x55556b71e940_0 .net "i_reset", 0 0, v0x55556b70f910_0;  alias, 1 drivers
v0x55556b71e9e0_0 .var/real "num_ctrl", 0 0;
v0x55556b71e150_0 .var/real "num_cycle", 0 0;
v0x55556b71e1f0_0 .var/real "num_insn", 0 0;
v0x55556b71f170_0 .var/real "num_mispred", 0 0;
v0x55556b71f230_0 .net "o_ctrl", 0 0, L_0x55556bafeda0;  alias, 1 drivers
v0x55556b71cf10_0 .net "o_insn_vld", 0 0, L_0x55556bafec20;  alias, 1 drivers
v0x55556b71cfb0_0 .net "o_io_hex0", 6 0, L_0x55556bafd8d0;  alias, 1 drivers
v0x55556b71c6e0_0 .net "o_io_hex1", 6 0, L_0x55556bafda00;  alias, 1 drivers
v0x55556b71c780_0 .net "o_io_hex2", 6 0, L_0x55556bafdb30;  alias, 1 drivers
v0x55556b71a8d0_0 .net "o_io_hex3", 6 0, L_0x55556bafdcf0;  alias, 1 drivers
v0x55556b71a990_0 .net "o_io_hex4", 6 0, L_0x55556bafde20;  alias, 1 drivers
v0x55556b71a0e0_0 .net "o_io_hex5", 6 0, L_0x55556bafdfa0;  alias, 1 drivers
v0x55556b71a1f0_0 .net "o_io_hex6", 6 0, L_0x55556bafe0d0;  alias, 1 drivers
v0x55556b71b100_0 .net "o_io_hex7", 6 0, L_0x55556bafe290;  alias, 1 drivers
v0x55556b71b210_0 .net "o_io_lcd", 31 0, L_0x55556bafd7d0;  alias, 1 drivers
v0x55556b718780_0 .net "o_io_ledg", 31 0, L_0x55556bafd760;  alias, 1 drivers
v0x55556b718870_0 .net "o_io_ledr", 31 0, L_0x55556bafd6f0;  alias, 1 drivers
v0x55556b717f90_0 .net "o_mispred", 0 0, L_0x55556baff110;  alias, 1 drivers
v0x55556b718030_0 .net "o_pc_debug", 31 0, L_0x55556bafe890;  alias, 1 drivers
E_0x55556b7abf90 .event negedge, v0x55556ae77e30_0;
S_0x55556afa6ce0 .scope begin, "counters" "counters" 32 39, 32 39 0, S_0x55556b7228a0;
 .timescale 0 0;
S_0x55556b7202a0 .scope begin, "debug" "debug" 32 55, 32 55 0, S_0x55556b7228a0;
 .timescale 0 0;
S_0x55556b7212c0 .scope begin, "result" "result" 32 62, 32 62 0, S_0x55556b7228a0;
 .timescale 0 0;
S_0x55556b6acf50 .scope module, "wrapper" "wrapper" 33 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 10 "SW";
    .port_info 2 /INPUT 4 "KEY";
    .port_info 3 /OUTPUT 10 "LEDR";
    .port_info 4 /OUTPUT 7 "HEX0";
    .port_info 5 /OUTPUT 7 "HEX1";
    .port_info 6 /OUTPUT 7 "HEX2";
    .port_info 7 /OUTPUT 7 "HEX3";
    .port_info 8 /OUTPUT 7 "HEX4";
    .port_info 9 /OUTPUT 7 "HEX5";
o0x7fce15758068 .functor BUFZ 4, c4<zzzz>; HiZ drive
L_0x55556bb9e350 .functor NOT 4, o0x7fce15758068, C4<0000>, C4<0000>, C4<0000>;
o0x7fce15757f78 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556ba4b4f0_0 .net "CLOCK_50", 0 0, o0x7fce15757f78;  0 drivers
v0x55556ba4b590_0 .net "HEX0", 6 0, L_0x55556bb9cb80;  1 drivers
v0x55556ba4b630_0 .net "HEX1", 6 0, L_0x55556bb9cc70;  1 drivers
v0x55556ba4b720_0 .net "HEX2", 6 0, L_0x55556bb9cd10;  1 drivers
v0x55556ba4b830_0 .net "HEX3", 6 0, L_0x55556bb9cdb0;  1 drivers
v0x55556ba4b990_0 .net "HEX4", 6 0, L_0x55556bb9ce50;  1 drivers
v0x55556ba4baa0_0 .net "HEX5", 6 0, L_0x55556bb9cf40;  1 drivers
v0x55556ba4bbb0_0 .net "KEY", 3 0, o0x7fce15758068;  0 drivers
v0x55556ba4bc90_0 .var "LEDR", 9 0;
o0x7fce157580c8 .functor BUFZ 10, c4<zzzzzzzzzz>; HiZ drive
v0x55556ba4be00_0 .net "SW", 9 0, o0x7fce157580c8;  0 drivers
L_0x7fce156f9198 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556ba4bee0_0 .net/2u *"_ivl_2", 17 0, L_0x7fce156f9198;  1 drivers
v0x55556ba4bfc0_0 .net *"_ivl_4", 3 0, L_0x55556bb9e350;  1 drivers
v0x55556ba4c0a0_0 .net "clk_25", 0 0, v0x55556ba4b3f0_0;  1 drivers
v0x55556ba4c140_0 .net "hex6_nc", 6 0, L_0x55556bb9cfe0;  1 drivers
v0x55556ba4c200_0 .net "hex7_nc", 6 0, L_0x55556bb9d080;  1 drivers
v0x55556ba4c310_0 .net "insn_vld", 0 0, L_0x55556bb9db10;  1 drivers
v0x55556ba4c3b0_0 .net "ledr32", 31 0, L_0x55556bb9c940;  1 drivers
v0x55556ba4c4a0_0 .net "reset_n", 0 0, L_0x55556baff320;  1 drivers
v0x55556ba4c540_0 .net "unused_ctrl", 0 0, L_0x55556bb9dce0;  1 drivers
v0x55556ba4c5e0_0 .net "unused_halt", 0 0, L_0x55556bb9e290;  1 drivers
v0x55556ba4c680_0 .net "unused_lcd", 31 0, L_0x55556bb9cac0;  1 drivers
v0x55556ba4c770_0 .net "unused_ledg", 31 0, L_0x55556bb9ca00;  1 drivers
v0x55556ba4c860_0 .net "unused_mispred", 0 0, L_0x55556bb9e0f0;  1 drivers
L_0x7fce156f9150 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55556ba4c900_0 .net "unused_model_id", 3 0, L_0x7fce156f9150;  1 drivers
v0x55556ba4c9a0_0 .net "unused_pc_commit", 31 0, L_0x55556bb9d780;  1 drivers
v0x55556ba4ca60_0 .net "unused_pc_frontend", 31 0, L_0x55556bb9d280;  1 drivers
E_0x55556b709db0 .event anyedge, v0x55556ba42470_0, v0x55556ba494a0_0;
L_0x55556baff320 .part o0x7fce15758068, 0, 1;
L_0x55556bb9e410 .concat [ 10 4 18 0], o0x7fce157580c8, L_0x55556bb9e350, L_0x7fce156f9198;
S_0x55556b70cf90 .scope module, "dut" "pipelined" 33 42, 14 4 0, S_0x55556b6acf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "o_io_ledr";
    .port_info 4 /OUTPUT 32 "o_io_ledg";
    .port_info 5 /OUTPUT 7 "o_io_hex0";
    .port_info 6 /OUTPUT 7 "o_io_hex1";
    .port_info 7 /OUTPUT 7 "o_io_hex2";
    .port_info 8 /OUTPUT 7 "o_io_hex3";
    .port_info 9 /OUTPUT 7 "o_io_hex4";
    .port_info 10 /OUTPUT 7 "o_io_hex5";
    .port_info 11 /OUTPUT 7 "o_io_hex6";
    .port_info 12 /OUTPUT 7 "o_io_hex7";
    .port_info 13 /OUTPUT 32 "o_io_lcd";
    .port_info 14 /OUTPUT 32 "o_pc_frontend";
    .port_info 15 /OUTPUT 32 "o_pc_commit";
    .port_info 16 /OUTPUT 1 "o_insn_vld";
    .port_info 17 /OUTPUT 1 "o_ctrl";
    .port_info 18 /OUTPUT 1 "o_mispred";
    .port_info 19 /OUTPUT 1 "o_halt";
    .port_info 20 /OUTPUT 4 "o_model_id";
L_0x55556bb132b0 .functor OR 1, L_0x55556baff4f0, v0x55556ba4a8f0_0, C4<0>, C4<0>;
L_0x55556bb13410 .functor AND 1, L_0x55556bb48310, L_0x55556bb13320, C4<1>, C4<1>;
L_0x55556bb135c0 .functor AND 1, L_0x55556bb48960, L_0x55556bb13520, C4<1>, C4<1>;
L_0x55556bb13a10 .functor OR 1, L_0x55556baff600, v0x55556ba4a8f0_0, C4<0>, C4<0>;
L_0x7fce156f79f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55556bb13ba0 .functor OR 1, L_0x55556bb48310, L_0x7fce156f79f8, C4<0>, C4<0>;
L_0x55556bb13cb0 .functor AND 1, L_0x55556bb13ba0, L_0x55556bb13c10, C4<1>, C4<1>;
L_0x55556bb9b820 .functor OR 1, v0x55556b6df760_0, v0x55556b6defd0_0, C4<0>, C4<0>;
L_0x55556bb9d120 .functor AND 1, v0x55556b88d200_0, v0x55556b885910_0, C4<1>, C4<1>;
L_0x55556bb9d280 .functor BUFZ 32, L_0x55556bb131d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb9d780 .functor BUFZ 32, v0x55556b8859b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb9d920 .functor AND 1, v0x55556b888590_0, L_0x55556bb9d7f0, C4<1>, C4<1>;
L_0x55556bb9db10 .functor AND 1, L_0x55556bb9d920, L_0x55556bb9da20, C4<1>, C4<1>;
L_0x55556bb9dce0 .functor AND 1, v0x55556b88d200_0, L_0x55556bb9dc40, C4<1>, C4<1>;
L_0x55556bb9ddf0 .functor AND 1, v0x55556b88d200_0, v0x55556b888590_0, C4<1>, C4<1>;
L_0x55556bb9dbd0 .functor AND 1, L_0x55556bb9ddf0, v0x55556b8884d0_0, C4<1>, C4<1>;
L_0x55556bb9e0f0 .functor AND 1, L_0x55556bb9dbd0, L_0x55556bb9df40, C4<1>, C4<1>;
L_0x55556bb9e290 .functor BUFZ 1, v0x55556ba4a8f0_0, C4<0>, C4<0>, C4<0>;
v0x55556ba42a00_0 .net *"_ivl_15", 0 0, L_0x55556bb13ba0;  1 drivers
v0x55556ba42ae0_0 .net *"_ivl_17", 0 0, L_0x55556bb13c10;  1 drivers
v0x55556ba42ba0_0 .net *"_ivl_35", 0 0, L_0x55556bb9d120;  1 drivers
L_0x7fce156f9108 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55556ba42c70_0 .net/2u *"_ivl_36", 31 0, L_0x7fce156f9108;  1 drivers
v0x55556ba42d50_0 .net *"_ivl_38", 31 0, L_0x55556bb9d1e0;  1 drivers
v0x55556ba42e30_0 .net *"_ivl_40", 31 0, L_0x55556bb9d340;  1 drivers
v0x55556ba42f10_0 .net *"_ivl_5", 0 0, L_0x55556bb13320;  1 drivers
v0x55556ba42fd0_0 .net *"_ivl_51", 0 0, L_0x55556bb9d7f0;  1 drivers
v0x55556ba43090_0 .net *"_ivl_53", 0 0, L_0x55556bb9d920;  1 drivers
v0x55556ba431e0_0 .net *"_ivl_55", 0 0, L_0x55556bb9da20;  1 drivers
v0x55556ba432a0_0 .net *"_ivl_59", 0 0, L_0x55556bb9dc40;  1 drivers
v0x55556ba43360_0 .net *"_ivl_63", 0 0, L_0x55556bb9ddf0;  1 drivers
v0x55556ba43420_0 .net *"_ivl_65", 0 0, L_0x55556bb9dbd0;  1 drivers
v0x55556ba434e0_0 .net *"_ivl_67", 0 0, L_0x55556bb9df40;  1 drivers
v0x55556ba435a0_0 .net *"_ivl_9", 0 0, L_0x55556bb13520;  1 drivers
v0x55556ba43660_0 .var "commit_count", 31 0;
v0x55556ba43740_0 .var "cycle_count", 31 0;
v0x55556ba43820_0 .net "ex_alu_result", 31 0, v0x55556b94dd20_0;  1 drivers
v0x55556ba438e0_0 .net "ex_mem_alu_result", 31 0, v0x55556b7065e0_0;  1 drivers
v0x55556ba439a0_0 .net "ex_mem_ctrl_bubble", 0 0, v0x55556b7066c0_0;  1 drivers
v0x55556ba43a40_0 .net "ex_mem_ctrl_funct3", 2 0, v0x55556b707600_0;  1 drivers
v0x55556ba43b00_0 .net "ex_mem_ctrl_is_control", 0 0, v0x55556b7076e0_0;  1 drivers
v0x55556ba43ba0_0 .net "ex_mem_ctrl_kill", 0 0, v0x55556b705450_0;  1 drivers
v0x55556ba43cd0_0 .net "ex_mem_ctrl_mem_read", 0 0, v0x55556b705510_0;  1 drivers
v0x55556ba43e00_0 .net "ex_mem_ctrl_mem_write", 0 0, v0x55556b704c20_0;  1 drivers
v0x55556ba43f30_0 .net "ex_mem_ctrl_mispred", 0 0, v0x55556b704ce0_0;  1 drivers
v0x55556ba43fd0_0 .net "ex_mem_ctrl_valid", 0 0, v0x55556b7036c0_0;  1 drivers
v0x55556ba44070_0 .net "ex_mem_ctrl_wb_en", 0 0, v0x55556b703780_0;  1 drivers
v0x55556ba44110_0 .net "ex_mem_pc", 31 0, v0x55556b702e90_0;  1 drivers
v0x55556ba441d0_0 .net "ex_mem_rd", 4 0, v0x55556b702f70_0;  1 drivers
v0x55556ba44320_0 .net "ex_mem_store_data", 31 0, v0x55556b701080_0;  1 drivers
v0x55556ba443e0_0 .net "ex_store_data", 31 0, L_0x55556bb9b7b0;  1 drivers
v0x55556ba444a0_0 .net "fu_forward_a_sel", 1 0, v0x55556b6f6c10_0;  1 drivers
v0x55556ba44770_0 .net "fu_forward_b_sel", 1 0, v0x55556b6f5710_0;  1 drivers
v0x55556ba44830_0 .net "fu_forward_id_a_sel", 1 0, v0x55556b6f57f0_0;  1 drivers
v0x55556ba44940_0 .net "fu_forward_id_b_sel", 1 0, v0x55556b6f4ee0_0;  1 drivers
v0x55556ba44a50_0 .net "hu_flush_id_ex", 0 0, L_0x55556baff670;  1 drivers
v0x55556ba44af0_0 .net "hu_flush_if_id", 0 0, L_0x7fce156f79f8;  1 drivers
v0x55556ba44b90_0 .net "hu_stall_id", 0 0, L_0x55556baff600;  1 drivers
v0x55556ba44c80_0 .net "hu_stall_if", 0 0, L_0x55556baff4f0;  1 drivers
v0x55556ba44d20_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556ba44dc0_0 .net "i_io_sw", 31 0, L_0x55556bb9e410;  1 drivers
v0x55556ba44eb0_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556ba44f50_0 .net "id_btb_update", 0 0, L_0x55556bb48960;  1 drivers
v0x55556ba44ff0_0 .net "id_btb_update_pc", 31 0, L_0x55556bb48a90;  1 drivers
v0x55556ba450e0_0 .net "id_btb_update_target", 31 0, L_0x55556bb48b90;  1 drivers
v0x55556ba451d0_0 .net "id_ctrl_alu_op", 3 0, v0x55556b9ee800_0;  1 drivers
v0x55556ba45320_0 .net "id_ctrl_branch", 0 0, L_0x55556bb49360;  1 drivers
v0x55556ba453c0_0 .net "id_ctrl_bubble", 0 0, L_0x55556bb48e70;  1 drivers
v0x55556ba454b0_0 .net "id_ctrl_funct3", 2 0, L_0x55556bb49950;  1 drivers
v0x55556ba455c0_0 .net "id_ctrl_jump", 0 0, L_0x55556bb49400;  1 drivers
v0x55556ba456b0_0 .net "id_ctrl_kill", 0 0, L_0x55556bb491b0;  1 drivers
v0x55556ba457a0_0 .net "id_ctrl_mem_read", 0 0, L_0x55556bb49860;  1 drivers
v0x55556ba45890_0 .net "id_ctrl_mem_write", 0 0, L_0x55556bb2f7e0;  1 drivers
v0x55556ba459c0_0 .net "id_ctrl_mispred", 0 0, L_0x55556bb48ff0;  1 drivers
v0x55556ba45a60_0 .net "id_ctrl_op_a_sel", 1 0, L_0x55556bb303a0;  1 drivers
v0x55556ba45bb0_0 .net "id_ctrl_op_b_sel", 0 0, L_0x55556bb2fd90;  1 drivers
v0x55556ba45ce0_0 .net "id_ctrl_valid", 0 0, L_0x55556bb31cb0;  1 drivers
v0x55556ba45d80_0 .net "id_ctrl_wb_en", 0 0, L_0x55556bb2f6d0;  1 drivers
v0x55556ba45eb0_0 .net "id_ex_ctrl_alu_op", 3 0, v0x55556b6e1a80_0;  1 drivers
v0x55556ba45f70_0 .net "id_ex_ctrl_branch", 0 0, v0x55556b6df760_0;  1 drivers
v0x55556ba46010_0 .net "id_ex_ctrl_bubble", 0 0, v0x55556b6df820_0;  1 drivers
v0x55556ba460b0_0 .net "id_ex_ctrl_funct3", 2 0, v0x55556b6def30_0;  1 drivers
v0x55556ba46150_0 .net "id_ex_ctrl_jump", 0 0, v0x55556b6defd0_0;  1 drivers
v0x55556ba461f0_0 .net "id_ex_ctrl_kill", 0 0, v0x55556b6dd120_0;  1 drivers
v0x55556ba466a0_0 .net "id_ex_ctrl_mem_read", 0 0, v0x55556b6dd1c0_0;  1 drivers
v0x55556ba46740_0 .net "id_ex_ctrl_mem_write", 0 0, v0x55556b6dc930_0;  1 drivers
v0x55556ba46830_0 .net "id_ex_ctrl_mispred", 0 0, v0x55556b6dc9d0_0;  1 drivers
v0x55556ba46920_0 .net "id_ex_ctrl_op_a_sel", 1 0, v0x55556b6dd950_0;  1 drivers
v0x55556ba46a10_0 .net "id_ex_ctrl_op_b_sel", 0 0, v0x55556b6dd9f0_0;  1 drivers
v0x55556ba46b00_0 .net "id_ex_ctrl_valid", 0 0, v0x55556b6dae20_0;  1 drivers
v0x55556ba46bf0_0 .net "id_ex_ctrl_wb_en", 0 0, v0x55556b6daec0_0;  1 drivers
v0x55556ba46c90_0 .net "id_ex_imm", 31 0, v0x55556b6da6d0_0;  1 drivers
v0x55556ba46d80_0 .net "id_ex_pc", 31 0, v0x55556b6da790_0;  1 drivers
v0x55556ba46e20_0 .net "id_ex_rd", 4 0, v0x55556b6db650_0;  1 drivers
v0x55556ba46ec0_0 .net "id_ex_rs1", 4 0, v0x55556b6db6f0_0;  1 drivers
v0x55556ba46fb0_0 .net "id_ex_rs1_val", 31 0, v0x55556b959fd0_0;  1 drivers
v0x55556ba470a0_0 .net "id_ex_rs2", 4 0, v0x55556b95a090_0;  1 drivers
v0x55556ba47190_0 .net "id_ex_rs2_val", 31 0, v0x55556b959bf0_0;  1 drivers
v0x55556ba47280_0 .net "id_imm", 31 0, L_0x55556bb48e00;  1 drivers
v0x55556ba47370_0 .net "id_is_branch", 0 0, L_0x55556bb49ff0;  1 drivers
v0x55556ba47460_0 .net "id_is_jump", 0 0, L_0x55556bb4acb0;  1 drivers
v0x55556ba47550_0 .net "id_pc", 31 0, L_0x55556bb48a20;  1 drivers
v0x55556ba47640_0 .net "id_rd", 4 0, L_0x55556bb490a0;  1 drivers
v0x55556ba47730_0 .net "id_redirect_pc", 31 0, v0x55556ba1b300_0;  1 drivers
v0x55556ba47820_0 .net "id_redirect_valid", 0 0, L_0x55556bb48310;  1 drivers
v0x55556ba478c0_0 .net "id_rs1", 4 0, L_0x55556bb48f10;  1 drivers
v0x55556ba479f0_0 .net "id_rs1_val", 31 0, L_0x55556bb48c00;  1 drivers
v0x55556ba47ab0_0 .net "id_rs2", 4 0, L_0x55556bb48f80;  1 drivers
v0x55556ba47c00_0 .net "id_rs2_val", 31 0, L_0x55556bb48d00;  1 drivers
v0x55556ba47cc0_0 .net "id_use_rs1", 0 0, L_0x55556bb49f30;  1 drivers
v0x55556ba47db0_0 .net "id_use_rs2", 0 0, L_0x55556bb4a670;  1 drivers
v0x55556ba47ea0_0 .net "if_id_bubble", 0 0, v0x55556b89eb50_0;  1 drivers
v0x55556ba47f40_0 .net "if_id_instr", 31 0, v0x55556b89ec10_0;  1 drivers
v0x55556ba48070_0 .net "if_id_kill", 0 0, v0x55556b89bf90_0;  1 drivers
v0x55556ba48110_0 .net "if_id_pc", 31 0, v0x55556b89c050_0;  1 drivers
v0x55556ba481b0_0 .net "if_id_pred_taken", 0 0, v0x55556b89f140_0;  1 drivers
v0x55556ba482a0_0 .net "if_id_valid", 0 0, v0x55556b89f200_0;  1 drivers
v0x55556ba48340_0 .net "if_imem_addr", 31 0, L_0x55556bb13160;  1 drivers
v0x55556ba48430_0 .net "if_instr", 31 0, L_0x55556bb9e5c0;  1 drivers
v0x55556ba48540_0 .net "if_pc", 31 0, L_0x55556bb131d0;  1 drivers
v0x55556ba48650_0 .net "if_pred_taken", 0 0, L_0x55556bb13240;  1 drivers
v0x55556ba48740_0 .net "imem_rdata", 31 0, L_0x55556bb13950;  1 drivers
v0x55556ba48850_0 .net "mem_dmem_rdata", 31 0, L_0x55556bb9c790;  1 drivers
v0x55556ba48960_0 .net "mem_io_rdata", 31 0, v0x55556ba42550_0;  1 drivers
v0x55556ba48a20_0 .var "mem_rdata_muxed", 31 0;
v0x55556ba48ac0_0 .net "mem_wb_alu_result", 31 0, v0x55556b88faf0_0;  1 drivers
v0x55556ba48b60_0 .net "mem_wb_ctrl_bubble", 0 0, v0x55556b88c1d0_0;  1 drivers
v0x55556ba48c50_0 .net "mem_wb_ctrl_funct3", 2 0, v0x55556b88c270_0;  1 drivers
v0x55556ba48cf0_0 .net "mem_wb_ctrl_is_control", 0 0, v0x55556b88d200_0;  1 drivers
v0x55556ba48d90_0 .net "mem_wb_ctrl_mem_read", 0 0, v0x55556b88d2c0_0;  1 drivers
v0x55556ba48e30_0 .net "mem_wb_ctrl_mispred", 0 0, v0x55556b8884d0_0;  1 drivers
v0x55556ba48ed0_0 .net "mem_wb_ctrl_valid", 0 0, v0x55556b888590_0;  1 drivers
v0x55556ba48fc0_0 .net "mem_wb_ctrl_wb_en", 0 0, v0x55556b885910_0;  1 drivers
v0x55556ba490f0_0 .net "mem_wb_pc", 31 0, v0x55556b8859b0_0;  1 drivers
v0x55556ba49190_0 .net "mem_wb_rd", 4 0, v0x55556b888ac0_0;  1 drivers
v0x55556ba492c0_0 .net "mem_wb_rdata", 31 0, v0x55556b888b80_0;  1 drivers
v0x55556ba49360_0 .net "o_ctrl", 0 0, L_0x55556bb9dce0;  alias, 1 drivers
v0x55556ba49400_0 .net "o_halt", 0 0, L_0x55556bb9e290;  alias, 1 drivers
v0x55556ba494a0_0 .net "o_insn_vld", 0 0, L_0x55556bb9db10;  alias, 1 drivers
v0x55556ba49540_0 .net "o_io_hex0", 6 0, L_0x55556bb9cb80;  alias, 1 drivers
v0x55556ba49600_0 .net "o_io_hex1", 6 0, L_0x55556bb9cc70;  alias, 1 drivers
v0x55556ba496a0_0 .net "o_io_hex2", 6 0, L_0x55556bb9cd10;  alias, 1 drivers
v0x55556ba49740_0 .net "o_io_hex3", 6 0, L_0x55556bb9cdb0;  alias, 1 drivers
v0x55556ba497e0_0 .net "o_io_hex4", 6 0, L_0x55556bb9ce50;  alias, 1 drivers
v0x55556ba49880_0 .net "o_io_hex5", 6 0, L_0x55556bb9cf40;  alias, 1 drivers
v0x55556ba49920_0 .net "o_io_hex6", 6 0, L_0x55556bb9cfe0;  alias, 1 drivers
v0x55556ba499c0_0 .net "o_io_hex7", 6 0, L_0x55556bb9d080;  alias, 1 drivers
v0x55556ba49a60_0 .net "o_io_lcd", 31 0, L_0x55556bb9cac0;  alias, 1 drivers
v0x55556ba4a310_0 .net "o_io_ledg", 31 0, L_0x55556bb9ca00;  alias, 1 drivers
v0x55556ba4a3b0_0 .net "o_io_ledr", 31 0, L_0x55556bb9c940;  alias, 1 drivers
v0x55556ba4a450_0 .net "o_mispred", 0 0, L_0x55556bb9e0f0;  alias, 1 drivers
v0x55556ba4a4f0_0 .net "o_model_id", 3 0, L_0x7fce156f9150;  alias, 1 drivers
v0x55556ba4a590_0 .net "o_pc_commit", 31 0, L_0x55556bb9d780;  alias, 1 drivers
v0x55556ba4a630_0 .net "o_pc_frontend", 31 0, L_0x55556bb9d280;  alias, 1 drivers
v0x55556ba4a6d0_0 .var "prev_id_ctrl_valid", 0 0;
v0x55556ba4a770_0 .var "prev_id_pc", 31 0;
v0x55556ba4a830_0 .var "prev_stall_id", 0 0;
v0x55556ba4a8f0_0 .var "r_halt", 0 0;
v0x55556ba4a9b0_0 .var "r_halt_prev", 0 0;
v0x55556ba4aa70_0 .var "wb_load_data", 31 0;
v0x55556ba4ab50_0 .net "wb_write_data", 31 0, L_0x55556bb9d4d0;  1 drivers
E_0x55556b709b90 .event anyedge, v0x55556b888b80_0, v0x55556b88c270_0;
E_0x55556b707bd0 .event anyedge, v0x55556b7065e0_0, v0x55556ba42550_0, v0x55556ba3d310_0;
L_0x55556bb13320 .reduce/nor v0x55556ba4a8f0_0;
L_0x55556bb13520 .reduce/nor v0x55556ba4a8f0_0;
L_0x55556bb13c10 .reduce/nor v0x55556ba4a8f0_0;
L_0x55556bb9d1e0 .arith/sum 32, v0x55556b8859b0_0, L_0x7fce156f9108;
L_0x55556bb9d340 .functor MUXZ 32, v0x55556b88faf0_0, L_0x55556bb9d1e0, L_0x55556bb9d120, C4<>;
L_0x55556bb9d4d0 .functor MUXZ 32, L_0x55556bb9d340, v0x55556ba4aa70_0, v0x55556b88d2c0_0, C4<>;
L_0x55556bb9d7f0 .reduce/nor v0x55556b88c1d0_0;
L_0x55556bb9da20 .reduce/nor v0x55556ba4a8f0_0;
L_0x55556bb9dc40 .reduce/nor v0x55556ba4a8f0_0;
L_0x55556bb9df40 .reduce/nor v0x55556ba4a8f0_0;
S_0x55556af003a0 .scope module, "u_ex_mem_reg" "ex_mem_reg" 14 383, 15 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_store_data";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_kill";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mem_write";
    .port_info 13 /INPUT 1 "i_ctrl_wb_en";
    .port_info 14 /INPUT 1 "i_ctrl_mispred";
    .port_info 15 /INPUT 1 "i_ctrl_is_control";
    .port_info 16 /INPUT 3 "i_ctrl_funct3";
    .port_info 17 /OUTPUT 32 "o_pc";
    .port_info 18 /OUTPUT 32 "o_alu_result";
    .port_info 19 /OUTPUT 32 "o_store_data";
    .port_info 20 /OUTPUT 5 "o_rd";
    .port_info 21 /OUTPUT 1 "o_ctrl_valid";
    .port_info 22 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 23 /OUTPUT 1 "o_ctrl_kill";
    .port_info 24 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 26 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 27 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 28 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 29 /OUTPUT 3 "o_ctrl_funct3";
v0x55556afb9090_0 .net "i_alu_result", 31 0, v0x55556b94dd20_0;  alias, 1 drivers
v0x55556b70f9f0_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556b70c7a0_0 .net "i_ctrl_bubble", 0 0, v0x55556b6df820_0;  alias, 1 drivers
v0x55556b70c860_0 .net "i_ctrl_funct3", 2 0, v0x55556b6def30_0;  alias, 1 drivers
v0x55556b70d7c0_0 .net "i_ctrl_is_control", 0 0, L_0x55556bb9b820;  1 drivers
v0x55556b70d8d0_0 .net "i_ctrl_kill", 0 0, v0x55556b6dd120_0;  alias, 1 drivers
v0x55556b70b560_0 .net "i_ctrl_mem_read", 0 0, v0x55556b6dd1c0_0;  alias, 1 drivers
v0x55556b70b620_0 .net "i_ctrl_mem_write", 0 0, v0x55556b6dc930_0;  alias, 1 drivers
v0x55556b70ad30_0 .net "i_ctrl_mispred", 0 0, v0x55556b6dc9d0_0;  alias, 1 drivers
v0x55556b70adf0_0 .net "i_ctrl_valid", 0 0, v0x55556b6dae20_0;  alias, 1 drivers
v0x55556b708f20_0 .net "i_ctrl_wb_en", 0 0, v0x55556b6daec0_0;  alias, 1 drivers
L_0x7fce156f8f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b708fe0_0 .net "i_flush", 0 0, L_0x7fce156f8f10;  1 drivers
v0x55556b708730_0 .net "i_pc", 31 0, v0x55556b6da790_0;  alias, 1 drivers
v0x55556b708810_0 .net "i_rd", 4 0, v0x55556b6db650_0;  alias, 1 drivers
v0x55556b709750_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
L_0x7fce156f8ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b709810_0 .net "i_stall", 0 0, L_0x7fce156f8ec8;  1 drivers
v0x55556b706dd0_0 .net "i_store_data", 31 0, L_0x55556bb9b7b0;  alias, 1 drivers
v0x55556b7065e0_0 .var "o_alu_result", 31 0;
v0x55556b7066c0_0 .var "o_ctrl_bubble", 0 0;
v0x55556b707600_0 .var "o_ctrl_funct3", 2 0;
v0x55556b7076e0_0 .var "o_ctrl_is_control", 0 0;
v0x55556b705450_0 .var "o_ctrl_kill", 0 0;
v0x55556b705510_0 .var "o_ctrl_mem_read", 0 0;
v0x55556b704c20_0 .var "o_ctrl_mem_write", 0 0;
v0x55556b704ce0_0 .var "o_ctrl_mispred", 0 0;
v0x55556b7036c0_0 .var "o_ctrl_valid", 0 0;
v0x55556b703780_0 .var "o_ctrl_wb_en", 0 0;
v0x55556b702e90_0 .var "o_pc", 31 0;
v0x55556b702f70_0 .var "o_rd", 4 0;
v0x55556b701080_0 .var "o_store_data", 31 0;
E_0x55556b57b760 .event posedge, v0x55556b70f9f0_0;
S_0x55556b7018b0 .scope module, "u_forwarding_unit" "forwarding_unit" 14 190, 16 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_id_ex_rs1";
    .port_info 1 /INPUT 5 "i_id_ex_rs2";
    .port_info 2 /INPUT 5 "i_id_rs1";
    .port_info 3 /INPUT 5 "i_id_rs2";
    .port_info 4 /INPUT 5 "i_ex_mem_rd";
    .port_info 5 /INPUT 1 "i_ex_mem_reg_write";
    .port_info 6 /INPUT 1 "i_ex_mem_valid";
    .port_info 7 /INPUT 1 "i_ex_mem_bubble";
    .port_info 8 /INPUT 1 "i_ex_mem_kill";
    .port_info 9 /INPUT 5 "i_mem_wb_rd";
    .port_info 10 /INPUT 1 "i_mem_wb_reg_write";
    .port_info 11 /INPUT 1 "i_mem_wb_valid";
    .port_info 12 /INPUT 1 "i_mem_wb_bubble";
    .port_info 13 /OUTPUT 2 "o_forward_a_sel";
    .port_info 14 /OUTPUT 2 "o_forward_b_sel";
    .port_info 15 /OUTPUT 2 "o_forward_id_a_sel";
    .port_info 16 /OUTPUT 2 "o_forward_id_b_sel";
L_0x55556baff810 .functor AND 1, v0x55556b7036c0_0, L_0x55556baff770, C4<1>, C4<1>;
L_0x55556baff920 .functor AND 1, L_0x55556baff810, L_0x55556baff880, C4<1>, C4<1>;
L_0x55556baffa30 .functor AND 1, L_0x55556baff920, v0x55556b703780_0, C4<1>, C4<1>;
L_0x55556baffc20 .functor AND 1, L_0x55556baffa30, L_0x55556baffb80, C4<1>, C4<1>;
L_0x55556baffdd0 .functor AND 1, v0x55556b888590_0, L_0x55556baffd30, C4<1>, C4<1>;
L_0x55556baffe90 .functor AND 1, L_0x55556baffdd0, v0x55556b885910_0, C4<1>, C4<1>;
L_0x55556bb00040 .functor AND 1, L_0x55556baffe90, L_0x55556bafff50, C4<1>, C4<1>;
v0x55556afac960_0 .net *"_ivl_1", 0 0, L_0x55556baff770;  1 drivers
L_0x7fce156f7a40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556afaca20_0 .net/2u *"_ivl_10", 4 0, L_0x7fce156f7a40;  1 drivers
v0x55556b701160_0 .net *"_ivl_12", 0 0, L_0x55556baffb80;  1 drivers
v0x55556b6fef30_0 .net *"_ivl_17", 0 0, L_0x55556baffd30;  1 drivers
v0x55556b6feff0_0 .net *"_ivl_19", 0 0, L_0x55556baffdd0;  1 drivers
v0x55556b6fe740_0 .net *"_ivl_21", 0 0, L_0x55556baffe90;  1 drivers
L_0x7fce156f7a88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556b6fe800_0 .net/2u *"_ivl_22", 4 0, L_0x7fce156f7a88;  1 drivers
v0x55556b6ff760_0 .net *"_ivl_24", 0 0, L_0x55556bafff50;  1 drivers
v0x55556b6ff820_0 .net *"_ivl_3", 0 0, L_0x55556baff810;  1 drivers
v0x55556b6fd500_0 .net *"_ivl_5", 0 0, L_0x55556baff880;  1 drivers
v0x55556b6fd5c0_0 .net *"_ivl_7", 0 0, L_0x55556baff920;  1 drivers
v0x55556b6fccd0_0 .net *"_ivl_9", 0 0, L_0x55556baffa30;  1 drivers
v0x55556b6fcd90_0 .net "can_fwd_ex_mem", 0 0, L_0x55556baffc20;  1 drivers
v0x55556b6faec0_0 .net "can_fwd_mem_wb", 0 0, L_0x55556bb00040;  1 drivers
v0x55556b6faf80_0 .net "i_ex_mem_bubble", 0 0, v0x55556b7066c0_0;  alias, 1 drivers
v0x55556b6fa6d0_0 .net "i_ex_mem_kill", 0 0, v0x55556b705450_0;  alias, 1 drivers
v0x55556b6fa770_0 .net "i_ex_mem_rd", 4 0, v0x55556b702f70_0;  alias, 1 drivers
v0x55556b6fb800_0 .net "i_ex_mem_reg_write", 0 0, v0x55556b703780_0;  alias, 1 drivers
v0x55556b6f8d70_0 .net "i_ex_mem_valid", 0 0, v0x55556b7036c0_0;  alias, 1 drivers
v0x55556b6f8e10_0 .net "i_id_ex_rs1", 4 0, v0x55556b6db6f0_0;  alias, 1 drivers
v0x55556b6f8580_0 .net "i_id_ex_rs2", 4 0, v0x55556b95a090_0;  alias, 1 drivers
v0x55556b6f8660_0 .net "i_id_rs1", 4 0, L_0x55556bb48f10;  alias, 1 drivers
v0x55556b6f95a0_0 .net "i_id_rs2", 4 0, L_0x55556bb48f80;  alias, 1 drivers
v0x55556b6f9680_0 .net "i_mem_wb_bubble", 0 0, v0x55556b88c1d0_0;  alias, 1 drivers
v0x55556b6f7380_0 .net "i_mem_wb_rd", 4 0, v0x55556b888ac0_0;  alias, 1 drivers
v0x55556b6f7460_0 .net "i_mem_wb_reg_write", 0 0, v0x55556b885910_0;  alias, 1 drivers
v0x55556b6f6b50_0 .net "i_mem_wb_valid", 0 0, v0x55556b888590_0;  alias, 1 drivers
v0x55556b6f6c10_0 .var "o_forward_a_sel", 1 0;
v0x55556b6f5710_0 .var "o_forward_b_sel", 1 0;
v0x55556b6f57f0_0 .var "o_forward_id_a_sel", 1 0;
v0x55556b6f4ee0_0 .var "o_forward_id_b_sel", 1 0;
E_0x55556b7247a0/0 .event anyedge, v0x55556b6fcd90_0, v0x55556b702f70_0, v0x55556b6f95a0_0, v0x55556b6faec0_0;
E_0x55556b7247a0/1 .event anyedge, v0x55556b6f7380_0;
E_0x55556b7247a0 .event/or E_0x55556b7247a0/0, E_0x55556b7247a0/1;
E_0x55556afac8a0/0 .event anyedge, v0x55556b6fcd90_0, v0x55556b702f70_0, v0x55556b6f8660_0, v0x55556b6faec0_0;
E_0x55556afac8a0/1 .event anyedge, v0x55556b6f7380_0;
E_0x55556afac8a0 .event/or E_0x55556afac8a0/0, E_0x55556afac8a0/1;
E_0x55556afac8e0/0 .event anyedge, v0x55556b6fcd90_0, v0x55556b702f70_0, v0x55556b6f8580_0, v0x55556b6faec0_0;
E_0x55556afac8e0/1 .event anyedge, v0x55556b6f7380_0;
E_0x55556afac8e0 .event/or E_0x55556afac8e0/0, E_0x55556afac8e0/1;
E_0x55556afac920/0 .event anyedge, v0x55556b6fcd90_0, v0x55556b702f70_0, v0x55556b6f8e10_0, v0x55556b6faec0_0;
E_0x55556afac920/1 .event anyedge, v0x55556b6f7380_0;
E_0x55556afac920 .event/or E_0x55556afac920/0, E_0x55556afac920/1;
L_0x55556baff770 .reduce/nor v0x55556b7066c0_0;
L_0x55556baff880 .reduce/nor v0x55556b705450_0;
L_0x55556baffb80 .cmp/ne 5, v0x55556b702f70_0, L_0x7fce156f7a40;
L_0x55556baffd30 .reduce/nor v0x55556b88c1d0_0;
L_0x55556bafff50 .cmp/ne 5, v0x55556b888ac0_0, L_0x7fce156f7a88;
S_0x55556b6f3980 .scope module, "u_hazard_unit" "hazard_unit" 14 169, 17 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_rs1";
    .port_info 1 /INPUT 5 "i_rs2";
    .port_info 2 /INPUT 1 "i_use_rs1";
    .port_info 3 /INPUT 1 "i_use_rs2";
    .port_info 4 /INPUT 1 "i_is_branch";
    .port_info 5 /INPUT 1 "i_is_jump";
    .port_info 6 /INPUT 5 "i_id_ex_rd";
    .port_info 7 /INPUT 1 "i_id_ex_mem_read";
    .port_info 8 /INPUT 1 "i_id_ex_reg_write";
    .port_info 9 /INPUT 5 "i_ex_mem_rd";
    .port_info 10 /INPUT 1 "i_ex_mem_mem_read";
    .port_info 11 /OUTPUT 1 "o_stall_if";
    .port_info 12 /OUTPUT 1 "o_stall_id";
    .port_info 13 /OUTPUT 1 "o_flush_id_ex";
    .port_info 14 /OUTPUT 1 "o_flush_if_id";
L_0x55556baff3c0 .functor OR 1, v0x55556b6ea990_0, v0x55556b6eb240_0, C4<0>, C4<0>;
L_0x55556baff430 .functor OR 1, L_0x55556baff3c0, v0x55556b6eb180_0, C4<0>, C4<0>;
L_0x55556baff4f0 .functor BUFZ 1, L_0x55556baff430, C4<0>, C4<0>, C4<0>;
L_0x55556baff600 .functor BUFZ 1, L_0x55556baff430, C4<0>, C4<0>, C4<0>;
L_0x55556baff670 .functor BUFZ 1, L_0x55556baff430, C4<0>, C4<0>, C4<0>;
v0x55556b6f3150_0 .net *"_ivl_0", 0 0, L_0x55556baff3c0;  1 drivers
v0x55556b6f31f0_0 .net "i_ex_mem_mem_read", 0 0, v0x55556b705510_0;  alias, 1 drivers
v0x55556b6f1340_0 .net "i_ex_mem_rd", 4 0, v0x55556b702f70_0;  alias, 1 drivers
v0x55556b6f13e0_0 .net "i_id_ex_mem_read", 0 0, v0x55556b6dd1c0_0;  alias, 1 drivers
v0x55556b6f0b50_0 .net "i_id_ex_rd", 4 0, v0x55556b6db650_0;  alias, 1 drivers
v0x55556b6f0c40_0 .net "i_id_ex_reg_write", 0 0, v0x55556b6daec0_0;  alias, 1 drivers
v0x55556b6f1b70_0 .net "i_is_branch", 0 0, L_0x55556bb49ff0;  alias, 1 drivers
v0x55556b6f1c10_0 .net "i_is_jump", 0 0, L_0x55556bb4acb0;  alias, 1 drivers
v0x55556b6ef1f0_0 .net "i_rs1", 4 0, L_0x55556bb48f10;  alias, 1 drivers
v0x55556b6ef290_0 .net "i_rs2", 4 0, L_0x55556bb48f80;  alias, 1 drivers
v0x55556b6eea00_0 .net "i_use_rs1", 0 0, L_0x55556bb49f30;  alias, 1 drivers
v0x55556b6eeaa0_0 .net "i_use_rs2", 0 0, L_0x55556bb4a670;  alias, 1 drivers
v0x55556b6efa20_0 .net "o_flush_id_ex", 0 0, L_0x55556baff670;  alias, 1 drivers
v0x55556b6efae0_0 .net "o_flush_if_id", 0 0, L_0x7fce156f79f8;  alias, 1 drivers
v0x55556b6ed7c0_0 .net "o_stall_id", 0 0, L_0x55556baff600;  alias, 1 drivers
v0x55556b6ed880_0 .net "o_stall_if", 0 0, L_0x55556baff4f0;  alias, 1 drivers
v0x55556b6ecf90_0 .net "stall", 0 0, L_0x55556baff430;  1 drivers
v0x55556b6eb180_0 .var "stall_branch_alu", 0 0;
v0x55556b6eb240_0 .var "stall_branch_load", 0 0;
v0x55556b6ea990_0 .var "stall_load_use", 0 0;
E_0x55556b7327f0/0 .event anyedge, v0x55556b6f1b70_0, v0x55556b6f1c10_0, v0x55556b70b560_0, v0x55556b708f20_0;
E_0x55556b7327f0/1 .event anyedge, v0x55556b708810_0, v0x55556b6eea00_0, v0x55556b6f8660_0, v0x55556b6eeaa0_0;
E_0x55556b7327f0/2 .event anyedge, v0x55556b6f95a0_0;
E_0x55556b7327f0 .event/or E_0x55556b7327f0/0, E_0x55556b7327f0/1, E_0x55556b7327f0/2;
E_0x55556b72ec30/0 .event anyedge, v0x55556b6f1b70_0, v0x55556b6f1c10_0, v0x55556b705510_0, v0x55556b702f70_0;
E_0x55556b72ec30/1 .event anyedge, v0x55556b6eea00_0, v0x55556b6f8660_0, v0x55556b6eeaa0_0, v0x55556b6f95a0_0;
E_0x55556b72ec30 .event/or E_0x55556b72ec30/0, E_0x55556b72ec30/1;
E_0x55556b72f460/0 .event anyedge, v0x55556b70b560_0, v0x55556b708810_0, v0x55556b6eea00_0, v0x55556b6f8660_0;
E_0x55556b72f460/1 .event anyedge, v0x55556b6eeaa0_0, v0x55556b6f95a0_0;
E_0x55556b72f460 .event/or E_0x55556b72f460/0, E_0x55556b72f460/1;
S_0x55556b6eb9b0 .scope module, "u_id_ex_reg" "id_ex_reg" 14 314, 18 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_rs1_val";
    .port_info 6 /INPUT 32 "i_rs2_val";
    .port_info 7 /INPUT 32 "i_imm";
    .port_info 8 /INPUT 5 "i_rs1";
    .port_info 9 /INPUT 5 "i_rs2";
    .port_info 10 /INPUT 5 "i_rd";
    .port_info 11 /INPUT 1 "i_ctrl_valid";
    .port_info 12 /INPUT 1 "i_ctrl_bubble";
    .port_info 13 /INPUT 1 "i_ctrl_kill";
    .port_info 14 /INPUT 1 "i_ctrl_branch";
    .port_info 15 /INPUT 1 "i_ctrl_jump";
    .port_info 16 /INPUT 1 "i_ctrl_mem_read";
    .port_info 17 /INPUT 1 "i_ctrl_mem_write";
    .port_info 18 /INPUT 4 "i_ctrl_alu_op";
    .port_info 19 /INPUT 1 "i_ctrl_wb_en";
    .port_info 20 /INPUT 1 "i_ctrl_mispred";
    .port_info 21 /INPUT 3 "i_ctrl_funct3";
    .port_info 22 /INPUT 2 "i_ctrl_op_a_sel";
    .port_info 23 /INPUT 1 "i_ctrl_op_b_sel";
    .port_info 24 /OUTPUT 32 "o_pc";
    .port_info 25 /OUTPUT 32 "o_rs1_val";
    .port_info 26 /OUTPUT 32 "o_rs2_val";
    .port_info 27 /OUTPUT 32 "o_imm";
    .port_info 28 /OUTPUT 5 "o_rs1";
    .port_info 29 /OUTPUT 5 "o_rs2";
    .port_info 30 /OUTPUT 5 "o_rd";
    .port_info 31 /OUTPUT 1 "o_ctrl_valid";
    .port_info 32 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 33 /OUTPUT 1 "o_ctrl_kill";
    .port_info 34 /OUTPUT 1 "o_ctrl_branch";
    .port_info 35 /OUTPUT 1 "o_ctrl_jump";
    .port_info 36 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 37 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 38 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 39 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 40 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 41 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 42 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 43 /OUTPUT 1 "o_ctrl_op_b_sel";
v0x55556b6e9030_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556b6e9100_0 .net "i_ctrl_alu_op", 3 0, v0x55556b9ee800_0;  alias, 1 drivers
v0x55556b6e8840_0 .net "i_ctrl_branch", 0 0, L_0x55556bb49360;  alias, 1 drivers
v0x55556b6e8910_0 .net "i_ctrl_bubble", 0 0, L_0x55556bb48e70;  alias, 1 drivers
v0x55556b6e9860_0 .net "i_ctrl_funct3", 2 0, L_0x55556bb49950;  alias, 1 drivers
v0x55556b6e9940_0 .net "i_ctrl_jump", 0 0, L_0x55556bb49400;  alias, 1 drivers
v0x55556b6e76b0_0 .net "i_ctrl_kill", 0 0, L_0x55556bb491b0;  alias, 1 drivers
v0x55556b6e7770_0 .net "i_ctrl_mem_read", 0 0, L_0x55556bb49860;  alias, 1 drivers
v0x55556b6e6e80_0 .net "i_ctrl_mem_write", 0 0, L_0x55556bb2f7e0;  alias, 1 drivers
v0x55556b6e6f40_0 .net "i_ctrl_mispred", 0 0, L_0x55556bb48ff0;  alias, 1 drivers
v0x55556b6e5920_0 .net "i_ctrl_op_a_sel", 1 0, L_0x55556bb303a0;  alias, 1 drivers
v0x55556b6e5a00_0 .net "i_ctrl_op_b_sel", 0 0, L_0x55556bb2fd90;  alias, 1 drivers
v0x55556b6e50f0_0 .net "i_ctrl_valid", 0 0, L_0x55556bb31cb0;  alias, 1 drivers
v0x55556b6e51b0_0 .net "i_ctrl_wb_en", 0 0, L_0x55556bb2f6d0;  alias, 1 drivers
v0x55556b6e32e0_0 .net "i_flush", 0 0, L_0x55556baff670;  alias, 1 drivers
v0x55556b6e3380_0 .net "i_imm", 31 0, L_0x55556bb48e00;  alias, 1 drivers
v0x55556b6e2af0_0 .net "i_pc", 31 0, L_0x55556bb48a20;  alias, 1 drivers
v0x55556b6e3b10_0 .net "i_rd", 4 0, L_0x55556bb490a0;  alias, 1 drivers
v0x55556b6e3bf0_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556b6e1190_0 .net "i_rs1", 4 0, L_0x55556bb48f10;  alias, 1 drivers
v0x55556b6e1230_0 .net "i_rs1_val", 31 0, L_0x55556bb48c00;  alias, 1 drivers
v0x55556b6e09a0_0 .net "i_rs2", 4 0, L_0x55556bb48f80;  alias, 1 drivers
v0x55556b6e0a60_0 .net "i_rs2_val", 31 0, L_0x55556bb48d00;  alias, 1 drivers
L_0x7fce156f8a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b6e19c0_0 .net "i_stall", 0 0, L_0x7fce156f8a90;  1 drivers
v0x55556b6e1a80_0 .var "o_ctrl_alu_op", 3 0;
v0x55556b6df760_0 .var "o_ctrl_branch", 0 0;
v0x55556b6df820_0 .var "o_ctrl_bubble", 0 0;
v0x55556b6def30_0 .var "o_ctrl_funct3", 2 0;
v0x55556b6defd0_0 .var "o_ctrl_jump", 0 0;
v0x55556b6dd120_0 .var "o_ctrl_kill", 0 0;
v0x55556b6dd1c0_0 .var "o_ctrl_mem_read", 0 0;
v0x55556b6dc930_0 .var "o_ctrl_mem_write", 0 0;
v0x55556b6dc9d0_0 .var "o_ctrl_mispred", 0 0;
v0x55556b6dd950_0 .var "o_ctrl_op_a_sel", 1 0;
v0x55556b6dd9f0_0 .var "o_ctrl_op_b_sel", 0 0;
v0x55556b6dae20_0 .var "o_ctrl_valid", 0 0;
v0x55556b6daec0_0 .var "o_ctrl_wb_en", 0 0;
v0x55556b6da6d0_0 .var "o_imm", 31 0;
v0x55556b6da790_0 .var "o_pc", 31 0;
v0x55556b6db650_0 .var "o_rd", 4 0;
v0x55556b6db6f0_0 .var "o_rs1", 4 0;
v0x55556b959fd0_0 .var "o_rs1_val", 31 0;
v0x55556b95a090_0 .var "o_rs2", 4 0;
v0x55556b959bf0_0 .var "o_rs2_val", 31 0;
S_0x55556b959810 .scope module, "u_if_id_reg" "if_id_reg" 14 240, 19 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 1 "i_pred_taken";
    .port_info 8 /OUTPUT 32 "o_pc";
    .port_info 9 /OUTPUT 32 "o_instr";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 1 "o_pred_taken";
    .port_info 12 /OUTPUT 1 "o_bubble";
    .port_info 13 /OUTPUT 1 "o_kill";
v0x55556b8fe250_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556b8fe340_0 .net "i_flush", 0 0, L_0x55556bb13cb0;  1 drivers
v0x55556b8fd610_0 .net "i_instr", 31 0, L_0x55556bb9e5c0;  alias, 1 drivers
v0x55556b8fd6b0_0 .net "i_pc", 31 0, L_0x55556bb131d0;  alias, 1 drivers
v0x55556b852550_0 .net "i_pred_taken", 0 0, L_0x55556bb13240;  alias, 1 drivers
v0x55556b852660_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556b899150_0 .net "i_stall", 0 0, L_0x55556bb13a10;  1 drivers
L_0x7fce156f7bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b8991f0_0 .net "i_valid", 0 0, L_0x7fce156f7bf0;  1 drivers
v0x55556b89eb50_0 .var "o_bubble", 0 0;
v0x55556b89ec10_0 .var "o_instr", 31 0;
v0x55556b89bf90_0 .var "o_kill", 0 0;
v0x55556b89c050_0 .var "o_pc", 31 0;
v0x55556b89f140_0 .var "o_pred_taken", 0 0;
v0x55556b89f200_0 .var "o_valid", 0 0;
S_0x55556b8a0030 .scope module, "u_imem" "i_mem" 14 231, 20 8 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_addr";
    .port_info 2 /OUTPUT 32 "o_data";
L_0x55556bb13950 .functor BUFZ 32, L_0x55556bb136d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b89d730_0 .net *"_ivl_0", 31 0, L_0x55556bb136d0;  1 drivers
v0x55556b899b00_0 .net *"_ivl_3", 13 0, L_0x55556bb13770;  1 drivers
v0x55556b899c00_0 .net *"_ivl_4", 15 0, L_0x55556bb13810;  1 drivers
L_0x7fce156f7ba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b89ab30_0 .net *"_ivl_7", 1 0, L_0x7fce156f7ba8;  1 drivers
v0x55556b89ac10_0 .net "i_addr", 31 0, L_0x55556bb13160;  alias, 1 drivers
v0x55556b897770_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556b897810 .array "mem", 16383 0, 31 0;
v0x55556b8985d0_0 .net "o_data", 31 0, L_0x55556bb13950;  alias, 1 drivers
L_0x55556bb136d0 .array/port v0x55556b897810, L_0x55556bb13810;
L_0x55556bb13770 .part L_0x55556bb13160, 2, 14;
L_0x55556bb13810 .concat [ 14 2 0 0], L_0x55556bb13770, L_0x7fce156f7ba8;
S_0x55556b89c620 .scope begin, "$unm_blk_66" "$unm_blk_66" 20 24, 20 24 0, S_0x55556b8a0030;
 .timescale 0 0;
v0x55556b89d650_0 .var/i "i", 31 0;
S_0x55556b893b10 .scope module, "u_mem_wb_reg" "mem_wb_reg" 14 449, 21 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_rdata";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_wb_en";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mispred";
    .port_info 13 /INPUT 1 "i_ctrl_is_control";
    .port_info 14 /INPUT 3 "i_ctrl_funct3";
    .port_info 15 /OUTPUT 32 "o_pc";
    .port_info 16 /OUTPUT 32 "o_alu_result";
    .port_info 17 /OUTPUT 32 "o_rdata";
    .port_info 18 /OUTPUT 5 "o_rd";
    .port_info 19 /OUTPUT 1 "o_ctrl_valid";
    .port_info 20 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 21 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 22 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 23 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 24 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 25 /OUTPUT 3 "o_ctrl_funct3";
v0x55556afae670_0 .net "i_alu_result", 31 0, v0x55556b7065e0_0;  alias, 1 drivers
v0x55556afae710_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556b890f50_0 .net "i_ctrl_bubble", 0 0, v0x55556b7066c0_0;  alias, 1 drivers
v0x55556b890ff0_0 .net "i_ctrl_funct3", 2 0, v0x55556b707600_0;  alias, 1 drivers
v0x55556b894100_0 .net "i_ctrl_is_control", 0 0, v0x55556b7076e0_0;  alias, 1 drivers
v0x55556b8941f0_0 .net "i_ctrl_mem_read", 0 0, v0x55556b705510_0;  alias, 1 drivers
v0x55556b894ff0_0 .net "i_ctrl_mispred", 0 0, v0x55556b704ce0_0;  alias, 1 drivers
v0x55556b895090_0 .net "i_ctrl_valid", 0 0, v0x55556b7036c0_0;  alias, 1 drivers
v0x55556b8915e0_0 .net "i_ctrl_wb_en", 0 0, v0x55556b703780_0;  alias, 1 drivers
L_0x7fce156f90c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b891680_0 .net "i_flush", 0 0, L_0x7fce156f90c0;  1 drivers
v0x55556b892610_0 .net "i_pc", 31 0, v0x55556b702e90_0;  alias, 1 drivers
v0x55556b8926b0_0 .net "i_rd", 4 0, v0x55556b702f70_0;  alias, 1 drivers
v0x55556b88ea20_0 .net "i_rdata", 31 0, v0x55556ba48a20_0;  1 drivers
v0x55556b88eac0_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
L_0x7fce156f9078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b88fa50_0 .net "i_stall", 0 0, L_0x7fce156f9078;  1 drivers
v0x55556b88faf0_0 .var "o_alu_result", 31 0;
v0x55556b88c1d0_0 .var "o_ctrl_bubble", 0 0;
v0x55556b88c270_0 .var "o_ctrl_funct3", 2 0;
v0x55556b88d200_0 .var "o_ctrl_is_control", 0 0;
v0x55556b88d2c0_0 .var "o_ctrl_mem_read", 0 0;
v0x55556b8884d0_0 .var "o_ctrl_mispred", 0 0;
v0x55556b888590_0 .var "o_ctrl_valid", 0 0;
v0x55556b885910_0 .var "o_ctrl_wb_en", 0 0;
v0x55556b8859b0_0 .var "o_pc", 31 0;
v0x55556b888ac0_0 .var "o_rd", 4 0;
v0x55556b888b80_0 .var "o_rdata", 31 0;
S_0x55556b8899b0 .scope module, "u_stage_ex" "stage_ex" 14 364, 22 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc";
    .port_info 1 /INPUT 32 "i_rs1_val";
    .port_info 2 /INPUT 32 "i_rs2_val";
    .port_info 3 /INPUT 32 "i_imm";
    .port_info 4 /INPUT 4 "i_alu_op";
    .port_info 5 /INPUT 2 "i_op_a_sel";
    .port_info 6 /INPUT 1 "i_op_b_sel";
    .port_info 7 /INPUT 2 "i_forward_a_sel";
    .port_info 8 /INPUT 2 "i_forward_b_sel";
    .port_info 9 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 10 /INPUT 32 "i_wb_write_data";
    .port_info 11 /OUTPUT 32 "o_alu_result";
    .port_info 12 /OUTPUT 32 "o_store_data";
L_0x55556bb9b7b0 .functor BUFZ 32, v0x55556b81a700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b8e6130_0 .net "i_alu_op", 3 0, v0x55556b6e1a80_0;  alias, 1 drivers
v0x55556b8e6210_0 .net "i_ex_mem_alu_result", 31 0, v0x55556b7065e0_0;  alias, 1 drivers
v0x55556b8daaf0_0 .net "i_forward_a_sel", 1 0, v0x55556b6f6c10_0;  alias, 1 drivers
v0x55556b8dab90_0 .net "i_forward_b_sel", 1 0, v0x55556b6f5710_0;  alias, 1 drivers
v0x55556b8cf4b0_0 .net "i_imm", 31 0, v0x55556b6da6d0_0;  alias, 1 drivers
v0x55556b8cf5a0_0 .net "i_op_a_sel", 1 0, v0x55556b6dd950_0;  alias, 1 drivers
v0x55556b8c3e70_0 .net "i_op_b_sel", 0 0, v0x55556b6dd9f0_0;  alias, 1 drivers
v0x55556b8c3f10_0 .net "i_pc", 31 0, v0x55556b6da790_0;  alias, 1 drivers
v0x55556b8b8830_0 .net "i_rs1_val", 31 0, v0x55556b959fd0_0;  alias, 1 drivers
v0x55556b8b88d0_0 .net "i_rs2_val", 31 0, v0x55556b959bf0_0;  alias, 1 drivers
v0x55556b83c900_0 .net "i_wb_write_data", 31 0, L_0x55556bb9d4d0;  alias, 1 drivers
v0x55556b83c9c0_0 .net "o_alu_result", 31 0, v0x55556b94dd20_0;  alias, 1 drivers
v0x55556b8312c0_0 .net "o_store_data", 31 0, L_0x55556bb9b7b0;  alias, 1 drivers
v0x55556b831380_0 .var "op_a", 31 0;
v0x55556b825d90_0 .var "op_b", 31 0;
v0x55556b81a640_0 .var "rs1_fwd", 31 0;
v0x55556b81a700_0 .var "rs2_fwd", 31 0;
E_0x55556b821c30/0 .event anyedge, v0x55556b6dd950_0, v0x55556b81a640_0, v0x55556b708730_0, v0x55556b6dd9f0_0;
E_0x55556b821c30/1 .event anyedge, v0x55556b81a700_0, v0x55556b6da6d0_0;
E_0x55556b821c30 .event/or E_0x55556b821c30/0, E_0x55556b821c30/1;
E_0x55556b814220/0 .event anyedge, v0x55556b6f6c10_0, v0x55556b959fd0_0, v0x55556b83c900_0, v0x55556b7065e0_0;
E_0x55556b814220/1 .event anyedge, v0x55556b6f5710_0, v0x55556b959bf0_0, v0x55556b81a700_0;
E_0x55556b814220 .event/or E_0x55556b814220/0, E_0x55556b814220/1;
S_0x55556b885fa0 .scope module, "ex_alu" "alu" 22 67, 23 7 0, S_0x55556b8899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_op_a";
    .port_info 1 /INPUT 32 "i_op_b";
    .port_info 2 /INPUT 4 "i_alu_op";
    .port_info 3 /OUTPUT 32 "o_alu_data";
P_0x55556afb1a60 .param/l "ADD" 1 23 15, C4<0000>;
P_0x55556afb1aa0 .param/l "AND" 1 23 24, C4<1001>;
P_0x55556afb1ae0 .param/l "OR" 1 23 23, C4<1000>;
P_0x55556afb1b20 .param/l "SLL" 1 23 17, C4<0010>;
P_0x55556afb1b60 .param/l "SLT" 1 23 18, C4<0011>;
P_0x55556afb1ba0 .param/l "SLTU" 1 23 19, C4<0100>;
P_0x55556afb1be0 .param/l "SRA" 1 23 22, C4<0111>;
P_0x55556afb1c20 .param/l "SRL" 1 23 21, C4<0110>;
P_0x55556afb1c60 .param/l "SUB" 1 23 16, C4<0001>;
P_0x55556afb1ca0 .param/l "XOR" 1 23 20, C4<0101>;
L_0x55556bb70510 .functor NOT 32, v0x55556b825d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb833d0 .functor NOT 32, v0x55556b825d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb83580 .functor XOR 1, L_0x55556bb83440, L_0x55556bb834e0, C4<0>, C4<0>;
L_0x55556bb967d0 .functor NOT 32, v0x55556b825d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb96840 .functor NOT 1, L_0x55556bb959f0, C4<0>, C4<0>, C4<0>;
L_0x55556bb968b0 .functor AND 32, v0x55556b831380_0, v0x55556b825d90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55556bb96960 .functor OR 32, v0x55556b831380_0, v0x55556b825d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb969d0 .functor XOR 32, v0x55556b831380_0, v0x55556b825d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b88b880_0 .net *"_ivl_11", 0 0, L_0x55556bb83440;  1 drivers
v0x55556b88b960_0 .net *"_ivl_13", 0 0, L_0x55556bb834e0;  1 drivers
v0x55556b880240_0 .net *"_ivl_17", 0 0, L_0x55556bb83690;  1 drivers
v0x55556b880300_0 .net *"_ivl_19", 0 0, L_0x55556bb83730;  1 drivers
v0x55556b874c00_0 .net "add_result", 31 0, L_0x55556bb5d210;  1 drivers
v0x55556b874cf0_0 .net "and_result", 31 0, L_0x55556bb968b0;  1 drivers
v0x55556b8695c0_0 .net "i_alu_op", 3 0, v0x55556b6e1a80_0;  alias, 1 drivers
v0x55556b869680_0 .net "i_op_a", 31 0, v0x55556b831380_0;  1 drivers
v0x55556b85df80_0 .net "i_op_b", 31 0, v0x55556b825d90_0;  1 drivers
v0x55556b94dd20_0 .var "o_alu_data", 31 0;
v0x55556b94ddc0_0 .net "or_result", 31 0, L_0x55556bb96960;  1 drivers
v0x55556b9426e0_0 .net "sll_result", 31 0, L_0x55556bb97620;  1 drivers
v0x55556b9427a0_0 .net "slt_cout", 0 0, L_0x55556bb825a0;  1 drivers
v0x55556b9370a0_0 .net "slt_result", 0 0, L_0x55556bb837d0;  1 drivers
v0x55556b937160_0 .net "slt_sign_diff", 0 0, L_0x55556bb83580;  1 drivers
v0x55556b92ba60_0 .net "slt_sum", 31 0, L_0x55556bb82d50;  1 drivers
v0x55556b92bb20_0 .net "sltu_cout", 0 0, L_0x55556bb959f0;  1 drivers
v0x55556b920530_0 .net "sltu_result", 0 0, L_0x55556bb96840;  1 drivers
v0x55556b914de0_0 .net "sra_result", 31 0, L_0x55556bb9a3a0;  1 drivers
v0x55556b914ed0_0 .net "srl_result", 31 0, L_0x55556bb98d50;  1 drivers
v0x55556b8f1770_0 .net "sub_result", 31 0, L_0x55556bb6fe90;  1 drivers
v0x55556b8f1830_0 .net "xor_result", 31 0, L_0x55556bb969d0;  1 drivers
E_0x55556b7f7460/0 .event anyedge, v0x55556b6e1a80_0, v0x55556b83eb90_0, v0x55556b896ec0_0, v0x55556b9370a0_0;
E_0x55556b7f7460/1 .event anyedge, v0x55556b920530_0, v0x55556b8f1830_0, v0x55556b94ddc0_0, v0x55556b874cf0_0;
E_0x55556b7f7460/2 .event anyedge, v0x55556b841ab0_0, v0x55556b5ec750_0, v0x55556b4e4aa0_0;
E_0x55556b7f7460 .event/or E_0x55556b7f7460/0, E_0x55556b7f7460/1, E_0x55556b7f7460/2;
L_0x55556bb83440 .part v0x55556b831380_0, 31, 1;
L_0x55556bb834e0 .part v0x55556b825d90_0, 31, 1;
L_0x55556bb83690 .part v0x55556b831380_0, 31, 1;
L_0x55556bb83730 .part L_0x55556bb82d50, 31, 1;
L_0x55556bb837d0 .functor MUXZ 1, L_0x55556bb83730, L_0x55556bb83690, L_0x55556bb83580, C4<>;
L_0x55556bb97d10 .part v0x55556b825d90_0, 0, 5;
L_0x55556bb99440 .part v0x55556b825d90_0, 0, 5;
L_0x55556bb9b6c0 .part v0x55556b825d90_0, 0, 5;
S_0x55556b886fd0 .scope module, "add_fa" "FA_32bit" 23 36, 24 47 0, S_0x55556b885fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b95c870_0 .net "A", 31 0, v0x55556b831380_0;  alias, 1 drivers
v0x55556b95c970_0 .net "B", 31 0, v0x55556b825d90_0;  alias, 1 drivers
L_0x7fce156f8ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b7f7f90_0 .net "Cin", 0 0, L_0x7fce156f8ad8;  1 drivers
v0x55556b7f8080_0 .net "Cout", 0 0, L_0x55556bb5c890;  1 drivers
v0x55556b83eb90_0 .net "Sum", 31 0, L_0x55556bb5d210;  alias, 1 drivers
v0x55556b83ec80_0 .net "carry", 6 0, L_0x55556bb5aa60;  1 drivers
L_0x55556bb4cf00 .part v0x55556b831380_0, 0, 4;
L_0x55556bb4cfa0 .part v0x55556b825d90_0, 0, 4;
L_0x55556bb4f240 .part v0x55556b831380_0, 4, 4;
L_0x55556bb4f2e0 .part v0x55556b825d90_0, 4, 4;
L_0x55556bb4f410 .part L_0x55556bb5aa60, 0, 1;
L_0x55556bb516f0 .part v0x55556b831380_0, 8, 4;
L_0x55556bb51790 .part v0x55556b825d90_0, 8, 4;
L_0x55556bb51830 .part L_0x55556bb5aa60, 1, 1;
L_0x55556bb53bb0 .part v0x55556b831380_0, 12, 4;
L_0x55556bb53c50 .part v0x55556b825d90_0, 12, 4;
L_0x55556bb53cf0 .part L_0x55556bb5aa60, 2, 1;
L_0x55556bb55f80 .part v0x55556b831380_0, 16, 4;
L_0x55556bb56090 .part v0x55556b825d90_0, 16, 4;
L_0x55556bb56130 .part L_0x55556bb5aa60, 3, 1;
L_0x55556bb584e0 .part v0x55556b831380_0, 20, 4;
L_0x55556bb58580 .part v0x55556b825d90_0, 20, 4;
L_0x55556bb586b0 .part L_0x55556bb5aa60, 4, 1;
L_0x55556bb5a9c0 .part v0x55556b831380_0, 24, 4;
L_0x55556bb5ab00 .part v0x55556b825d90_0, 24, 4;
L_0x55556bb5aba0 .part L_0x55556bb5aa60, 5, 1;
LS_0x55556bb5aa60_0_0 .concat8 [ 1 1 1 1], L_0x55556bb4c780, L_0x55556bb4eb20, L_0x55556bb50fd0, L_0x55556bb53490;
LS_0x55556bb5aa60_0_4 .concat8 [ 1 1 1 0], L_0x55556bb55860, L_0x55556bb57dc0, L_0x55556bb5a2a0;
L_0x55556bb5aa60 .concat8 [ 4 3 0 0], LS_0x55556bb5aa60_0_0, LS_0x55556bb5aa60_0_4;
L_0x55556bb5cf60 .part v0x55556b831380_0, 28, 4;
L_0x55556bb5ac40 .part v0x55556b825d90_0, 28, 4;
L_0x55556bb5d2d0 .part L_0x55556bb5aa60, 6, 1;
LS_0x55556bb5d210_0_0 .concat8 [ 4 4 4 4], L_0x55556bb4ce60, L_0x55556bb4f1a0, L_0x55556bb51650, L_0x55556bb53b10;
LS_0x55556bb5d210_0_4 .concat8 [ 4 4 4 4], L_0x55556bb55ee0, L_0x55556bb58440, L_0x55556bb5a920, L_0x55556bb5cec0;
L_0x55556bb5d210 .concat8 [ 16 16 0 0], LS_0x55556bb5d210_0_0, LS_0x55556bb5d210_0_4;
S_0x55556b8833e0 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b866800_0 .net "A", 3 0, L_0x55556bb4cf00;  1 drivers
v0x55556b866900_0 .net "B", 3 0, L_0x55556bb4cfa0;  1 drivers
v0x55556b8676f0_0 .net "Cin", 0 0, L_0x7fce156f8ad8;  alias, 1 drivers
v0x55556b867790_0 .net "Cout", 0 0, L_0x55556bb4c780;  1 drivers
v0x55556b863ce0_0 .net "Sum", 3 0, L_0x55556bb4ce60;  1 drivers
v0x55556b863d80_0 .net "carry", 2 0, L_0x55556bb4c280;  1 drivers
L_0x55556bb4b1f0 .part L_0x55556bb4cf00, 0, 1;
L_0x55556bb4b290 .part L_0x55556bb4cfa0, 0, 1;
L_0x55556bb4b760 .part L_0x55556bb4cf00, 1, 1;
L_0x55556bb4b890 .part L_0x55556bb4cfa0, 1, 1;
L_0x55556bb4b9c0 .part L_0x55556bb4c280, 0, 1;
L_0x55556bb4bf30 .part L_0x55556bb4cf00, 2, 1;
L_0x55556bb4c060 .part L_0x55556bb4cfa0, 2, 1;
L_0x55556bb4c190 .part L_0x55556bb4c280, 1, 1;
L_0x55556bb4c280 .concat8 [ 1 1 1 0], L_0x55556bb4b0e0, L_0x55556bb4b650, L_0x55556bb4be20;
L_0x55556bb4c8e0 .part L_0x55556bb4cf00, 3, 1;
L_0x55556bb4cb00 .part L_0x55556bb4cfa0, 3, 1;
L_0x55556bb4ccc0 .part L_0x55556bb4c280, 2, 1;
L_0x55556bb4ce60 .concat8 [ 1 1 1 1], L_0x55556bb4ae30, L_0x55556bb4b3a0, L_0x55556bb4bad0, L_0x55556bb4c430;
S_0x55556b880b90 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8833e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4adc0 .functor XOR 1, L_0x55556bb4b1f0, L_0x55556bb4b290, C4<0>, C4<0>;
L_0x55556bb4ae30 .functor XOR 1, L_0x55556bb4adc0, L_0x7fce156f8ad8, C4<0>, C4<0>;
L_0x55556bb4aef0 .functor AND 1, L_0x55556bb4b1f0, L_0x55556bb4b290, C4<1>, C4<1>;
L_0x55556bb4b000 .functor XOR 1, L_0x55556bb4b1f0, L_0x55556bb4b290, C4<0>, C4<0>;
L_0x55556bb4b070 .functor AND 1, L_0x7fce156f8ad8, L_0x55556bb4b000, C4<1>, C4<1>;
L_0x55556bb4b0e0 .functor OR 1, L_0x55556bb4aef0, L_0x55556bb4b070, C4<0>, C4<0>;
v0x55556b881bc0_0 .net "A", 0 0, L_0x55556bb4b1f0;  1 drivers
v0x55556b881c80_0 .net "B", 0 0, L_0x55556bb4b290;  1 drivers
v0x55556b87ce90_0 .net "Cin", 0 0, L_0x7fce156f8ad8;  alias, 1 drivers
v0x55556b87cf30_0 .net "Cout", 0 0, L_0x55556bb4b0e0;  1 drivers
v0x55556b87a2d0_0 .net "Sum", 0 0, L_0x55556bb4ae30;  1 drivers
v0x55556b87a390_0 .net *"_ivl_0", 0 0, L_0x55556bb4adc0;  1 drivers
v0x55556b87d480_0 .net *"_ivl_4", 0 0, L_0x55556bb4aef0;  1 drivers
v0x55556b87d560_0 .net *"_ivl_6", 0 0, L_0x55556bb4b000;  1 drivers
v0x55556b87e370_0 .net *"_ivl_8", 0 0, L_0x55556bb4b070;  1 drivers
S_0x55556b87a960 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8833e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4b330 .functor XOR 1, L_0x55556bb4b760, L_0x55556bb4b890, C4<0>, C4<0>;
L_0x55556bb4b3a0 .functor XOR 1, L_0x55556bb4b330, L_0x55556bb4b9c0, C4<0>, C4<0>;
L_0x55556bb4b410 .functor AND 1, L_0x55556bb4b760, L_0x55556bb4b890, C4<1>, C4<1>;
L_0x55556bb4b4d0 .functor XOR 1, L_0x55556bb4b760, L_0x55556bb4b890, C4<0>, C4<0>;
L_0x55556bb4b540 .functor AND 1, L_0x55556bb4b9c0, L_0x55556bb4b4d0, C4<1>, C4<1>;
L_0x55556bb4b650 .functor OR 1, L_0x55556bb4b410, L_0x55556bb4b540, C4<0>, C4<0>;
v0x55556b87ba40_0 .net "A", 0 0, L_0x55556bb4b760;  1 drivers
v0x55556b877da0_0 .net "B", 0 0, L_0x55556bb4b890;  1 drivers
v0x55556b877e60_0 .net "Cin", 0 0, L_0x55556bb4b9c0;  1 drivers
v0x55556b878dd0_0 .net "Cout", 0 0, L_0x55556bb4b650;  1 drivers
v0x55556b878e90_0 .net "Sum", 0 0, L_0x55556bb4b3a0;  1 drivers
v0x55556b875550_0 .net *"_ivl_0", 0 0, L_0x55556bb4b330;  1 drivers
v0x55556b875630_0 .net *"_ivl_4", 0 0, L_0x55556bb4b410;  1 drivers
v0x55556b876580_0 .net *"_ivl_6", 0 0, L_0x55556bb4b4d0;  1 drivers
v0x55556b876660_0 .net *"_ivl_8", 0 0, L_0x55556bb4b540;  1 drivers
S_0x55556b871850 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8833e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4ba60 .functor XOR 1, L_0x55556bb4bf30, L_0x55556bb4c060, C4<0>, C4<0>;
L_0x55556bb4bad0 .functor XOR 1, L_0x55556bb4ba60, L_0x55556bb4c190, C4<0>, C4<0>;
L_0x55556bb4bb90 .functor AND 1, L_0x55556bb4bf30, L_0x55556bb4c060, C4<1>, C4<1>;
L_0x55556bb4bca0 .functor XOR 1, L_0x55556bb4bf30, L_0x55556bb4c060, C4<0>, C4<0>;
L_0x55556bb4bd10 .functor AND 1, L_0x55556bb4c190, L_0x55556bb4bca0, C4<1>, C4<1>;
L_0x55556bb4be20 .functor OR 1, L_0x55556bb4bb90, L_0x55556bb4bd10, C4<0>, C4<0>;
v0x55556b86ed40_0 .net "A", 0 0, L_0x55556bb4bf30;  1 drivers
v0x55556b871e40_0 .net "B", 0 0, L_0x55556bb4c060;  1 drivers
v0x55556b871f00_0 .net "Cin", 0 0, L_0x55556bb4c190;  1 drivers
v0x55556b872d30_0 .net "Cout", 0 0, L_0x55556bb4be20;  1 drivers
v0x55556b872dd0_0 .net "Sum", 0 0, L_0x55556bb4bad0;  1 drivers
v0x55556b86f320_0 .net *"_ivl_0", 0 0, L_0x55556bb4ba60;  1 drivers
v0x55556b86f400_0 .net *"_ivl_4", 0 0, L_0x55556bb4bb90;  1 drivers
v0x55556b870350_0 .net *"_ivl_6", 0 0, L_0x55556bb4bca0;  1 drivers
v0x55556b870410_0 .net *"_ivl_8", 0 0, L_0x55556bb4bd10;  1 drivers
S_0x55556b86c760 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8833e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4c3c0 .functor XOR 1, L_0x55556bb4c8e0, L_0x55556bb4cb00, C4<0>, C4<0>;
L_0x55556bb4c430 .functor XOR 1, L_0x55556bb4c3c0, L_0x55556bb4ccc0, C4<0>, C4<0>;
L_0x55556bb4c4f0 .functor AND 1, L_0x55556bb4c8e0, L_0x55556bb4cb00, C4<1>, C4<1>;
L_0x55556bb4c600 .functor XOR 1, L_0x55556bb4c8e0, L_0x55556bb4cb00, C4<0>, C4<0>;
L_0x55556bb4c670 .functor AND 1, L_0x55556bb4ccc0, L_0x55556bb4c600, C4<1>, C4<1>;
L_0x55556bb4c780 .functor OR 1, L_0x55556bb4c4f0, L_0x55556bb4c670, C4<0>, C4<0>;
v0x55556b86d840_0 .net "A", 0 0, L_0x55556bb4c8e0;  1 drivers
v0x55556b869f10_0 .net "B", 0 0, L_0x55556bb4cb00;  1 drivers
v0x55556b869fd0_0 .net "Cin", 0 0, L_0x55556bb4ccc0;  1 drivers
v0x55556b86af40_0 .net "Cout", 0 0, L_0x55556bb4c780;  alias, 1 drivers
v0x55556b86b000_0 .net "Sum", 0 0, L_0x55556bb4c430;  1 drivers
v0x55556b866210_0 .net *"_ivl_0", 0 0, L_0x55556bb4c3c0;  1 drivers
v0x55556b8662f0_0 .net *"_ivl_4", 0 0, L_0x55556bb4c4f0;  1 drivers
v0x55556b863650_0 .net *"_ivl_6", 0 0, L_0x55556bb4c600;  1 drivers
v0x55556b863730_0 .net *"_ivl_8", 0 0, L_0x55556bb4c670;  1 drivers
S_0x55556b864d10 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b967b40_0 .net "A", 3 0, L_0x55556bb4f240;  1 drivers
v0x55556b967c40_0 .net "B", 3 0, L_0x55556bb4f2e0;  1 drivers
v0x55556b9665a0_0 .net "Cin", 0 0, L_0x55556bb4f410;  1 drivers
v0x55556b966670_0 .net "Cout", 0 0, L_0x55556bb4eb20;  1 drivers
v0x55556b965040_0 .net "Sum", 3 0, L_0x55556bb4f1a0;  1 drivers
v0x55556b9650e0_0 .net "carry", 2 0, L_0x55556bb4e620;  1 drivers
L_0x55556bb4d470 .part L_0x55556bb4f240, 0, 1;
L_0x55556bb4d5a0 .part L_0x55556bb4f2e0, 0, 1;
L_0x55556bb4db00 .part L_0x55556bb4f240, 1, 1;
L_0x55556bb4dc30 .part L_0x55556bb4f2e0, 1, 1;
L_0x55556bb4dd60 .part L_0x55556bb4e620, 0, 1;
L_0x55556bb4e2d0 .part L_0x55556bb4f240, 2, 1;
L_0x55556bb4e400 .part L_0x55556bb4f2e0, 2, 1;
L_0x55556bb4e530 .part L_0x55556bb4e620, 1, 1;
L_0x55556bb4e620 .concat8 [ 1 1 1 0], L_0x55556bb4d360, L_0x55556bb4d9f0, L_0x55556bb4e1c0;
L_0x55556bb4ec80 .part L_0x55556bb4f240, 3, 1;
L_0x55556bb4ee40 .part L_0x55556bb4f2e0, 3, 1;
L_0x55556bb4f000 .part L_0x55556bb4e620, 2, 1;
L_0x55556bb4f1a0 .concat8 [ 1 1 1 1], L_0x55556bb4d0b0, L_0x55556bb4d740, L_0x55556bb4de70, L_0x55556bb4e7d0;
S_0x55556b862150 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b864d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4d040 .functor XOR 1, L_0x55556bb4d470, L_0x55556bb4d5a0, C4<0>, C4<0>;
L_0x55556bb4d0b0 .functor XOR 1, L_0x55556bb4d040, L_0x55556bb4f410, C4<0>, C4<0>;
L_0x55556bb4d120 .functor AND 1, L_0x55556bb4d470, L_0x55556bb4d5a0, C4<1>, C4<1>;
L_0x55556bb4d230 .functor XOR 1, L_0x55556bb4d470, L_0x55556bb4d5a0, C4<0>, C4<0>;
L_0x55556bb4d2a0 .functor AND 1, L_0x55556bb4f410, L_0x55556bb4d230, C4<1>, C4<1>;
L_0x55556bb4d360 .functor OR 1, L_0x55556bb4d120, L_0x55556bb4d2a0, C4<0>, C4<0>;
v0x55556b85e8d0_0 .net "A", 0 0, L_0x55556bb4d470;  1 drivers
v0x55556b85e990_0 .net "B", 0 0, L_0x55556bb4d5a0;  1 drivers
v0x55556b85f900_0 .net "Cin", 0 0, L_0x55556bb4f410;  alias, 1 drivers
v0x55556b85f9a0_0 .net "Cout", 0 0, L_0x55556bb4d360;  1 drivers
v0x55556b85abd0_0 .net "Sum", 0 0, L_0x55556bb4d0b0;  1 drivers
v0x55556b85ac90_0 .net *"_ivl_0", 0 0, L_0x55556bb4d040;  1 drivers
v0x55556b858010_0 .net *"_ivl_4", 0 0, L_0x55556bb4d120;  1 drivers
v0x55556b8580f0_0 .net *"_ivl_6", 0 0, L_0x55556bb4d230;  1 drivers
v0x55556b85b1c0_0 .net *"_ivl_8", 0 0, L_0x55556bb4d2a0;  1 drivers
S_0x55556b85c0b0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b864d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4d6d0 .functor XOR 1, L_0x55556bb4db00, L_0x55556bb4dc30, C4<0>, C4<0>;
L_0x55556bb4d740 .functor XOR 1, L_0x55556bb4d6d0, L_0x55556bb4dd60, C4<0>, C4<0>;
L_0x55556bb4d7b0 .functor AND 1, L_0x55556bb4db00, L_0x55556bb4dc30, C4<1>, C4<1>;
L_0x55556bb4d870 .functor XOR 1, L_0x55556bb4db00, L_0x55556bb4dc30, C4<0>, C4<0>;
L_0x55556bb4d8e0 .functor AND 1, L_0x55556bb4dd60, L_0x55556bb4d870, C4<1>, C4<1>;
L_0x55556bb4d9f0 .functor OR 1, L_0x55556bb4d7b0, L_0x55556bb4d8e0, C4<0>, C4<0>;
v0x55556b858750_0 .net "A", 0 0, L_0x55556bb4db00;  1 drivers
v0x55556b8596d0_0 .net "B", 0 0, L_0x55556bb4dc30;  1 drivers
v0x55556b859790_0 .net "Cin", 0 0, L_0x55556bb4dd60;  1 drivers
v0x55556b855ae0_0 .net "Cout", 0 0, L_0x55556bb4d9f0;  1 drivers
v0x55556b855ba0_0 .net "Sum", 0 0, L_0x55556bb4d740;  1 drivers
v0x55556b856b10_0 .net *"_ivl_0", 0 0, L_0x55556bb4d6d0;  1 drivers
v0x55556b856bf0_0 .net *"_ivl_4", 0 0, L_0x55556bb4d7b0;  1 drivers
v0x55556b853290_0 .net *"_ivl_6", 0 0, L_0x55556bb4d870;  1 drivers
v0x55556b853370_0 .net *"_ivl_8", 0 0, L_0x55556bb4d8e0;  1 drivers
S_0x55556b8542c0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b864d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4de00 .functor XOR 1, L_0x55556bb4e2d0, L_0x55556bb4e400, C4<0>, C4<0>;
L_0x55556bb4de70 .functor XOR 1, L_0x55556bb4de00, L_0x55556bb4e530, C4<0>, C4<0>;
L_0x55556bb4df30 .functor AND 1, L_0x55556bb4e2d0, L_0x55556bb4e400, C4<1>, C4<1>;
L_0x55556bb4e040 .functor XOR 1, L_0x55556bb4e2d0, L_0x55556bb4e400, C4<0>, C4<0>;
L_0x55556bb4e0b0 .functor AND 1, L_0x55556bb4e530, L_0x55556bb4e040, C4<1>, C4<1>;
L_0x55556bb4e1c0 .functor OR 1, L_0x55556bb4df30, L_0x55556bb4e0b0, C4<0>, C4<0>;
v0x55556b84f920_0 .net "A", 0 0, L_0x55556bb4e2d0;  1 drivers
v0x55556b84ccb0_0 .net "B", 0 0, L_0x55556bb4e400;  1 drivers
v0x55556b84cd70_0 .net "Cin", 0 0, L_0x55556bb4e530;  1 drivers
v0x55556b84fe60_0 .net "Cout", 0 0, L_0x55556bb4e1c0;  1 drivers
v0x55556b84ff20_0 .net "Sum", 0 0, L_0x55556bb4de70;  1 drivers
v0x55556b850d50_0 .net *"_ivl_0", 0 0, L_0x55556bb4de00;  1 drivers
v0x55556b850e30_0 .net *"_ivl_4", 0 0, L_0x55556bb4df30;  1 drivers
v0x55556b84d340_0 .net *"_ivl_6", 0 0, L_0x55556bb4e040;  1 drivers
v0x55556b84d420_0 .net *"_ivl_8", 0 0, L_0x55556bb4e0b0;  1 drivers
S_0x55556b84e370 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b864d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4e760 .functor XOR 1, L_0x55556bb4ec80, L_0x55556bb4ee40, C4<0>, C4<0>;
L_0x55556bb4e7d0 .functor XOR 1, L_0x55556bb4e760, L_0x55556bb4f000, C4<0>, C4<0>;
L_0x55556bb4e890 .functor AND 1, L_0x55556bb4ec80, L_0x55556bb4ee40, C4<1>, C4<1>;
L_0x55556bb4e9a0 .functor XOR 1, L_0x55556bb4ec80, L_0x55556bb4ee40, C4<0>, C4<0>;
L_0x55556bb4ea10 .functor AND 1, L_0x55556bb4f000, L_0x55556bb4e9a0, C4<1>, C4<1>;
L_0x55556bb4eb20 .functor OR 1, L_0x55556bb4e890, L_0x55556bb4ea10, C4<0>, C4<0>;
v0x55556b84a880_0 .net "A", 0 0, L_0x55556bb4ec80;  1 drivers
v0x55556b84b800_0 .net "B", 0 0, L_0x55556bb4ee40;  1 drivers
v0x55556b84b8c0_0 .net "Cin", 0 0, L_0x55556bb4f000;  1 drivers
v0x55556b8483b0_0 .net "Cout", 0 0, L_0x55556bb4eb20;  alias, 1 drivers
v0x55556b848470_0 .net "Sum", 0 0, L_0x55556bb4e7d0;  1 drivers
v0x55556b849160_0 .net *"_ivl_0", 0 0, L_0x55556bb4e760;  1 drivers
v0x55556b849240_0 .net *"_ivl_4", 0 0, L_0x55556bb4e890;  1 drivers
v0x55556b9625c0_0 .net *"_ivl_6", 0 0, L_0x55556bb4e9a0;  1 drivers
v0x55556b9626a0_0 .net *"_ivl_8", 0 0, L_0x55556bb4ea10;  1 drivers
S_0x55556b963b00 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b943030_0 .net "A", 3 0, L_0x55556bb516f0;  1 drivers
v0x55556b943130_0 .net "B", 3 0, L_0x55556bb51790;  1 drivers
v0x55556b944060_0 .net "Cin", 0 0, L_0x55556bb51830;  1 drivers
v0x55556b944130_0 .net "Cout", 0 0, L_0x55556bb50fd0;  1 drivers
v0x55556b93f330_0 .net "Sum", 3 0, L_0x55556bb51650;  1 drivers
v0x55556b93f3d0_0 .net "carry", 2 0, L_0x55556bb50ad0;  1 drivers
L_0x55556bb4f920 .part L_0x55556bb516f0, 0, 1;
L_0x55556bb4fa50 .part L_0x55556bb51790, 0, 1;
L_0x55556bb4ffb0 .part L_0x55556bb516f0, 1, 1;
L_0x55556bb500e0 .part L_0x55556bb51790, 1, 1;
L_0x55556bb50210 .part L_0x55556bb50ad0, 0, 1;
L_0x55556bb50780 .part L_0x55556bb516f0, 2, 1;
L_0x55556bb508b0 .part L_0x55556bb51790, 2, 1;
L_0x55556bb509e0 .part L_0x55556bb50ad0, 1, 1;
L_0x55556bb50ad0 .concat8 [ 1 1 1 0], L_0x55556bb4f810, L_0x55556bb4fea0, L_0x55556bb50670;
L_0x55556bb51130 .part L_0x55556bb516f0, 3, 1;
L_0x55556bb512f0 .part L_0x55556bb51790, 3, 1;
L_0x55556bb514b0 .part L_0x55556bb50ad0, 2, 1;
L_0x55556bb51650 .concat8 [ 1 1 1 1], L_0x55556bb4f5b0, L_0x55556bb4fbf0, L_0x55556bb50320, L_0x55556bb50c80;
S_0x55556b9705a0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b963b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4f540 .functor XOR 1, L_0x55556bb4f920, L_0x55556bb4fa50, C4<0>, C4<0>;
L_0x55556bb4f5b0 .functor XOR 1, L_0x55556bb4f540, L_0x55556bb51830, C4<0>, C4<0>;
L_0x55556bb4f620 .functor AND 1, L_0x55556bb4f920, L_0x55556bb4fa50, C4<1>, C4<1>;
L_0x55556bb4f6e0 .functor XOR 1, L_0x55556bb4f920, L_0x55556bb4fa50, C4<0>, C4<0>;
L_0x55556bb4f750 .functor AND 1, L_0x55556bb51830, L_0x55556bb4f6e0, C4<1>, C4<1>;
L_0x55556bb4f810 .functor OR 1, L_0x55556bb4f620, L_0x55556bb4f750, C4<0>, C4<0>;
v0x55556b96ea80_0 .net "A", 0 0, L_0x55556bb4f920;  1 drivers
v0x55556b96eb20_0 .net "B", 0 0, L_0x55556bb4fa50;  1 drivers
v0x55556b96cf60_0 .net "Cin", 0 0, L_0x55556bb51830;  alias, 1 drivers
v0x55556b96d030_0 .net "Cout", 0 0, L_0x55556bb4f810;  1 drivers
v0x55556b96b440_0 .net "Sum", 0 0, L_0x55556bb4f5b0;  1 drivers
v0x55556b96b4e0_0 .net *"_ivl_0", 0 0, L_0x55556bb4f540;  1 drivers
v0x55556b9093b0_0 .net *"_ivl_4", 0 0, L_0x55556bb4f620;  1 drivers
v0x55556b909490_0 .net *"_ivl_6", 0 0, L_0x55556bb4f6e0;  1 drivers
v0x55556b94ffb0_0 .net *"_ivl_8", 0 0, L_0x55556bb4f750;  1 drivers
S_0x55556b9559b0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b963b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb4fb80 .functor XOR 1, L_0x55556bb4ffb0, L_0x55556bb500e0, C4<0>, C4<0>;
L_0x55556bb4fbf0 .functor XOR 1, L_0x55556bb4fb80, L_0x55556bb50210, C4<0>, C4<0>;
L_0x55556bb4fc60 .functor AND 1, L_0x55556bb4ffb0, L_0x55556bb500e0, C4<1>, C4<1>;
L_0x55556bb4fd20 .functor XOR 1, L_0x55556bb4ffb0, L_0x55556bb500e0, C4<0>, C4<0>;
L_0x55556bb4fd90 .functor AND 1, L_0x55556bb50210, L_0x55556bb4fd20, C4<1>, C4<1>;
L_0x55556bb4fea0 .functor OR 1, L_0x55556bb4fc60, L_0x55556bb4fd90, C4<0>, C4<0>;
v0x55556b952ea0_0 .net "A", 0 0, L_0x55556bb4ffb0;  1 drivers
v0x55556b955fa0_0 .net "B", 0 0, L_0x55556bb500e0;  1 drivers
v0x55556b956060_0 .net "Cin", 0 0, L_0x55556bb50210;  1 drivers
v0x55556b956e90_0 .net "Cout", 0 0, L_0x55556bb4fea0;  1 drivers
v0x55556b956f50_0 .net "Sum", 0 0, L_0x55556bb4fbf0;  1 drivers
v0x55556b953480_0 .net *"_ivl_0", 0 0, L_0x55556bb4fb80;  1 drivers
v0x55556b953560_0 .net *"_ivl_4", 0 0, L_0x55556bb4fc60;  1 drivers
v0x55556b9544b0_0 .net *"_ivl_6", 0 0, L_0x55556bb4fd20;  1 drivers
v0x55556b954590_0 .net *"_ivl_8", 0 0, L_0x55556bb4fd90;  1 drivers
S_0x55556b950960 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b963b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb502b0 .functor XOR 1, L_0x55556bb50780, L_0x55556bb508b0, C4<0>, C4<0>;
L_0x55556bb50320 .functor XOR 1, L_0x55556bb502b0, L_0x55556bb509e0, C4<0>, C4<0>;
L_0x55556bb503e0 .functor AND 1, L_0x55556bb50780, L_0x55556bb508b0, C4<1>, C4<1>;
L_0x55556bb504f0 .functor XOR 1, L_0x55556bb50780, L_0x55556bb508b0, C4<0>, C4<0>;
L_0x55556bb50560 .functor AND 1, L_0x55556bb509e0, L_0x55556bb504f0, C4<1>, C4<1>;
L_0x55556bb50670 .functor OR 1, L_0x55556bb503e0, L_0x55556bb50560, C4<0>, C4<0>;
v0x55556b951a40_0 .net "A", 0 0, L_0x55556bb50780;  1 drivers
v0x55556b94e5d0_0 .net "B", 0 0, L_0x55556bb508b0;  1 drivers
v0x55556b94e670_0 .net "Cin", 0 0, L_0x55556bb509e0;  1 drivers
v0x55556b94f380_0 .net "Cout", 0 0, L_0x55556bb50670;  1 drivers
v0x55556b94f440_0 .net "Sum", 0 0, L_0x55556bb50320;  1 drivers
v0x55556b94a970_0 .net *"_ivl_0", 0 0, L_0x55556bb502b0;  1 drivers
v0x55556b94aa30_0 .net *"_ivl_4", 0 0, L_0x55556bb503e0;  1 drivers
v0x55556b947db0_0 .net *"_ivl_6", 0 0, L_0x55556bb504f0;  1 drivers
v0x55556b947e90_0 .net *"_ivl_8", 0 0, L_0x55556bb50560;  1 drivers
S_0x55556b94af60 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b963b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb50c10 .functor XOR 1, L_0x55556bb51130, L_0x55556bb512f0, C4<0>, C4<0>;
L_0x55556bb50c80 .functor XOR 1, L_0x55556bb50c10, L_0x55556bb514b0, C4<0>, C4<0>;
L_0x55556bb50d40 .functor AND 1, L_0x55556bb51130, L_0x55556bb512f0, C4<1>, C4<1>;
L_0x55556bb50e50 .functor XOR 1, L_0x55556bb51130, L_0x55556bb512f0, C4<0>, C4<0>;
L_0x55556bb50ec0 .functor AND 1, L_0x55556bb514b0, L_0x55556bb50e50, C4<1>, C4<1>;
L_0x55556bb50fd0 .functor OR 1, L_0x55556bb50d40, L_0x55556bb50ec0, C4<0>, C4<0>;
v0x55556b94bf00_0 .net "A", 0 0, L_0x55556bb51130;  1 drivers
v0x55556b948440_0 .net "B", 0 0, L_0x55556bb512f0;  1 drivers
v0x55556b948500_0 .net "Cin", 0 0, L_0x55556bb514b0;  1 drivers
v0x55556b949470_0 .net "Cout", 0 0, L_0x55556bb50fd0;  alias, 1 drivers
v0x55556b949530_0 .net "Sum", 0 0, L_0x55556bb50c80;  1 drivers
v0x55556b945880_0 .net *"_ivl_0", 0 0, L_0x55556bb50c10;  1 drivers
v0x55556b945960_0 .net *"_ivl_4", 0 0, L_0x55556bb50d40;  1 drivers
v0x55556b9468b0_0 .net *"_ivl_6", 0 0, L_0x55556bb50e50;  1 drivers
v0x55556b946990_0 .net *"_ivl_8", 0 0, L_0x55556bb50ec0;  1 drivers
S_0x55556b93c770 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b9245f0_0 .net "A", 3 0, L_0x55556bb53bb0;  1 drivers
v0x55556b9246f0_0 .net "B", 3 0, L_0x55556bb53c50;  1 drivers
v0x55556b920d70_0 .net "Cin", 0 0, L_0x55556bb53cf0;  1 drivers
v0x55556b920e40_0 .net "Cout", 0 0, L_0x55556bb53490;  1 drivers
v0x55556b921da0_0 .net "Sum", 3 0, L_0x55556bb53b10;  1 drivers
v0x55556b921e40_0 .net "carry", 2 0, L_0x55556bb52f90;  1 drivers
L_0x55556bb51de0 .part L_0x55556bb53bb0, 0, 1;
L_0x55556bb51f10 .part L_0x55556bb53c50, 0, 1;
L_0x55556bb52470 .part L_0x55556bb53bb0, 1, 1;
L_0x55556bb525a0 .part L_0x55556bb53c50, 1, 1;
L_0x55556bb526d0 .part L_0x55556bb52f90, 0, 1;
L_0x55556bb52c40 .part L_0x55556bb53bb0, 2, 1;
L_0x55556bb52d70 .part L_0x55556bb53c50, 2, 1;
L_0x55556bb52ea0 .part L_0x55556bb52f90, 1, 1;
L_0x55556bb52f90 .concat8 [ 1 1 1 0], L_0x55556bb51cd0, L_0x55556bb52360, L_0x55556bb52b30;
L_0x55556bb535f0 .part L_0x55556bb53bb0, 3, 1;
L_0x55556bb537b0 .part L_0x55556bb53c50, 3, 1;
L_0x55556bb53970 .part L_0x55556bb52f90, 2, 1;
L_0x55556bb53b10 .concat8 [ 1 1 1 1], L_0x55556bb51a20, L_0x55556bb520b0, L_0x55556bb527e0, L_0x55556bb53140;
S_0x55556b940810 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b93c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb519b0 .functor XOR 1, L_0x55556bb51de0, L_0x55556bb51f10, C4<0>, C4<0>;
L_0x55556bb51a20 .functor XOR 1, L_0x55556bb519b0, L_0x55556bb53cf0, C4<0>, C4<0>;
L_0x55556bb51a90 .functor AND 1, L_0x55556bb51de0, L_0x55556bb51f10, C4<1>, C4<1>;
L_0x55556bb51ba0 .functor XOR 1, L_0x55556bb51de0, L_0x55556bb51f10, C4<0>, C4<0>;
L_0x55556bb51c10 .functor AND 1, L_0x55556bb53cf0, L_0x55556bb51ba0, C4<1>, C4<1>;
L_0x55556bb51cd0 .functor OR 1, L_0x55556bb51a90, L_0x55556bb51c10, C4<0>, C4<0>;
v0x55556b93ce00_0 .net "A", 0 0, L_0x55556bb51de0;  1 drivers
v0x55556b93cea0_0 .net "B", 0 0, L_0x55556bb51f10;  1 drivers
v0x55556b93de30_0 .net "Cin", 0 0, L_0x55556bb53cf0;  alias, 1 drivers
v0x55556b93df00_0 .net "Cout", 0 0, L_0x55556bb51cd0;  1 drivers
v0x55556b93a240_0 .net "Sum", 0 0, L_0x55556bb51a20;  1 drivers
v0x55556b93a2e0_0 .net *"_ivl_0", 0 0, L_0x55556bb519b0;  1 drivers
v0x55556b93b270_0 .net *"_ivl_4", 0 0, L_0x55556bb51a90;  1 drivers
v0x55556b93b350_0 .net *"_ivl_6", 0 0, L_0x55556bb51ba0;  1 drivers
v0x55556b9379f0_0 .net *"_ivl_8", 0 0, L_0x55556bb51c10;  1 drivers
S_0x55556b938a20 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b93c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb52040 .functor XOR 1, L_0x55556bb52470, L_0x55556bb525a0, C4<0>, C4<0>;
L_0x55556bb520b0 .functor XOR 1, L_0x55556bb52040, L_0x55556bb526d0, C4<0>, C4<0>;
L_0x55556bb52120 .functor AND 1, L_0x55556bb52470, L_0x55556bb525a0, C4<1>, C4<1>;
L_0x55556bb521e0 .functor XOR 1, L_0x55556bb52470, L_0x55556bb525a0, C4<0>, C4<0>;
L_0x55556bb52250 .functor AND 1, L_0x55556bb526d0, L_0x55556bb521e0, C4<1>, C4<1>;
L_0x55556bb52360 .functor OR 1, L_0x55556bb52120, L_0x55556bb52250, C4<0>, C4<0>;
v0x55556b933da0_0 .net "A", 0 0, L_0x55556bb52470;  1 drivers
v0x55556b931130_0 .net "B", 0 0, L_0x55556bb525a0;  1 drivers
v0x55556b9311f0_0 .net "Cin", 0 0, L_0x55556bb526d0;  1 drivers
v0x55556b9342e0_0 .net "Cout", 0 0, L_0x55556bb52360;  1 drivers
v0x55556b9343a0_0 .net "Sum", 0 0, L_0x55556bb520b0;  1 drivers
v0x55556b9351d0_0 .net *"_ivl_0", 0 0, L_0x55556bb52040;  1 drivers
v0x55556b9352b0_0 .net *"_ivl_4", 0 0, L_0x55556bb52120;  1 drivers
v0x55556b9317c0_0 .net *"_ivl_6", 0 0, L_0x55556bb521e0;  1 drivers
v0x55556b9318a0_0 .net *"_ivl_8", 0 0, L_0x55556bb52250;  1 drivers
S_0x55556b9327f0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b93c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb52770 .functor XOR 1, L_0x55556bb52c40, L_0x55556bb52d70, C4<0>, C4<0>;
L_0x55556bb527e0 .functor XOR 1, L_0x55556bb52770, L_0x55556bb52ea0, C4<0>, C4<0>;
L_0x55556bb528a0 .functor AND 1, L_0x55556bb52c40, L_0x55556bb52d70, C4<1>, C4<1>;
L_0x55556bb529b0 .functor XOR 1, L_0x55556bb52c40, L_0x55556bb52d70, C4<0>, C4<0>;
L_0x55556bb52a20 .functor AND 1, L_0x55556bb52ea0, L_0x55556bb529b0, C4<1>, C4<1>;
L_0x55556bb52b30 .functor OR 1, L_0x55556bb528a0, L_0x55556bb52a20, C4<0>, C4<0>;
v0x55556b92ecb0_0 .net "A", 0 0, L_0x55556bb52c40;  1 drivers
v0x55556b92fc30_0 .net "B", 0 0, L_0x55556bb52d70;  1 drivers
v0x55556b92fcf0_0 .net "Cin", 0 0, L_0x55556bb52ea0;  1 drivers
v0x55556b92c3b0_0 .net "Cout", 0 0, L_0x55556bb52b30;  1 drivers
v0x55556b92c470_0 .net "Sum", 0 0, L_0x55556bb527e0;  1 drivers
v0x55556b92d3e0_0 .net *"_ivl_0", 0 0, L_0x55556bb52770;  1 drivers
v0x55556b92d4c0_0 .net *"_ivl_4", 0 0, L_0x55556bb528a0;  1 drivers
v0x55556b9286b0_0 .net *"_ivl_6", 0 0, L_0x55556bb529b0;  1 drivers
v0x55556b928790_0 .net *"_ivl_8", 0 0, L_0x55556bb52a20;  1 drivers
S_0x55556b925af0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b93c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb530d0 .functor XOR 1, L_0x55556bb535f0, L_0x55556bb537b0, C4<0>, C4<0>;
L_0x55556bb53140 .functor XOR 1, L_0x55556bb530d0, L_0x55556bb53970, C4<0>, C4<0>;
L_0x55556bb53200 .functor AND 1, L_0x55556bb535f0, L_0x55556bb537b0, C4<1>, C4<1>;
L_0x55556bb53310 .functor XOR 1, L_0x55556bb535f0, L_0x55556bb537b0, C4<0>, C4<0>;
L_0x55556bb53380 .functor AND 1, L_0x55556bb53970, L_0x55556bb53310, C4<1>, C4<1>;
L_0x55556bb53490 .functor OR 1, L_0x55556bb53200, L_0x55556bb53380, C4<0>, C4<0>;
v0x55556b928d50_0 .net "A", 0 0, L_0x55556bb535f0;  1 drivers
v0x55556b929b90_0 .net "B", 0 0, L_0x55556bb537b0;  1 drivers
v0x55556b929c50_0 .net "Cin", 0 0, L_0x55556bb53970;  1 drivers
v0x55556b926180_0 .net "Cout", 0 0, L_0x55556bb53490;  alias, 1 drivers
v0x55556b926240_0 .net "Sum", 0 0, L_0x55556bb53140;  1 drivers
v0x55556b9271b0_0 .net *"_ivl_0", 0 0, L_0x55556bb530d0;  1 drivers
v0x55556b927290_0 .net *"_ivl_4", 0 0, L_0x55556bb53200;  1 drivers
v0x55556b9235c0_0 .net *"_ivl_6", 0 0, L_0x55556bb53310;  1 drivers
v0x55556b9236a0_0 .net *"_ivl_8", 0 0, L_0x55556bb53380;  1 drivers
S_0x55556b91d070 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b9015e0_0 .net "A", 3 0, L_0x55556bb55f80;  1 drivers
v0x55556b9016e0_0 .net "B", 3 0, L_0x55556bb56090;  1 drivers
v0x55556b902610_0 .net "Cin", 0 0, L_0x55556bb56130;  1 drivers
v0x55556b9026e0_0 .net "Cout", 0 0, L_0x55556bb55860;  1 drivers
v0x55556b8febe0_0 .net "Sum", 3 0, L_0x55556bb55ee0;  1 drivers
v0x55556b8fec80_0 .net "carry", 2 0, L_0x55556bb55360;  1 drivers
L_0x55556bb541b0 .part L_0x55556bb55f80, 0, 1;
L_0x55556bb542e0 .part L_0x55556bb56090, 0, 1;
L_0x55556bb54840 .part L_0x55556bb55f80, 1, 1;
L_0x55556bb54970 .part L_0x55556bb56090, 1, 1;
L_0x55556bb54aa0 .part L_0x55556bb55360, 0, 1;
L_0x55556bb55010 .part L_0x55556bb55f80, 2, 1;
L_0x55556bb55140 .part L_0x55556bb56090, 2, 1;
L_0x55556bb55270 .part L_0x55556bb55360, 1, 1;
L_0x55556bb55360 .concat8 [ 1 1 1 0], L_0x55556bb540a0, L_0x55556bb54730, L_0x55556bb54f00;
L_0x55556bb559c0 .part L_0x55556bb55f80, 3, 1;
L_0x55556bb55b80 .part L_0x55556bb56090, 3, 1;
L_0x55556bb55d40 .part L_0x55556bb55360, 2, 1;
L_0x55556bb55ee0 .concat8 [ 1 1 1 1], L_0x55556bb53e90, L_0x55556bb54480, L_0x55556bb54bb0, L_0x55556bb55510;
S_0x55556b91d660 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b91d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb53e20 .functor XOR 1, L_0x55556bb541b0, L_0x55556bb542e0, C4<0>, C4<0>;
L_0x55556bb53e90 .functor XOR 1, L_0x55556bb53e20, L_0x55556bb56130, C4<0>, C4<0>;
L_0x55556bb53f00 .functor AND 1, L_0x55556bb541b0, L_0x55556bb542e0, C4<1>, C4<1>;
L_0x55556bb53f70 .functor XOR 1, L_0x55556bb541b0, L_0x55556bb542e0, C4<0>, C4<0>;
L_0x55556bb53fe0 .functor AND 1, L_0x55556bb56130, L_0x55556bb53f70, C4<1>, C4<1>;
L_0x55556bb540a0 .functor OR 1, L_0x55556bb53f00, L_0x55556bb53fe0, C4<0>, C4<0>;
v0x55556b91e550_0 .net "A", 0 0, L_0x55556bb541b0;  1 drivers
v0x55556b91e5f0_0 .net "B", 0 0, L_0x55556bb542e0;  1 drivers
v0x55556b91ab40_0 .net "Cin", 0 0, L_0x55556bb56130;  alias, 1 drivers
v0x55556b91ac10_0 .net "Cout", 0 0, L_0x55556bb540a0;  1 drivers
v0x55556b91bb70_0 .net "Sum", 0 0, L_0x55556bb53e90;  1 drivers
v0x55556b91bc10_0 .net *"_ivl_0", 0 0, L_0x55556bb53e20;  1 drivers
v0x55556b917f80_0 .net *"_ivl_4", 0 0, L_0x55556bb53f00;  1 drivers
v0x55556b918060_0 .net *"_ivl_6", 0 0, L_0x55556bb53f70;  1 drivers
v0x55556b918fb0_0 .net *"_ivl_8", 0 0, L_0x55556bb53fe0;  1 drivers
S_0x55556b915730 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b91d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb54410 .functor XOR 1, L_0x55556bb54840, L_0x55556bb54970, C4<0>, C4<0>;
L_0x55556bb54480 .functor XOR 1, L_0x55556bb54410, L_0x55556bb54aa0, C4<0>, C4<0>;
L_0x55556bb544f0 .functor AND 1, L_0x55556bb54840, L_0x55556bb54970, C4<1>, C4<1>;
L_0x55556bb545b0 .functor XOR 1, L_0x55556bb54840, L_0x55556bb54970, C4<0>, C4<0>;
L_0x55556bb54620 .functor AND 1, L_0x55556bb54aa0, L_0x55556bb545b0, C4<1>, C4<1>;
L_0x55556bb54730 .functor OR 1, L_0x55556bb544f0, L_0x55556bb54620, C4<0>, C4<0>;
v0x55556b916810_0 .net "A", 0 0, L_0x55556bb54840;  1 drivers
v0x55556b911a30_0 .net "B", 0 0, L_0x55556bb54970;  1 drivers
v0x55556b911af0_0 .net "Cin", 0 0, L_0x55556bb54aa0;  1 drivers
v0x55556b90ee70_0 .net "Cout", 0 0, L_0x55556bb54730;  1 drivers
v0x55556b90ef30_0 .net "Sum", 0 0, L_0x55556bb54480;  1 drivers
v0x55556b912020_0 .net *"_ivl_0", 0 0, L_0x55556bb54410;  1 drivers
v0x55556b912100_0 .net *"_ivl_4", 0 0, L_0x55556bb544f0;  1 drivers
v0x55556b912f10_0 .net *"_ivl_6", 0 0, L_0x55556bb545b0;  1 drivers
v0x55556b912ff0_0 .net *"_ivl_8", 0 0, L_0x55556bb54620;  1 drivers
S_0x55556b90f500 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b91d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb54b40 .functor XOR 1, L_0x55556bb55010, L_0x55556bb55140, C4<0>, C4<0>;
L_0x55556bb54bb0 .functor XOR 1, L_0x55556bb54b40, L_0x55556bb55270, C4<0>, C4<0>;
L_0x55556bb54c70 .functor AND 1, L_0x55556bb55010, L_0x55556bb55140, C4<1>, C4<1>;
L_0x55556bb54d80 .functor XOR 1, L_0x55556bb55010, L_0x55556bb55140, C4<0>, C4<0>;
L_0x55556bb54df0 .functor AND 1, L_0x55556bb55270, L_0x55556bb54d80, C4<1>, C4<1>;
L_0x55556bb54f00 .functor OR 1, L_0x55556bb54c70, L_0x55556bb54df0, C4<0>, C4<0>;
v0x55556b9105e0_0 .net "A", 0 0, L_0x55556bb55010;  1 drivers
v0x55556b90c940_0 .net "B", 0 0, L_0x55556bb55140;  1 drivers
v0x55556b90c9e0_0 .net "Cin", 0 0, L_0x55556bb55270;  1 drivers
v0x55556b90d970_0 .net "Cout", 0 0, L_0x55556bb54f00;  1 drivers
v0x55556b90da30_0 .net "Sum", 0 0, L_0x55556bb54bb0;  1 drivers
v0x55556b90a0f0_0 .net *"_ivl_0", 0 0, L_0x55556bb54b40;  1 drivers
v0x55556b90a1b0_0 .net *"_ivl_4", 0 0, L_0x55556bb54c70;  1 drivers
v0x55556b90b120_0 .net *"_ivl_6", 0 0, L_0x55556bb54d80;  1 drivers
v0x55556b90b200_0 .net *"_ivl_8", 0 0, L_0x55556bb54df0;  1 drivers
S_0x55556b9066d0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b91d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb554a0 .functor XOR 1, L_0x55556bb559c0, L_0x55556bb55b80, C4<0>, C4<0>;
L_0x55556bb55510 .functor XOR 1, L_0x55556bb554a0, L_0x55556bb55d40, C4<0>, C4<0>;
L_0x55556bb555d0 .functor AND 1, L_0x55556bb559c0, L_0x55556bb55b80, C4<1>, C4<1>;
L_0x55556bb556e0 .functor XOR 1, L_0x55556bb559c0, L_0x55556bb55b80, C4<0>, C4<0>;
L_0x55556bb55750 .functor AND 1, L_0x55556bb55d40, L_0x55556bb556e0, C4<1>, C4<1>;
L_0x55556bb55860 .functor OR 1, L_0x55556bb555d0, L_0x55556bb55750, C4<0>, C4<0>;
v0x55556b903bc0_0 .net "A", 0 0, L_0x55556bb559c0;  1 drivers
v0x55556b906cc0_0 .net "B", 0 0, L_0x55556bb55b80;  1 drivers
v0x55556b906d80_0 .net "Cin", 0 0, L_0x55556bb55d40;  1 drivers
v0x55556b907bb0_0 .net "Cout", 0 0, L_0x55556bb55860;  alias, 1 drivers
v0x55556b907c70_0 .net "Sum", 0 0, L_0x55556bb55510;  1 drivers
v0x55556b9041a0_0 .net *"_ivl_0", 0 0, L_0x55556bb554a0;  1 drivers
v0x55556b904280_0 .net *"_ivl_4", 0 0, L_0x55556bb555d0;  1 drivers
v0x55556b9051d0_0 .net *"_ivl_6", 0 0, L_0x55556bb556e0;  1 drivers
v0x55556b9052b0_0 .net *"_ivl_8", 0 0, L_0x55556bb55750;  1 drivers
S_0x55556b8ffc10 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8e4260_0 .net "A", 3 0, L_0x55556bb584e0;  1 drivers
v0x55556b8e4360_0 .net "B", 3 0, L_0x55556bb58580;  1 drivers
v0x55556b8e0850_0 .net "Cin", 0 0, L_0x55556bb586b0;  1 drivers
v0x55556b8e0920_0 .net "Cout", 0 0, L_0x55556bb57dc0;  1 drivers
v0x55556b8e1880_0 .net "Sum", 3 0, L_0x55556bb58440;  1 drivers
v0x55556b8e1920_0 .net "carry", 2 0, L_0x55556bb578c0;  1 drivers
L_0x55556bb56690 .part L_0x55556bb584e0, 0, 1;
L_0x55556bb567c0 .part L_0x55556bb58580, 0, 1;
L_0x55556bb56d20 .part L_0x55556bb584e0, 1, 1;
L_0x55556bb56e50 .part L_0x55556bb58580, 1, 1;
L_0x55556bb56f80 .part L_0x55556bb578c0, 0, 1;
L_0x55556bb57530 .part L_0x55556bb584e0, 2, 1;
L_0x55556bb576a0 .part L_0x55556bb58580, 2, 1;
L_0x55556bb577d0 .part L_0x55556bb578c0, 1, 1;
L_0x55556bb578c0 .concat8 [ 1 1 1 0], L_0x55556bb56580, L_0x55556bb56c10, L_0x55556bb573e0;
L_0x55556bb57f20 .part L_0x55556bb584e0, 3, 1;
L_0x55556bb580e0 .part L_0x55556bb58580, 3, 1;
L_0x55556bb582a0 .part L_0x55556bb578c0, 2, 1;
L_0x55556bb58440 .concat8 [ 1 1 1 1], L_0x55556bb56370, L_0x55556bb56960, L_0x55556bb57090, L_0x55556bb57a70;
S_0x55556b8f3a00 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8ffc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb56020 .functor XOR 1, L_0x55556bb56690, L_0x55556bb567c0, C4<0>, C4<0>;
L_0x55556bb56370 .functor XOR 1, L_0x55556bb56020, L_0x55556bb586b0, C4<0>, C4<0>;
L_0x55556bb563e0 .functor AND 1, L_0x55556bb56690, L_0x55556bb567c0, C4<1>, C4<1>;
L_0x55556bb56450 .functor XOR 1, L_0x55556bb56690, L_0x55556bb567c0, C4<0>, C4<0>;
L_0x55556bb564c0 .functor AND 1, L_0x55556bb586b0, L_0x55556bb56450, C4<1>, C4<1>;
L_0x55556bb56580 .functor OR 1, L_0x55556bb563e0, L_0x55556bb564c0, C4<0>, C4<0>;
v0x55556b8f9400_0 .net "A", 0 0, L_0x55556bb56690;  1 drivers
v0x55556b8f94a0_0 .net "B", 0 0, L_0x55556bb567c0;  1 drivers
v0x55556b8f6840_0 .net "Cin", 0 0, L_0x55556bb586b0;  alias, 1 drivers
v0x55556b8f6910_0 .net "Cout", 0 0, L_0x55556bb56580;  1 drivers
v0x55556b8f99f0_0 .net "Sum", 0 0, L_0x55556bb56370;  1 drivers
v0x55556b8f9a90_0 .net *"_ivl_0", 0 0, L_0x55556bb56020;  1 drivers
v0x55556b8fa8e0_0 .net *"_ivl_4", 0 0, L_0x55556bb563e0;  1 drivers
v0x55556b8fa9c0_0 .net *"_ivl_6", 0 0, L_0x55556bb56450;  1 drivers
v0x55556b8f6ed0_0 .net *"_ivl_8", 0 0, L_0x55556bb564c0;  1 drivers
S_0x55556b8f7f00 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8ffc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb568f0 .functor XOR 1, L_0x55556bb56d20, L_0x55556bb56e50, C4<0>, C4<0>;
L_0x55556bb56960 .functor XOR 1, L_0x55556bb568f0, L_0x55556bb56f80, C4<0>, C4<0>;
L_0x55556bb569d0 .functor AND 1, L_0x55556bb56d20, L_0x55556bb56e50, C4<1>, C4<1>;
L_0x55556bb56a90 .functor XOR 1, L_0x55556bb56d20, L_0x55556bb56e50, C4<0>, C4<0>;
L_0x55556bb56b00 .functor AND 1, L_0x55556bb56f80, L_0x55556bb56a90, C4<1>, C4<1>;
L_0x55556bb56c10 .functor OR 1, L_0x55556bb569d0, L_0x55556bb56b00, C4<0>, C4<0>;
v0x55556b8f4460_0 .net "A", 0 0, L_0x55556bb56d20;  1 drivers
v0x55556b8f53e0_0 .net "B", 0 0, L_0x55556bb56e50;  1 drivers
v0x55556b8f54a0_0 .net "Cin", 0 0, L_0x55556bb56f80;  1 drivers
v0x55556b8f2020_0 .net "Cout", 0 0, L_0x55556bb56c10;  1 drivers
v0x55556b8f20e0_0 .net "Sum", 0 0, L_0x55556bb56960;  1 drivers
v0x55556b8f2dd0_0 .net *"_ivl_0", 0 0, L_0x55556bb568f0;  1 drivers
v0x55556b8f2eb0_0 .net *"_ivl_4", 0 0, L_0x55556bb569d0;  1 drivers
v0x55556b8ee3c0_0 .net *"_ivl_6", 0 0, L_0x55556bb56a90;  1 drivers
v0x55556b8ee4a0_0 .net *"_ivl_8", 0 0, L_0x55556bb56b00;  1 drivers
S_0x55556b8eb800 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8ffc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb57020 .functor XOR 1, L_0x55556bb57530, L_0x55556bb576a0, C4<0>, C4<0>;
L_0x55556bb57090 .functor XOR 1, L_0x55556bb57020, L_0x55556bb577d0, C4<0>, C4<0>;
L_0x55556bb57150 .functor AND 1, L_0x55556bb57530, L_0x55556bb576a0, C4<1>, C4<1>;
L_0x55556bb57260 .functor XOR 1, L_0x55556bb57530, L_0x55556bb576a0, C4<0>, C4<0>;
L_0x55556bb572d0 .functor AND 1, L_0x55556bb577d0, L_0x55556bb57260, C4<1>, C4<1>;
L_0x55556bb573e0 .functor OR 1, L_0x55556bb57150, L_0x55556bb572d0, C4<0>, C4<0>;
v0x55556b8eea60_0 .net "A", 0 0, L_0x55556bb57530;  1 drivers
v0x55556b8ef8a0_0 .net "B", 0 0, L_0x55556bb576a0;  1 drivers
v0x55556b8ef960_0 .net "Cin", 0 0, L_0x55556bb577d0;  1 drivers
v0x55556b8ebe90_0 .net "Cout", 0 0, L_0x55556bb573e0;  1 drivers
v0x55556b8ebf50_0 .net "Sum", 0 0, L_0x55556bb57090;  1 drivers
v0x55556b8ecec0_0 .net *"_ivl_0", 0 0, L_0x55556bb57020;  1 drivers
v0x55556b8ecfa0_0 .net *"_ivl_4", 0 0, L_0x55556bb57150;  1 drivers
v0x55556b8e92d0_0 .net *"_ivl_6", 0 0, L_0x55556bb57260;  1 drivers
v0x55556b8e93b0_0 .net *"_ivl_8", 0 0, L_0x55556bb572d0;  1 drivers
S_0x55556b8ea300 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8ffc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb57a00 .functor XOR 1, L_0x55556bb57f20, L_0x55556bb580e0, C4<0>, C4<0>;
L_0x55556bb57a70 .functor XOR 1, L_0x55556bb57a00, L_0x55556bb582a0, C4<0>, C4<0>;
L_0x55556bb57b30 .functor AND 1, L_0x55556bb57f20, L_0x55556bb580e0, C4<1>, C4<1>;
L_0x55556bb57c40 .functor XOR 1, L_0x55556bb57f20, L_0x55556bb580e0, C4<0>, C4<0>;
L_0x55556bb57cb0 .functor AND 1, L_0x55556bb582a0, L_0x55556bb57c40, C4<1>, C4<1>;
L_0x55556bb57dc0 .functor OR 1, L_0x55556bb57b30, L_0x55556bb57cb0, C4<0>, C4<0>;
v0x55556b8e6b30_0 .net "A", 0 0, L_0x55556bb57f20;  1 drivers
v0x55556b8e7ab0_0 .net "B", 0 0, L_0x55556bb580e0;  1 drivers
v0x55556b8e7b70_0 .net "Cin", 0 0, L_0x55556bb582a0;  1 drivers
v0x55556b8e2d80_0 .net "Cout", 0 0, L_0x55556bb57dc0;  alias, 1 drivers
v0x55556b8e2e40_0 .net "Sum", 0 0, L_0x55556bb57a70;  1 drivers
v0x55556b8e01c0_0 .net *"_ivl_0", 0 0, L_0x55556bb57a00;  1 drivers
v0x55556b8e02a0_0 .net *"_ivl_4", 0 0, L_0x55556bb57b30;  1 drivers
v0x55556b8e3370_0 .net *"_ivl_6", 0 0, L_0x55556bb57c40;  1 drivers
v0x55556b8e3450_0 .net *"_ivl_8", 0 0, L_0x55556bb57cb0;  1 drivers
S_0x55556b8ddc90 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b8c10b0_0 .net "A", 3 0, L_0x55556bb5a9c0;  1 drivers
v0x55556b8c11b0_0 .net "B", 3 0, L_0x55556bb5ab00;  1 drivers
v0x55556b8c1fa0_0 .net "Cin", 0 0, L_0x55556bb5aba0;  1 drivers
v0x55556b8c2070_0 .net "Cout", 0 0, L_0x55556bb5a2a0;  1 drivers
v0x55556b8be590_0 .net "Sum", 3 0, L_0x55556bb5a920;  1 drivers
v0x55556b8be630_0 .net "carry", 2 0, L_0x55556bb59da0;  1 drivers
L_0x55556bb58b30 .part L_0x55556bb5a9c0, 0, 1;
L_0x55556bb58c60 .part L_0x55556bb5ab00, 0, 1;
L_0x55556bb59200 .part L_0x55556bb5a9c0, 1, 1;
L_0x55556bb59330 .part L_0x55556bb5ab00, 1, 1;
L_0x55556bb59460 .part L_0x55556bb59da0, 0, 1;
L_0x55556bb59a10 .part L_0x55556bb5a9c0, 2, 1;
L_0x55556bb59b80 .part L_0x55556bb5ab00, 2, 1;
L_0x55556bb59cb0 .part L_0x55556bb59da0, 1, 1;
L_0x55556bb59da0 .concat8 [ 1 1 1 0], L_0x55556bb58a20, L_0x55556bb590b0, L_0x55556bb598c0;
L_0x55556bb5a400 .part L_0x55556bb5a9c0, 3, 1;
L_0x55556bb5a5c0 .part L_0x55556bb5ab00, 3, 1;
L_0x55556bb5a780 .part L_0x55556bb59da0, 2, 1;
L_0x55556bb5a920 .concat8 [ 1 1 1 1], L_0x55556bb587c0, L_0x55556bb58e00, L_0x55556bb59570, L_0x55556bb59f50;
S_0x55556b8db440 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8ddc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb58750 .functor XOR 1, L_0x55556bb58b30, L_0x55556bb58c60, C4<0>, C4<0>;
L_0x55556bb587c0 .functor XOR 1, L_0x55556bb58750, L_0x55556bb5aba0, C4<0>, C4<0>;
L_0x55556bb58830 .functor AND 1, L_0x55556bb58b30, L_0x55556bb58c60, C4<1>, C4<1>;
L_0x55556bb588f0 .functor XOR 1, L_0x55556bb58b30, L_0x55556bb58c60, C4<0>, C4<0>;
L_0x55556bb58960 .functor AND 1, L_0x55556bb5aba0, L_0x55556bb588f0, C4<1>, C4<1>;
L_0x55556bb58a20 .functor OR 1, L_0x55556bb58830, L_0x55556bb58960, C4<0>, C4<0>;
v0x55556b8dc470_0 .net "A", 0 0, L_0x55556bb58b30;  1 drivers
v0x55556b8dc510_0 .net "B", 0 0, L_0x55556bb58c60;  1 drivers
v0x55556b8d7740_0 .net "Cin", 0 0, L_0x55556bb5aba0;  alias, 1 drivers
v0x55556b8d7810_0 .net "Cout", 0 0, L_0x55556bb58a20;  1 drivers
v0x55556b8d4b80_0 .net "Sum", 0 0, L_0x55556bb587c0;  1 drivers
v0x55556b8d4c20_0 .net *"_ivl_0", 0 0, L_0x55556bb58750;  1 drivers
v0x55556b8d7d30_0 .net *"_ivl_4", 0 0, L_0x55556bb58830;  1 drivers
v0x55556b8d7e10_0 .net *"_ivl_6", 0 0, L_0x55556bb588f0;  1 drivers
v0x55556b8d8c20_0 .net *"_ivl_8", 0 0, L_0x55556bb58960;  1 drivers
S_0x55556b8d5210 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8ddc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb58d90 .functor XOR 1, L_0x55556bb59200, L_0x55556bb59330, C4<0>, C4<0>;
L_0x55556bb58e00 .functor XOR 1, L_0x55556bb58d90, L_0x55556bb59460, C4<0>, C4<0>;
L_0x55556bb58e70 .functor AND 1, L_0x55556bb59200, L_0x55556bb59330, C4<1>, C4<1>;
L_0x55556bb58f30 .functor XOR 1, L_0x55556bb59200, L_0x55556bb59330, C4<0>, C4<0>;
L_0x55556bb58fa0 .functor AND 1, L_0x55556bb59460, L_0x55556bb58f30, C4<1>, C4<1>;
L_0x55556bb590b0 .functor OR 1, L_0x55556bb58e70, L_0x55556bb58fa0, C4<0>, C4<0>;
v0x55556b8d62f0_0 .net "A", 0 0, L_0x55556bb59200;  1 drivers
v0x55556b8d2650_0 .net "B", 0 0, L_0x55556bb59330;  1 drivers
v0x55556b8d2710_0 .net "Cin", 0 0, L_0x55556bb59460;  1 drivers
v0x55556b8d3680_0 .net "Cout", 0 0, L_0x55556bb590b0;  1 drivers
v0x55556b8d3740_0 .net "Sum", 0 0, L_0x55556bb58e00;  1 drivers
v0x55556b8cfe00_0 .net *"_ivl_0", 0 0, L_0x55556bb58d90;  1 drivers
v0x55556b8cfee0_0 .net *"_ivl_4", 0 0, L_0x55556bb58e70;  1 drivers
v0x55556b8d0e30_0 .net *"_ivl_6", 0 0, L_0x55556bb58f30;  1 drivers
v0x55556b8d0f10_0 .net *"_ivl_8", 0 0, L_0x55556bb58fa0;  1 drivers
S_0x55556b8cc100 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8ddc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb59500 .functor XOR 1, L_0x55556bb59a10, L_0x55556bb59b80, C4<0>, C4<0>;
L_0x55556bb59570 .functor XOR 1, L_0x55556bb59500, L_0x55556bb59cb0, C4<0>, C4<0>;
L_0x55556bb59630 .functor AND 1, L_0x55556bb59a10, L_0x55556bb59b80, C4<1>, C4<1>;
L_0x55556bb59740 .functor XOR 1, L_0x55556bb59a10, L_0x55556bb59b80, C4<0>, C4<0>;
L_0x55556bb597b0 .functor AND 1, L_0x55556bb59cb0, L_0x55556bb59740, C4<1>, C4<1>;
L_0x55556bb598c0 .functor OR 1, L_0x55556bb59630, L_0x55556bb597b0, C4<0>, C4<0>;
v0x55556b8c95f0_0 .net "A", 0 0, L_0x55556bb59a10;  1 drivers
v0x55556b8cc6f0_0 .net "B", 0 0, L_0x55556bb59b80;  1 drivers
v0x55556b8cc7b0_0 .net "Cin", 0 0, L_0x55556bb59cb0;  1 drivers
v0x55556b8cd5e0_0 .net "Cout", 0 0, L_0x55556bb598c0;  1 drivers
v0x55556b8cd6a0_0 .net "Sum", 0 0, L_0x55556bb59570;  1 drivers
v0x55556b8c9bd0_0 .net *"_ivl_0", 0 0, L_0x55556bb59500;  1 drivers
v0x55556b8c9cb0_0 .net *"_ivl_4", 0 0, L_0x55556bb59630;  1 drivers
v0x55556b8cac00_0 .net *"_ivl_6", 0 0, L_0x55556bb59740;  1 drivers
v0x55556b8cace0_0 .net *"_ivl_8", 0 0, L_0x55556bb597b0;  1 drivers
S_0x55556b8c7010 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8ddc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb59ee0 .functor XOR 1, L_0x55556bb5a400, L_0x55556bb5a5c0, C4<0>, C4<0>;
L_0x55556bb59f50 .functor XOR 1, L_0x55556bb59ee0, L_0x55556bb5a780, C4<0>, C4<0>;
L_0x55556bb5a010 .functor AND 1, L_0x55556bb5a400, L_0x55556bb5a5c0, C4<1>, C4<1>;
L_0x55556bb5a120 .functor XOR 1, L_0x55556bb5a400, L_0x55556bb5a5c0, C4<0>, C4<0>;
L_0x55556bb5a190 .functor AND 1, L_0x55556bb5a780, L_0x55556bb5a120, C4<1>, C4<1>;
L_0x55556bb5a2a0 .functor OR 1, L_0x55556bb5a010, L_0x55556bb5a190, C4<0>, C4<0>;
v0x55556b8c80f0_0 .net "A", 0 0, L_0x55556bb5a400;  1 drivers
v0x55556b8c47c0_0 .net "B", 0 0, L_0x55556bb5a5c0;  1 drivers
v0x55556b8c4880_0 .net "Cin", 0 0, L_0x55556bb5a780;  1 drivers
v0x55556b8c57f0_0 .net "Cout", 0 0, L_0x55556bb5a2a0;  alias, 1 drivers
v0x55556b8c58b0_0 .net "Sum", 0 0, L_0x55556bb59f50;  1 drivers
v0x55556b8c0ac0_0 .net *"_ivl_0", 0 0, L_0x55556bb59ee0;  1 drivers
v0x55556b8c0ba0_0 .net *"_ivl_4", 0 0, L_0x55556bb5a010;  1 drivers
v0x55556b8bdf00_0 .net *"_ivl_6", 0 0, L_0x55556bb5a120;  1 drivers
v0x55556b8bdfe0_0 .net *"_ivl_8", 0 0, L_0x55556bb5a190;  1 drivers
S_0x55556b8bf5c0 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b886fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b9608b0_0 .net "A", 3 0, L_0x55556bb5cf60;  1 drivers
v0x55556b9609b0_0 .net "B", 3 0, L_0x55556bb5ac40;  1 drivers
v0x55556b95f310_0 .net "Cin", 0 0, L_0x55556bb5d2d0;  1 drivers
v0x55556b95f3e0_0 .net "Cout", 0 0, L_0x55556bb5c890;  alias, 1 drivers
v0x55556b95ddb0_0 .net "Sum", 3 0, L_0x55556bb5cec0;  1 drivers
v0x55556b95de50_0 .net "carry", 2 0, L_0x55556bb5c390;  1 drivers
L_0x55556bb5b120 .part L_0x55556bb5cf60, 0, 1;
L_0x55556bb5b250 .part L_0x55556bb5ac40, 0, 1;
L_0x55556bb5b7f0 .part L_0x55556bb5cf60, 1, 1;
L_0x55556bb5b920 .part L_0x55556bb5ac40, 1, 1;
L_0x55556bb5ba50 .part L_0x55556bb5c390, 0, 1;
L_0x55556bb5c000 .part L_0x55556bb5cf60, 2, 1;
L_0x55556bb5c170 .part L_0x55556bb5ac40, 2, 1;
L_0x55556bb5c2a0 .part L_0x55556bb5c390, 1, 1;
L_0x55556bb5c390 .concat8 [ 1 1 1 0], L_0x55556bb5b010, L_0x55556bb5b6a0, L_0x55556bb5beb0;
L_0x55556bb5c9a0 .part L_0x55556bb5cf60, 3, 1;
L_0x55556bb5cb60 .part L_0x55556bb5ac40, 3, 1;
L_0x55556bb5cd20 .part L_0x55556bb5c390, 2, 1;
L_0x55556bb5cec0 .concat8 [ 1 1 1 1], L_0x55556bb5ad60, L_0x55556bb5b3f0, L_0x55556bb5bb60, L_0x55556bb5c540;
S_0x55556b8bca00 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8bf5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5acf0 .functor XOR 1, L_0x55556bb5b120, L_0x55556bb5b250, C4<0>, C4<0>;
L_0x55556bb5ad60 .functor XOR 1, L_0x55556bb5acf0, L_0x55556bb5d2d0, C4<0>, C4<0>;
L_0x55556bb5add0 .functor AND 1, L_0x55556bb5b120, L_0x55556bb5b250, C4<1>, C4<1>;
L_0x55556bb5aee0 .functor XOR 1, L_0x55556bb5b120, L_0x55556bb5b250, C4<0>, C4<0>;
L_0x55556bb5af50 .functor AND 1, L_0x55556bb5d2d0, L_0x55556bb5aee0, C4<1>, C4<1>;
L_0x55556bb5b010 .functor OR 1, L_0x55556bb5add0, L_0x55556bb5af50, C4<0>, C4<0>;
v0x55556b8b9180_0 .net "A", 0 0, L_0x55556bb5b120;  1 drivers
v0x55556b8b9220_0 .net "B", 0 0, L_0x55556bb5b250;  1 drivers
v0x55556b8ba1b0_0 .net "Cin", 0 0, L_0x55556bb5d2d0;  alias, 1 drivers
v0x55556b8ba280_0 .net "Cout", 0 0, L_0x55556bb5b010;  1 drivers
v0x55556b8b5480_0 .net "Sum", 0 0, L_0x55556bb5ad60;  1 drivers
v0x55556b8b5520_0 .net *"_ivl_0", 0 0, L_0x55556bb5acf0;  1 drivers
v0x55556b8b28c0_0 .net *"_ivl_4", 0 0, L_0x55556bb5add0;  1 drivers
v0x55556b8b29a0_0 .net *"_ivl_6", 0 0, L_0x55556bb5aee0;  1 drivers
v0x55556b8b5a70_0 .net *"_ivl_8", 0 0, L_0x55556bb5af50;  1 drivers
S_0x55556b8b6960 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8bf5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5b380 .functor XOR 1, L_0x55556bb5b7f0, L_0x55556bb5b920, C4<0>, C4<0>;
L_0x55556bb5b3f0 .functor XOR 1, L_0x55556bb5b380, L_0x55556bb5ba50, C4<0>, C4<0>;
L_0x55556bb5b460 .functor AND 1, L_0x55556bb5b7f0, L_0x55556bb5b920, C4<1>, C4<1>;
L_0x55556bb5b520 .functor XOR 1, L_0x55556bb5b7f0, L_0x55556bb5b920, C4<0>, C4<0>;
L_0x55556bb5b590 .functor AND 1, L_0x55556bb5ba50, L_0x55556bb5b520, C4<1>, C4<1>;
L_0x55556bb5b6a0 .functor OR 1, L_0x55556bb5b460, L_0x55556bb5b590, C4<0>, C4<0>;
v0x55556b8b3000_0 .net "A", 0 0, L_0x55556bb5b7f0;  1 drivers
v0x55556b8b3f80_0 .net "B", 0 0, L_0x55556bb5b920;  1 drivers
v0x55556b8b4040_0 .net "Cin", 0 0, L_0x55556bb5ba50;  1 drivers
v0x55556b8b0390_0 .net "Cout", 0 0, L_0x55556bb5b6a0;  1 drivers
v0x55556b8b0450_0 .net "Sum", 0 0, L_0x55556bb5b3f0;  1 drivers
v0x55556b8b13c0_0 .net *"_ivl_0", 0 0, L_0x55556bb5b380;  1 drivers
v0x55556b8b14a0_0 .net *"_ivl_4", 0 0, L_0x55556bb5b460;  1 drivers
v0x55556b8adb40_0 .net *"_ivl_6", 0 0, L_0x55556bb5b520;  1 drivers
v0x55556b8adc20_0 .net *"_ivl_8", 0 0, L_0x55556bb5b590;  1 drivers
S_0x55556b8aeb70 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8bf5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5baf0 .functor XOR 1, L_0x55556bb5c000, L_0x55556bb5c170, C4<0>, C4<0>;
L_0x55556bb5bb60 .functor XOR 1, L_0x55556bb5baf0, L_0x55556bb5c2a0, C4<0>, C4<0>;
L_0x55556bb5bc20 .functor AND 1, L_0x55556bb5c000, L_0x55556bb5c170, C4<1>, C4<1>;
L_0x55556bb5bd30 .functor XOR 1, L_0x55556bb5c000, L_0x55556bb5c170, C4<0>, C4<0>;
L_0x55556bb5bda0 .functor AND 1, L_0x55556bb5c2a0, L_0x55556bb5bd30, C4<1>, C4<1>;
L_0x55556bb5beb0 .functor OR 1, L_0x55556bb5bc20, L_0x55556bb5bda0, C4<0>, C4<0>;
v0x55556b8aa1d0_0 .net "A", 0 0, L_0x55556bb5c000;  1 drivers
v0x55556b8a7560_0 .net "B", 0 0, L_0x55556bb5c170;  1 drivers
v0x55556b8a7620_0 .net "Cin", 0 0, L_0x55556bb5c2a0;  1 drivers
v0x55556b8aa710_0 .net "Cout", 0 0, L_0x55556bb5beb0;  1 drivers
v0x55556b8aa7d0_0 .net "Sum", 0 0, L_0x55556bb5bb60;  1 drivers
v0x55556b8ab600_0 .net *"_ivl_0", 0 0, L_0x55556bb5baf0;  1 drivers
v0x55556b8ab6e0_0 .net *"_ivl_4", 0 0, L_0x55556bb5bc20;  1 drivers
v0x55556b8a7bf0_0 .net *"_ivl_6", 0 0, L_0x55556bb5bd30;  1 drivers
v0x55556b8a7cd0_0 .net *"_ivl_8", 0 0, L_0x55556bb5bda0;  1 drivers
S_0x55556b8a8c20 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8bf5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5c4d0 .functor XOR 1, L_0x55556bb5c9a0, L_0x55556bb5cb60, C4<0>, C4<0>;
L_0x55556bb5c540 .functor XOR 1, L_0x55556bb5c4d0, L_0x55556bb5cd20, C4<0>, C4<0>;
L_0x55556bb5c600 .functor AND 1, L_0x55556bb5c9a0, L_0x55556bb5cb60, C4<1>, C4<1>;
L_0x55556bb5c710 .functor XOR 1, L_0x55556bb5c9a0, L_0x55556bb5cb60, C4<0>, C4<0>;
L_0x55556bb5c780 .functor AND 1, L_0x55556bb5cd20, L_0x55556bb5c710, C4<1>, C4<1>;
L_0x55556bb5c890 .functor OR 1, L_0x55556bb5c600, L_0x55556bb5c780, C4<0>, C4<0>;
v0x55556b8a50e0_0 .net "A", 0 0, L_0x55556bb5c9a0;  1 drivers
v0x55556b8a6060_0 .net "B", 0 0, L_0x55556bb5cb60;  1 drivers
v0x55556b8a6120_0 .net "Cin", 0 0, L_0x55556bb5cd20;  1 drivers
v0x55556b8a2b60_0 .net "Cout", 0 0, L_0x55556bb5c890;  alias, 1 drivers
v0x55556b8a2c20_0 .net "Sum", 0 0, L_0x55556bb5c540;  1 drivers
v0x55556b8a3910_0 .net *"_ivl_0", 0 0, L_0x55556bb5c4d0;  1 drivers
v0x55556b8a39f0_0 .net *"_ivl_4", 0 0, L_0x55556bb5c600;  1 drivers
v0x55556b95b330_0 .net *"_ivl_6", 0 0, L_0x55556bb5c710;  1 drivers
v0x55556b95b410_0 .net *"_ivl_8", 0 0, L_0x55556bb5c780;  1 drivers
S_0x55556b844590 .scope module, "sll_inst" "SLL" 23 56, 23 86 0, S_0x55556b885fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sll_out";
L_0x55556bb97620 .functor BUFZ 32, L_0x55556bb97ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b8419d0_0 .net "A", 31 0, v0x55556b831380_0;  alias, 1 drivers
v0x55556b841ab0_0 .net "Sll_out", 31 0, L_0x55556bb97620;  alias, 1 drivers
v0x55556b844b80_0 .net *"_ivl_1", 0 0, L_0x55556bb96a90;  1 drivers
v0x55556b844c40_0 .net *"_ivl_11", 0 0, L_0x55556bb96e50;  1 drivers
v0x55556b845a70_0 .net *"_ivl_13", 29 0, L_0x55556bb96f40;  1 drivers
L_0x7fce156f8c40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b842060_0 .net/2u *"_ivl_14", 1 0, L_0x7fce156f8c40;  1 drivers
v0x55556b842140_0 .net *"_ivl_16", 31 0, L_0x55556bb97030;  1 drivers
v0x55556b843090_0 .net *"_ivl_21", 0 0, L_0x55556bb97300;  1 drivers
v0x55556b843170_0 .net *"_ivl_23", 27 0, L_0x55556bb973a0;  1 drivers
L_0x7fce156f8c88 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55556b83f540_0 .net/2u *"_ivl_24", 3 0, L_0x7fce156f8c88;  1 drivers
v0x55556b83f600_0 .net *"_ivl_26", 31 0, L_0x55556bb97490;  1 drivers
v0x55556b840570_0 .net *"_ivl_3", 30 0, L_0x55556bb96b30;  1 drivers
v0x55556b840650_0 .net *"_ivl_31", 0 0, L_0x55556bb97730;  1 drivers
v0x55556b83d1b0_0 .net *"_ivl_33", 23 0, L_0x55556bb977d0;  1 drivers
L_0x7fce156f8cd0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55556b83d290_0 .net/2u *"_ivl_34", 7 0, L_0x7fce156f8cd0;  1 drivers
v0x55556b83df60_0 .net *"_ivl_36", 31 0, L_0x55556bb97870;  1 drivers
L_0x7fce156f8bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b83e040_0 .net/2u *"_ivl_4", 0 0, L_0x7fce156f8bf8;  1 drivers
v0x55556b836990_0 .net *"_ivl_41", 0 0, L_0x55556bb97b80;  1 drivers
v0x55556b836a70_0 .net *"_ivl_43", 15 0, L_0x55556bb97c20;  1 drivers
L_0x7fce156f8d18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b839b40_0 .net/2u *"_ivl_44", 15 0, L_0x7fce156f8d18;  1 drivers
v0x55556b839c20_0 .net *"_ivl_46", 31 0, L_0x55556bb97db0;  1 drivers
v0x55556b83aa30_0 .net *"_ivl_6", 31 0, L_0x55556bb96bd0;  1 drivers
v0x55556b83aaf0_0 .net "temp_0", 31 0, L_0x55556bb96d10;  1 drivers
v0x55556b837020_0 .net "temp_1", 31 0, L_0x55556bb97170;  1 drivers
v0x55556b837100_0 .net "temp_2", 31 0, L_0x55556bb97580;  1 drivers
v0x55556b838050_0 .net "temp_3", 31 0, L_0x55556bb979b0;  1 drivers
v0x55556b838130_0 .net "temp_4", 31 0, L_0x55556bb97ef0;  1 drivers
v0x55556b834460_0 .net "tmp", 4 0, L_0x55556bb97d10;  1 drivers
L_0x55556bb96a90 .part L_0x55556bb97d10, 0, 1;
L_0x55556bb96b30 .part v0x55556b831380_0, 0, 31;
L_0x55556bb96bd0 .concat [ 1 31 0 0], L_0x7fce156f8bf8, L_0x55556bb96b30;
L_0x55556bb96d10 .functor MUXZ 32, v0x55556b831380_0, L_0x55556bb96bd0, L_0x55556bb96a90, C4<>;
L_0x55556bb96e50 .part L_0x55556bb97d10, 1, 1;
L_0x55556bb96f40 .part L_0x55556bb96d10, 0, 30;
L_0x55556bb97030 .concat [ 2 30 0 0], L_0x7fce156f8c40, L_0x55556bb96f40;
L_0x55556bb97170 .functor MUXZ 32, L_0x55556bb96d10, L_0x55556bb97030, L_0x55556bb96e50, C4<>;
L_0x55556bb97300 .part L_0x55556bb97d10, 2, 1;
L_0x55556bb973a0 .part L_0x55556bb97170, 0, 28;
L_0x55556bb97490 .concat [ 4 28 0 0], L_0x7fce156f8c88, L_0x55556bb973a0;
L_0x55556bb97580 .functor MUXZ 32, L_0x55556bb97170, L_0x55556bb97490, L_0x55556bb97300, C4<>;
L_0x55556bb97730 .part L_0x55556bb97d10, 3, 1;
L_0x55556bb977d0 .part L_0x55556bb97580, 0, 24;
L_0x55556bb97870 .concat [ 8 24 0 0], L_0x7fce156f8cd0, L_0x55556bb977d0;
L_0x55556bb979b0 .functor MUXZ 32, L_0x55556bb97580, L_0x55556bb97870, L_0x55556bb97730, C4<>;
L_0x55556bb97b80 .part L_0x55556bb97d10, 4, 1;
L_0x55556bb97c20 .part L_0x55556bb979b0, 0, 16;
L_0x55556bb97db0 .concat [ 16 16 0 0], L_0x7fce156f8d18, L_0x55556bb97c20;
L_0x55556bb97ef0 .functor MUXZ 32, L_0x55556bb979b0, L_0x55556bb97db0, L_0x55556bb97b80, C4<>;
S_0x55556b835490 .scope module, "slt_fa" "FA_32bit" 23 42, 24 47 0, S_0x55556b885fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b4167e0_0 .net "A", 31 0, v0x55556b831380_0;  alias, 1 drivers
v0x55556b417810_0 .net "B", 31 0, L_0x55556bb833d0;  1 drivers
L_0x7fce156f8b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b4178f0_0 .net "Cin", 0 0, L_0x7fce156f8b68;  1 drivers
v0x55556b413c20_0 .net "Cout", 0 0, L_0x55556bb825a0;  alias, 1 drivers
v0x55556b413d10_0 .net "Sum", 31 0, L_0x55556bb82d50;  alias, 1 drivers
v0x55556b414c50_0 .net "carry", 6 0, L_0x55556bb80770;  1 drivers
L_0x55556bb72880 .part v0x55556b831380_0, 0, 4;
L_0x55556bb72920 .part L_0x55556bb833d0, 0, 4;
L_0x55556bb74cc0 .part v0x55556b831380_0, 4, 4;
L_0x55556bb74d60 .part L_0x55556bb833d0, 4, 4;
L_0x55556bb74e00 .part L_0x55556bb80770, 0, 1;
L_0x55556bb771f0 .part v0x55556b831380_0, 8, 4;
L_0x55556bb77290 .part L_0x55556bb833d0, 8, 4;
L_0x55556bb77330 .part L_0x55556bb80770, 1, 1;
L_0x55556bb79770 .part v0x55556b831380_0, 12, 4;
L_0x55556bb79810 .part L_0x55556bb833d0, 12, 4;
L_0x55556bb79940 .part L_0x55556bb80770, 2, 1;
L_0x55556bb7bc40 .part v0x55556b831380_0, 16, 4;
L_0x55556bb7bd50 .part L_0x55556bb833d0, 16, 4;
L_0x55556bb7bdf0 .part L_0x55556bb80770, 3, 1;
L_0x55556bb7e160 .part v0x55556b831380_0, 20, 4;
L_0x55556bb7e200 .part L_0x55556bb833d0, 20, 4;
L_0x55556bb7e330 .part L_0x55556bb80770, 4, 1;
L_0x55556bb806d0 .part v0x55556b831380_0, 24, 4;
L_0x55556bb80810 .part L_0x55556bb833d0, 24, 4;
L_0x55556bb808b0 .part L_0x55556bb80770, 5, 1;
LS_0x55556bb80770_0_0 .concat8 [ 1 1 1 1], L_0x55556bb72160, L_0x55556bb745a0, L_0x55556bb76ad0, L_0x55556bb79050;
LS_0x55556bb80770_0_4 .concat8 [ 1 1 1 0], L_0x55556bb7b520, L_0x55556bb7da40, L_0x55556bb7ffb0;
L_0x55556bb80770 .concat8 [ 4 3 0 0], LS_0x55556bb80770_0_0, LS_0x55556bb80770_0_4;
L_0x55556bb82cb0 .part v0x55556b831380_0, 28, 4;
L_0x55556bb80950 .part L_0x55556bb833d0, 28, 4;
L_0x55556bb82f20 .part L_0x55556bb80770, 6, 1;
LS_0x55556bb82d50_0_0 .concat8 [ 4 4 4 4], L_0x55556bb727e0, L_0x55556bb74c20, L_0x55556bb77150, L_0x55556bb796d0;
LS_0x55556bb82d50_0_4 .concat8 [ 4 4 4 4], L_0x55556bb7bba0, L_0x55556bb7e0c0, L_0x55556bb80630, L_0x55556bb82c10;
L_0x55556bb82d50 .concat8 [ 16 16 0 0], LS_0x55556bb82d50_0_0, LS_0x55556bb82d50_0_4;
S_0x55556b832c40 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b814d60_0 .net "A", 3 0, L_0x55556bb72880;  1 drivers
v0x55556b814e60_0 .net "B", 3 0, L_0x55556bb72920;  1 drivers
v0x55556b815d90_0 .net "Cin", 0 0, L_0x7fce156f8b68;  alias, 1 drivers
v0x55556b815e30_0 .net "Cout", 0 0, L_0x55556bb72160;  1 drivers
v0x55556b8121a0_0 .net "Sum", 3 0, L_0x55556bb727e0;  1 drivers
v0x55556b812290_0 .net "carry", 2 0, L_0x55556bb71c60;  1 drivers
L_0x55556bb709f0 .part L_0x55556bb72880, 0, 1;
L_0x55556bb70b20 .part L_0x55556bb72920, 0, 1;
L_0x55556bb710c0 .part L_0x55556bb72880, 1, 1;
L_0x55556bb711f0 .part L_0x55556bb72920, 1, 1;
L_0x55556bb71320 .part L_0x55556bb71c60, 0, 1;
L_0x55556bb718d0 .part L_0x55556bb72880, 2, 1;
L_0x55556bb71a40 .part L_0x55556bb72920, 2, 1;
L_0x55556bb71b70 .part L_0x55556bb71c60, 1, 1;
L_0x55556bb71c60 .concat8 [ 1 1 1 0], L_0x55556bb708a0, L_0x55556bb70f70, L_0x55556bb71780;
L_0x55556bb722c0 .part L_0x55556bb72880, 3, 1;
L_0x55556bb72480 .part L_0x55556bb72920, 3, 1;
L_0x55556bb72640 .part L_0x55556bb71c60, 2, 1;
L_0x55556bb727e0 .concat8 [ 1 1 1 1], L_0x55556bb705f0, L_0x55556bb70cc0, L_0x55556bb71430, L_0x55556bb71e10;
S_0x55556b82df10 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b832c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb70580 .functor XOR 1, L_0x55556bb709f0, L_0x55556bb70b20, C4<0>, C4<0>;
L_0x55556bb705f0 .functor XOR 1, L_0x55556bb70580, L_0x7fce156f8b68, C4<0>, C4<0>;
L_0x55556bb706b0 .functor AND 1, L_0x55556bb709f0, L_0x55556bb70b20, C4<1>, C4<1>;
L_0x55556bb707c0 .functor XOR 1, L_0x55556bb709f0, L_0x55556bb70b20, C4<0>, C4<0>;
L_0x55556bb70830 .functor AND 1, L_0x7fce156f8b68, L_0x55556bb707c0, C4<1>, C4<1>;
L_0x55556bb708a0 .functor OR 1, L_0x55556bb706b0, L_0x55556bb70830, C4<0>, C4<0>;
v0x55556b82b400_0 .net "A", 0 0, L_0x55556bb709f0;  1 drivers
v0x55556b82e500_0 .net "B", 0 0, L_0x55556bb70b20;  1 drivers
v0x55556b82e5a0_0 .net "Cin", 0 0, L_0x7fce156f8b68;  alias, 1 drivers
v0x55556b82f3f0_0 .net "Cout", 0 0, L_0x55556bb708a0;  1 drivers
v0x55556b82f4b0_0 .net "Sum", 0 0, L_0x55556bb705f0;  1 drivers
v0x55556b82b9e0_0 .net *"_ivl_0", 0 0, L_0x55556bb70580;  1 drivers
v0x55556b82baa0_0 .net *"_ivl_4", 0 0, L_0x55556bb706b0;  1 drivers
v0x55556b82ca10_0 .net *"_ivl_6", 0 0, L_0x55556bb707c0;  1 drivers
v0x55556b82caf0_0 .net *"_ivl_8", 0 0, L_0x55556bb70830;  1 drivers
S_0x55556b828e20 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b832c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb70c50 .functor XOR 1, L_0x55556bb710c0, L_0x55556bb711f0, C4<0>, C4<0>;
L_0x55556bb70cc0 .functor XOR 1, L_0x55556bb70c50, L_0x55556bb71320, C4<0>, C4<0>;
L_0x55556bb70d30 .functor AND 1, L_0x55556bb710c0, L_0x55556bb711f0, C4<1>, C4<1>;
L_0x55556bb70df0 .functor XOR 1, L_0x55556bb710c0, L_0x55556bb711f0, C4<0>, C4<0>;
L_0x55556bb70e60 .functor AND 1, L_0x55556bb71320, L_0x55556bb70df0, C4<1>, C4<1>;
L_0x55556bb70f70 .functor OR 1, L_0x55556bb70d30, L_0x55556bb70e60, C4<0>, C4<0>;
v0x55556b829f00_0 .net "A", 0 0, L_0x55556bb710c0;  1 drivers
v0x55556b8265d0_0 .net "B", 0 0, L_0x55556bb711f0;  1 drivers
v0x55556b826690_0 .net "Cin", 0 0, L_0x55556bb71320;  1 drivers
v0x55556b827600_0 .net "Cout", 0 0, L_0x55556bb70f70;  1 drivers
v0x55556b8276c0_0 .net "Sum", 0 0, L_0x55556bb70cc0;  1 drivers
v0x55556b8228d0_0 .net *"_ivl_0", 0 0, L_0x55556bb70c50;  1 drivers
v0x55556b8229b0_0 .net *"_ivl_4", 0 0, L_0x55556bb70d30;  1 drivers
v0x55556b81fd10_0 .net *"_ivl_6", 0 0, L_0x55556bb70df0;  1 drivers
v0x55556b81fdf0_0 .net *"_ivl_8", 0 0, L_0x55556bb70e60;  1 drivers
S_0x55556b822ec0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b832c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb713c0 .functor XOR 1, L_0x55556bb718d0, L_0x55556bb71a40, C4<0>, C4<0>;
L_0x55556bb71430 .functor XOR 1, L_0x55556bb713c0, L_0x55556bb71b70, C4<0>, C4<0>;
L_0x55556bb714f0 .functor AND 1, L_0x55556bb718d0, L_0x55556bb71a40, C4<1>, C4<1>;
L_0x55556bb71600 .functor XOR 1, L_0x55556bb718d0, L_0x55556bb71a40, C4<0>, C4<0>;
L_0x55556bb71670 .functor AND 1, L_0x55556bb71b70, L_0x55556bb71600, C4<1>, C4<1>;
L_0x55556bb71780 .functor OR 1, L_0x55556bb714f0, L_0x55556bb71670, C4<0>, C4<0>;
v0x55556b823e60_0 .net "A", 0 0, L_0x55556bb718d0;  1 drivers
v0x55556b8203a0_0 .net "B", 0 0, L_0x55556bb71a40;  1 drivers
v0x55556b820460_0 .net "Cin", 0 0, L_0x55556bb71b70;  1 drivers
v0x55556b8213d0_0 .net "Cout", 0 0, L_0x55556bb71780;  1 drivers
v0x55556b821470_0 .net "Sum", 0 0, L_0x55556bb71430;  1 drivers
v0x55556b81d7e0_0 .net *"_ivl_0", 0 0, L_0x55556bb713c0;  1 drivers
v0x55556b81d8c0_0 .net *"_ivl_4", 0 0, L_0x55556bb714f0;  1 drivers
v0x55556b81e810_0 .net *"_ivl_6", 0 0, L_0x55556bb71600;  1 drivers
v0x55556b81e8f0_0 .net *"_ivl_8", 0 0, L_0x55556bb71670;  1 drivers
S_0x55556b81af90 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b832c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb71da0 .functor XOR 1, L_0x55556bb722c0, L_0x55556bb72480, C4<0>, C4<0>;
L_0x55556bb71e10 .functor XOR 1, L_0x55556bb71da0, L_0x55556bb72640, C4<0>, C4<0>;
L_0x55556bb71ed0 .functor AND 1, L_0x55556bb722c0, L_0x55556bb72480, C4<1>, C4<1>;
L_0x55556bb71fe0 .functor XOR 1, L_0x55556bb722c0, L_0x55556bb72480, C4<0>, C4<0>;
L_0x55556bb72050 .functor AND 1, L_0x55556bb72640, L_0x55556bb71fe0, C4<1>, C4<1>;
L_0x55556bb72160 .functor OR 1, L_0x55556bb71ed0, L_0x55556bb72050, C4<0>, C4<0>;
v0x55556b81c070_0 .net "A", 0 0, L_0x55556bb722c0;  1 drivers
v0x55556b817290_0 .net "B", 0 0, L_0x55556bb72480;  1 drivers
v0x55556b817350_0 .net "Cin", 0 0, L_0x55556bb72640;  1 drivers
v0x55556b8146d0_0 .net "Cout", 0 0, L_0x55556bb72160;  alias, 1 drivers
v0x55556b814770_0 .net "Sum", 0 0, L_0x55556bb71e10;  1 drivers
v0x55556b817880_0 .net *"_ivl_0", 0 0, L_0x55556bb71da0;  1 drivers
v0x55556b817960_0 .net *"_ivl_4", 0 0, L_0x55556bb71ed0;  1 drivers
v0x55556b818770_0 .net *"_ivl_6", 0 0, L_0x55556bb71fe0;  1 drivers
v0x55556b818850_0 .net *"_ivl_8", 0 0, L_0x55556bb72050;  1 drivers
S_0x55556b8131d0 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b7f6790_0 .net "A", 3 0, L_0x55556bb74cc0;  1 drivers
v0x55556b7f6890_0 .net "B", 3 0, L_0x55556bb74d60;  1 drivers
v0x55556b7f2d80_0 .net "Cin", 0 0, L_0x55556bb74e00;  1 drivers
v0x55556b7f2e50_0 .net "Cout", 0 0, L_0x55556bb745a0;  1 drivers
v0x55556b7f3db0_0 .net "Sum", 3 0, L_0x55556bb74c20;  1 drivers
v0x55556b7f3e50_0 .net "carry", 2 0, L_0x55556bb740a0;  1 drivers
L_0x55556bb72e30 .part L_0x55556bb74cc0, 0, 1;
L_0x55556bb72f60 .part L_0x55556bb74d60, 0, 1;
L_0x55556bb73500 .part L_0x55556bb74cc0, 1, 1;
L_0x55556bb73630 .part L_0x55556bb74d60, 1, 1;
L_0x55556bb73760 .part L_0x55556bb740a0, 0, 1;
L_0x55556bb73d10 .part L_0x55556bb74cc0, 2, 1;
L_0x55556bb73e80 .part L_0x55556bb74d60, 2, 1;
L_0x55556bb73fb0 .part L_0x55556bb740a0, 1, 1;
L_0x55556bb740a0 .concat8 [ 1 1 1 0], L_0x55556bb72ce0, L_0x55556bb733b0, L_0x55556bb73bc0;
L_0x55556bb74700 .part L_0x55556bb74cc0, 3, 1;
L_0x55556bb748c0 .part L_0x55556bb74d60, 3, 1;
L_0x55556bb74a80 .part L_0x55556bb740a0, 2, 1;
L_0x55556bb74c20 .concat8 [ 1 1 1 1], L_0x55556bb72a30, L_0x55556bb73100, L_0x55556bb73870, L_0x55556bb74250;
S_0x55556b810980 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b8131d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb729c0 .functor XOR 1, L_0x55556bb72e30, L_0x55556bb72f60, C4<0>, C4<0>;
L_0x55556bb72a30 .functor XOR 1, L_0x55556bb729c0, L_0x55556bb74e00, C4<0>, C4<0>;
L_0x55556bb72aa0 .functor AND 1, L_0x55556bb72e30, L_0x55556bb72f60, C4<1>, C4<1>;
L_0x55556bb72bb0 .functor XOR 1, L_0x55556bb72e30, L_0x55556bb72f60, C4<0>, C4<0>;
L_0x55556bb72c20 .functor AND 1, L_0x55556bb74e00, L_0x55556bb72bb0, C4<1>, C4<1>;
L_0x55556bb72ce0 .functor OR 1, L_0x55556bb72aa0, L_0x55556bb72c20, C4<0>, C4<0>;
v0x55556b80bc50_0 .net "A", 0 0, L_0x55556bb72e30;  1 drivers
v0x55556b80bd10_0 .net "B", 0 0, L_0x55556bb72f60;  1 drivers
v0x55556b809090_0 .net "Cin", 0 0, L_0x55556bb74e00;  alias, 1 drivers
v0x55556b809130_0 .net "Cout", 0 0, L_0x55556bb72ce0;  1 drivers
v0x55556b80c240_0 .net "Sum", 0 0, L_0x55556bb72a30;  1 drivers
v0x55556b80c300_0 .net *"_ivl_0", 0 0, L_0x55556bb729c0;  1 drivers
v0x55556b80d130_0 .net *"_ivl_4", 0 0, L_0x55556bb72aa0;  1 drivers
v0x55556b80d210_0 .net *"_ivl_6", 0 0, L_0x55556bb72bb0;  1 drivers
v0x55556b809720_0 .net *"_ivl_8", 0 0, L_0x55556bb72c20;  1 drivers
S_0x55556b80a750 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b8131d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb73090 .functor XOR 1, L_0x55556bb73500, L_0x55556bb73630, C4<0>, C4<0>;
L_0x55556bb73100 .functor XOR 1, L_0x55556bb73090, L_0x55556bb73760, C4<0>, C4<0>;
L_0x55556bb73170 .functor AND 1, L_0x55556bb73500, L_0x55556bb73630, C4<1>, C4<1>;
L_0x55556bb73230 .functor XOR 1, L_0x55556bb73500, L_0x55556bb73630, C4<0>, C4<0>;
L_0x55556bb732a0 .functor AND 1, L_0x55556bb73760, L_0x55556bb73230, C4<1>, C4<1>;
L_0x55556bb733b0 .functor OR 1, L_0x55556bb73170, L_0x55556bb732a0, C4<0>, C4<0>;
v0x55556b806c10_0 .net "A", 0 0, L_0x55556bb73500;  1 drivers
v0x55556b807b90_0 .net "B", 0 0, L_0x55556bb73630;  1 drivers
v0x55556b807c50_0 .net "Cin", 0 0, L_0x55556bb73760;  1 drivers
v0x55556b804310_0 .net "Cout", 0 0, L_0x55556bb733b0;  1 drivers
v0x55556b8043b0_0 .net "Sum", 0 0, L_0x55556bb73100;  1 drivers
v0x55556b805340_0 .net *"_ivl_0", 0 0, L_0x55556bb73090;  1 drivers
v0x55556b805420_0 .net *"_ivl_4", 0 0, L_0x55556bb73170;  1 drivers
v0x55556b800610_0 .net *"_ivl_6", 0 0, L_0x55556bb73230;  1 drivers
v0x55556b8006f0_0 .net *"_ivl_8", 0 0, L_0x55556bb732a0;  1 drivers
S_0x55556b7fda50 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b8131d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb73800 .functor XOR 1, L_0x55556bb73d10, L_0x55556bb73e80, C4<0>, C4<0>;
L_0x55556bb73870 .functor XOR 1, L_0x55556bb73800, L_0x55556bb73fb0, C4<0>, C4<0>;
L_0x55556bb73930 .functor AND 1, L_0x55556bb73d10, L_0x55556bb73e80, C4<1>, C4<1>;
L_0x55556bb73a40 .functor XOR 1, L_0x55556bb73d10, L_0x55556bb73e80, C4<0>, C4<0>;
L_0x55556bb73ab0 .functor AND 1, L_0x55556bb73fb0, L_0x55556bb73a40, C4<1>, C4<1>;
L_0x55556bb73bc0 .functor OR 1, L_0x55556bb73930, L_0x55556bb73ab0, C4<0>, C4<0>;
v0x55556b800cb0_0 .net "A", 0 0, L_0x55556bb73d10;  1 drivers
v0x55556b801af0_0 .net "B", 0 0, L_0x55556bb73e80;  1 drivers
v0x55556b801b90_0 .net "Cin", 0 0, L_0x55556bb73fb0;  1 drivers
v0x55556b7fe0e0_0 .net "Cout", 0 0, L_0x55556bb73bc0;  1 drivers
v0x55556b7fe1a0_0 .net "Sum", 0 0, L_0x55556bb73870;  1 drivers
v0x55556b7ff110_0 .net *"_ivl_0", 0 0, L_0x55556bb73800;  1 drivers
v0x55556b7ff1d0_0 .net *"_ivl_4", 0 0, L_0x55556bb73930;  1 drivers
v0x55556b7fb520_0 .net *"_ivl_6", 0 0, L_0x55556bb73a40;  1 drivers
v0x55556b7fb600_0 .net *"_ivl_8", 0 0, L_0x55556bb73ab0;  1 drivers
S_0x55556b7fc550 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b8131d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb741e0 .functor XOR 1, L_0x55556bb74700, L_0x55556bb748c0, C4<0>, C4<0>;
L_0x55556bb74250 .functor XOR 1, L_0x55556bb741e0, L_0x55556bb74a80, C4<0>, C4<0>;
L_0x55556bb74310 .functor AND 1, L_0x55556bb74700, L_0x55556bb748c0, C4<1>, C4<1>;
L_0x55556bb74420 .functor XOR 1, L_0x55556bb74700, L_0x55556bb748c0, C4<0>, C4<0>;
L_0x55556bb74490 .functor AND 1, L_0x55556bb74a80, L_0x55556bb74420, C4<1>, C4<1>;
L_0x55556bb745a0 .functor OR 1, L_0x55556bb74310, L_0x55556bb74490, C4<0>, C4<0>;
v0x55556b7f8d80_0 .net "A", 0 0, L_0x55556bb74700;  1 drivers
v0x55556b7f9d00_0 .net "B", 0 0, L_0x55556bb748c0;  1 drivers
v0x55556b7f9dc0_0 .net "Cin", 0 0, L_0x55556bb74a80;  1 drivers
v0x55556b7f52b0_0 .net "Cout", 0 0, L_0x55556bb745a0;  alias, 1 drivers
v0x55556b7f5370_0 .net "Sum", 0 0, L_0x55556bb74250;  1 drivers
v0x55556b7f26f0_0 .net *"_ivl_0", 0 0, L_0x55556bb741e0;  1 drivers
v0x55556b7f27d0_0 .net *"_ivl_4", 0 0, L_0x55556bb74310;  1 drivers
v0x55556b7f58a0_0 .net *"_ivl_6", 0 0, L_0x55556bb74420;  1 drivers
v0x55556b7f5980_0 .net *"_ivl_8", 0 0, L_0x55556bb74490;  1 drivers
S_0x55556b7f01c0 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b335510_0 .net "A", 3 0, L_0x55556bb771f0;  1 drivers
v0x55556b335610_0 .net "B", 3 0, L_0x55556bb77290;  1 drivers
v0x55556b336540_0 .net "Cin", 0 0, L_0x55556bb77330;  1 drivers
v0x55556b336610_0 .net "Cout", 0 0, L_0x55556bb76ad0;  1 drivers
v0x55556b332950_0 .net "Sum", 3 0, L_0x55556bb77150;  1 drivers
v0x55556b3329f0_0 .net "carry", 2 0, L_0x55556bb765d0;  1 drivers
L_0x55556bb75360 .part L_0x55556bb771f0, 0, 1;
L_0x55556bb75490 .part L_0x55556bb77290, 0, 1;
L_0x55556bb75a30 .part L_0x55556bb771f0, 1, 1;
L_0x55556bb75b60 .part L_0x55556bb77290, 1, 1;
L_0x55556bb75c90 .part L_0x55556bb765d0, 0, 1;
L_0x55556bb76240 .part L_0x55556bb771f0, 2, 1;
L_0x55556bb763b0 .part L_0x55556bb77290, 2, 1;
L_0x55556bb764e0 .part L_0x55556bb765d0, 1, 1;
L_0x55556bb765d0 .concat8 [ 1 1 1 0], L_0x55556bb75250, L_0x55556bb758e0, L_0x55556bb760f0;
L_0x55556bb76c30 .part L_0x55556bb771f0, 3, 1;
L_0x55556bb76df0 .part L_0x55556bb77290, 3, 1;
L_0x55556bb76fb0 .part L_0x55556bb765d0, 2, 1;
L_0x55556bb77150 .concat8 [ 1 1 1 1], L_0x55556bb74fa0, L_0x55556bb75630, L_0x55556bb75da0, L_0x55556bb76780;
S_0x55556b7ed8a0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b7f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb74f30 .functor XOR 1, L_0x55556bb75360, L_0x55556bb75490, C4<0>, C4<0>;
L_0x55556bb74fa0 .functor XOR 1, L_0x55556bb74f30, L_0x55556bb77330, C4<0>, C4<0>;
L_0x55556bb75010 .functor AND 1, L_0x55556bb75360, L_0x55556bb75490, C4<1>, C4<1>;
L_0x55556bb75120 .functor XOR 1, L_0x55556bb75360, L_0x55556bb75490, C4<0>, C4<0>;
L_0x55556bb75190 .functor AND 1, L_0x55556bb77330, L_0x55556bb75120, C4<1>, C4<1>;
L_0x55556bb75250 .functor OR 1, L_0x55556bb75010, L_0x55556bb75190, C4<0>, C4<0>;
v0x55556b7ee8d0_0 .net "A", 0 0, L_0x55556bb75360;  1 drivers
v0x55556b7ee970_0 .net "B", 0 0, L_0x55556bb75490;  1 drivers
v0x55556b6486c0_0 .net "Cin", 0 0, L_0x55556bb77330;  alias, 1 drivers
v0x55556b648790_0 .net "Cout", 0 0, L_0x55556bb75250;  1 drivers
v0x55556b62f620_0 .net "Sum", 0 0, L_0x55556bb74fa0;  1 drivers
v0x55556b62f6c0_0 .net *"_ivl_0", 0 0, L_0x55556bb74f30;  1 drivers
v0x55556b62daa0_0 .net *"_ivl_4", 0 0, L_0x55556bb75010;  1 drivers
v0x55556b62db80_0 .net *"_ivl_6", 0 0, L_0x55556bb75120;  1 drivers
v0x55556b6136d0_0 .net *"_ivl_8", 0 0, L_0x55556bb75190;  1 drivers
S_0x55556b613390 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b7f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb755c0 .functor XOR 1, L_0x55556bb75a30, L_0x55556bb75b60, C4<0>, C4<0>;
L_0x55556bb75630 .functor XOR 1, L_0x55556bb755c0, L_0x55556bb75c90, C4<0>, C4<0>;
L_0x55556bb756a0 .functor AND 1, L_0x55556bb75a30, L_0x55556bb75b60, C4<1>, C4<1>;
L_0x55556bb75760 .functor XOR 1, L_0x55556bb75a30, L_0x55556bb75b60, C4<0>, C4<0>;
L_0x55556bb757d0 .functor AND 1, L_0x55556bb75c90, L_0x55556bb75760, C4<1>, C4<1>;
L_0x55556bb758e0 .functor OR 1, L_0x55556bb756a0, L_0x55556bb757d0, C4<0>, C4<0>;
v0x55556b346fe0_0 .net "A", 0 0, L_0x55556bb75a30;  1 drivers
v0x55556b2f6370_0 .net "B", 0 0, L_0x55556bb75b60;  1 drivers
v0x55556b2f6430_0 .net "Cin", 0 0, L_0x55556bb75c90;  1 drivers
v0x55556b33d080_0 .net "Cout", 0 0, L_0x55556bb758e0;  1 drivers
v0x55556b33d140_0 .net "Sum", 0 0, L_0x55556bb75630;  1 drivers
v0x55556b342a80_0 .net *"_ivl_0", 0 0, L_0x55556bb755c0;  1 drivers
v0x55556b342b60_0 .net *"_ivl_4", 0 0, L_0x55556bb756a0;  1 drivers
v0x55556b33fec0_0 .net *"_ivl_6", 0 0, L_0x55556bb75760;  1 drivers
v0x55556b33ffa0_0 .net *"_ivl_8", 0 0, L_0x55556bb757d0;  1 drivers
S_0x55556b343070 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b7f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb75d30 .functor XOR 1, L_0x55556bb76240, L_0x55556bb763b0, C4<0>, C4<0>;
L_0x55556bb75da0 .functor XOR 1, L_0x55556bb75d30, L_0x55556bb764e0, C4<0>, C4<0>;
L_0x55556bb75e60 .functor AND 1, L_0x55556bb76240, L_0x55556bb763b0, C4<1>, C4<1>;
L_0x55556bb75f70 .functor XOR 1, L_0x55556bb76240, L_0x55556bb763b0, C4<0>, C4<0>;
L_0x55556bb75fe0 .functor AND 1, L_0x55556bb764e0, L_0x55556bb75f70, C4<1>, C4<1>;
L_0x55556bb760f0 .functor OR 1, L_0x55556bb75e60, L_0x55556bb75fe0, C4<0>, C4<0>;
v0x55556b344010_0 .net "A", 0 0, L_0x55556bb76240;  1 drivers
v0x55556b340550_0 .net "B", 0 0, L_0x55556bb763b0;  1 drivers
v0x55556b3405f0_0 .net "Cin", 0 0, L_0x55556bb764e0;  1 drivers
v0x55556b341580_0 .net "Cout", 0 0, L_0x55556bb760f0;  1 drivers
v0x55556b341640_0 .net "Sum", 0 0, L_0x55556bb75da0;  1 drivers
v0x55556b33da30_0 .net *"_ivl_0", 0 0, L_0x55556bb75d30;  1 drivers
v0x55556b33daf0_0 .net *"_ivl_4", 0 0, L_0x55556bb75e60;  1 drivers
v0x55556b33ea60_0 .net *"_ivl_6", 0 0, L_0x55556bb75f70;  1 drivers
v0x55556b33eb40_0 .net *"_ivl_8", 0 0, L_0x55556bb75fe0;  1 drivers
S_0x55556b33b6a0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b7f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb76710 .functor XOR 1, L_0x55556bb76c30, L_0x55556bb76df0, C4<0>, C4<0>;
L_0x55556bb76780 .functor XOR 1, L_0x55556bb76710, L_0x55556bb76fb0, C4<0>, C4<0>;
L_0x55556bb76840 .functor AND 1, L_0x55556bb76c30, L_0x55556bb76df0, C4<1>, C4<1>;
L_0x55556bb76950 .functor XOR 1, L_0x55556bb76c30, L_0x55556bb76df0, C4<0>, C4<0>;
L_0x55556bb769c0 .functor AND 1, L_0x55556bb76fb0, L_0x55556bb76950, C4<1>, C4<1>;
L_0x55556bb76ad0 .functor OR 1, L_0x55556bb76840, L_0x55556bb769c0, C4<0>, C4<0>;
v0x55556b33c500_0 .net "A", 0 0, L_0x55556bb76c30;  1 drivers
v0x55556b337a40_0 .net "B", 0 0, L_0x55556bb76df0;  1 drivers
v0x55556b337b00_0 .net "Cin", 0 0, L_0x55556bb76fb0;  1 drivers
v0x55556b334e80_0 .net "Cout", 0 0, L_0x55556bb76ad0;  alias, 1 drivers
v0x55556b334f40_0 .net "Sum", 0 0, L_0x55556bb76780;  1 drivers
v0x55556b338030_0 .net *"_ivl_0", 0 0, L_0x55556bb76710;  1 drivers
v0x55556b338110_0 .net *"_ivl_4", 0 0, L_0x55556bb76840;  1 drivers
v0x55556b338f20_0 .net *"_ivl_6", 0 0, L_0x55556bb76950;  1 drivers
v0x55556b339000_0 .net *"_ivl_8", 0 0, L_0x55556bb769c0;  1 drivers
S_0x55556b333980 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b316c60_0 .net "A", 3 0, L_0x55556bb79770;  1 drivers
v0x55556b316d60_0 .net "B", 3 0, L_0x55556bb79810;  1 drivers
v0x55556b313250_0 .net "Cin", 0 0, L_0x55556bb79940;  1 drivers
v0x55556b313320_0 .net "Cout", 0 0, L_0x55556bb79050;  1 drivers
v0x55556b314280_0 .net "Sum", 3 0, L_0x55556bb796d0;  1 drivers
v0x55556b314320_0 .net "carry", 2 0, L_0x55556bb78b50;  1 drivers
L_0x55556bb778e0 .part L_0x55556bb79770, 0, 1;
L_0x55556bb77a10 .part L_0x55556bb79810, 0, 1;
L_0x55556bb77fb0 .part L_0x55556bb79770, 1, 1;
L_0x55556bb780e0 .part L_0x55556bb79810, 1, 1;
L_0x55556bb78210 .part L_0x55556bb78b50, 0, 1;
L_0x55556bb787c0 .part L_0x55556bb79770, 2, 1;
L_0x55556bb78930 .part L_0x55556bb79810, 2, 1;
L_0x55556bb78a60 .part L_0x55556bb78b50, 1, 1;
L_0x55556bb78b50 .concat8 [ 1 1 1 0], L_0x55556bb777d0, L_0x55556bb77e60, L_0x55556bb78670;
L_0x55556bb791b0 .part L_0x55556bb79770, 3, 1;
L_0x55556bb79370 .part L_0x55556bb79810, 3, 1;
L_0x55556bb79530 .part L_0x55556bb78b50, 2, 1;
L_0x55556bb796d0 .concat8 [ 1 1 1 1], L_0x55556bb77520, L_0x55556bb77bb0, L_0x55556bb78320, L_0x55556bb78d00;
S_0x55556b331130 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b333980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb774b0 .functor XOR 1, L_0x55556bb778e0, L_0x55556bb77a10, C4<0>, C4<0>;
L_0x55556bb77520 .functor XOR 1, L_0x55556bb774b0, L_0x55556bb79940, C4<0>, C4<0>;
L_0x55556bb77590 .functor AND 1, L_0x55556bb778e0, L_0x55556bb77a10, C4<1>, C4<1>;
L_0x55556bb776a0 .functor XOR 1, L_0x55556bb778e0, L_0x55556bb77a10, C4<0>, C4<0>;
L_0x55556bb77710 .functor AND 1, L_0x55556bb79940, L_0x55556bb776a0, C4<1>, C4<1>;
L_0x55556bb777d0 .functor OR 1, L_0x55556bb77590, L_0x55556bb77710, C4<0>, C4<0>;
v0x55556b32c400_0 .net "A", 0 0, L_0x55556bb778e0;  1 drivers
v0x55556b32c4a0_0 .net "B", 0 0, L_0x55556bb77a10;  1 drivers
v0x55556b329840_0 .net "Cin", 0 0, L_0x55556bb79940;  alias, 1 drivers
v0x55556b329910_0 .net "Cout", 0 0, L_0x55556bb777d0;  1 drivers
v0x55556b32c9f0_0 .net "Sum", 0 0, L_0x55556bb77520;  1 drivers
v0x55556b32ca90_0 .net *"_ivl_0", 0 0, L_0x55556bb774b0;  1 drivers
v0x55556b32d8e0_0 .net *"_ivl_4", 0 0, L_0x55556bb77590;  1 drivers
v0x55556b32d9c0_0 .net *"_ivl_6", 0 0, L_0x55556bb776a0;  1 drivers
v0x55556b329ed0_0 .net *"_ivl_8", 0 0, L_0x55556bb77710;  1 drivers
S_0x55556b32af00 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b333980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb77b40 .functor XOR 1, L_0x55556bb77fb0, L_0x55556bb780e0, C4<0>, C4<0>;
L_0x55556bb77bb0 .functor XOR 1, L_0x55556bb77b40, L_0x55556bb78210, C4<0>, C4<0>;
L_0x55556bb77c20 .functor AND 1, L_0x55556bb77fb0, L_0x55556bb780e0, C4<1>, C4<1>;
L_0x55556bb77ce0 .functor XOR 1, L_0x55556bb77fb0, L_0x55556bb780e0, C4<0>, C4<0>;
L_0x55556bb77d50 .functor AND 1, L_0x55556bb78210, L_0x55556bb77ce0, C4<1>, C4<1>;
L_0x55556bb77e60 .functor OR 1, L_0x55556bb77c20, L_0x55556bb77d50, C4<0>, C4<0>;
v0x55556b3273c0_0 .net "A", 0 0, L_0x55556bb77fb0;  1 drivers
v0x55556b328340_0 .net "B", 0 0, L_0x55556bb780e0;  1 drivers
v0x55556b328400_0 .net "Cin", 0 0, L_0x55556bb78210;  1 drivers
v0x55556b324ac0_0 .net "Cout", 0 0, L_0x55556bb77e60;  1 drivers
v0x55556b324b80_0 .net "Sum", 0 0, L_0x55556bb77bb0;  1 drivers
v0x55556b325af0_0 .net *"_ivl_0", 0 0, L_0x55556bb77b40;  1 drivers
v0x55556b325bd0_0 .net *"_ivl_4", 0 0, L_0x55556bb77c20;  1 drivers
v0x55556b320dc0_0 .net *"_ivl_6", 0 0, L_0x55556bb77ce0;  1 drivers
v0x55556b320ea0_0 .net *"_ivl_8", 0 0, L_0x55556bb77d50;  1 drivers
S_0x55556b31e200 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b333980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb782b0 .functor XOR 1, L_0x55556bb787c0, L_0x55556bb78930, C4<0>, C4<0>;
L_0x55556bb78320 .functor XOR 1, L_0x55556bb782b0, L_0x55556bb78a60, C4<0>, C4<0>;
L_0x55556bb783e0 .functor AND 1, L_0x55556bb787c0, L_0x55556bb78930, C4<1>, C4<1>;
L_0x55556bb784f0 .functor XOR 1, L_0x55556bb787c0, L_0x55556bb78930, C4<0>, C4<0>;
L_0x55556bb78560 .functor AND 1, L_0x55556bb78a60, L_0x55556bb784f0, C4<1>, C4<1>;
L_0x55556bb78670 .functor OR 1, L_0x55556bb783e0, L_0x55556bb78560, C4<0>, C4<0>;
v0x55556b321460_0 .net "A", 0 0, L_0x55556bb787c0;  1 drivers
v0x55556b3222a0_0 .net "B", 0 0, L_0x55556bb78930;  1 drivers
v0x55556b322360_0 .net "Cin", 0 0, L_0x55556bb78a60;  1 drivers
v0x55556b31e890_0 .net "Cout", 0 0, L_0x55556bb78670;  1 drivers
v0x55556b31e950_0 .net "Sum", 0 0, L_0x55556bb78320;  1 drivers
v0x55556b31f8c0_0 .net *"_ivl_0", 0 0, L_0x55556bb782b0;  1 drivers
v0x55556b31f9a0_0 .net *"_ivl_4", 0 0, L_0x55556bb783e0;  1 drivers
v0x55556b31bcd0_0 .net *"_ivl_6", 0 0, L_0x55556bb784f0;  1 drivers
v0x55556b31bdb0_0 .net *"_ivl_8", 0 0, L_0x55556bb78560;  1 drivers
S_0x55556b31cd00 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b333980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb78c90 .functor XOR 1, L_0x55556bb791b0, L_0x55556bb79370, C4<0>, C4<0>;
L_0x55556bb78d00 .functor XOR 1, L_0x55556bb78c90, L_0x55556bb79530, C4<0>, C4<0>;
L_0x55556bb78dc0 .functor AND 1, L_0x55556bb791b0, L_0x55556bb79370, C4<1>, C4<1>;
L_0x55556bb78ed0 .functor XOR 1, L_0x55556bb791b0, L_0x55556bb79370, C4<0>, C4<0>;
L_0x55556bb78f40 .functor AND 1, L_0x55556bb79530, L_0x55556bb78ed0, C4<1>, C4<1>;
L_0x55556bb79050 .functor OR 1, L_0x55556bb78dc0, L_0x55556bb78f40, C4<0>, C4<0>;
v0x55556b319530_0 .net "A", 0 0, L_0x55556bb791b0;  1 drivers
v0x55556b31a4b0_0 .net "B", 0 0, L_0x55556bb79370;  1 drivers
v0x55556b31a570_0 .net "Cin", 0 0, L_0x55556bb79530;  1 drivers
v0x55556b315780_0 .net "Cout", 0 0, L_0x55556bb79050;  alias, 1 drivers
v0x55556b315840_0 .net "Sum", 0 0, L_0x55556bb78d00;  1 drivers
v0x55556b312bc0_0 .net *"_ivl_0", 0 0, L_0x55556bb78c90;  1 drivers
v0x55556b312ca0_0 .net *"_ivl_4", 0 0, L_0x55556bb78dc0;  1 drivers
v0x55556b315d70_0 .net *"_ivl_6", 0 0, L_0x55556bb78ed0;  1 drivers
v0x55556b315e50_0 .net *"_ivl_8", 0 0, L_0x55556bb78f40;  1 drivers
S_0x55556b310690 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b2f3c80_0 .net "A", 3 0, L_0x55556bb7bc40;  1 drivers
v0x55556b2f3d80_0 .net "B", 3 0, L_0x55556bb7bd50;  1 drivers
v0x55556b2f4b70_0 .net "Cin", 0 0, L_0x55556bb7bdf0;  1 drivers
v0x55556b2f4c40_0 .net "Cout", 0 0, L_0x55556bb7b520;  1 drivers
v0x55556b2f1160_0 .net "Sum", 3 0, L_0x55556bb7bba0;  1 drivers
v0x55556b2f1200_0 .net "carry", 2 0, L_0x55556bb7b020;  1 drivers
L_0x55556bb79db0 .part L_0x55556bb7bc40, 0, 1;
L_0x55556bb79ee0 .part L_0x55556bb7bd50, 0, 1;
L_0x55556bb7a480 .part L_0x55556bb7bc40, 1, 1;
L_0x55556bb7a5b0 .part L_0x55556bb7bd50, 1, 1;
L_0x55556bb7a6e0 .part L_0x55556bb7b020, 0, 1;
L_0x55556bb7ac90 .part L_0x55556bb7bc40, 2, 1;
L_0x55556bb7ae00 .part L_0x55556bb7bd50, 2, 1;
L_0x55556bb7af30 .part L_0x55556bb7b020, 1, 1;
L_0x55556bb7b020 .concat8 [ 1 1 1 0], L_0x55556bb79ca0, L_0x55556bb7a330, L_0x55556bb7ab40;
L_0x55556bb7b680 .part L_0x55556bb7bc40, 3, 1;
L_0x55556bb7b840 .part L_0x55556bb7bd50, 3, 1;
L_0x55556bb7ba00 .part L_0x55556bb7b020, 2, 1;
L_0x55556bb7bba0 .concat8 [ 1 1 1 1], L_0x55556bb79ae0, L_0x55556bb7a080, L_0x55556bb7a7f0, L_0x55556bb7b1d0;
S_0x55556b30de40 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b310690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb79a70 .functor XOR 1, L_0x55556bb79db0, L_0x55556bb79ee0, C4<0>, C4<0>;
L_0x55556bb79ae0 .functor XOR 1, L_0x55556bb79a70, L_0x55556bb7bdf0, C4<0>, C4<0>;
L_0x55556bb79b50 .functor AND 1, L_0x55556bb79db0, L_0x55556bb79ee0, C4<1>, C4<1>;
L_0x55556bb79bc0 .functor XOR 1, L_0x55556bb79db0, L_0x55556bb79ee0, C4<0>, C4<0>;
L_0x55556bb79c30 .functor AND 1, L_0x55556bb7bdf0, L_0x55556bb79bc0, C4<1>, C4<1>;
L_0x55556bb79ca0 .functor OR 1, L_0x55556bb79b50, L_0x55556bb79c30, C4<0>, C4<0>;
v0x55556b30ee70_0 .net "A", 0 0, L_0x55556bb79db0;  1 drivers
v0x55556b30ef10_0 .net "B", 0 0, L_0x55556bb79ee0;  1 drivers
v0x55556b30a140_0 .net "Cin", 0 0, L_0x55556bb7bdf0;  alias, 1 drivers
v0x55556b30a210_0 .net "Cout", 0 0, L_0x55556bb79ca0;  1 drivers
v0x55556b307580_0 .net "Sum", 0 0, L_0x55556bb79ae0;  1 drivers
v0x55556b307620_0 .net *"_ivl_0", 0 0, L_0x55556bb79a70;  1 drivers
v0x55556b30a730_0 .net *"_ivl_4", 0 0, L_0x55556bb79b50;  1 drivers
v0x55556b30a810_0 .net *"_ivl_6", 0 0, L_0x55556bb79bc0;  1 drivers
v0x55556b30b620_0 .net *"_ivl_8", 0 0, L_0x55556bb79c30;  1 drivers
S_0x55556b307c10 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b310690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7a010 .functor XOR 1, L_0x55556bb7a480, L_0x55556bb7a5b0, C4<0>, C4<0>;
L_0x55556bb7a080 .functor XOR 1, L_0x55556bb7a010, L_0x55556bb7a6e0, C4<0>, C4<0>;
L_0x55556bb7a0f0 .functor AND 1, L_0x55556bb7a480, L_0x55556bb7a5b0, C4<1>, C4<1>;
L_0x55556bb7a1b0 .functor XOR 1, L_0x55556bb7a480, L_0x55556bb7a5b0, C4<0>, C4<0>;
L_0x55556bb7a220 .functor AND 1, L_0x55556bb7a6e0, L_0x55556bb7a1b0, C4<1>, C4<1>;
L_0x55556bb7a330 .functor OR 1, L_0x55556bb7a0f0, L_0x55556bb7a220, C4<0>, C4<0>;
v0x55556b308cf0_0 .net "A", 0 0, L_0x55556bb7a480;  1 drivers
v0x55556b305050_0 .net "B", 0 0, L_0x55556bb7a5b0;  1 drivers
v0x55556b305110_0 .net "Cin", 0 0, L_0x55556bb7a6e0;  1 drivers
v0x55556b306080_0 .net "Cout", 0 0, L_0x55556bb7a330;  1 drivers
v0x55556b306140_0 .net "Sum", 0 0, L_0x55556bb7a080;  1 drivers
v0x55556b302800_0 .net *"_ivl_0", 0 0, L_0x55556bb7a010;  1 drivers
v0x55556b3028e0_0 .net *"_ivl_4", 0 0, L_0x55556bb7a0f0;  1 drivers
v0x55556b303830_0 .net *"_ivl_6", 0 0, L_0x55556bb7a1b0;  1 drivers
v0x55556b303910_0 .net *"_ivl_8", 0 0, L_0x55556bb7a220;  1 drivers
S_0x55556b2feb00 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b310690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7a780 .functor XOR 1, L_0x55556bb7ac90, L_0x55556bb7ae00, C4<0>, C4<0>;
L_0x55556bb7a7f0 .functor XOR 1, L_0x55556bb7a780, L_0x55556bb7af30, C4<0>, C4<0>;
L_0x55556bb7a8b0 .functor AND 1, L_0x55556bb7ac90, L_0x55556bb7ae00, C4<1>, C4<1>;
L_0x55556bb7a9c0 .functor XOR 1, L_0x55556bb7ac90, L_0x55556bb7ae00, C4<0>, C4<0>;
L_0x55556bb7aa30 .functor AND 1, L_0x55556bb7af30, L_0x55556bb7a9c0, C4<1>, C4<1>;
L_0x55556bb7ab40 .functor OR 1, L_0x55556bb7a8b0, L_0x55556bb7aa30, C4<0>, C4<0>;
v0x55556b2fbff0_0 .net "A", 0 0, L_0x55556bb7ac90;  1 drivers
v0x55556b2ff0f0_0 .net "B", 0 0, L_0x55556bb7ae00;  1 drivers
v0x55556b2ff190_0 .net "Cin", 0 0, L_0x55556bb7af30;  1 drivers
v0x55556b2fffe0_0 .net "Cout", 0 0, L_0x55556bb7ab40;  1 drivers
v0x55556b3000a0_0 .net "Sum", 0 0, L_0x55556bb7a7f0;  1 drivers
v0x55556b2fc5d0_0 .net *"_ivl_0", 0 0, L_0x55556bb7a780;  1 drivers
v0x55556b2fc690_0 .net *"_ivl_4", 0 0, L_0x55556bb7a8b0;  1 drivers
v0x55556b2fd600_0 .net *"_ivl_6", 0 0, L_0x55556bb7a9c0;  1 drivers
v0x55556b2fd6e0_0 .net *"_ivl_8", 0 0, L_0x55556bb7aa30;  1 drivers
S_0x55556b2f9a10 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b310690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7b160 .functor XOR 1, L_0x55556bb7b680, L_0x55556bb7b840, C4<0>, C4<0>;
L_0x55556bb7b1d0 .functor XOR 1, L_0x55556bb7b160, L_0x55556bb7ba00, C4<0>, C4<0>;
L_0x55556bb7b290 .functor AND 1, L_0x55556bb7b680, L_0x55556bb7b840, C4<1>, C4<1>;
L_0x55556bb7b3a0 .functor XOR 1, L_0x55556bb7b680, L_0x55556bb7b840, C4<0>, C4<0>;
L_0x55556bb7b410 .functor AND 1, L_0x55556bb7ba00, L_0x55556bb7b3a0, C4<1>, C4<1>;
L_0x55556bb7b520 .functor OR 1, L_0x55556bb7b290, L_0x55556bb7b410, C4<0>, C4<0>;
v0x55556b2faaf0_0 .net "A", 0 0, L_0x55556bb7b680;  1 drivers
v0x55556b2f71c0_0 .net "B", 0 0, L_0x55556bb7b840;  1 drivers
v0x55556b2f7280_0 .net "Cin", 0 0, L_0x55556bb7ba00;  1 drivers
v0x55556b2f81f0_0 .net "Cout", 0 0, L_0x55556bb7b520;  alias, 1 drivers
v0x55556b2f82b0_0 .net "Sum", 0 0, L_0x55556bb7b1d0;  1 drivers
v0x55556b2f3690_0 .net *"_ivl_0", 0 0, L_0x55556bb7b160;  1 drivers
v0x55556b2f3770_0 .net *"_ivl_4", 0 0, L_0x55556bb7b290;  1 drivers
v0x55556b2f0ad0_0 .net *"_ivl_6", 0 0, L_0x55556bb7b3a0;  1 drivers
v0x55556b2f0bb0_0 .net *"_ivl_8", 0 0, L_0x55556bb7b410;  1 drivers
S_0x55556b2f2190 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b45e5a0_0 .net "A", 3 0, L_0x55556bb7e160;  1 drivers
v0x55556b45e6a0_0 .net "B", 3 0, L_0x55556bb7e200;  1 drivers
v0x55556b45ab90_0 .net "Cin", 0 0, L_0x55556bb7e330;  1 drivers
v0x55556b45ac60_0 .net "Cout", 0 0, L_0x55556bb7da40;  1 drivers
v0x55556b45bbc0_0 .net "Sum", 3 0, L_0x55556bb7e0c0;  1 drivers
v0x55556b45bc60_0 .net "carry", 2 0, L_0x55556bb7d540;  1 drivers
L_0x55556bb7c2d0 .part L_0x55556bb7e160, 0, 1;
L_0x55556bb7c400 .part L_0x55556bb7e200, 0, 1;
L_0x55556bb7c9a0 .part L_0x55556bb7e160, 1, 1;
L_0x55556bb7cad0 .part L_0x55556bb7e200, 1, 1;
L_0x55556bb7cc00 .part L_0x55556bb7d540, 0, 1;
L_0x55556bb7d1b0 .part L_0x55556bb7e160, 2, 1;
L_0x55556bb7d320 .part L_0x55556bb7e200, 2, 1;
L_0x55556bb7d450 .part L_0x55556bb7d540, 1, 1;
L_0x55556bb7d540 .concat8 [ 1 1 1 0], L_0x55556bb7c1c0, L_0x55556bb7c850, L_0x55556bb7d060;
L_0x55556bb7dba0 .part L_0x55556bb7e160, 3, 1;
L_0x55556bb7dd60 .part L_0x55556bb7e200, 3, 1;
L_0x55556bb7df20 .part L_0x55556bb7d540, 2, 1;
L_0x55556bb7e0c0 .concat8 [ 1 1 1 1], L_0x55556bb7bfb0, L_0x55556bb7c5a0, L_0x55556bb7cd10, L_0x55556bb7d6f0;
S_0x55556b2ef780 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b2f2190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7bce0 .functor XOR 1, L_0x55556bb7c2d0, L_0x55556bb7c400, C4<0>, C4<0>;
L_0x55556bb7bfb0 .functor XOR 1, L_0x55556bb7bce0, L_0x55556bb7e330, C4<0>, C4<0>;
L_0x55556bb7c020 .functor AND 1, L_0x55556bb7c2d0, L_0x55556bb7c400, C4<1>, C4<1>;
L_0x55556bb7c090 .functor XOR 1, L_0x55556bb7c2d0, L_0x55556bb7c400, C4<0>, C4<0>;
L_0x55556bb7c100 .functor AND 1, L_0x55556bb7e330, L_0x55556bb7c090, C4<1>, C4<1>;
L_0x55556bb7c1c0 .functor OR 1, L_0x55556bb7c020, L_0x55556bb7c100, C4<0>, C4<0>;
v0x55556b2ebf90_0 .net "A", 0 0, L_0x55556bb7c2d0;  1 drivers
v0x55556b2ec030_0 .net "B", 0 0, L_0x55556bb7c400;  1 drivers
v0x55556b2ecfc0_0 .net "Cin", 0 0, L_0x55556bb7e330;  alias, 1 drivers
v0x55556b2ed090_0 .net "Cout", 0 0, L_0x55556bb7c1c0;  1 drivers
v0x55556b359610_0 .net "Sum", 0 0, L_0x55556bb7bfb0;  1 drivers
v0x55556b3596b0_0 .net *"_ivl_0", 0 0, L_0x55556bb7bce0;  1 drivers
v0x55556b359240_0 .net *"_ivl_4", 0 0, L_0x55556bb7c020;  1 drivers
v0x55556b359320_0 .net *"_ivl_6", 0 0, L_0x55556bb7c090;  1 drivers
v0x55556b358e70_0 .net *"_ivl_8", 0 0, L_0x55556bb7c100;  1 drivers
S_0x55556b46c6b0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b2f2190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7c530 .functor XOR 1, L_0x55556bb7c9a0, L_0x55556bb7cad0, C4<0>, C4<0>;
L_0x55556bb7c5a0 .functor XOR 1, L_0x55556bb7c530, L_0x55556bb7cc00, C4<0>, C4<0>;
L_0x55556bb7c610 .functor AND 1, L_0x55556bb7c9a0, L_0x55556bb7cad0, C4<1>, C4<1>;
L_0x55556bb7c6d0 .functor XOR 1, L_0x55556bb7c9a0, L_0x55556bb7cad0, C4<0>, C4<0>;
L_0x55556bb7c740 .functor AND 1, L_0x55556bb7cc00, L_0x55556bb7c6d0, C4<1>, C4<1>;
L_0x55556bb7c850 .functor OR 1, L_0x55556bb7c610, L_0x55556bb7c740, C4<0>, C4<0>;
v0x55556b410910_0 .net "A", 0 0, L_0x55556bb7c9a0;  1 drivers
v0x55556b3599e0_0 .net "B", 0 0, L_0x55556bb7cad0;  1 drivers
v0x55556b359aa0_0 .net "Cin", 0 0, L_0x55556bb7cc00;  1 drivers
v0x55556b41b9f0_0 .net "Cout", 0 0, L_0x55556bb7c850;  1 drivers
v0x55556b41bab0_0 .net "Sum", 0 0, L_0x55556bb7c5a0;  1 drivers
v0x55556b462700_0 .net *"_ivl_0", 0 0, L_0x55556bb7c530;  1 drivers
v0x55556b4627e0_0 .net *"_ivl_4", 0 0, L_0x55556bb7c610;  1 drivers
v0x55556b468100_0 .net *"_ivl_6", 0 0, L_0x55556bb7c6d0;  1 drivers
v0x55556b4681e0_0 .net *"_ivl_8", 0 0, L_0x55556bb7c740;  1 drivers
S_0x55556b465540 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b2f2190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7cca0 .functor XOR 1, L_0x55556bb7d1b0, L_0x55556bb7d320, C4<0>, C4<0>;
L_0x55556bb7cd10 .functor XOR 1, L_0x55556bb7cca0, L_0x55556bb7d450, C4<0>, C4<0>;
L_0x55556bb7cdd0 .functor AND 1, L_0x55556bb7d1b0, L_0x55556bb7d320, C4<1>, C4<1>;
L_0x55556bb7cee0 .functor XOR 1, L_0x55556bb7d1b0, L_0x55556bb7d320, C4<0>, C4<0>;
L_0x55556bb7cf50 .functor AND 1, L_0x55556bb7d450, L_0x55556bb7cee0, C4<1>, C4<1>;
L_0x55556bb7d060 .functor OR 1, L_0x55556bb7cdd0, L_0x55556bb7cf50, C4<0>, C4<0>;
v0x55556b4687a0_0 .net "A", 0 0, L_0x55556bb7d1b0;  1 drivers
v0x55556b4695e0_0 .net "B", 0 0, L_0x55556bb7d320;  1 drivers
v0x55556b4696a0_0 .net "Cin", 0 0, L_0x55556bb7d450;  1 drivers
v0x55556b465bd0_0 .net "Cout", 0 0, L_0x55556bb7d060;  1 drivers
v0x55556b465c90_0 .net "Sum", 0 0, L_0x55556bb7cd10;  1 drivers
v0x55556b466c00_0 .net *"_ivl_0", 0 0, L_0x55556bb7cca0;  1 drivers
v0x55556b466ce0_0 .net *"_ivl_4", 0 0, L_0x55556bb7cdd0;  1 drivers
v0x55556b4630b0_0 .net *"_ivl_6", 0 0, L_0x55556bb7cee0;  1 drivers
v0x55556b463190_0 .net *"_ivl_8", 0 0, L_0x55556bb7cf50;  1 drivers
S_0x55556b4640e0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b2f2190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7d680 .functor XOR 1, L_0x55556bb7dba0, L_0x55556bb7dd60, C4<0>, C4<0>;
L_0x55556bb7d6f0 .functor XOR 1, L_0x55556bb7d680, L_0x55556bb7df20, C4<0>, C4<0>;
L_0x55556bb7d7b0 .functor AND 1, L_0x55556bb7dba0, L_0x55556bb7dd60, C4<1>, C4<1>;
L_0x55556bb7d8c0 .functor XOR 1, L_0x55556bb7dba0, L_0x55556bb7dd60, C4<0>, C4<0>;
L_0x55556bb7d930 .functor AND 1, L_0x55556bb7df20, L_0x55556bb7d8c0, C4<1>, C4<1>;
L_0x55556bb7da40 .functor OR 1, L_0x55556bb7d7b0, L_0x55556bb7d930, C4<0>, C4<0>;
v0x55556b460dd0_0 .net "A", 0 0, L_0x55556bb7dba0;  1 drivers
v0x55556b461ad0_0 .net "B", 0 0, L_0x55556bb7dd60;  1 drivers
v0x55556b461b90_0 .net "Cin", 0 0, L_0x55556bb7df20;  1 drivers
v0x55556b45d0c0_0 .net "Cout", 0 0, L_0x55556bb7da40;  alias, 1 drivers
v0x55556b45d180_0 .net "Sum", 0 0, L_0x55556bb7d6f0;  1 drivers
v0x55556b45a500_0 .net *"_ivl_0", 0 0, L_0x55556bb7d680;  1 drivers
v0x55556b45a5e0_0 .net *"_ivl_4", 0 0, L_0x55556bb7d7b0;  1 drivers
v0x55556b45d6b0_0 .net *"_ivl_6", 0 0, L_0x55556bb7d8c0;  1 drivers
v0x55556b45d790_0 .net *"_ivl_8", 0 0, L_0x55556bb7d930;  1 drivers
S_0x55556b457fd0 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b43b3f0_0 .net "A", 3 0, L_0x55556bb806d0;  1 drivers
v0x55556b43b4f0_0 .net "B", 3 0, L_0x55556bb80810;  1 drivers
v0x55556b43c2e0_0 .net "Cin", 0 0, L_0x55556bb808b0;  1 drivers
v0x55556b43c3b0_0 .net "Cout", 0 0, L_0x55556bb7ffb0;  1 drivers
v0x55556b4388d0_0 .net "Sum", 3 0, L_0x55556bb80630;  1 drivers
v0x55556b438970_0 .net "carry", 2 0, L_0x55556bb7fab0;  1 drivers
L_0x55556bb7e840 .part L_0x55556bb806d0, 0, 1;
L_0x55556bb7e970 .part L_0x55556bb80810, 0, 1;
L_0x55556bb7ef10 .part L_0x55556bb806d0, 1, 1;
L_0x55556bb7f040 .part L_0x55556bb80810, 1, 1;
L_0x55556bb7f170 .part L_0x55556bb7fab0, 0, 1;
L_0x55556bb7f720 .part L_0x55556bb806d0, 2, 1;
L_0x55556bb7f890 .part L_0x55556bb80810, 2, 1;
L_0x55556bb7f9c0 .part L_0x55556bb7fab0, 1, 1;
L_0x55556bb7fab0 .concat8 [ 1 1 1 0], L_0x55556bb7e730, L_0x55556bb7edc0, L_0x55556bb7f5d0;
L_0x55556bb80110 .part L_0x55556bb806d0, 3, 1;
L_0x55556bb802d0 .part L_0x55556bb80810, 3, 1;
L_0x55556bb80490 .part L_0x55556bb7fab0, 2, 1;
L_0x55556bb80630 .concat8 [ 1 1 1 1], L_0x55556bb7e4d0, L_0x55556bb7eb10, L_0x55556bb7f280, L_0x55556bb7fc60;
S_0x55556b455780 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b457fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7e460 .functor XOR 1, L_0x55556bb7e840, L_0x55556bb7e970, C4<0>, C4<0>;
L_0x55556bb7e4d0 .functor XOR 1, L_0x55556bb7e460, L_0x55556bb808b0, C4<0>, C4<0>;
L_0x55556bb7e540 .functor AND 1, L_0x55556bb7e840, L_0x55556bb7e970, C4<1>, C4<1>;
L_0x55556bb7e600 .functor XOR 1, L_0x55556bb7e840, L_0x55556bb7e970, C4<0>, C4<0>;
L_0x55556bb7e670 .functor AND 1, L_0x55556bb808b0, L_0x55556bb7e600, C4<1>, C4<1>;
L_0x55556bb7e730 .functor OR 1, L_0x55556bb7e540, L_0x55556bb7e670, C4<0>, C4<0>;
v0x55556b4567b0_0 .net "A", 0 0, L_0x55556bb7e840;  1 drivers
v0x55556b456850_0 .net "B", 0 0, L_0x55556bb7e970;  1 drivers
v0x55556b451a80_0 .net "Cin", 0 0, L_0x55556bb808b0;  alias, 1 drivers
v0x55556b451b50_0 .net "Cout", 0 0, L_0x55556bb7e730;  1 drivers
v0x55556b44eec0_0 .net "Sum", 0 0, L_0x55556bb7e4d0;  1 drivers
v0x55556b44ef60_0 .net *"_ivl_0", 0 0, L_0x55556bb7e460;  1 drivers
v0x55556b452070_0 .net *"_ivl_4", 0 0, L_0x55556bb7e540;  1 drivers
v0x55556b452150_0 .net *"_ivl_6", 0 0, L_0x55556bb7e600;  1 drivers
v0x55556b452f60_0 .net *"_ivl_8", 0 0, L_0x55556bb7e670;  1 drivers
S_0x55556b44f550 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b457fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7eaa0 .functor XOR 1, L_0x55556bb7ef10, L_0x55556bb7f040, C4<0>, C4<0>;
L_0x55556bb7eb10 .functor XOR 1, L_0x55556bb7eaa0, L_0x55556bb7f170, C4<0>, C4<0>;
L_0x55556bb7eb80 .functor AND 1, L_0x55556bb7ef10, L_0x55556bb7f040, C4<1>, C4<1>;
L_0x55556bb7ec40 .functor XOR 1, L_0x55556bb7ef10, L_0x55556bb7f040, C4<0>, C4<0>;
L_0x55556bb7ecb0 .functor AND 1, L_0x55556bb7f170, L_0x55556bb7ec40, C4<1>, C4<1>;
L_0x55556bb7edc0 .functor OR 1, L_0x55556bb7eb80, L_0x55556bb7ecb0, C4<0>, C4<0>;
v0x55556b450630_0 .net "A", 0 0, L_0x55556bb7ef10;  1 drivers
v0x55556b44c990_0 .net "B", 0 0, L_0x55556bb7f040;  1 drivers
v0x55556b44ca50_0 .net "Cin", 0 0, L_0x55556bb7f170;  1 drivers
v0x55556b44d9c0_0 .net "Cout", 0 0, L_0x55556bb7edc0;  1 drivers
v0x55556b44da80_0 .net "Sum", 0 0, L_0x55556bb7eb10;  1 drivers
v0x55556b44a140_0 .net *"_ivl_0", 0 0, L_0x55556bb7eaa0;  1 drivers
v0x55556b44a220_0 .net *"_ivl_4", 0 0, L_0x55556bb7eb80;  1 drivers
v0x55556b44b170_0 .net *"_ivl_6", 0 0, L_0x55556bb7ec40;  1 drivers
v0x55556b44b250_0 .net *"_ivl_8", 0 0, L_0x55556bb7ecb0;  1 drivers
S_0x55556b446440 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b457fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7f210 .functor XOR 1, L_0x55556bb7f720, L_0x55556bb7f890, C4<0>, C4<0>;
L_0x55556bb7f280 .functor XOR 1, L_0x55556bb7f210, L_0x55556bb7f9c0, C4<0>, C4<0>;
L_0x55556bb7f340 .functor AND 1, L_0x55556bb7f720, L_0x55556bb7f890, C4<1>, C4<1>;
L_0x55556bb7f450 .functor XOR 1, L_0x55556bb7f720, L_0x55556bb7f890, C4<0>, C4<0>;
L_0x55556bb7f4c0 .functor AND 1, L_0x55556bb7f9c0, L_0x55556bb7f450, C4<1>, C4<1>;
L_0x55556bb7f5d0 .functor OR 1, L_0x55556bb7f340, L_0x55556bb7f4c0, C4<0>, C4<0>;
v0x55556b443930_0 .net "A", 0 0, L_0x55556bb7f720;  1 drivers
v0x55556b446a30_0 .net "B", 0 0, L_0x55556bb7f890;  1 drivers
v0x55556b446af0_0 .net "Cin", 0 0, L_0x55556bb7f9c0;  1 drivers
v0x55556b447920_0 .net "Cout", 0 0, L_0x55556bb7f5d0;  1 drivers
v0x55556b4479e0_0 .net "Sum", 0 0, L_0x55556bb7f280;  1 drivers
v0x55556b443f10_0 .net *"_ivl_0", 0 0, L_0x55556bb7f210;  1 drivers
v0x55556b443ff0_0 .net *"_ivl_4", 0 0, L_0x55556bb7f340;  1 drivers
v0x55556b444f40_0 .net *"_ivl_6", 0 0, L_0x55556bb7f450;  1 drivers
v0x55556b445020_0 .net *"_ivl_8", 0 0, L_0x55556bb7f4c0;  1 drivers
S_0x55556b441350 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b457fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb7fbf0 .functor XOR 1, L_0x55556bb80110, L_0x55556bb802d0, C4<0>, C4<0>;
L_0x55556bb7fc60 .functor XOR 1, L_0x55556bb7fbf0, L_0x55556bb80490, C4<0>, C4<0>;
L_0x55556bb7fd20 .functor AND 1, L_0x55556bb80110, L_0x55556bb802d0, C4<1>, C4<1>;
L_0x55556bb7fe30 .functor XOR 1, L_0x55556bb80110, L_0x55556bb802d0, C4<0>, C4<0>;
L_0x55556bb7fea0 .functor AND 1, L_0x55556bb80490, L_0x55556bb7fe30, C4<1>, C4<1>;
L_0x55556bb7ffb0 .functor OR 1, L_0x55556bb7fd20, L_0x55556bb7fea0, C4<0>, C4<0>;
v0x55556b442430_0 .net "A", 0 0, L_0x55556bb80110;  1 drivers
v0x55556b43eb00_0 .net "B", 0 0, L_0x55556bb802d0;  1 drivers
v0x55556b43ebc0_0 .net "Cin", 0 0, L_0x55556bb80490;  1 drivers
v0x55556b43fb30_0 .net "Cout", 0 0, L_0x55556bb7ffb0;  alias, 1 drivers
v0x55556b43fbf0_0 .net "Sum", 0 0, L_0x55556bb7fc60;  1 drivers
v0x55556b43ae00_0 .net *"_ivl_0", 0 0, L_0x55556bb7fbf0;  1 drivers
v0x55556b43aee0_0 .net *"_ivl_4", 0 0, L_0x55556bb7fd20;  1 drivers
v0x55556b438240_0 .net *"_ivl_6", 0 0, L_0x55556bb7fe30;  1 drivers
v0x55556b438320_0 .net *"_ivl_8", 0 0, L_0x55556bb7fea0;  1 drivers
S_0x55556b439900 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b835490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b416150_0 .net "A", 3 0, L_0x55556bb82cb0;  1 drivers
v0x55556b416250_0 .net "B", 3 0, L_0x55556bb80950;  1 drivers
v0x55556b419300_0 .net "Cin", 0 0, L_0x55556bb82f20;  1 drivers
v0x55556b4193d0_0 .net "Cout", 0 0, L_0x55556bb825a0;  alias, 1 drivers
v0x55556b41a1f0_0 .net "Sum", 3 0, L_0x55556bb82c10;  1 drivers
v0x55556b41a290_0 .net "carry", 2 0, L_0x55556bb820a0;  1 drivers
L_0x55556bb80e30 .part L_0x55556bb82cb0, 0, 1;
L_0x55556bb80f60 .part L_0x55556bb80950, 0, 1;
L_0x55556bb81500 .part L_0x55556bb82cb0, 1, 1;
L_0x55556bb81630 .part L_0x55556bb80950, 1, 1;
L_0x55556bb81760 .part L_0x55556bb820a0, 0, 1;
L_0x55556bb81d10 .part L_0x55556bb82cb0, 2, 1;
L_0x55556bb81e80 .part L_0x55556bb80950, 2, 1;
L_0x55556bb81fb0 .part L_0x55556bb820a0, 1, 1;
L_0x55556bb820a0 .concat8 [ 1 1 1 0], L_0x55556bb80d20, L_0x55556bb813b0, L_0x55556bb81bc0;
L_0x55556bb826f0 .part L_0x55556bb82cb0, 3, 1;
L_0x55556bb828b0 .part L_0x55556bb80950, 3, 1;
L_0x55556bb82a70 .part L_0x55556bb820a0, 2, 1;
L_0x55556bb82c10 .concat8 [ 1 1 1 1], L_0x55556bb80a70, L_0x55556bb81100, L_0x55556bb81870, L_0x55556bb82250;
S_0x55556b436d40 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b439900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb80a00 .functor XOR 1, L_0x55556bb80e30, L_0x55556bb80f60, C4<0>, C4<0>;
L_0x55556bb80a70 .functor XOR 1, L_0x55556bb80a00, L_0x55556bb82f20, C4<0>, C4<0>;
L_0x55556bb80ae0 .functor AND 1, L_0x55556bb80e30, L_0x55556bb80f60, C4<1>, C4<1>;
L_0x55556bb80bf0 .functor XOR 1, L_0x55556bb80e30, L_0x55556bb80f60, C4<0>, C4<0>;
L_0x55556bb80c60 .functor AND 1, L_0x55556bb82f20, L_0x55556bb80bf0, C4<1>, C4<1>;
L_0x55556bb80d20 .functor OR 1, L_0x55556bb80ae0, L_0x55556bb80c60, C4<0>, C4<0>;
v0x55556b4334c0_0 .net "A", 0 0, L_0x55556bb80e30;  1 drivers
v0x55556b433560_0 .net "B", 0 0, L_0x55556bb80f60;  1 drivers
v0x55556b4344f0_0 .net "Cin", 0 0, L_0x55556bb82f20;  alias, 1 drivers
v0x55556b4345c0_0 .net "Cout", 0 0, L_0x55556bb80d20;  1 drivers
v0x55556b42f7c0_0 .net "Sum", 0 0, L_0x55556bb80a70;  1 drivers
v0x55556b42f860_0 .net *"_ivl_0", 0 0, L_0x55556bb80a00;  1 drivers
v0x55556b42cc00_0 .net *"_ivl_4", 0 0, L_0x55556bb80ae0;  1 drivers
v0x55556b42cce0_0 .net *"_ivl_6", 0 0, L_0x55556bb80bf0;  1 drivers
v0x55556b42fdb0_0 .net *"_ivl_8", 0 0, L_0x55556bb80c60;  1 drivers
S_0x55556b430ca0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b439900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb81090 .functor XOR 1, L_0x55556bb81500, L_0x55556bb81630, C4<0>, C4<0>;
L_0x55556bb81100 .functor XOR 1, L_0x55556bb81090, L_0x55556bb81760, C4<0>, C4<0>;
L_0x55556bb81170 .functor AND 1, L_0x55556bb81500, L_0x55556bb81630, C4<1>, C4<1>;
L_0x55556bb81230 .functor XOR 1, L_0x55556bb81500, L_0x55556bb81630, C4<0>, C4<0>;
L_0x55556bb812a0 .functor AND 1, L_0x55556bb81760, L_0x55556bb81230, C4<1>, C4<1>;
L_0x55556bb813b0 .functor OR 1, L_0x55556bb81170, L_0x55556bb812a0, C4<0>, C4<0>;
v0x55556b42d340_0 .net "A", 0 0, L_0x55556bb81500;  1 drivers
v0x55556b42e2c0_0 .net "B", 0 0, L_0x55556bb81630;  1 drivers
v0x55556b42e380_0 .net "Cin", 0 0, L_0x55556bb81760;  1 drivers
v0x55556b42a6d0_0 .net "Cout", 0 0, L_0x55556bb813b0;  1 drivers
v0x55556b42a790_0 .net "Sum", 0 0, L_0x55556bb81100;  1 drivers
v0x55556b42b700_0 .net *"_ivl_0", 0 0, L_0x55556bb81090;  1 drivers
v0x55556b42b7e0_0 .net *"_ivl_4", 0 0, L_0x55556bb81170;  1 drivers
v0x55556b427e80_0 .net *"_ivl_6", 0 0, L_0x55556bb81230;  1 drivers
v0x55556b427f60_0 .net *"_ivl_8", 0 0, L_0x55556bb812a0;  1 drivers
S_0x55556b428eb0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b439900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb81800 .functor XOR 1, L_0x55556bb81d10, L_0x55556bb81e80, C4<0>, C4<0>;
L_0x55556bb81870 .functor XOR 1, L_0x55556bb81800, L_0x55556bb81fb0, C4<0>, C4<0>;
L_0x55556bb81930 .functor AND 1, L_0x55556bb81d10, L_0x55556bb81e80, C4<1>, C4<1>;
L_0x55556bb81a40 .functor XOR 1, L_0x55556bb81d10, L_0x55556bb81e80, C4<0>, C4<0>;
L_0x55556bb81ab0 .functor AND 1, L_0x55556bb81fb0, L_0x55556bb81a40, C4<1>, C4<1>;
L_0x55556bb81bc0 .functor OR 1, L_0x55556bb81930, L_0x55556bb81ab0, C4<0>, C4<0>;
v0x55556b424230_0 .net "A", 0 0, L_0x55556bb81d10;  1 drivers
v0x55556b4215c0_0 .net "B", 0 0, L_0x55556bb81e80;  1 drivers
v0x55556b421680_0 .net "Cin", 0 0, L_0x55556bb81fb0;  1 drivers
v0x55556b424770_0 .net "Cout", 0 0, L_0x55556bb81bc0;  1 drivers
v0x55556b424830_0 .net "Sum", 0 0, L_0x55556bb81870;  1 drivers
v0x55556b425660_0 .net *"_ivl_0", 0 0, L_0x55556bb81800;  1 drivers
v0x55556b425740_0 .net *"_ivl_4", 0 0, L_0x55556bb81930;  1 drivers
v0x55556b421c50_0 .net *"_ivl_6", 0 0, L_0x55556bb81a40;  1 drivers
v0x55556b421d30_0 .net *"_ivl_8", 0 0, L_0x55556bb81ab0;  1 drivers
S_0x55556b422c80 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b439900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb821e0 .functor XOR 1, L_0x55556bb826f0, L_0x55556bb828b0, C4<0>, C4<0>;
L_0x55556bb82250 .functor XOR 1, L_0x55556bb821e0, L_0x55556bb82a70, C4<0>, C4<0>;
L_0x55556bb82310 .functor AND 1, L_0x55556bb826f0, L_0x55556bb828b0, C4<1>, C4<1>;
L_0x55556bb82420 .functor XOR 1, L_0x55556bb826f0, L_0x55556bb828b0, C4<0>, C4<0>;
L_0x55556bb82490 .functor AND 1, L_0x55556bb82a70, L_0x55556bb82420, C4<1>, C4<1>;
L_0x55556bb825a0 .functor OR 1, L_0x55556bb82310, L_0x55556bb82490, C4<0>, C4<0>;
v0x55556b41f140_0 .net "A", 0 0, L_0x55556bb826f0;  1 drivers
v0x55556b4200c0_0 .net "B", 0 0, L_0x55556bb828b0;  1 drivers
v0x55556b420180_0 .net "Cin", 0 0, L_0x55556bb82a70;  1 drivers
v0x55556b41c840_0 .net "Cout", 0 0, L_0x55556bb825a0;  alias, 1 drivers
v0x55556b41c900_0 .net "Sum", 0 0, L_0x55556bb82250;  1 drivers
v0x55556b41d870_0 .net *"_ivl_0", 0 0, L_0x55556bb821e0;  1 drivers
v0x55556b41d950_0 .net *"_ivl_4", 0 0, L_0x55556bb82310;  1 drivers
v0x55556b418d10_0 .net *"_ivl_6", 0 0, L_0x55556bb82420;  1 drivers
v0x55556b418df0_0 .net *"_ivl_8", 0 0, L_0x55556bb82490;  1 drivers
S_0x55556b411220 .scope module, "sltu_fa" "FA_32bit" 23 47, 24 47 0, S_0x55556b885fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b4e5f00_0 .net "A", 31 0, v0x55556b831380_0;  alias, 1 drivers
v0x55556b4e9070_0 .net "B", 31 0, L_0x55556bb967d0;  1 drivers
L_0x7fce156f8bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b4e9150_0 .net "Cin", 0 0, L_0x7fce156f8bb0;  1 drivers
v0x55556b4e9f60_0 .net "Cout", 0 0, L_0x55556bb959f0;  alias, 1 drivers
v0x55556b4ea050_0 .net "Sum", 31 0, L_0x55556bb961a0;  1 drivers
v0x55556b4e65a0_0 .net "carry", 6 0, L_0x55556bb93b80;  1 drivers
L_0x55556bb85c60 .part v0x55556b831380_0, 0, 4;
L_0x55556bb85d00 .part L_0x55556bb967d0, 0, 4;
L_0x55556bb880a0 .part v0x55556b831380_0, 4, 4;
L_0x55556bb88140 .part L_0x55556bb967d0, 4, 4;
L_0x55556bb881e0 .part L_0x55556bb93b80, 0, 1;
L_0x55556bb8a610 .part v0x55556b831380_0, 8, 4;
L_0x55556bb8a6f0 .part L_0x55556bb967d0, 8, 4;
L_0x55556bb8a790 .part L_0x55556bb93b80, 1, 1;
L_0x55556bb8ca60 .part v0x55556b831380_0, 12, 4;
L_0x55556bb8cb00 .part L_0x55556bb967d0, 12, 4;
L_0x55556bb8cc30 .part L_0x55556bb93b80, 2, 1;
L_0x55556bb8ef90 .part v0x55556b831380_0, 16, 4;
L_0x55556bb8f0a0 .part L_0x55556bb967d0, 16, 4;
L_0x55556bb8f140 .part L_0x55556bb93b80, 3, 1;
L_0x55556bb91530 .part v0x55556b831380_0, 20, 4;
L_0x55556bb915d0 .part L_0x55556bb967d0, 20, 4;
L_0x55556bb91700 .part L_0x55556bb93b80, 4, 1;
L_0x55556bb93ae0 .part v0x55556b831380_0, 24, 4;
L_0x55556bb93c20 .part L_0x55556bb967d0, 24, 4;
L_0x55556bb93cc0 .part L_0x55556bb93b80, 5, 1;
LS_0x55556bb93b80_0_0 .concat8 [ 1 1 1 1], L_0x55556bb85540, L_0x55556bb87980, L_0x55556bb89ef0, L_0x55556bb8c2e0;
LS_0x55556bb93b80_0_4 .concat8 [ 1 1 1 0], L_0x55556bb8e810, L_0x55556bb90e10, L_0x55556bb933c0;
L_0x55556bb93b80 .concat8 [ 4 3 0 0], LS_0x55556bb93b80_0_0, LS_0x55556bb93b80_0_4;
L_0x55556bb96100 .part v0x55556b831380_0, 28, 4;
L_0x55556bb93d60 .part L_0x55556bb967d0, 28, 4;
L_0x55556bb96370 .part L_0x55556bb93b80, 6, 1;
LS_0x55556bb961a0_0_0 .concat8 [ 4 4 4 4], L_0x55556bb85bc0, L_0x55556bb88000, L_0x55556bb8a570, L_0x55556bb8c9c0;
LS_0x55556bb961a0_0_4 .concat8 [ 4 4 4 4], L_0x55556bb8eef0, L_0x55556bb91490, L_0x55556bb93a40, L_0x55556bb96060;
L_0x55556bb961a0 .concat8 [ 16 16 0 0], LS_0x55556bb961a0_0_0, LS_0x55556bb961a0_0_4;
S_0x55556b35fff0 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b3e9e60_0 .net "A", 3 0, L_0x55556bb85c60;  1 drivers
v0x55556b3e9610_0 .net "B", 3 0, L_0x55556bb85d00;  1 drivers
v0x55556b3e96f0_0 .net "Cin", 0 0, L_0x7fce156f8bb0;  alias, 1 drivers
v0x55556b3e80b0_0 .net "Cout", 0 0, L_0x55556bb85540;  1 drivers
v0x55556b3e8180_0 .net "Sum", 3 0, L_0x55556bb85bc0;  1 drivers
v0x55556b3e7880_0 .net "carry", 2 0, L_0x55556bb85040;  1 drivers
L_0x55556bb83dd0 .part L_0x55556bb85c60, 0, 1;
L_0x55556bb83f00 .part L_0x55556bb85d00, 0, 1;
L_0x55556bb844a0 .part L_0x55556bb85c60, 1, 1;
L_0x55556bb845d0 .part L_0x55556bb85d00, 1, 1;
L_0x55556bb84700 .part L_0x55556bb85040, 0, 1;
L_0x55556bb84cb0 .part L_0x55556bb85c60, 2, 1;
L_0x55556bb84e20 .part L_0x55556bb85d00, 2, 1;
L_0x55556bb84f50 .part L_0x55556bb85040, 1, 1;
L_0x55556bb85040 .concat8 [ 1 1 1 0], L_0x55556bb83c80, L_0x55556bb84350, L_0x55556bb84b60;
L_0x55556bb856a0 .part L_0x55556bb85c60, 3, 1;
L_0x55556bb85860 .part L_0x55556bb85d00, 3, 1;
L_0x55556bb85a20 .part L_0x55556bb85040, 2, 1;
L_0x55556bb85bc0 .concat8 [ 1 1 1 1], L_0x55556bb839d0, L_0x55556bb840a0, L_0x55556bb84810, L_0x55556bb851f0;
S_0x55556b35f9d0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b35fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb83960 .functor XOR 1, L_0x55556bb83dd0, L_0x55556bb83f00, C4<0>, C4<0>;
L_0x55556bb839d0 .functor XOR 1, L_0x55556bb83960, L_0x7fce156f8bb0, C4<0>, C4<0>;
L_0x55556bb83a90 .functor AND 1, L_0x55556bb83dd0, L_0x55556bb83f00, C4<1>, C4<1>;
L_0x55556bb83ba0 .functor XOR 1, L_0x55556bb83dd0, L_0x55556bb83f00, C4<0>, C4<0>;
L_0x55556bb83c10 .functor AND 1, L_0x7fce156f8bb0, L_0x55556bb83ba0, C4<1>, C4<1>;
L_0x55556bb83c80 .functor OR 1, L_0x55556bb83a90, L_0x55556bb83c10, C4<0>, C4<0>;
v0x55556b35f460_0 .net "A", 0 0, L_0x55556bb83dd0;  1 drivers
v0x55556b35ed90_0 .net "B", 0 0, L_0x55556bb83f00;  1 drivers
v0x55556b35ee50_0 .net "Cin", 0 0, L_0x7fce156f8bb0;  alias, 1 drivers
v0x55556b35e770_0 .net "Cout", 0 0, L_0x55556bb83c80;  1 drivers
v0x55556b35e830_0 .net "Sum", 0 0, L_0x55556bb839d0;  1 drivers
v0x55556b35e150_0 .net *"_ivl_0", 0 0, L_0x55556bb83960;  1 drivers
v0x55556b35e230_0 .net *"_ivl_4", 0 0, L_0x55556bb83a90;  1 drivers
v0x55556b35db30_0 .net *"_ivl_6", 0 0, L_0x55556bb83ba0;  1 drivers
v0x55556b35dc10_0 .net *"_ivl_8", 0 0, L_0x55556bb83c10;  1 drivers
S_0x55556b35d510 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b35fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb84030 .functor XOR 1, L_0x55556bb844a0, L_0x55556bb845d0, C4<0>, C4<0>;
L_0x55556bb840a0 .functor XOR 1, L_0x55556bb84030, L_0x55556bb84700, C4<0>, C4<0>;
L_0x55556bb84110 .functor AND 1, L_0x55556bb844a0, L_0x55556bb845d0, C4<1>, C4<1>;
L_0x55556bb841d0 .functor XOR 1, L_0x55556bb844a0, L_0x55556bb845d0, C4<0>, C4<0>;
L_0x55556bb84240 .functor AND 1, L_0x55556bb84700, L_0x55556bb841d0, C4<1>, C4<1>;
L_0x55556bb84350 .functor OR 1, L_0x55556bb84110, L_0x55556bb84240, C4<0>, C4<0>;
v0x55556b35cfa0_0 .net "A", 0 0, L_0x55556bb844a0;  1 drivers
v0x55556b35c710_0 .net "B", 0 0, L_0x55556bb845d0;  1 drivers
v0x55556b35c7d0_0 .net "Cin", 0 0, L_0x55556bb84700;  1 drivers
v0x55556b35b060_0 .net "Cout", 0 0, L_0x55556bb84350;  1 drivers
v0x55556b35b120_0 .net "Sum", 0 0, L_0x55556bb840a0;  1 drivers
v0x55556b409940_0 .net *"_ivl_0", 0 0, L_0x55556bb84030;  1 drivers
v0x55556b409a20_0 .net *"_ivl_4", 0 0, L_0x55556bb84110;  1 drivers
v0x55556b40e3f0_0 .net *"_ivl_6", 0 0, L_0x55556bb841d0;  1 drivers
v0x55556b40e4d0_0 .net *"_ivl_8", 0 0, L_0x55556bb84240;  1 drivers
S_0x55556b40bf50 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b35fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb847a0 .functor XOR 1, L_0x55556bb84cb0, L_0x55556bb84e20, C4<0>, C4<0>;
L_0x55556bb84810 .functor XOR 1, L_0x55556bb847a0, L_0x55556bb84f50, C4<0>, C4<0>;
L_0x55556bb848d0 .functor AND 1, L_0x55556bb84cb0, L_0x55556bb84e20, C4<1>, C4<1>;
L_0x55556bb849e0 .functor XOR 1, L_0x55556bb84cb0, L_0x55556bb84e20, C4<0>, C4<0>;
L_0x55556bb84a50 .functor AND 1, L_0x55556bb84f50, L_0x55556bb849e0, C4<1>, C4<1>;
L_0x55556bb84b60 .functor OR 1, L_0x55556bb848d0, L_0x55556bb84a50, C4<0>, C4<0>;
v0x55556b408d30_0 .net "A", 0 0, L_0x55556bb84cb0;  1 drivers
v0x55556b40a530_0 .net "B", 0 0, L_0x55556bb84e20;  1 drivers
v0x55556b40a5f0_0 .net "Cin", 0 0, L_0x55556bb84f50;  1 drivers
v0x55556b4066b0_0 .net "Cout", 0 0, L_0x55556bb84b60;  1 drivers
v0x55556b406750_0 .net "Sum", 0 0, L_0x55556bb84810;  1 drivers
v0x55556b405220_0 .net *"_ivl_0", 0 0, L_0x55556bb847a0;  1 drivers
v0x55556b405300_0 .net *"_ivl_4", 0 0, L_0x55556bb848d0;  1 drivers
v0x55556b3f7fc0_0 .net *"_ivl_6", 0 0, L_0x55556bb849e0;  1 drivers
v0x55556b3f80a0_0 .net *"_ivl_8", 0 0, L_0x55556bb84a50;  1 drivers
S_0x55556b3f5fc0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b35fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb85180 .functor XOR 1, L_0x55556bb856a0, L_0x55556bb85860, C4<0>, C4<0>;
L_0x55556bb851f0 .functor XOR 1, L_0x55556bb85180, L_0x55556bb85a20, C4<0>, C4<0>;
L_0x55556bb852b0 .functor AND 1, L_0x55556bb856a0, L_0x55556bb85860, C4<1>, C4<1>;
L_0x55556bb853c0 .functor XOR 1, L_0x55556bb856a0, L_0x55556bb85860, C4<0>, C4<0>;
L_0x55556bb85430 .functor AND 1, L_0x55556bb85a20, L_0x55556bb853c0, C4<1>, C4<1>;
L_0x55556bb85540 .functor OR 1, L_0x55556bb852b0, L_0x55556bb85430, C4<0>, C4<0>;
v0x55556b372e70_0 .net "A", 0 0, L_0x55556bb856a0;  1 drivers
v0x55556b3ed720_0 .net "B", 0 0, L_0x55556bb85860;  1 drivers
v0x55556b3ed7e0_0 .net "Cin", 0 0, L_0x55556bb85a20;  1 drivers
v0x55556b3ecef0_0 .net "Cout", 0 0, L_0x55556bb85540;  alias, 1 drivers
v0x55556b3ecf90_0 .net "Sum", 0 0, L_0x55556bb851f0;  1 drivers
v0x55556b3ebab0_0 .net *"_ivl_0", 0 0, L_0x55556bb85180;  1 drivers
v0x55556b3ebb90_0 .net *"_ivl_4", 0 0, L_0x55556bb852b0;  1 drivers
v0x55556b3eb280_0 .net *"_ivl_6", 0 0, L_0x55556bb853c0;  1 drivers
v0x55556b3eb360_0 .net *"_ivl_8", 0 0, L_0x55556bb85430;  1 drivers
S_0x55556b3e5a70 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b3d2080_0 .net "A", 3 0, L_0x55556bb880a0;  1 drivers
v0x55556b3d2180_0 .net "B", 3 0, L_0x55556bb88140;  1 drivers
v0x55556b3cf700_0 .net "Cin", 0 0, L_0x55556bb881e0;  1 drivers
v0x55556b3cf7a0_0 .net "Cout", 0 0, L_0x55556bb87980;  1 drivers
v0x55556b3cef10_0 .net "Sum", 3 0, L_0x55556bb88000;  1 drivers
v0x55556b3cefb0_0 .net "carry", 2 0, L_0x55556bb87480;  1 drivers
L_0x55556bb86210 .part L_0x55556bb880a0, 0, 1;
L_0x55556bb86340 .part L_0x55556bb88140, 0, 1;
L_0x55556bb868e0 .part L_0x55556bb880a0, 1, 1;
L_0x55556bb86a10 .part L_0x55556bb88140, 1, 1;
L_0x55556bb86b40 .part L_0x55556bb87480, 0, 1;
L_0x55556bb870f0 .part L_0x55556bb880a0, 2, 1;
L_0x55556bb87260 .part L_0x55556bb88140, 2, 1;
L_0x55556bb87390 .part L_0x55556bb87480, 1, 1;
L_0x55556bb87480 .concat8 [ 1 1 1 0], L_0x55556bb860c0, L_0x55556bb86790, L_0x55556bb86fa0;
L_0x55556bb87ae0 .part L_0x55556bb880a0, 3, 1;
L_0x55556bb87ca0 .part L_0x55556bb88140, 3, 1;
L_0x55556bb87e60 .part L_0x55556bb87480, 2, 1;
L_0x55556bb88000 .concat8 [ 1 1 1 1], L_0x55556bb85e10, L_0x55556bb864e0, L_0x55556bb86c50, L_0x55556bb87630;
S_0x55556b3e62a0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b3e5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb85da0 .functor XOR 1, L_0x55556bb86210, L_0x55556bb86340, C4<0>, C4<0>;
L_0x55556bb85e10 .functor XOR 1, L_0x55556bb85da0, L_0x55556bb881e0, C4<0>, C4<0>;
L_0x55556bb85e80 .functor AND 1, L_0x55556bb86210, L_0x55556bb86340, C4<1>, C4<1>;
L_0x55556bb85f90 .functor XOR 1, L_0x55556bb86210, L_0x55556bb86340, C4<0>, C4<0>;
L_0x55556bb86000 .functor AND 1, L_0x55556bb881e0, L_0x55556bb85f90, C4<1>, C4<1>;
L_0x55556bb860c0 .functor OR 1, L_0x55556bb85e80, L_0x55556bb86000, C4<0>, C4<0>;
v0x55556b3e39d0_0 .net "A", 0 0, L_0x55556bb86210;  1 drivers
v0x55556b3e3130_0 .net "B", 0 0, L_0x55556bb86340;  1 drivers
v0x55556b3e31f0_0 .net "Cin", 0 0, L_0x55556bb881e0;  alias, 1 drivers
v0x55556b3e4150_0 .net "Cout", 0 0, L_0x55556bb860c0;  1 drivers
v0x55556b3e4210_0 .net "Sum", 0 0, L_0x55556bb85e10;  1 drivers
v0x55556b3e1ef0_0 .net *"_ivl_0", 0 0, L_0x55556bb85da0;  1 drivers
v0x55556b3e1fd0_0 .net *"_ivl_4", 0 0, L_0x55556bb85e80;  1 drivers
v0x55556b3e16c0_0 .net *"_ivl_6", 0 0, L_0x55556bb85f90;  1 drivers
v0x55556b3e17a0_0 .net *"_ivl_8", 0 0, L_0x55556bb86000;  1 drivers
S_0x55556b3df8b0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b3e5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb86470 .functor XOR 1, L_0x55556bb868e0, L_0x55556bb86a10, C4<0>, C4<0>;
L_0x55556bb864e0 .functor XOR 1, L_0x55556bb86470, L_0x55556bb86b40, C4<0>, C4<0>;
L_0x55556bb86550 .functor AND 1, L_0x55556bb868e0, L_0x55556bb86a10, C4<1>, C4<1>;
L_0x55556bb86610 .functor XOR 1, L_0x55556bb868e0, L_0x55556bb86a10, C4<0>, C4<0>;
L_0x55556bb86680 .functor AND 1, L_0x55556bb86b40, L_0x55556bb86610, C4<1>, C4<1>;
L_0x55556bb86790 .functor OR 1, L_0x55556bb86550, L_0x55556bb86680, C4<0>, C4<0>;
v0x55556b3df170_0 .net "A", 0 0, L_0x55556bb868e0;  1 drivers
v0x55556b3e00e0_0 .net "B", 0 0, L_0x55556bb86a10;  1 drivers
v0x55556b3e01a0_0 .net "Cin", 0 0, L_0x55556bb86b40;  1 drivers
v0x55556b3dd760_0 .net "Cout", 0 0, L_0x55556bb86790;  1 drivers
v0x55556b3dd820_0 .net "Sum", 0 0, L_0x55556bb864e0;  1 drivers
v0x55556b3dcf70_0 .net *"_ivl_0", 0 0, L_0x55556bb86470;  1 drivers
v0x55556b3dd050_0 .net *"_ivl_4", 0 0, L_0x55556bb86550;  1 drivers
v0x55556b3ddf90_0 .net *"_ivl_6", 0 0, L_0x55556bb86610;  1 drivers
v0x55556b3de070_0 .net *"_ivl_8", 0 0, L_0x55556bb86680;  1 drivers
S_0x55556b3db5b0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b3e5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb86be0 .functor XOR 1, L_0x55556bb870f0, L_0x55556bb87260, C4<0>, C4<0>;
L_0x55556bb86c50 .functor XOR 1, L_0x55556bb86be0, L_0x55556bb87390, C4<0>, C4<0>;
L_0x55556bb86d10 .functor AND 1, L_0x55556bb870f0, L_0x55556bb87260, C4<1>, C4<1>;
L_0x55556bb86e20 .functor XOR 1, L_0x55556bb870f0, L_0x55556bb87260, C4<0>, C4<0>;
L_0x55556bb86e90 .functor AND 1, L_0x55556bb87390, L_0x55556bb86e20, C4<1>, C4<1>;
L_0x55556bb86fa0 .functor OR 1, L_0x55556bb86d10, L_0x55556bb86e90, C4<0>, C4<0>;
v0x55556b3da100_0 .net "A", 0 0, L_0x55556bb870f0;  1 drivers
v0x55556b3d9820_0 .net "B", 0 0, L_0x55556bb87260;  1 drivers
v0x55556b3d98e0_0 .net "Cin", 0 0, L_0x55556bb87390;  1 drivers
v0x55556b3d7a10_0 .net "Cout", 0 0, L_0x55556bb86fa0;  1 drivers
v0x55556b3d7ab0_0 .net "Sum", 0 0, L_0x55556bb86c50;  1 drivers
v0x55556b3d7220_0 .net *"_ivl_0", 0 0, L_0x55556bb86be0;  1 drivers
v0x55556b3d7300_0 .net *"_ivl_4", 0 0, L_0x55556bb86d10;  1 drivers
v0x55556b3d8240_0 .net *"_ivl_6", 0 0, L_0x55556bb86e20;  1 drivers
v0x55556b3d8320_0 .net *"_ivl_8", 0 0, L_0x55556bb86e90;  1 drivers
S_0x55556b3d58e0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b3e5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb875c0 .functor XOR 1, L_0x55556bb87ae0, L_0x55556bb87ca0, C4<0>, C4<0>;
L_0x55556bb87630 .functor XOR 1, L_0x55556bb875c0, L_0x55556bb87e60, C4<0>, C4<0>;
L_0x55556bb876f0 .functor AND 1, L_0x55556bb87ae0, L_0x55556bb87ca0, C4<1>, C4<1>;
L_0x55556bb87800 .functor XOR 1, L_0x55556bb87ae0, L_0x55556bb87ca0, C4<0>, C4<0>;
L_0x55556bb87870 .functor AND 1, L_0x55556bb87e60, L_0x55556bb87800, C4<1>, C4<1>;
L_0x55556bb87980 .functor OR 1, L_0x55556bb876f0, L_0x55556bb87870, C4<0>, C4<0>;
v0x55556b3d51d0_0 .net "A", 0 0, L_0x55556bb87ae0;  1 drivers
v0x55556b3d6130_0 .net "B", 0 0, L_0x55556bb87ca0;  1 drivers
v0x55556b3d61f0_0 .net "Cin", 0 0, L_0x55556bb87e60;  1 drivers
v0x55556b3d3ec0_0 .net "Cout", 0 0, L_0x55556bb87980;  alias, 1 drivers
v0x55556b3d3f80_0 .net "Sum", 0 0, L_0x55556bb87630;  1 drivers
v0x55556b3d36b0_0 .net *"_ivl_0", 0 0, L_0x55556bb875c0;  1 drivers
v0x55556b3d1850_0 .net *"_ivl_4", 0 0, L_0x55556bb876f0;  1 drivers
v0x55556b3d1930_0 .net *"_ivl_6", 0 0, L_0x55556bb87800;  1 drivers
v0x55556b3d1060_0 .net *"_ivl_8", 0 0, L_0x55556bb87870;  1 drivers
S_0x55556b3cff30 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b3b7b60_0 .net "A", 3 0, L_0x55556bb8a610;  1 drivers
v0x55556b3b7330_0 .net "B", 3 0, L_0x55556bb8a6f0;  1 drivers
v0x55556b3b7410_0 .net "Cin", 0 0, L_0x55556bb8a790;  1 drivers
v0x55556b3b8350_0 .net "Cout", 0 0, L_0x55556bb89ef0;  1 drivers
v0x55556b3b8420_0 .net "Sum", 3 0, L_0x55556bb8a570;  1 drivers
v0x55556b3b60f0_0 .net "carry", 2 0, L_0x55556bb899f0;  1 drivers
L_0x55556bb88780 .part L_0x55556bb8a610, 0, 1;
L_0x55556bb888b0 .part L_0x55556bb8a6f0, 0, 1;
L_0x55556bb88e50 .part L_0x55556bb8a610, 1, 1;
L_0x55556bb88f80 .part L_0x55556bb8a6f0, 1, 1;
L_0x55556bb890b0 .part L_0x55556bb899f0, 0, 1;
L_0x55556bb89660 .part L_0x55556bb8a610, 2, 1;
L_0x55556bb897d0 .part L_0x55556bb8a6f0, 2, 1;
L_0x55556bb89900 .part L_0x55556bb899f0, 1, 1;
L_0x55556bb899f0 .concat8 [ 1 1 1 0], L_0x55556bb88630, L_0x55556bb88d00, L_0x55556bb89510;
L_0x55556bb8a050 .part L_0x55556bb8a610, 3, 1;
L_0x55556bb8a210 .part L_0x55556bb8a6f0, 3, 1;
L_0x55556bb8a3d0 .part L_0x55556bb899f0, 2, 1;
L_0x55556bb8a570 .concat8 [ 1 1 1 1], L_0x55556bb88380, L_0x55556bb88a50, L_0x55556bb891c0, L_0x55556bb89ba0;
S_0x55556b3cd4e0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b3cff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb88310 .functor XOR 1, L_0x55556bb88780, L_0x55556bb888b0, C4<0>, C4<0>;
L_0x55556bb88380 .functor XOR 1, L_0x55556bb88310, L_0x55556bb8a790, C4<0>, C4<0>;
L_0x55556bb883f0 .functor AND 1, L_0x55556bb88780, L_0x55556bb888b0, C4<1>, C4<1>;
L_0x55556bb88500 .functor XOR 1, L_0x55556bb88780, L_0x55556bb888b0, C4<0>, C4<0>;
L_0x55556bb88570 .functor AND 1, L_0x55556bb8a790, L_0x55556bb88500, C4<1>, C4<1>;
L_0x55556bb88630 .functor OR 1, L_0x55556bb883f0, L_0x55556bb88570, C4<0>, C4<0>;
v0x55556b3cc150_0 .net "A", 0 0, L_0x55556bb88780;  1 drivers
v0x55556b3cb870_0 .net "B", 0 0, L_0x55556bb888b0;  1 drivers
v0x55556b3cb930_0 .net "Cin", 0 0, L_0x55556bb8a790;  alias, 1 drivers
v0x55556b3ca310_0 .net "Cout", 0 0, L_0x55556bb88630;  1 drivers
v0x55556b3ca3b0_0 .net "Sum", 0 0, L_0x55556bb88380;  1 drivers
v0x55556b3c9ae0_0 .net *"_ivl_0", 0 0, L_0x55556bb88310;  1 drivers
v0x55556b3c9bc0_0 .net *"_ivl_4", 0 0, L_0x55556bb883f0;  1 drivers
v0x55556b3c7cd0_0 .net *"_ivl_6", 0 0, L_0x55556bb88500;  1 drivers
v0x55556b3c7db0_0 .net *"_ivl_8", 0 0, L_0x55556bb88570;  1 drivers
S_0x55556b3c8500 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b3cff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb889e0 .functor XOR 1, L_0x55556bb88e50, L_0x55556bb88f80, C4<0>, C4<0>;
L_0x55556bb88a50 .functor XOR 1, L_0x55556bb889e0, L_0x55556bb890b0, C4<0>, C4<0>;
L_0x55556bb88ac0 .functor AND 1, L_0x55556bb88e50, L_0x55556bb88f80, C4<1>, C4<1>;
L_0x55556bb88b80 .functor XOR 1, L_0x55556bb88e50, L_0x55556bb88f80, C4<0>, C4<0>;
L_0x55556bb88bf0 .functor AND 1, L_0x55556bb890b0, L_0x55556bb88b80, C4<1>, C4<1>;
L_0x55556bb88d00 .functor OR 1, L_0x55556bb88ac0, L_0x55556bb88bf0, C4<0>, C4<0>;
v0x55556b3c5b80_0 .net "A", 0 0, L_0x55556bb88e50;  1 drivers
v0x55556b3c5c40_0 .net "B", 0 0, L_0x55556bb88f80;  1 drivers
v0x55556b3c5390_0 .net "Cin", 0 0, L_0x55556bb890b0;  1 drivers
v0x55556b3c5430_0 .net "Cout", 0 0, L_0x55556bb88d00;  1 drivers
v0x55556b3c63b0_0 .net "Sum", 0 0, L_0x55556bb88a50;  1 drivers
v0x55556b3c6470_0 .net *"_ivl_0", 0 0, L_0x55556bb889e0;  1 drivers
v0x55556b3c4150_0 .net *"_ivl_4", 0 0, L_0x55556bb88ac0;  1 drivers
v0x55556b3c4230_0 .net *"_ivl_6", 0 0, L_0x55556bb88b80;  1 drivers
v0x55556b3c3940_0 .net *"_ivl_8", 0 0, L_0x55556bb88bf0;  1 drivers
S_0x55556b3c1b10 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b3cff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb89150 .functor XOR 1, L_0x55556bb89660, L_0x55556bb897d0, C4<0>, C4<0>;
L_0x55556bb891c0 .functor XOR 1, L_0x55556bb89150, L_0x55556bb89900, C4<0>, C4<0>;
L_0x55556bb89280 .functor AND 1, L_0x55556bb89660, L_0x55556bb897d0, C4<1>, C4<1>;
L_0x55556bb89390 .functor XOR 1, L_0x55556bb89660, L_0x55556bb897d0, C4<0>, C4<0>;
L_0x55556bb89400 .functor AND 1, L_0x55556bb89900, L_0x55556bb89390, C4<1>, C4<1>;
L_0x55556bb89510 .functor OR 1, L_0x55556bb89280, L_0x55556bb89400, C4<0>, C4<0>;
v0x55556b3c1400_0 .net "A", 0 0, L_0x55556bb89660;  1 drivers
v0x55556b3c2340_0 .net "B", 0 0, L_0x55556bb897d0;  1 drivers
v0x55556b3c2400_0 .net "Cin", 0 0, L_0x55556bb89900;  1 drivers
v0x55556b3bf9c0_0 .net "Cout", 0 0, L_0x55556bb89510;  1 drivers
v0x55556b3bfa80_0 .net "Sum", 0 0, L_0x55556bb891c0;  1 drivers
v0x55556b3bf1d0_0 .net *"_ivl_0", 0 0, L_0x55556bb89150;  1 drivers
v0x55556b3bf2b0_0 .net *"_ivl_4", 0 0, L_0x55556bb89280;  1 drivers
v0x55556b3c01f0_0 .net *"_ivl_6", 0 0, L_0x55556bb89390;  1 drivers
v0x55556b3c02d0_0 .net *"_ivl_8", 0 0, L_0x55556bb89400;  1 drivers
S_0x55556b3bd810 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b3cff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb89b30 .functor XOR 1, L_0x55556bb8a050, L_0x55556bb8a210, C4<0>, C4<0>;
L_0x55556bb89ba0 .functor XOR 1, L_0x55556bb89b30, L_0x55556bb8a3d0, C4<0>, C4<0>;
L_0x55556bb89c60 .functor AND 1, L_0x55556bb8a050, L_0x55556bb8a210, C4<1>, C4<1>;
L_0x55556bb89d70 .functor XOR 1, L_0x55556bb8a050, L_0x55556bb8a210, C4<0>, C4<0>;
L_0x55556bb89de0 .functor AND 1, L_0x55556bb8a3d0, L_0x55556bb89d70, C4<1>, C4<1>;
L_0x55556bb89ef0 .functor OR 1, L_0x55556bb89c60, L_0x55556bb89de0, C4<0>, C4<0>;
v0x55556b3bc2b0_0 .net "A", 0 0, L_0x55556bb8a050;  1 drivers
v0x55556b3bc370_0 .net "B", 0 0, L_0x55556bb8a210;  1 drivers
v0x55556b3bba80_0 .net "Cin", 0 0, L_0x55556bb8a3d0;  1 drivers
v0x55556b3bbb20_0 .net "Cout", 0 0, L_0x55556bb89ef0;  alias, 1 drivers
v0x55556b3b9c70_0 .net "Sum", 0 0, L_0x55556bb89ba0;  1 drivers
v0x55556b3b9d30_0 .net *"_ivl_0", 0 0, L_0x55556bb89b30;  1 drivers
v0x55556b3b9480_0 .net *"_ivl_4", 0 0, L_0x55556bb89c60;  1 drivers
v0x55556b3b9560_0 .net *"_ivl_6", 0 0, L_0x55556bb89d70;  1 drivers
v0x55556b3ba4a0_0 .net *"_ivl_8", 0 0, L_0x55556bb89de0;  1 drivers
S_0x55556b3b58c0 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b39e630_0 .net "A", 3 0, L_0x55556bb8ca60;  1 drivers
v0x55556b39e730_0 .net "B", 3 0, L_0x55556bb8cb00;  1 drivers
v0x55556b39de00_0 .net "Cin", 0 0, L_0x55556bb8cc30;  1 drivers
v0x55556b39dea0_0 .net "Cout", 0 0, L_0x55556bb8c2e0;  1 drivers
v0x55556b39c8a0_0 .net "Sum", 3 0, L_0x55556bb8c9c0;  1 drivers
v0x55556b39c940_0 .net "carry", 2 0, L_0x55556bb8bfb0;  1 drivers
L_0x55556bb8ad40 .part L_0x55556bb8ca60, 0, 1;
L_0x55556bb8ae70 .part L_0x55556bb8cb00, 0, 1;
L_0x55556bb8b410 .part L_0x55556bb8ca60, 1, 1;
L_0x55556bb8b540 .part L_0x55556bb8cb00, 1, 1;
L_0x55556bb8b670 .part L_0x55556bb8bfb0, 0, 1;
L_0x55556bb8bc20 .part L_0x55556bb8ca60, 2, 1;
L_0x55556bb8bd90 .part L_0x55556bb8cb00, 2, 1;
L_0x55556bb8bec0 .part L_0x55556bb8bfb0, 1, 1;
L_0x55556bb8bfb0 .concat8 [ 1 1 1 0], L_0x55556bb8ac30, L_0x55556bb8b2c0, L_0x55556bb8bad0;
L_0x55556bb8c440 .part L_0x55556bb8ca60, 3, 1;
L_0x55556bb8c660 .part L_0x55556bb8cb00, 3, 1;
L_0x55556bb8c820 .part L_0x55556bb8bfb0, 2, 1;
L_0x55556bb8c9c0 .concat8 [ 1 1 1 1], L_0x55556bb8a980, L_0x55556bb8b010, L_0x55556bb8b780, L_0x55556bb562f0;
S_0x55556b3b32c0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b3b58c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8a910 .functor XOR 1, L_0x55556bb8ad40, L_0x55556bb8ae70, C4<0>, C4<0>;
L_0x55556bb8a980 .functor XOR 1, L_0x55556bb8a910, L_0x55556bb8cc30, C4<0>, C4<0>;
L_0x55556bb8a9f0 .functor AND 1, L_0x55556bb8ad40, L_0x55556bb8ae70, C4<1>, C4<1>;
L_0x55556bb8ab00 .functor XOR 1, L_0x55556bb8ad40, L_0x55556bb8ae70, C4<0>, C4<0>;
L_0x55556bb8ab70 .functor AND 1, L_0x55556bb8cc30, L_0x55556bb8ab00, C4<1>, C4<1>;
L_0x55556bb8ac30 .functor OR 1, L_0x55556bb8a9f0, L_0x55556bb8ab70, C4<0>, C4<0>;
v0x55556b3b42e0_0 .net "A", 0 0, L_0x55556bb8ad40;  1 drivers
v0x55556b3b4380_0 .net "B", 0 0, L_0x55556bb8ae70;  1 drivers
v0x55556b3b1960_0 .net "Cin", 0 0, L_0x55556bb8cc30;  alias, 1 drivers
v0x55556b3b1a30_0 .net "Cout", 0 0, L_0x55556bb8ac30;  1 drivers
v0x55556b3b1170_0 .net "Sum", 0 0, L_0x55556bb8a980;  1 drivers
v0x55556b3b1210_0 .net *"_ivl_0", 0 0, L_0x55556bb8a910;  1 drivers
v0x55556b3b2190_0 .net *"_ivl_4", 0 0, L_0x55556bb8a9f0;  1 drivers
v0x55556b3b2270_0 .net *"_ivl_6", 0 0, L_0x55556bb8ab00;  1 drivers
v0x55556b3aff70_0 .net *"_ivl_8", 0 0, L_0x55556bb8ab70;  1 drivers
S_0x55556b3ae300 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b3b58c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8afa0 .functor XOR 1, L_0x55556bb8b410, L_0x55556bb8b540, C4<0>, C4<0>;
L_0x55556bb8b010 .functor XOR 1, L_0x55556bb8afa0, L_0x55556bb8b670, C4<0>, C4<0>;
L_0x55556bb8b080 .functor AND 1, L_0x55556bb8b410, L_0x55556bb8b540, C4<1>, C4<1>;
L_0x55556bb8b140 .functor XOR 1, L_0x55556bb8b410, L_0x55556bb8b540, C4<0>, C4<0>;
L_0x55556bb8b1b0 .functor AND 1, L_0x55556bb8b670, L_0x55556bb8b140, C4<1>, C4<1>;
L_0x55556bb8b2c0 .functor OR 1, L_0x55556bb8b080, L_0x55556bb8b1b0, C4<0>, C4<0>;
v0x55556b3adad0_0 .net "A", 0 0, L_0x55556bb8b410;  1 drivers
v0x55556b3adb90_0 .net "B", 0 0, L_0x55556bb8b540;  1 drivers
v0x55556b3ac690_0 .net "Cin", 0 0, L_0x55556bb8b670;  1 drivers
v0x55556b3ac730_0 .net "Cout", 0 0, L_0x55556bb8b2c0;  1 drivers
v0x55556b3abe60_0 .net "Sum", 0 0, L_0x55556bb8b010;  1 drivers
v0x55556b3abf20_0 .net *"_ivl_0", 0 0, L_0x55556bb8afa0;  1 drivers
v0x55556b3aa900_0 .net *"_ivl_4", 0 0, L_0x55556bb8b080;  1 drivers
v0x55556b3aa9e0_0 .net *"_ivl_6", 0 0, L_0x55556bb8b140;  1 drivers
v0x55556b3aa0d0_0 .net *"_ivl_8", 0 0, L_0x55556bb8b1b0;  1 drivers
S_0x55556b3a82c0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b3b58c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8b710 .functor XOR 1, L_0x55556bb8bc20, L_0x55556bb8bd90, C4<0>, C4<0>;
L_0x55556bb8b780 .functor XOR 1, L_0x55556bb8b710, L_0x55556bb8bec0, C4<0>, C4<0>;
L_0x55556bb8b840 .functor AND 1, L_0x55556bb8bc20, L_0x55556bb8bd90, C4<1>, C4<1>;
L_0x55556bb8b950 .functor XOR 1, L_0x55556bb8bc20, L_0x55556bb8bd90, C4<0>, C4<0>;
L_0x55556bb8b9c0 .functor AND 1, L_0x55556bb8bec0, L_0x55556bb8b950, C4<1>, C4<1>;
L_0x55556bb8bad0 .functor OR 1, L_0x55556bb8b840, L_0x55556bb8b9c0, C4<0>, C4<0>;
v0x55556b3a7b80_0 .net "A", 0 0, L_0x55556bb8bc20;  1 drivers
v0x55556b3a8af0_0 .net "B", 0 0, L_0x55556bb8bd90;  1 drivers
v0x55556b3a8bb0_0 .net "Cin", 0 0, L_0x55556bb8bec0;  1 drivers
v0x55556b3a6170_0 .net "Cout", 0 0, L_0x55556bb8bad0;  1 drivers
v0x55556b3a6210_0 .net "Sum", 0 0, L_0x55556bb8b780;  1 drivers
v0x55556b3a5980_0 .net *"_ivl_0", 0 0, L_0x55556bb8b710;  1 drivers
v0x55556b3a5a60_0 .net *"_ivl_4", 0 0, L_0x55556bb8b840;  1 drivers
v0x55556b3a69a0_0 .net *"_ivl_6", 0 0, L_0x55556bb8b950;  1 drivers
v0x55556b3a6a80_0 .net *"_ivl_8", 0 0, L_0x55556bb8b9c0;  1 drivers
S_0x55556b3a3f10 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b3b58c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556b7e0490 .functor XOR 1, L_0x55556bb8c440, L_0x55556bb8c660, C4<0>, C4<0>;
L_0x55556bb562f0 .functor XOR 1, L_0x55556b7e0490, L_0x55556bb8c820, C4<0>, C4<0>;
L_0x55556bb8c050 .functor AND 1, L_0x55556bb8c440, L_0x55556bb8c660, C4<1>, C4<1>;
L_0x55556bb8c160 .functor XOR 1, L_0x55556bb8c440, L_0x55556bb8c660, C4<0>, C4<0>;
L_0x55556bb8c1d0 .functor AND 1, L_0x55556bb8c820, L_0x55556bb8c160, C4<1>, C4<1>;
L_0x55556bb8c2e0 .functor OR 1, L_0x55556bb8c050, L_0x55556bb8c1d0, C4<0>, C4<0>;
v0x55556b3a2200_0 .net "A", 0 0, L_0x55556bb8c440;  1 drivers
v0x55556b3a1910_0 .net "B", 0 0, L_0x55556bb8c660;  1 drivers
v0x55556b3a19d0_0 .net "Cin", 0 0, L_0x55556bb8c820;  1 drivers
v0x55556b3a2930_0 .net "Cout", 0 0, L_0x55556bb8c2e0;  alias, 1 drivers
v0x55556b3a29f0_0 .net "Sum", 0 0, L_0x55556bb562f0;  1 drivers
v0x55556b39ffb0_0 .net *"_ivl_0", 0 0, L_0x55556b7e0490;  1 drivers
v0x55556b3a0090_0 .net *"_ivl_4", 0 0, L_0x55556bb8c050;  1 drivers
v0x55556b39f7c0_0 .net *"_ivl_6", 0 0, L_0x55556bb8c160;  1 drivers
v0x55556b39f8a0_0 .net *"_ivl_8", 0 0, L_0x55556bb8c1d0;  1 drivers
S_0x55556b39c070 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b383b70_0 .net "A", 3 0, L_0x55556bb8ef90;  1 drivers
v0x55556b383c70_0 .net "B", 3 0, L_0x55556bb8f0a0;  1 drivers
v0x55556b384b90_0 .net "Cin", 0 0, L_0x55556bb8f140;  1 drivers
v0x55556b384c60_0 .net "Cout", 0 0, L_0x55556bb8e810;  1 drivers
v0x55556b382210_0 .net "Sum", 3 0, L_0x55556bb8eef0;  1 drivers
v0x55556b3822b0_0 .net "carry", 2 0, L_0x55556bb8e310;  1 drivers
L_0x55556bb8d0a0 .part L_0x55556bb8ef90, 0, 1;
L_0x55556bb8d1d0 .part L_0x55556bb8f0a0, 0, 1;
L_0x55556bb8d770 .part L_0x55556bb8ef90, 1, 1;
L_0x55556bb8d8a0 .part L_0x55556bb8f0a0, 1, 1;
L_0x55556bb8d9d0 .part L_0x55556bb8e310, 0, 1;
L_0x55556bb8df80 .part L_0x55556bb8ef90, 2, 1;
L_0x55556bb8e0f0 .part L_0x55556bb8f0a0, 2, 1;
L_0x55556bb8e220 .part L_0x55556bb8e310, 1, 1;
L_0x55556bb8e310 .concat8 [ 1 1 1 0], L_0x55556bb8cf90, L_0x55556bb8d620, L_0x55556bb8de30;
L_0x55556bb8e970 .part L_0x55556bb8ef90, 3, 1;
L_0x55556bb8eb90 .part L_0x55556bb8f0a0, 3, 1;
L_0x55556bb8ed50 .part L_0x55556bb8e310, 2, 1;
L_0x55556bb8eef0 .concat8 [ 1 1 1 1], L_0x55556bb8cdd0, L_0x55556bb8d370, L_0x55556bb8dae0, L_0x55556bb8e4c0;
S_0x55556b399a70 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b39c070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8cd60 .functor XOR 1, L_0x55556bb8d0a0, L_0x55556bb8d1d0, C4<0>, C4<0>;
L_0x55556bb8cdd0 .functor XOR 1, L_0x55556bb8cd60, L_0x55556bb8f140, C4<0>, C4<0>;
L_0x55556bb8ce40 .functor AND 1, L_0x55556bb8d0a0, L_0x55556bb8d1d0, C4<1>, C4<1>;
L_0x55556bb8ceb0 .functor XOR 1, L_0x55556bb8d0a0, L_0x55556bb8d1d0, C4<0>, C4<0>;
L_0x55556bb8cf20 .functor AND 1, L_0x55556bb8f140, L_0x55556bb8ceb0, C4<1>, C4<1>;
L_0x55556bb8cf90 .functor OR 1, L_0x55556bb8ce40, L_0x55556bb8cf20, C4<0>, C4<0>;
v0x55556b39ab40_0 .net "A", 0 0, L_0x55556bb8d0a0;  1 drivers
v0x55556b398110_0 .net "B", 0 0, L_0x55556bb8d1d0;  1 drivers
v0x55556b3981d0_0 .net "Cin", 0 0, L_0x55556bb8f140;  alias, 1 drivers
v0x55556b397920_0 .net "Cout", 0 0, L_0x55556bb8cf90;  1 drivers
v0x55556b3979c0_0 .net "Sum", 0 0, L_0x55556bb8cdd0;  1 drivers
v0x55556b398940_0 .net *"_ivl_0", 0 0, L_0x55556bb8cd60;  1 drivers
v0x55556b398a20_0 .net *"_ivl_4", 0 0, L_0x55556bb8ce40;  1 drivers
v0x55556b3966e0_0 .net *"_ivl_6", 0 0, L_0x55556bb8ceb0;  1 drivers
v0x55556b3967c0_0 .net *"_ivl_8", 0 0, L_0x55556bb8cf20;  1 drivers
S_0x55556b3940a0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b39c070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8d300 .functor XOR 1, L_0x55556bb8d770, L_0x55556bb8d8a0, C4<0>, C4<0>;
L_0x55556bb8d370 .functor XOR 1, L_0x55556bb8d300, L_0x55556bb8d9d0, C4<0>, C4<0>;
L_0x55556bb8d3e0 .functor AND 1, L_0x55556bb8d770, L_0x55556bb8d8a0, C4<1>, C4<1>;
L_0x55556bb8d4a0 .functor XOR 1, L_0x55556bb8d770, L_0x55556bb8d8a0, C4<0>, C4<0>;
L_0x55556bb8d510 .functor AND 1, L_0x55556bb8d9d0, L_0x55556bb8d4a0, C4<1>, C4<1>;
L_0x55556bb8d620 .functor OR 1, L_0x55556bb8d3e0, L_0x55556bb8d510, C4<0>, C4<0>;
v0x55556b3939b0_0 .net "A", 0 0, L_0x55556bb8d770;  1 drivers
v0x55556b3948d0_0 .net "B", 0 0, L_0x55556bb8d8a0;  1 drivers
v0x55556b394990_0 .net "Cin", 0 0, L_0x55556bb8d9d0;  1 drivers
v0x55556b391f50_0 .net "Cout", 0 0, L_0x55556bb8d620;  1 drivers
v0x55556b392010_0 .net "Sum", 0 0, L_0x55556bb8d370;  1 drivers
v0x55556b391760_0 .net *"_ivl_0", 0 0, L_0x55556bb8d300;  1 drivers
v0x55556b391840_0 .net *"_ivl_4", 0 0, L_0x55556bb8d3e0;  1 drivers
v0x55556b392780_0 .net *"_ivl_6", 0 0, L_0x55556bb8d4a0;  1 drivers
v0x55556b392860_0 .net *"_ivl_8", 0 0, L_0x55556bb8d510;  1 drivers
S_0x55556b38fd30 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b39c070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8da70 .functor XOR 1, L_0x55556bb8df80, L_0x55556bb8e0f0, C4<0>, C4<0>;
L_0x55556bb8dae0 .functor XOR 1, L_0x55556bb8da70, L_0x55556bb8e220, C4<0>, C4<0>;
L_0x55556bb8dba0 .functor AND 1, L_0x55556bb8df80, L_0x55556bb8e0f0, C4<1>, C4<1>;
L_0x55556bb8dcb0 .functor XOR 1, L_0x55556bb8df80, L_0x55556bb8e0f0, C4<0>, C4<0>;
L_0x55556bb8dd20 .functor AND 1, L_0x55556bb8e220, L_0x55556bb8dcb0, C4<1>, C4<1>;
L_0x55556bb8de30 .functor OR 1, L_0x55556bb8dba0, L_0x55556bb8dd20, C4<0>, C4<0>;
v0x55556b38e9a0_0 .net "A", 0 0, L_0x55556bb8df80;  1 drivers
v0x55556b38e0c0_0 .net "B", 0 0, L_0x55556bb8e0f0;  1 drivers
v0x55556b38e180_0 .net "Cin", 0 0, L_0x55556bb8e220;  1 drivers
v0x55556b38cb60_0 .net "Cout", 0 0, L_0x55556bb8de30;  1 drivers
v0x55556b38cc20_0 .net "Sum", 0 0, L_0x55556bb8dae0;  1 drivers
v0x55556b38c330_0 .net *"_ivl_0", 0 0, L_0x55556bb8da70;  1 drivers
v0x55556b38c410_0 .net *"_ivl_4", 0 0, L_0x55556bb8dba0;  1 drivers
v0x55556b38a520_0 .net *"_ivl_6", 0 0, L_0x55556bb8dcb0;  1 drivers
v0x55556b38a600_0 .net *"_ivl_8", 0 0, L_0x55556bb8dd20;  1 drivers
S_0x55556b38ad50 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b39c070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8e450 .functor XOR 1, L_0x55556bb8e970, L_0x55556bb8eb90, C4<0>, C4<0>;
L_0x55556bb8e4c0 .functor XOR 1, L_0x55556bb8e450, L_0x55556bb8ed50, C4<0>, C4<0>;
L_0x55556bb8e580 .functor AND 1, L_0x55556bb8e970, L_0x55556bb8eb90, C4<1>, C4<1>;
L_0x55556bb8e690 .functor XOR 1, L_0x55556bb8e970, L_0x55556bb8eb90, C4<0>, C4<0>;
L_0x55556bb8e700 .functor AND 1, L_0x55556bb8ed50, L_0x55556bb8e690, C4<1>, C4<1>;
L_0x55556bb8e810 .functor OR 1, L_0x55556bb8e580, L_0x55556bb8e700, C4<0>, C4<0>;
v0x55556b388480_0 .net "A", 0 0, L_0x55556bb8e970;  1 drivers
v0x55556b387be0_0 .net "B", 0 0, L_0x55556bb8eb90;  1 drivers
v0x55556b387ca0_0 .net "Cin", 0 0, L_0x55556bb8ed50;  1 drivers
v0x55556b388c00_0 .net "Cout", 0 0, L_0x55556bb8e810;  alias, 1 drivers
v0x55556b388cc0_0 .net "Sum", 0 0, L_0x55556bb8e4c0;  1 drivers
v0x55556b3869a0_0 .net *"_ivl_0", 0 0, L_0x55556bb8e450;  1 drivers
v0x55556b386a80_0 .net *"_ivl_4", 0 0, L_0x55556bb8e580;  1 drivers
v0x55556b386170_0 .net *"_ivl_6", 0 0, L_0x55556bb8e690;  1 drivers
v0x55556b386250_0 .net *"_ivl_8", 0 0, L_0x55556bb8e700;  1 drivers
S_0x55556b381a20 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b539240_0 .net "A", 3 0, L_0x55556bb91530;  1 drivers
v0x55556b539340_0 .net "B", 3 0, L_0x55556bb915d0;  1 drivers
v0x55556b535830_0 .net "Cin", 0 0, L_0x55556bb91700;  1 drivers
v0x55556b5358d0_0 .net "Cout", 0 0, L_0x55556bb90e10;  1 drivers
v0x55556b536860_0 .net "Sum", 3 0, L_0x55556bb91490;  1 drivers
v0x55556b536900_0 .net "carry", 2 0, L_0x55556bb90910;  1 drivers
L_0x55556bb8f6a0 .part L_0x55556bb91530, 0, 1;
L_0x55556bb8f7d0 .part L_0x55556bb915d0, 0, 1;
L_0x55556bb8fd70 .part L_0x55556bb91530, 1, 1;
L_0x55556bb8fea0 .part L_0x55556bb915d0, 1, 1;
L_0x55556bb8ffd0 .part L_0x55556bb90910, 0, 1;
L_0x55556bb90580 .part L_0x55556bb91530, 2, 1;
L_0x55556bb906f0 .part L_0x55556bb915d0, 2, 1;
L_0x55556bb90820 .part L_0x55556bb90910, 1, 1;
L_0x55556bb90910 .concat8 [ 1 1 1 0], L_0x55556bb8f590, L_0x55556bb8fc20, L_0x55556bb90430;
L_0x55556bb90f70 .part L_0x55556bb91530, 3, 1;
L_0x55556bb91130 .part L_0x55556bb915d0, 3, 1;
L_0x55556bb912f0 .part L_0x55556bb90910, 2, 1;
L_0x55556bb91490 .concat8 [ 1 1 1 1], L_0x55556bb8f380, L_0x55556bb8f970, L_0x55556bb900e0, L_0x55556bb90ac0;
S_0x55556b380890 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b381a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8f030 .functor XOR 1, L_0x55556bb8f6a0, L_0x55556bb8f7d0, C4<0>, C4<0>;
L_0x55556bb8f380 .functor XOR 1, L_0x55556bb8f030, L_0x55556bb91700, C4<0>, C4<0>;
L_0x55556bb8f3f0 .functor AND 1, L_0x55556bb8f6a0, L_0x55556bb8f7d0, C4<1>, C4<1>;
L_0x55556bb8f460 .functor XOR 1, L_0x55556bb8f6a0, L_0x55556bb8f7d0, C4<0>, C4<0>;
L_0x55556bb8f4d0 .functor AND 1, L_0x55556bb91700, L_0x55556bb8f460, C4<1>, C4<1>;
L_0x55556bb8f590 .functor OR 1, L_0x55556bb8f3f0, L_0x55556bb8f4d0, C4<0>, C4<0>;
v0x55556b380110_0 .net "A", 0 0, L_0x55556bb8f6a0;  1 drivers
v0x55556b37eb00_0 .net "B", 0 0, L_0x55556bb8f7d0;  1 drivers
v0x55556b37ebc0_0 .net "Cin", 0 0, L_0x55556bb91700;  alias, 1 drivers
v0x55556b37e2d0_0 .net "Cout", 0 0, L_0x55556bb8f590;  1 drivers
v0x55556b37e370_0 .net "Sum", 0 0, L_0x55556bb8f380;  1 drivers
v0x55556b37c4c0_0 .net *"_ivl_0", 0 0, L_0x55556bb8f030;  1 drivers
v0x55556b37c5a0_0 .net *"_ivl_4", 0 0, L_0x55556bb8f3f0;  1 drivers
v0x55556b37bcd0_0 .net *"_ivl_6", 0 0, L_0x55556bb8f460;  1 drivers
v0x55556b37bdb0_0 .net *"_ivl_8", 0 0, L_0x55556bb8f4d0;  1 drivers
S_0x55556b37a370 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b381a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb8f900 .functor XOR 1, L_0x55556bb8fd70, L_0x55556bb8fea0, C4<0>, C4<0>;
L_0x55556bb8f970 .functor XOR 1, L_0x55556bb8f900, L_0x55556bb8ffd0, C4<0>, C4<0>;
L_0x55556bb8f9e0 .functor AND 1, L_0x55556bb8fd70, L_0x55556bb8fea0, C4<1>, C4<1>;
L_0x55556bb8faa0 .functor XOR 1, L_0x55556bb8fd70, L_0x55556bb8fea0, C4<0>, C4<0>;
L_0x55556bb8fb10 .functor AND 1, L_0x55556bb8ffd0, L_0x55556bb8faa0, C4<1>, C4<1>;
L_0x55556bb8fc20 .functor OR 1, L_0x55556bb8f9e0, L_0x55556bb8fb10, C4<0>, C4<0>;
v0x55556b379c30_0 .net "A", 0 0, L_0x55556bb8fd70;  1 drivers
v0x55556b37aba0_0 .net "B", 0 0, L_0x55556bb8fea0;  1 drivers
v0x55556b37ac60_0 .net "Cin", 0 0, L_0x55556bb8ffd0;  1 drivers
v0x55556b378940_0 .net "Cout", 0 0, L_0x55556bb8fc20;  1 drivers
v0x55556b378a00_0 .net "Sum", 0 0, L_0x55556bb8f970;  1 drivers
v0x55556b378110_0 .net *"_ivl_0", 0 0, L_0x55556bb8f900;  1 drivers
v0x55556b3781f0_0 .net *"_ivl_4", 0 0, L_0x55556bb8f9e0;  1 drivers
v0x55556b376300_0 .net *"_ivl_6", 0 0, L_0x55556bb8faa0;  1 drivers
v0x55556b3763e0_0 .net *"_ivl_8", 0 0, L_0x55556bb8fb10;  1 drivers
S_0x55556b376b30 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b381a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb90070 .functor XOR 1, L_0x55556bb90580, L_0x55556bb906f0, C4<0>, C4<0>;
L_0x55556bb900e0 .functor XOR 1, L_0x55556bb90070, L_0x55556bb90820, C4<0>, C4<0>;
L_0x55556bb901a0 .functor AND 1, L_0x55556bb90580, L_0x55556bb906f0, C4<1>, C4<1>;
L_0x55556bb902b0 .functor XOR 1, L_0x55556bb90580, L_0x55556bb906f0, C4<0>, C4<0>;
L_0x55556bb90320 .functor AND 1, L_0x55556bb90820, L_0x55556bb902b0, C4<1>, C4<1>;
L_0x55556bb90430 .functor OR 1, L_0x55556bb901a0, L_0x55556bb90320, C4<0>, C4<0>;
v0x55556b3740b0_0 .net "A", 0 0, L_0x55556bb90580;  1 drivers
v0x55556b3738b0_0 .net "B", 0 0, L_0x55556bb906f0;  1 drivers
v0x55556b373970_0 .net "Cin", 0 0, L_0x55556bb90820;  1 drivers
v0x55556b374830_0 .net "Cout", 0 0, L_0x55556bb90430;  1 drivers
v0x55556b3748f0_0 .net "Sum", 0 0, L_0x55556bb900e0;  1 drivers
v0x55556b5f31e0_0 .net *"_ivl_0", 0 0, L_0x55556bb90070;  1 drivers
v0x55556b5f32c0_0 .net *"_ivl_4", 0 0, L_0x55556bb901a0;  1 drivers
v0x55556b5f2e00_0 .net *"_ivl_6", 0 0, L_0x55556bb902b0;  1 drivers
v0x55556b5f2ee0_0 .net *"_ivl_8", 0 0, L_0x55556bb90320;  1 drivers
S_0x55556b597460 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b381a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb90a50 .functor XOR 1, L_0x55556bb90f70, L_0x55556bb91130, C4<0>, C4<0>;
L_0x55556bb90ac0 .functor XOR 1, L_0x55556bb90a50, L_0x55556bb912f0, C4<0>, C4<0>;
L_0x55556bb90b80 .functor AND 1, L_0x55556bb90f70, L_0x55556bb91130, C4<1>, C4<1>;
L_0x55556bb90c90 .functor XOR 1, L_0x55556bb90f70, L_0x55556bb91130, C4<0>, C4<0>;
L_0x55556bb90d00 .functor AND 1, L_0x55556bb912f0, L_0x55556bb90c90, C4<1>, C4<1>;
L_0x55556bb90e10 .functor OR 1, L_0x55556bb90b80, L_0x55556bb90d00, C4<0>, C4<0>;
v0x55556b5968d0_0 .net "A", 0 0, L_0x55556bb90f70;  1 drivers
v0x55556b4eb760_0 .net "B", 0 0, L_0x55556bb91130;  1 drivers
v0x55556b4eb820_0 .net "Cin", 0 0, L_0x55556bb912f0;  1 drivers
v0x55556b532360_0 .net "Cout", 0 0, L_0x55556bb90e10;  alias, 1 drivers
v0x55556b532420_0 .net "Sum", 0 0, L_0x55556bb90ac0;  1 drivers
v0x55556b537d60_0 .net *"_ivl_0", 0 0, L_0x55556bb90a50;  1 drivers
v0x55556b537e40_0 .net *"_ivl_4", 0 0, L_0x55556bb90b80;  1 drivers
v0x55556b5351a0_0 .net *"_ivl_6", 0 0, L_0x55556bb90c90;  1 drivers
v0x55556b535280_0 .net *"_ivl_8", 0 0, L_0x55556bb90d00;  1 drivers
S_0x55556b532d10 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b514ba0_0 .net "A", 3 0, L_0x55556bb93ae0;  1 drivers
v0x55556b514ca0_0 .net "B", 3 0, L_0x55556bb93c20;  1 drivers
v0x55556b510fb0_0 .net "Cin", 0 0, L_0x55556bb93cc0;  1 drivers
v0x55556b5110b0_0 .net "Cout", 0 0, L_0x55556bb933c0;  1 drivers
v0x55556b511fe0_0 .net "Sum", 3 0, L_0x55556bb93a40;  1 drivers
v0x55556b512080_0 .net "carry", 2 0, L_0x55556bb92ec0;  1 drivers
L_0x55556bb91c50 .part L_0x55556bb93ae0, 0, 1;
L_0x55556bb91d80 .part L_0x55556bb93c20, 0, 1;
L_0x55556bb92320 .part L_0x55556bb93ae0, 1, 1;
L_0x55556bb92450 .part L_0x55556bb93c20, 1, 1;
L_0x55556bb92580 .part L_0x55556bb92ec0, 0, 1;
L_0x55556bb92b30 .part L_0x55556bb93ae0, 2, 1;
L_0x55556bb92ca0 .part L_0x55556bb93c20, 2, 1;
L_0x55556bb92dd0 .part L_0x55556bb92ec0, 1, 1;
L_0x55556bb92ec0 .concat8 [ 1 1 1 0], L_0x55556bb91b00, L_0x55556bb921d0, L_0x55556bb929e0;
L_0x55556bb93520 .part L_0x55556bb93ae0, 3, 1;
L_0x55556bb936e0 .part L_0x55556bb93c20, 3, 1;
L_0x55556bb938a0 .part L_0x55556bb92ec0, 2, 1;
L_0x55556bb93a40 .concat8 [ 1 1 1 1], L_0x55556bb918a0, L_0x55556bb91f20, L_0x55556bb92690, L_0x55556bb93070;
S_0x55556b530980 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b532d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb91830 .functor XOR 1, L_0x55556bb91c50, L_0x55556bb91d80, C4<0>, C4<0>;
L_0x55556bb918a0 .functor XOR 1, L_0x55556bb91830, L_0x55556bb93cc0, C4<0>, C4<0>;
L_0x55556bb91910 .functor AND 1, L_0x55556bb91c50, L_0x55556bb91d80, C4<1>, C4<1>;
L_0x55556bb919d0 .functor XOR 1, L_0x55556bb91c50, L_0x55556bb91d80, C4<0>, C4<0>;
L_0x55556bb91a40 .functor AND 1, L_0x55556bb93cc0, L_0x55556bb919d0, C4<1>, C4<1>;
L_0x55556bb91b00 .functor OR 1, L_0x55556bb91910, L_0x55556bb91a40, C4<0>, C4<0>;
v0x55556b531730_0 .net "A", 0 0, L_0x55556bb91c50;  1 drivers
v0x55556b5317d0_0 .net "B", 0 0, L_0x55556bb91d80;  1 drivers
v0x55556b52cd20_0 .net "Cin", 0 0, L_0x55556bb93cc0;  alias, 1 drivers
v0x55556b52cdf0_0 .net "Cout", 0 0, L_0x55556bb91b00;  1 drivers
v0x55556b52a160_0 .net "Sum", 0 0, L_0x55556bb918a0;  1 drivers
v0x55556b52a200_0 .net *"_ivl_0", 0 0, L_0x55556bb91830;  1 drivers
v0x55556b52d310_0 .net *"_ivl_4", 0 0, L_0x55556bb91910;  1 drivers
v0x55556b52d3f0_0 .net *"_ivl_6", 0 0, L_0x55556bb919d0;  1 drivers
v0x55556b52e200_0 .net *"_ivl_8", 0 0, L_0x55556bb91a40;  1 drivers
S_0x55556b52a7f0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b532d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb91eb0 .functor XOR 1, L_0x55556bb92320, L_0x55556bb92450, C4<0>, C4<0>;
L_0x55556bb91f20 .functor XOR 1, L_0x55556bb91eb0, L_0x55556bb92580, C4<0>, C4<0>;
L_0x55556bb91f90 .functor AND 1, L_0x55556bb92320, L_0x55556bb92450, C4<1>, C4<1>;
L_0x55556bb92050 .functor XOR 1, L_0x55556bb92320, L_0x55556bb92450, C4<0>, C4<0>;
L_0x55556bb920c0 .functor AND 1, L_0x55556bb92580, L_0x55556bb92050, C4<1>, C4<1>;
L_0x55556bb921d0 .functor OR 1, L_0x55556bb91f90, L_0x55556bb920c0, C4<0>, C4<0>;
v0x55556b52b8d0_0 .net "A", 0 0, L_0x55556bb92320;  1 drivers
v0x55556b527c30_0 .net "B", 0 0, L_0x55556bb92450;  1 drivers
v0x55556b527cf0_0 .net "Cin", 0 0, L_0x55556bb92580;  1 drivers
v0x55556b528c60_0 .net "Cout", 0 0, L_0x55556bb921d0;  1 drivers
v0x55556b528d20_0 .net "Sum", 0 0, L_0x55556bb91f20;  1 drivers
v0x55556b5253e0_0 .net *"_ivl_0", 0 0, L_0x55556bb91eb0;  1 drivers
v0x55556b5254c0_0 .net *"_ivl_4", 0 0, L_0x55556bb91f90;  1 drivers
v0x55556b526410_0 .net *"_ivl_6", 0 0, L_0x55556bb92050;  1 drivers
v0x55556b5264f0_0 .net *"_ivl_8", 0 0, L_0x55556bb920c0;  1 drivers
S_0x55556b51eb20 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b532d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb92620 .functor XOR 1, L_0x55556bb92b30, L_0x55556bb92ca0, C4<0>, C4<0>;
L_0x55556bb92690 .functor XOR 1, L_0x55556bb92620, L_0x55556bb92dd0, C4<0>, C4<0>;
L_0x55556bb92750 .functor AND 1, L_0x55556bb92b30, L_0x55556bb92ca0, C4<1>, C4<1>;
L_0x55556bb92860 .functor XOR 1, L_0x55556bb92b30, L_0x55556bb92ca0, C4<0>, C4<0>;
L_0x55556bb928d0 .functor AND 1, L_0x55556bb92dd0, L_0x55556bb92860, C4<1>, C4<1>;
L_0x55556bb929e0 .functor OR 1, L_0x55556bb92750, L_0x55556bb928d0, C4<0>, C4<0>;
v0x55556b521d80_0 .net "A", 0 0, L_0x55556bb92b30;  1 drivers
v0x55556b522bc0_0 .net "B", 0 0, L_0x55556bb92ca0;  1 drivers
v0x55556b522c80_0 .net "Cin", 0 0, L_0x55556bb92dd0;  1 drivers
v0x55556b51f1b0_0 .net "Cout", 0 0, L_0x55556bb929e0;  1 drivers
v0x55556b51f250_0 .net "Sum", 0 0, L_0x55556bb92690;  1 drivers
v0x55556b5201e0_0 .net *"_ivl_0", 0 0, L_0x55556bb92620;  1 drivers
v0x55556b5202c0_0 .net *"_ivl_4", 0 0, L_0x55556bb92750;  1 drivers
v0x55556b51c5f0_0 .net *"_ivl_6", 0 0, L_0x55556bb92860;  1 drivers
v0x55556b51c6b0_0 .net *"_ivl_8", 0 0, L_0x55556bb928d0;  1 drivers
S_0x55556b519da0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b532d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb93000 .functor XOR 1, L_0x55556bb93520, L_0x55556bb936e0, C4<0>, C4<0>;
L_0x55556bb93070 .functor XOR 1, L_0x55556bb93000, L_0x55556bb938a0, C4<0>, C4<0>;
L_0x55556bb93130 .functor AND 1, L_0x55556bb93520, L_0x55556bb936e0, C4<1>, C4<1>;
L_0x55556bb93240 .functor XOR 1, L_0x55556bb93520, L_0x55556bb936e0, C4<0>, C4<0>;
L_0x55556bb932b0 .functor AND 1, L_0x55556bb938a0, L_0x55556bb93240, C4<1>, C4<1>;
L_0x55556bb933c0 .functor OR 1, L_0x55556bb93130, L_0x55556bb932b0, C4<0>, C4<0>;
v0x55556b51ae80_0 .net "A", 0 0, L_0x55556bb93520;  1 drivers
v0x55556b5160a0_0 .net "B", 0 0, L_0x55556bb936e0;  1 drivers
v0x55556b516160_0 .net "Cin", 0 0, L_0x55556bb938a0;  1 drivers
v0x55556b5134e0_0 .net "Cout", 0 0, L_0x55556bb933c0;  alias, 1 drivers
v0x55556b5135a0_0 .net "Sum", 0 0, L_0x55556bb93070;  1 drivers
v0x55556b516690_0 .net *"_ivl_0", 0 0, L_0x55556bb93000;  1 drivers
v0x55556b516770_0 .net *"_ivl_4", 0 0, L_0x55556bb93130;  1 drivers
v0x55556b517580_0 .net *"_ivl_6", 0 0, L_0x55556bb93240;  1 drivers
v0x55556b517660_0 .net *"_ivl_8", 0 0, L_0x55556bb932b0;  1 drivers
S_0x55556b50e780 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b411220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b4ec4a0_0 .net "A", 3 0, L_0x55556bb96100;  1 drivers
v0x55556b4ec5a0_0 .net "B", 3 0, L_0x55556bb93d60;  1 drivers
v0x55556b4ed4d0_0 .net "Cin", 0 0, L_0x55556bb96370;  1 drivers
v0x55556b4ed5d0_0 .net "Cout", 0 0, L_0x55556bb959f0;  alias, 1 drivers
v0x55556b4e8a80_0 .net "Sum", 3 0, L_0x55556bb96060;  1 drivers
v0x55556b4e8b20_0 .net "carry", 2 0, L_0x55556bb954f0;  1 drivers
L_0x55556bb94280 .part L_0x55556bb96100, 0, 1;
L_0x55556bb943b0 .part L_0x55556bb93d60, 0, 1;
L_0x55556bb94950 .part L_0x55556bb96100, 1, 1;
L_0x55556bb94a80 .part L_0x55556bb93d60, 1, 1;
L_0x55556bb94bb0 .part L_0x55556bb954f0, 0, 1;
L_0x55556bb95160 .part L_0x55556bb96100, 2, 1;
L_0x55556bb952d0 .part L_0x55556bb93d60, 2, 1;
L_0x55556bb95400 .part L_0x55556bb954f0, 1, 1;
L_0x55556bb954f0 .concat8 [ 1 1 1 0], L_0x55556bb94130, L_0x55556bb94800, L_0x55556bb95010;
L_0x55556bb95b40 .part L_0x55556bb96100, 3, 1;
L_0x55556bb95d00 .part L_0x55556bb93d60, 3, 1;
L_0x55556bb95ec0 .part L_0x55556bb954f0, 2, 1;
L_0x55556bb96060 .concat8 [ 1 1 1 1], L_0x55556bb93e80, L_0x55556bb94550, L_0x55556bb94cc0, L_0x55556bb956a0;
S_0x55556b50aa60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b50e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb93e10 .functor XOR 1, L_0x55556bb94280, L_0x55556bb943b0, C4<0>, C4<0>;
L_0x55556bb93e80 .functor XOR 1, L_0x55556bb93e10, L_0x55556bb96370, C4<0>, C4<0>;
L_0x55556bb93ef0 .functor AND 1, L_0x55556bb94280, L_0x55556bb943b0, C4<1>, C4<1>;
L_0x55556bb94000 .functor XOR 1, L_0x55556bb94280, L_0x55556bb943b0, C4<0>, C4<0>;
L_0x55556bb94070 .functor AND 1, L_0x55556bb96370, L_0x55556bb94000, C4<1>, C4<1>;
L_0x55556bb94130 .functor OR 1, L_0x55556bb93ef0, L_0x55556bb94070, C4<0>, C4<0>;
v0x55556b507f50_0 .net "A", 0 0, L_0x55556bb94280;  1 drivers
v0x55556b50b050_0 .net "B", 0 0, L_0x55556bb943b0;  1 drivers
v0x55556b50b110_0 .net "Cin", 0 0, L_0x55556bb96370;  alias, 1 drivers
v0x55556b50bf40_0 .net "Cout", 0 0, L_0x55556bb94130;  1 drivers
v0x55556b50c000_0 .net "Sum", 0 0, L_0x55556bb93e80;  1 drivers
v0x55556b508530_0 .net *"_ivl_0", 0 0, L_0x55556bb93e10;  1 drivers
v0x55556b508610_0 .net *"_ivl_4", 0 0, L_0x55556bb93ef0;  1 drivers
v0x55556b509560_0 .net *"_ivl_6", 0 0, L_0x55556bb94000;  1 drivers
v0x55556b509640_0 .net *"_ivl_8", 0 0, L_0x55556bb94070;  1 drivers
S_0x55556b5069a0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b50e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb944e0 .functor XOR 1, L_0x55556bb94950, L_0x55556bb94a80, C4<0>, C4<0>;
L_0x55556bb94550 .functor XOR 1, L_0x55556bb944e0, L_0x55556bb94bb0, C4<0>, C4<0>;
L_0x55556bb945c0 .functor AND 1, L_0x55556bb94950, L_0x55556bb94a80, C4<1>, C4<1>;
L_0x55556bb94680 .functor XOR 1, L_0x55556bb94950, L_0x55556bb94a80, C4<0>, C4<0>;
L_0x55556bb946f0 .functor AND 1, L_0x55556bb94bb0, L_0x55556bb94680, C4<1>, C4<1>;
L_0x55556bb94800 .functor OR 1, L_0x55556bb945c0, L_0x55556bb946f0, C4<0>, C4<0>;
v0x55556b5031d0_0 .net "A", 0 0, L_0x55556bb94950;  1 drivers
v0x55556b504150_0 .net "B", 0 0, L_0x55556bb94a80;  1 drivers
v0x55556b504210_0 .net "Cin", 0 0, L_0x55556bb94bb0;  1 drivers
v0x55556b4ff420_0 .net "Cout", 0 0, L_0x55556bb94800;  1 drivers
v0x55556b4ff4e0_0 .net "Sum", 0 0, L_0x55556bb94550;  1 drivers
v0x55556b4fc860_0 .net *"_ivl_0", 0 0, L_0x55556bb944e0;  1 drivers
v0x55556b4fc940_0 .net *"_ivl_4", 0 0, L_0x55556bb945c0;  1 drivers
v0x55556b4ffa10_0 .net *"_ivl_6", 0 0, L_0x55556bb94680;  1 drivers
v0x55556b4ffaf0_0 .net *"_ivl_8", 0 0, L_0x55556bb946f0;  1 drivers
S_0x55556b4fcef0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b50e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb94c50 .functor XOR 1, L_0x55556bb95160, L_0x55556bb952d0, C4<0>, C4<0>;
L_0x55556bb94cc0 .functor XOR 1, L_0x55556bb94c50, L_0x55556bb95400, C4<0>, C4<0>;
L_0x55556bb94d80 .functor AND 1, L_0x55556bb95160, L_0x55556bb952d0, C4<1>, C4<1>;
L_0x55556bb94e90 .functor XOR 1, L_0x55556bb95160, L_0x55556bb952d0, C4<0>, C4<0>;
L_0x55556bb94f00 .functor AND 1, L_0x55556bb95400, L_0x55556bb94e90, C4<1>, C4<1>;
L_0x55556bb95010 .functor OR 1, L_0x55556bb94d80, L_0x55556bb94f00, C4<0>, C4<0>;
v0x55556b4fdfd0_0 .net "A", 0 0, L_0x55556bb95160;  1 drivers
v0x55556b4fa330_0 .net "B", 0 0, L_0x55556bb952d0;  1 drivers
v0x55556b4fa3f0_0 .net "Cin", 0 0, L_0x55556bb95400;  1 drivers
v0x55556b4fb360_0 .net "Cout", 0 0, L_0x55556bb95010;  1 drivers
v0x55556b4fb420_0 .net "Sum", 0 0, L_0x55556bb94cc0;  1 drivers
v0x55556b4f7ae0_0 .net *"_ivl_0", 0 0, L_0x55556bb94c50;  1 drivers
v0x55556b4f7bc0_0 .net *"_ivl_4", 0 0, L_0x55556bb94d80;  1 drivers
v0x55556b4f8b10_0 .net *"_ivl_6", 0 0, L_0x55556bb94e90;  1 drivers
v0x55556b4f8bf0_0 .net *"_ivl_8", 0 0, L_0x55556bb94f00;  1 drivers
S_0x55556b4f1220 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b50e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb95630 .functor XOR 1, L_0x55556bb95b40, L_0x55556bb95d00, C4<0>, C4<0>;
L_0x55556bb956a0 .functor XOR 1, L_0x55556bb95630, L_0x55556bb95ec0, C4<0>, C4<0>;
L_0x55556bb95760 .functor AND 1, L_0x55556bb95b40, L_0x55556bb95d00, C4<1>, C4<1>;
L_0x55556bb95870 .functor XOR 1, L_0x55556bb95b40, L_0x55556bb95d00, C4<0>, C4<0>;
L_0x55556bb958e0 .functor AND 1, L_0x55556bb95ec0, L_0x55556bb95870, C4<1>, C4<1>;
L_0x55556bb959f0 .functor OR 1, L_0x55556bb95760, L_0x55556bb958e0, C4<0>, C4<0>;
v0x55556b4f4480_0 .net "A", 0 0, L_0x55556bb95b40;  1 drivers
v0x55556b4f52c0_0 .net "B", 0 0, L_0x55556bb95d00;  1 drivers
v0x55556b4f5380_0 .net "Cin", 0 0, L_0x55556bb95ec0;  1 drivers
v0x55556b4f18b0_0 .net "Cout", 0 0, L_0x55556bb959f0;  alias, 1 drivers
v0x55556b4f1970_0 .net "Sum", 0 0, L_0x55556bb956a0;  1 drivers
v0x55556b4f28e0_0 .net *"_ivl_0", 0 0, L_0x55556bb95630;  1 drivers
v0x55556b4f29c0_0 .net *"_ivl_4", 0 0, L_0x55556bb95760;  1 drivers
v0x55556b4eecf0_0 .net *"_ivl_6", 0 0, L_0x55556bb95870;  1 drivers
v0x55556b4eedd0_0 .net *"_ivl_8", 0 0, L_0x55556bb958e0;  1 drivers
S_0x55556b4e7580 .scope module, "sra_inst" "SRA" 23 58, 23 122 0, S_0x55556b885fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sra_out";
L_0x55556bb9a3a0 .functor BUFZ 32, L_0x55556bb9b220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b4e3a80_0 .net "A", 31 0, v0x55556b831380_0;  alias, 1 drivers
v0x55556b4e4aa0_0 .net "Sra_out", 31 0, L_0x55556bb9a3a0;  alias, 1 drivers
v0x55556b4e15c0_0 .net *"_ivl_1", 0 0, L_0x55556bb998b0;  1 drivers
v0x55556b4e1680_0 .net *"_ivl_11", 0 0, L_0x55556bb99d10;  1 drivers
v0x55556b4e2370_0 .net *"_ivl_13", 0 0, L_0x55556bb99e00;  1 drivers
v0x55556b4e2450_0 .net *"_ivl_15", 1 0, L_0x55556bb99ea0;  1 drivers
v0x55556b5fb7d0_0 .net *"_ivl_17", 29 0, L_0x55556bb99fe0;  1 drivers
v0x55556b5fb8b0_0 .net *"_ivl_18", 31 0, L_0x55556bb9a0d0;  1 drivers
v0x55556b600d50_0 .net *"_ivl_23", 0 0, L_0x55556bb9a300;  1 drivers
v0x55556b5ff7b0_0 .net *"_ivl_25", 0 0, L_0x55556bb9a410;  1 drivers
v0x55556b5ff890_0 .net *"_ivl_27", 3 0, L_0x55556bb9a4b0;  1 drivers
v0x55556b5fe250_0 .net *"_ivl_29", 27 0, L_0x55556bb9a5a0;  1 drivers
v0x55556b5fe310_0 .net *"_ivl_3", 0 0, L_0x55556bb99950;  1 drivers
v0x55556b5fcd10_0 .net *"_ivl_30", 31 0, L_0x55556bb9a690;  1 drivers
v0x55556b5fcdf0_0 .net *"_ivl_35", 0 0, L_0x55556bb9a9a0;  1 drivers
v0x55556b602bc0_0 .net *"_ivl_37", 0 0, L_0x55556bb9aae0;  1 drivers
v0x55556b602ca0_0 .net *"_ivl_39", 7 0, L_0x55556bb9ab80;  1 drivers
v0x55556b607c90_0 .net *"_ivl_41", 23 0, L_0x55556bb9aa40;  1 drivers
v0x55556b607d70_0 .net *"_ivl_42", 31 0, L_0x55556bb9ad20;  1 drivers
v0x55556b606170_0 .net *"_ivl_47", 0 0, L_0x55556bb9afc0;  1 drivers
v0x55556b606250_0 .net *"_ivl_49", 0 0, L_0x55556bb9ae60;  1 drivers
v0x55556b604650_0 .net *"_ivl_5", 30 0, L_0x55556bb999f0;  1 drivers
v0x55556b604710_0 .net *"_ivl_51", 15 0, L_0x55556bb9b130;  1 drivers
v0x55556b5a25c0_0 .net *"_ivl_53", 15 0, L_0x55556bb9b060;  1 drivers
v0x55556b5a26a0_0 .net *"_ivl_54", 31 0, L_0x55556bb9b350;  1 drivers
v0x55556b5e91c0_0 .net *"_ivl_6", 31 0, L_0x55556bb99a90;  1 drivers
v0x55556b5e92a0_0 .net "temp_0", 31 0, L_0x55556bb99bd0;  1 drivers
v0x55556b5eebc0_0 .net "temp_1", 31 0, L_0x55556bb9a210;  1 drivers
v0x55556b5eec80_0 .net "temp_2", 31 0, L_0x55556bb9a860;  1 drivers
v0x55556b5ec000_0 .net "temp_3", 31 0, L_0x55556bb9ac20;  1 drivers
v0x55556b5ec0e0_0 .net "temp_4", 31 0, L_0x55556bb9b220;  1 drivers
v0x55556b5ef1d0_0 .net "tmp", 4 0, L_0x55556bb9b6c0;  1 drivers
L_0x55556bb998b0 .part L_0x55556bb9b6c0, 0, 1;
L_0x55556bb99950 .part v0x55556b831380_0, 31, 1;
L_0x55556bb999f0 .part v0x55556b831380_0, 1, 31;
L_0x55556bb99a90 .concat [ 31 1 0 0], L_0x55556bb999f0, L_0x55556bb99950;
L_0x55556bb99bd0 .functor MUXZ 32, v0x55556b831380_0, L_0x55556bb99a90, L_0x55556bb998b0, C4<>;
L_0x55556bb99d10 .part L_0x55556bb9b6c0, 1, 1;
L_0x55556bb99e00 .part v0x55556b831380_0, 31, 1;
L_0x55556bb99ea0 .repeat 2, 2, L_0x55556bb99e00;
L_0x55556bb99fe0 .part L_0x55556bb99bd0, 2, 30;
L_0x55556bb9a0d0 .concat [ 30 2 0 0], L_0x55556bb99fe0, L_0x55556bb99ea0;
L_0x55556bb9a210 .functor MUXZ 32, L_0x55556bb99bd0, L_0x55556bb9a0d0, L_0x55556bb99d10, C4<>;
L_0x55556bb9a300 .part L_0x55556bb9b6c0, 2, 1;
L_0x55556bb9a410 .part v0x55556b831380_0, 31, 1;
L_0x55556bb9a4b0 .repeat 4, 4, L_0x55556bb9a410;
L_0x55556bb9a5a0 .part L_0x55556bb9a210, 4, 28;
L_0x55556bb9a690 .concat [ 28 4 0 0], L_0x55556bb9a5a0, L_0x55556bb9a4b0;
L_0x55556bb9a860 .functor MUXZ 32, L_0x55556bb9a210, L_0x55556bb9a690, L_0x55556bb9a300, C4<>;
L_0x55556bb9a9a0 .part L_0x55556bb9b6c0, 3, 1;
L_0x55556bb9aae0 .part v0x55556b831380_0, 31, 1;
L_0x55556bb9ab80 .repeat 8, 8, L_0x55556bb9aae0;
L_0x55556bb9aa40 .part L_0x55556bb9a860, 8, 24;
L_0x55556bb9ad20 .concat [ 24 8 0 0], L_0x55556bb9aa40, L_0x55556bb9ab80;
L_0x55556bb9ac20 .functor MUXZ 32, L_0x55556bb9a860, L_0x55556bb9ad20, L_0x55556bb9a9a0, C4<>;
L_0x55556bb9afc0 .part L_0x55556bb9b6c0, 4, 1;
L_0x55556bb9ae60 .part v0x55556b831380_0, 31, 1;
L_0x55556bb9b130 .repeat 16, 16, L_0x55556bb9ae60;
L_0x55556bb9b060 .part L_0x55556bb9ac20, 16, 16;
L_0x55556bb9b350 .concat [ 16 16 0 0], L_0x55556bb9b060, L_0x55556bb9b130;
L_0x55556bb9b220 .functor MUXZ 32, L_0x55556bb9ac20, L_0x55556bb9b350, L_0x55556bb9afc0, C4<>;
S_0x55556b5f00a0 .scope module, "srl_inst" "SRL" 23 57, 23 104 0, S_0x55556b885fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Srl_out";
L_0x55556bb98d50 .functor BUFZ 32, L_0x55556bb99620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b5ec690_0 .net "A", 31 0, v0x55556b831380_0;  alias, 1 drivers
v0x55556b5ec750_0 .net "Srl_out", 31 0, L_0x55556bb98d50;  alias, 1 drivers
v0x55556b5ed6c0_0 .net *"_ivl_1", 0 0, L_0x55556bb98180;  1 drivers
v0x55556b5ed780_0 .net *"_ivl_11", 0 0, L_0x55556bb98540;  1 drivers
L_0x7fce156f8da8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b5e9b70_0 .net/2u *"_ivl_12", 1 0, L_0x7fce156f8da8;  1 drivers
v0x55556b5eaba0_0 .net *"_ivl_15", 29 0, L_0x55556bb98630;  1 drivers
v0x55556b5eac80_0 .net *"_ivl_16", 31 0, L_0x55556bb98760;  1 drivers
L_0x7fce156f8d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b5e77e0_0 .net/2u *"_ivl_2", 0 0, L_0x7fce156f8d60;  1 drivers
v0x55556b5e78c0_0 .net *"_ivl_21", 0 0, L_0x55556bb98a30;  1 drivers
L_0x7fce156f8df0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55556b5e8590_0 .net/2u *"_ivl_22", 3 0, L_0x7fce156f8df0;  1 drivers
v0x55556b5e8670_0 .net *"_ivl_25", 27 0, L_0x55556bb98ad0;  1 drivers
v0x55556b5e3b80_0 .net *"_ivl_26", 31 0, L_0x55556bb98bc0;  1 drivers
v0x55556b5e3c60_0 .net *"_ivl_31", 0 0, L_0x55556bb98e60;  1 drivers
L_0x7fce156f8e38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55556b5e0fc0_0 .net/2u *"_ivl_32", 7 0, L_0x7fce156f8e38;  1 drivers
v0x55556b5e1080_0 .net *"_ivl_35", 23 0, L_0x55556bb98f00;  1 drivers
v0x55556b5e4170_0 .net *"_ivl_36", 31 0, L_0x55556bb98fa0;  1 drivers
v0x55556b5e4250_0 .net *"_ivl_41", 0 0, L_0x55556bb992b0;  1 drivers
L_0x7fce156f8e80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b5e1650_0 .net/2u *"_ivl_42", 15 0, L_0x7fce156f8e80;  1 drivers
v0x55556b5e1730_0 .net *"_ivl_45", 15 0, L_0x55556bb99350;  1 drivers
v0x55556b5e2680_0 .net *"_ivl_46", 31 0, L_0x55556bb994e0;  1 drivers
v0x55556b5e2760_0 .net *"_ivl_5", 30 0, L_0x55556bb98220;  1 drivers
v0x55556b5dea90_0 .net *"_ivl_6", 31 0, L_0x55556bb982c0;  1 drivers
v0x55556b5deb70_0 .net "temp_0", 31 0, L_0x55556bb98400;  1 drivers
v0x55556b5dfac0_0 .net "temp_1", 31 0, L_0x55556bb988a0;  1 drivers
v0x55556b5dfb80_0 .net "temp_2", 31 0, L_0x55556bb98cb0;  1 drivers
v0x55556b5dc240_0 .net "temp_3", 31 0, L_0x55556bb990e0;  1 drivers
v0x55556b5dc320_0 .net "temp_4", 31 0, L_0x55556bb99620;  1 drivers
v0x55556b5dd290_0 .net "tmp", 4 0, L_0x55556bb99440;  1 drivers
L_0x55556bb98180 .part L_0x55556bb99440, 0, 1;
L_0x55556bb98220 .part v0x55556b831380_0, 1, 31;
L_0x55556bb982c0 .concat [ 31 1 0 0], L_0x55556bb98220, L_0x7fce156f8d60;
L_0x55556bb98400 .functor MUXZ 32, v0x55556b831380_0, L_0x55556bb982c0, L_0x55556bb98180, C4<>;
L_0x55556bb98540 .part L_0x55556bb99440, 1, 1;
L_0x55556bb98630 .part L_0x55556bb98400, 2, 30;
L_0x55556bb98760 .concat [ 30 2 0 0], L_0x55556bb98630, L_0x7fce156f8da8;
L_0x55556bb988a0 .functor MUXZ 32, L_0x55556bb98400, L_0x55556bb98760, L_0x55556bb98540, C4<>;
L_0x55556bb98a30 .part L_0x55556bb99440, 2, 1;
L_0x55556bb98ad0 .part L_0x55556bb988a0, 4, 28;
L_0x55556bb98bc0 .concat [ 28 4 0 0], L_0x55556bb98ad0, L_0x7fce156f8df0;
L_0x55556bb98cb0 .functor MUXZ 32, L_0x55556bb988a0, L_0x55556bb98bc0, L_0x55556bb98a30, C4<>;
L_0x55556bb98e60 .part L_0x55556bb99440, 3, 1;
L_0x55556bb98f00 .part L_0x55556bb98cb0, 8, 24;
L_0x55556bb98fa0 .concat [ 24 8 0 0], L_0x55556bb98f00, L_0x7fce156f8e38;
L_0x55556bb990e0 .functor MUXZ 32, L_0x55556bb98cb0, L_0x55556bb98fa0, L_0x55556bb98e60, C4<>;
L_0x55556bb992b0 .part L_0x55556bb99440, 4, 1;
L_0x55556bb99350 .part L_0x55556bb990e0, 16, 16;
L_0x55556bb994e0 .concat [ 16 16 0 0], L_0x55556bb99350, L_0x7fce156f8e80;
L_0x55556bb99620 .functor MUXZ 32, L_0x55556bb990e0, L_0x55556bb994e0, L_0x55556bb992b0, C4<>;
S_0x55556b5d8540 .scope module, "sub_fa" "FA_32bit" 23 39, 24 47 0, S_0x55556b885fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b958d60_0 .net "A", 31 0, v0x55556b831380_0;  alias, 1 drivers
v0x55556b958e20_0 .net "B", 31 0, L_0x55556bb70510;  1 drivers
L_0x7fce156f8b20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55556b8a1f00_0 .net "Cin", 0 0, L_0x7fce156f8b20;  1 drivers
v0x55556b8a1fa0_0 .net "Cout", 0 0, L_0x55556bb6f720;  1 drivers
v0x55556b896ec0_0 .net "Sum", 31 0, L_0x55556bb6fe90;  alias, 1 drivers
v0x55556b896f60_0 .net "carry", 6 0, L_0x55556bb6d8f0;  1 drivers
L_0x55556bb5fa00 .part v0x55556b831380_0, 0, 4;
L_0x55556bb5faa0 .part L_0x55556bb70510, 0, 4;
L_0x55556bb61e00 .part v0x55556b831380_0, 4, 4;
L_0x55556bb61ea0 .part L_0x55556bb70510, 4, 4;
L_0x55556bb61f40 .part L_0x55556bb6d8f0, 0, 1;
L_0x55556bb64370 .part v0x55556b831380_0, 8, 4;
L_0x55556bb64410 .part L_0x55556bb70510, 8, 4;
L_0x55556bb644b0 .part L_0x55556bb6d8f0, 1, 1;
L_0x55556bb668f0 .part v0x55556b831380_0, 12, 4;
L_0x55556bb66990 .part L_0x55556bb70510, 12, 4;
L_0x55556bb66ac0 .part L_0x55556bb6d8f0, 2, 1;
L_0x55556bb68dc0 .part v0x55556b831380_0, 16, 4;
L_0x55556bb68ed0 .part L_0x55556bb70510, 16, 4;
L_0x55556bb68f70 .part L_0x55556bb6d8f0, 3, 1;
L_0x55556bb6b2e0 .part v0x55556b831380_0, 20, 4;
L_0x55556bb6b380 .part L_0x55556bb70510, 20, 4;
L_0x55556bb6b4b0 .part L_0x55556bb6d8f0, 4, 1;
L_0x55556bb6d850 .part v0x55556b831380_0, 24, 4;
L_0x55556bb6d990 .part L_0x55556bb70510, 24, 4;
L_0x55556bb6da30 .part L_0x55556bb6d8f0, 5, 1;
LS_0x55556bb6d8f0_0_0 .concat8 [ 1 1 1 1], L_0x55556bb5f2e0, L_0x55556bb616e0, L_0x55556bb63c50, L_0x55556bb661d0;
LS_0x55556bb6d8f0_0_4 .concat8 [ 1 1 1 0], L_0x55556bb686a0, L_0x55556bb6abc0, L_0x55556bb6d130;
L_0x55556bb6d8f0 .concat8 [ 4 3 0 0], LS_0x55556bb6d8f0_0_0, LS_0x55556bb6d8f0_0_4;
L_0x55556bb6fdf0 .part v0x55556b831380_0, 28, 4;
L_0x55556bb6dad0 .part L_0x55556bb70510, 28, 4;
L_0x55556bb70060 .part L_0x55556bb6d8f0, 6, 1;
LS_0x55556bb6fe90_0_0 .concat8 [ 4 4 4 4], L_0x55556bb5f960, L_0x55556bb61d60, L_0x55556bb642d0, L_0x55556bb66850;
LS_0x55556bb6fe90_0_4 .concat8 [ 4 4 4 4], L_0x55556bb68d20, L_0x55556bb6b240, L_0x55556bb6d7b0, L_0x55556bb6fd50;
L_0x55556bb6fe90 .concat8 [ 16 16 0 0], LS_0x55556bb6fe90_0_0, LS_0x55556bb6fe90_0_4;
S_0x55556b5d8b30 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b5b6280_0 .net "A", 3 0, L_0x55556bb5fa00;  1 drivers
v0x55556b5b6380_0 .net "B", 3 0, L_0x55556bb5faa0;  1 drivers
v0x55556b5b36c0_0 .net "Cin", 0 0, L_0x7fce156f8b20;  alias, 1 drivers
v0x55556b5b3790_0 .net "Cout", 0 0, L_0x55556bb5f2e0;  1 drivers
v0x55556b5b6870_0 .net "Sum", 3 0, L_0x55556bb5f960;  1 drivers
v0x55556b5b6910_0 .net "carry", 2 0, L_0x55556bb5ede0;  1 drivers
L_0x55556bb5db70 .part L_0x55556bb5fa00, 0, 1;
L_0x55556bb5dca0 .part L_0x55556bb5faa0, 0, 1;
L_0x55556bb5e240 .part L_0x55556bb5fa00, 1, 1;
L_0x55556bb5e370 .part L_0x55556bb5faa0, 1, 1;
L_0x55556bb5e4a0 .part L_0x55556bb5ede0, 0, 1;
L_0x55556bb5ea50 .part L_0x55556bb5fa00, 2, 1;
L_0x55556bb5ebc0 .part L_0x55556bb5faa0, 2, 1;
L_0x55556bb5ecf0 .part L_0x55556bb5ede0, 1, 1;
L_0x55556bb5ede0 .concat8 [ 1 1 1 0], L_0x55556bb5da20, L_0x55556bb5e0f0, L_0x55556bb5e900;
L_0x55556bb5f440 .part L_0x55556bb5fa00, 3, 1;
L_0x55556bb5f600 .part L_0x55556bb5faa0, 3, 1;
L_0x55556bb5f7c0 .part L_0x55556bb5ede0, 2, 1;
L_0x55556bb5f960 .concat8 [ 1 1 1 1], L_0x55556bb5d770, L_0x55556bb5de40, L_0x55556bb5e5b0, L_0x55556bb5ef90;
S_0x55556b5d9a20 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b5d8b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5d700 .functor XOR 1, L_0x55556bb5db70, L_0x55556bb5dca0, C4<0>, C4<0>;
L_0x55556bb5d770 .functor XOR 1, L_0x55556bb5d700, L_0x7fce156f8b20, C4<0>, C4<0>;
L_0x55556bb5d830 .functor AND 1, L_0x55556bb5db70, L_0x55556bb5dca0, C4<1>, C4<1>;
L_0x55556bb5d940 .functor XOR 1, L_0x55556bb5db70, L_0x55556bb5dca0, C4<0>, C4<0>;
L_0x55556bb5d9b0 .functor AND 1, L_0x7fce156f8b20, L_0x55556bb5d940, C4<1>, C4<1>;
L_0x55556bb5da20 .functor OR 1, L_0x55556bb5d830, L_0x55556bb5d9b0, C4<0>, C4<0>;
v0x55556b5d6110_0 .net "A", 0 0, L_0x55556bb5db70;  1 drivers
v0x55556b5d7040_0 .net "B", 0 0, L_0x55556bb5dca0;  1 drivers
v0x55556b5d7100_0 .net "Cin", 0 0, L_0x7fce156f8b20;  alias, 1 drivers
v0x55556b5d3450_0 .net "Cout", 0 0, L_0x55556bb5da20;  1 drivers
v0x55556b5d3510_0 .net "Sum", 0 0, L_0x55556bb5d770;  1 drivers
v0x55556b5d4480_0 .net *"_ivl_0", 0 0, L_0x55556bb5d700;  1 drivers
v0x55556b5d4560_0 .net *"_ivl_4", 0 0, L_0x55556bb5d830;  1 drivers
v0x55556b5d0c00_0 .net *"_ivl_6", 0 0, L_0x55556bb5d940;  1 drivers
v0x55556b5d0ce0_0 .net *"_ivl_8", 0 0, L_0x55556bb5d9b0;  1 drivers
S_0x55556b5ccf00 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b5d8b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5ddd0 .functor XOR 1, L_0x55556bb5e240, L_0x55556bb5e370, C4<0>, C4<0>;
L_0x55556bb5de40 .functor XOR 1, L_0x55556bb5ddd0, L_0x55556bb5e4a0, C4<0>, C4<0>;
L_0x55556bb5deb0 .functor AND 1, L_0x55556bb5e240, L_0x55556bb5e370, C4<1>, C4<1>;
L_0x55556bb5df70 .functor XOR 1, L_0x55556bb5e240, L_0x55556bb5e370, C4<0>, C4<0>;
L_0x55556bb5dfe0 .functor AND 1, L_0x55556bb5e4a0, L_0x55556bb5df70, C4<1>, C4<1>;
L_0x55556bb5e0f0 .functor OR 1, L_0x55556bb5deb0, L_0x55556bb5dfe0, C4<0>, C4<0>;
v0x55556b5ca340_0 .net "A", 0 0, L_0x55556bb5e240;  1 drivers
v0x55556b5ca400_0 .net "B", 0 0, L_0x55556bb5e370;  1 drivers
v0x55556b5cd4f0_0 .net "Cin", 0 0, L_0x55556bb5e4a0;  1 drivers
v0x55556b5cd590_0 .net "Cout", 0 0, L_0x55556bb5e0f0;  1 drivers
v0x55556b5ce3e0_0 .net "Sum", 0 0, L_0x55556bb5de40;  1 drivers
v0x55556b5ce4a0_0 .net *"_ivl_0", 0 0, L_0x55556bb5ddd0;  1 drivers
v0x55556b5ca9d0_0 .net *"_ivl_4", 0 0, L_0x55556bb5deb0;  1 drivers
v0x55556b5caab0_0 .net *"_ivl_6", 0 0, L_0x55556bb5df70;  1 drivers
v0x55556b5cba00_0 .net *"_ivl_8", 0 0, L_0x55556bb5dfe0;  1 drivers
S_0x55556b5c7e30 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b5d8b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5e540 .functor XOR 1, L_0x55556bb5ea50, L_0x55556bb5ebc0, C4<0>, C4<0>;
L_0x55556bb5e5b0 .functor XOR 1, L_0x55556bb5e540, L_0x55556bb5ecf0, C4<0>, C4<0>;
L_0x55556bb5e670 .functor AND 1, L_0x55556bb5ea50, L_0x55556bb5ebc0, C4<1>, C4<1>;
L_0x55556bb5e780 .functor XOR 1, L_0x55556bb5ea50, L_0x55556bb5ebc0, C4<0>, C4<0>;
L_0x55556bb5e7f0 .functor AND 1, L_0x55556bb5ecf0, L_0x55556bb5e780, C4<1>, C4<1>;
L_0x55556bb5e900 .functor OR 1, L_0x55556bb5e670, L_0x55556bb5e7f0, C4<0>, C4<0>;
v0x55556b5c8f20_0 .net "A", 0 0, L_0x55556bb5ea50;  1 drivers
v0x55556b5c55c0_0 .net "B", 0 0, L_0x55556bb5ebc0;  1 drivers
v0x55556b5c5680_0 .net "Cin", 0 0, L_0x55556bb5ecf0;  1 drivers
v0x55556b5c65f0_0 .net "Cout", 0 0, L_0x55556bb5e900;  1 drivers
v0x55556b5c6690_0 .net "Sum", 0 0, L_0x55556bb5e5b0;  1 drivers
v0x55556b5c18c0_0 .net *"_ivl_0", 0 0, L_0x55556bb5e540;  1 drivers
v0x55556b5c19a0_0 .net *"_ivl_4", 0 0, L_0x55556bb5e670;  1 drivers
v0x55556b5bed20_0 .net *"_ivl_6", 0 0, L_0x55556bb5e780;  1 drivers
v0x55556b5bee00_0 .net *"_ivl_8", 0 0, L_0x55556bb5e7f0;  1 drivers
S_0x55556b5c2da0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b5d8b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5ef20 .functor XOR 1, L_0x55556bb5f440, L_0x55556bb5f600, C4<0>, C4<0>;
L_0x55556bb5ef90 .functor XOR 1, L_0x55556bb5ef20, L_0x55556bb5f7c0, C4<0>, C4<0>;
L_0x55556bb5f050 .functor AND 1, L_0x55556bb5f440, L_0x55556bb5f600, C4<1>, C4<1>;
L_0x55556bb5f160 .functor XOR 1, L_0x55556bb5f440, L_0x55556bb5f600, C4<0>, C4<0>;
L_0x55556bb5f1d0 .functor AND 1, L_0x55556bb5f7c0, L_0x55556bb5f160, C4<1>, C4<1>;
L_0x55556bb5f2e0 .functor OR 1, L_0x55556bb5f050, L_0x55556bb5f1d0, C4<0>, C4<0>;
v0x55556b5bf440_0 .net "A", 0 0, L_0x55556bb5f440;  1 drivers
v0x55556b5c03c0_0 .net "B", 0 0, L_0x55556bb5f600;  1 drivers
v0x55556b5c0480_0 .net "Cin", 0 0, L_0x55556bb5f7c0;  1 drivers
v0x55556b5bc7d0_0 .net "Cout", 0 0, L_0x55556bb5f2e0;  alias, 1 drivers
v0x55556b5bc890_0 .net "Sum", 0 0, L_0x55556bb5ef90;  1 drivers
v0x55556b5bd800_0 .net *"_ivl_0", 0 0, L_0x55556bb5ef20;  1 drivers
v0x55556b5bd8e0_0 .net *"_ivl_4", 0 0, L_0x55556bb5f050;  1 drivers
v0x55556b5b9f80_0 .net *"_ivl_6", 0 0, L_0x55556bb5f160;  1 drivers
v0x55556b5ba060_0 .net *"_ivl_8", 0 0, L_0x55556bb5f1d0;  1 drivers
S_0x55556b5b7780 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b58fa50_0 .net "A", 3 0, L_0x55556bb61e00;  1 drivers
v0x55556b58fb50_0 .net "B", 3 0, L_0x55556bb61ea0;  1 drivers
v0x55556b592c00_0 .net "Cin", 0 0, L_0x55556bb61f40;  1 drivers
v0x55556b592ca0_0 .net "Cout", 0 0, L_0x55556bb616e0;  1 drivers
v0x55556b593af0_0 .net "Sum", 3 0, L_0x55556bb61d60;  1 drivers
v0x55556b593b90_0 .net "carry", 2 0, L_0x55556bb611e0;  1 drivers
L_0x55556bb5ff70 .part L_0x55556bb61e00, 0, 1;
L_0x55556bb600a0 .part L_0x55556bb61ea0, 0, 1;
L_0x55556bb60640 .part L_0x55556bb61e00, 1, 1;
L_0x55556bb60770 .part L_0x55556bb61ea0, 1, 1;
L_0x55556bb608a0 .part L_0x55556bb611e0, 0, 1;
L_0x55556bb60e50 .part L_0x55556bb61e00, 2, 1;
L_0x55556bb60fc0 .part L_0x55556bb61ea0, 2, 1;
L_0x55556bb610f0 .part L_0x55556bb611e0, 1, 1;
L_0x55556bb611e0 .concat8 [ 1 1 1 0], L_0x55556bb5fe60, L_0x55556bb604f0, L_0x55556bb60d00;
L_0x55556bb61840 .part L_0x55556bb61e00, 3, 1;
L_0x55556bb61a00 .part L_0x55556bb61ea0, 3, 1;
L_0x55556bb61bc0 .part L_0x55556bb611e0, 2, 1;
L_0x55556bb61d60 .concat8 [ 1 1 1 1], L_0x55556bb5fbb0, L_0x55556bb60240, L_0x55556bb609b0, L_0x55556bb61390;
S_0x55556b5b4d80 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b5b7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb5fb40 .functor XOR 1, L_0x55556bb5ff70, L_0x55556bb600a0, C4<0>, C4<0>;
L_0x55556bb5fbb0 .functor XOR 1, L_0x55556bb5fb40, L_0x55556bb61f40, C4<0>, C4<0>;
L_0x55556bb5fc20 .functor AND 1, L_0x55556bb5ff70, L_0x55556bb600a0, C4<1>, C4<1>;
L_0x55556bb5fd30 .functor XOR 1, L_0x55556bb5ff70, L_0x55556bb600a0, C4<0>, C4<0>;
L_0x55556bb5fda0 .functor AND 1, L_0x55556bb61f40, L_0x55556bb5fd30, C4<1>, C4<1>;
L_0x55556bb5fe60 .functor OR 1, L_0x55556bb5fc20, L_0x55556bb5fda0, C4<0>, C4<0>;
v0x55556b5b1240_0 .net "A", 0 0, L_0x55556bb5ff70;  1 drivers
v0x55556b5b21c0_0 .net "B", 0 0, L_0x55556bb600a0;  1 drivers
v0x55556b5b2280_0 .net "Cin", 0 0, L_0x55556bb61f40;  alias, 1 drivers
v0x55556b5ae940_0 .net "Cout", 0 0, L_0x55556bb5fe60;  1 drivers
v0x55556b5aea00_0 .net "Sum", 0 0, L_0x55556bb5fbb0;  1 drivers
v0x55556b5af970_0 .net *"_ivl_0", 0 0, L_0x55556bb5fb40;  1 drivers
v0x55556b5afa50_0 .net *"_ivl_4", 0 0, L_0x55556bb5fc20;  1 drivers
v0x55556b5aac40_0 .net *"_ivl_6", 0 0, L_0x55556bb5fd30;  1 drivers
v0x55556b5aad20_0 .net *"_ivl_8", 0 0, L_0x55556bb5fda0;  1 drivers
S_0x55556b5ab230 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b5b7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb601d0 .functor XOR 1, L_0x55556bb60640, L_0x55556bb60770, C4<0>, C4<0>;
L_0x55556bb60240 .functor XOR 1, L_0x55556bb601d0, L_0x55556bb608a0, C4<0>, C4<0>;
L_0x55556bb602b0 .functor AND 1, L_0x55556bb60640, L_0x55556bb60770, C4<1>, C4<1>;
L_0x55556bb60370 .functor XOR 1, L_0x55556bb60640, L_0x55556bb60770, C4<0>, C4<0>;
L_0x55556bb603e0 .functor AND 1, L_0x55556bb608a0, L_0x55556bb60370, C4<1>, C4<1>;
L_0x55556bb604f0 .functor OR 1, L_0x55556bb602b0, L_0x55556bb603e0, C4<0>, C4<0>;
v0x55556b5ac1d0_0 .net "A", 0 0, L_0x55556bb60640;  1 drivers
v0x55556b5a8710_0 .net "B", 0 0, L_0x55556bb60770;  1 drivers
v0x55556b5a87d0_0 .net "Cin", 0 0, L_0x55556bb608a0;  1 drivers
v0x55556b5a9740_0 .net "Cout", 0 0, L_0x55556bb604f0;  1 drivers
v0x55556b5a9800_0 .net "Sum", 0 0, L_0x55556bb60240;  1 drivers
v0x55556b5a5b50_0 .net *"_ivl_0", 0 0, L_0x55556bb601d0;  1 drivers
v0x55556b5a5c30_0 .net *"_ivl_4", 0 0, L_0x55556bb602b0;  1 drivers
v0x55556b5a6b80_0 .net *"_ivl_6", 0 0, L_0x55556bb60370;  1 drivers
v0x55556b5a6c60_0 .net *"_ivl_8", 0 0, L_0x55556bb603e0;  1 drivers
S_0x55556b5a4330 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b5b7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb60940 .functor XOR 1, L_0x55556bb60e50, L_0x55556bb60fc0, C4<0>, C4<0>;
L_0x55556bb609b0 .functor XOR 1, L_0x55556bb60940, L_0x55556bb610f0, C4<0>, C4<0>;
L_0x55556bb60a70 .functor AND 1, L_0x55556bb60e50, L_0x55556bb60fc0, C4<1>, C4<1>;
L_0x55556bb60b80 .functor XOR 1, L_0x55556bb60e50, L_0x55556bb60fc0, C4<0>, C4<0>;
L_0x55556bb60bf0 .functor AND 1, L_0x55556bb610f0, L_0x55556bb60b80, C4<1>, C4<1>;
L_0x55556bb60d00 .functor OR 1, L_0x55556bb60a70, L_0x55556bb60bf0, C4<0>, C4<0>;
v0x55556b59f9c0_0 .net "A", 0 0, L_0x55556bb60e50;  1 drivers
v0x55556b59cd20_0 .net "B", 0 0, L_0x55556bb60fc0;  1 drivers
v0x55556b59cde0_0 .net "Cin", 0 0, L_0x55556bb610f0;  1 drivers
v0x55556b59fed0_0 .net "Cout", 0 0, L_0x55556bb60d00;  1 drivers
v0x55556b59ff90_0 .net "Sum", 0 0, L_0x55556bb609b0;  1 drivers
v0x55556b5a0dc0_0 .net *"_ivl_0", 0 0, L_0x55556bb60940;  1 drivers
v0x55556b5a0ea0_0 .net *"_ivl_4", 0 0, L_0x55556bb60a70;  1 drivers
v0x55556b59d3b0_0 .net *"_ivl_6", 0 0, L_0x55556bb60b80;  1 drivers
v0x55556b59d490_0 .net *"_ivl_8", 0 0, L_0x55556bb60bf0;  1 drivers
S_0x55556b59a7f0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b5b7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb61320 .functor XOR 1, L_0x55556bb61840, L_0x55556bb61a00, C4<0>, C4<0>;
L_0x55556bb61390 .functor XOR 1, L_0x55556bb61320, L_0x55556bb61bc0, C4<0>, C4<0>;
L_0x55556bb61450 .functor AND 1, L_0x55556bb61840, L_0x55556bb61a00, C4<1>, C4<1>;
L_0x55556bb61560 .functor XOR 1, L_0x55556bb61840, L_0x55556bb61a00, C4<0>, C4<0>;
L_0x55556bb615d0 .functor AND 1, L_0x55556bb61bc0, L_0x55556bb61560, C4<1>, C4<1>;
L_0x55556bb616e0 .functor OR 1, L_0x55556bb61450, L_0x55556bb615d0, C4<0>, C4<0>;
v0x55556b59b8d0_0 .net "A", 0 0, L_0x55556bb61840;  1 drivers
v0x55556b597df0_0 .net "B", 0 0, L_0x55556bb61a00;  1 drivers
v0x55556b597eb0_0 .net "Cin", 0 0, L_0x55556bb61bc0;  1 drivers
v0x55556b598e20_0 .net "Cout", 0 0, L_0x55556bb616e0;  alias, 1 drivers
v0x55556b598ee0_0 .net "Sum", 0 0, L_0x55556bb61390;  1 drivers
v0x55556b546010_0 .net *"_ivl_0", 0 0, L_0x55556bb61320;  1 drivers
v0x55556b5460f0_0 .net *"_ivl_4", 0 0, L_0x55556bb61450;  1 drivers
v0x55556b58cc10_0 .net *"_ivl_6", 0 0, L_0x55556bb61560;  1 drivers
v0x55556b58ccf0_0 .net *"_ivl_8", 0 0, L_0x55556bb615d0;  1 drivers
S_0x55556b5900e0 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b56e420_0 .net "A", 3 0, L_0x55556bb64370;  1 drivers
v0x55556b56e520_0 .net "B", 3 0, L_0x55556bb64410;  1 drivers
v0x55556b56f450_0 .net "Cin", 0 0, L_0x55556bb644b0;  1 drivers
v0x55556b56f520_0 .net "Cout", 0 0, L_0x55556bb63c50;  1 drivers
v0x55556b56b860_0 .net "Sum", 3 0, L_0x55556bb642d0;  1 drivers
v0x55556b56b900_0 .net "carry", 2 0, L_0x55556bb63750;  1 drivers
L_0x55556bb624e0 .part L_0x55556bb64370, 0, 1;
L_0x55556bb62610 .part L_0x55556bb64410, 0, 1;
L_0x55556bb62bb0 .part L_0x55556bb64370, 1, 1;
L_0x55556bb62ce0 .part L_0x55556bb64410, 1, 1;
L_0x55556bb62e10 .part L_0x55556bb63750, 0, 1;
L_0x55556bb633c0 .part L_0x55556bb64370, 2, 1;
L_0x55556bb63530 .part L_0x55556bb64410, 2, 1;
L_0x55556bb63660 .part L_0x55556bb63750, 1, 1;
L_0x55556bb63750 .concat8 [ 1 1 1 0], L_0x55556bb62390, L_0x55556bb62a60, L_0x55556bb63270;
L_0x55556bb63db0 .part L_0x55556bb64370, 3, 1;
L_0x55556bb63f70 .part L_0x55556bb64410, 3, 1;
L_0x55556bb64130 .part L_0x55556bb63750, 2, 1;
L_0x55556bb642d0 .concat8 [ 1 1 1 1], L_0x55556bb620e0, L_0x55556bb627b0, L_0x55556bb62f20, L_0x55556bb63900;
S_0x55556b58d5c0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b5900e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb62070 .functor XOR 1, L_0x55556bb624e0, L_0x55556bb62610, C4<0>, C4<0>;
L_0x55556bb620e0 .functor XOR 1, L_0x55556bb62070, L_0x55556bb644b0, C4<0>, C4<0>;
L_0x55556bb62150 .functor AND 1, L_0x55556bb624e0, L_0x55556bb62610, C4<1>, C4<1>;
L_0x55556bb62260 .functor XOR 1, L_0x55556bb624e0, L_0x55556bb62610, C4<0>, C4<0>;
L_0x55556bb622d0 .functor AND 1, L_0x55556bb644b0, L_0x55556bb62260, C4<1>, C4<1>;
L_0x55556bb62390 .functor OR 1, L_0x55556bb62150, L_0x55556bb622d0, C4<0>, C4<0>;
v0x55556b58e6a0_0 .net "A", 0 0, L_0x55556bb624e0;  1 drivers
v0x55556b58b230_0 .net "B", 0 0, L_0x55556bb62610;  1 drivers
v0x55556b58b2d0_0 .net "Cin", 0 0, L_0x55556bb644b0;  alias, 1 drivers
v0x55556b58bfe0_0 .net "Cout", 0 0, L_0x55556bb62390;  1 drivers
v0x55556b58c0a0_0 .net "Sum", 0 0, L_0x55556bb620e0;  1 drivers
v0x55556b5875d0_0 .net *"_ivl_0", 0 0, L_0x55556bb62070;  1 drivers
v0x55556b587690_0 .net *"_ivl_4", 0 0, L_0x55556bb62150;  1 drivers
v0x55556b584a10_0 .net *"_ivl_6", 0 0, L_0x55556bb62260;  1 drivers
v0x55556b584af0_0 .net *"_ivl_8", 0 0, L_0x55556bb622d0;  1 drivers
S_0x55556b588ab0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b5900e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb62740 .functor XOR 1, L_0x55556bb62bb0, L_0x55556bb62ce0, C4<0>, C4<0>;
L_0x55556bb627b0 .functor XOR 1, L_0x55556bb62740, L_0x55556bb62e10, C4<0>, C4<0>;
L_0x55556bb62820 .functor AND 1, L_0x55556bb62bb0, L_0x55556bb62ce0, C4<1>, C4<1>;
L_0x55556bb628e0 .functor XOR 1, L_0x55556bb62bb0, L_0x55556bb62ce0, C4<0>, C4<0>;
L_0x55556bb62950 .functor AND 1, L_0x55556bb62e10, L_0x55556bb628e0, C4<1>, C4<1>;
L_0x55556bb62a60 .functor OR 1, L_0x55556bb62820, L_0x55556bb62950, C4<0>, C4<0>;
v0x55556b585150_0 .net "A", 0 0, L_0x55556bb62bb0;  1 drivers
v0x55556b5860d0_0 .net "B", 0 0, L_0x55556bb62ce0;  1 drivers
v0x55556b586190_0 .net "Cin", 0 0, L_0x55556bb62e10;  1 drivers
v0x55556b5824e0_0 .net "Cout", 0 0, L_0x55556bb62a60;  1 drivers
v0x55556b5825a0_0 .net "Sum", 0 0, L_0x55556bb627b0;  1 drivers
v0x55556b583510_0 .net *"_ivl_0", 0 0, L_0x55556bb62740;  1 drivers
v0x55556b5835f0_0 .net *"_ivl_4", 0 0, L_0x55556bb62820;  1 drivers
v0x55556b57fc90_0 .net *"_ivl_6", 0 0, L_0x55556bb628e0;  1 drivers
v0x55556b57fd70_0 .net *"_ivl_8", 0 0, L_0x55556bb62950;  1 drivers
S_0x55556b57bf90 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b5900e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb62eb0 .functor XOR 1, L_0x55556bb633c0, L_0x55556bb63530, C4<0>, C4<0>;
L_0x55556bb62f20 .functor XOR 1, L_0x55556bb62eb0, L_0x55556bb63660, C4<0>, C4<0>;
L_0x55556bb62fe0 .functor AND 1, L_0x55556bb633c0, L_0x55556bb63530, C4<1>, C4<1>;
L_0x55556bb630f0 .functor XOR 1, L_0x55556bb633c0, L_0x55556bb63530, C4<0>, C4<0>;
L_0x55556bb63160 .functor AND 1, L_0x55556bb63660, L_0x55556bb630f0, C4<1>, C4<1>;
L_0x55556bb63270 .functor OR 1, L_0x55556bb62fe0, L_0x55556bb63160, C4<0>, C4<0>;
v0x55556b579480_0 .net "A", 0 0, L_0x55556bb633c0;  1 drivers
v0x55556b57c580_0 .net "B", 0 0, L_0x55556bb63530;  1 drivers
v0x55556b57c640_0 .net "Cin", 0 0, L_0x55556bb63660;  1 drivers
v0x55556b57d470_0 .net "Cout", 0 0, L_0x55556bb63270;  1 drivers
v0x55556b57d530_0 .net "Sum", 0 0, L_0x55556bb62f20;  1 drivers
v0x55556b579a60_0 .net *"_ivl_0", 0 0, L_0x55556bb62eb0;  1 drivers
v0x55556b579b40_0 .net *"_ivl_4", 0 0, L_0x55556bb62fe0;  1 drivers
v0x55556b57aa90_0 .net *"_ivl_6", 0 0, L_0x55556bb630f0;  1 drivers
v0x55556b57ab70_0 .net *"_ivl_8", 0 0, L_0x55556bb63160;  1 drivers
S_0x55556b577ed0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b5900e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb63890 .functor XOR 1, L_0x55556bb63db0, L_0x55556bb63f70, C4<0>, C4<0>;
L_0x55556bb63900 .functor XOR 1, L_0x55556bb63890, L_0x55556bb64130, C4<0>, C4<0>;
L_0x55556bb639c0 .functor AND 1, L_0x55556bb63db0, L_0x55556bb63f70, C4<1>, C4<1>;
L_0x55556bb63ad0 .functor XOR 1, L_0x55556bb63db0, L_0x55556bb63f70, C4<0>, C4<0>;
L_0x55556bb63b40 .functor AND 1, L_0x55556bb64130, L_0x55556bb63ad0, C4<1>, C4<1>;
L_0x55556bb63c50 .functor OR 1, L_0x55556bb639c0, L_0x55556bb63b40, C4<0>, C4<0>;
v0x55556b574700_0 .net "A", 0 0, L_0x55556bb63db0;  1 drivers
v0x55556b575680_0 .net "B", 0 0, L_0x55556bb63f70;  1 drivers
v0x55556b575740_0 .net "Cin", 0 0, L_0x55556bb64130;  1 drivers
v0x55556b570950_0 .net "Cout", 0 0, L_0x55556bb63c50;  alias, 1 drivers
v0x55556b570a10_0 .net "Sum", 0 0, L_0x55556bb63900;  1 drivers
v0x55556b56dd90_0 .net *"_ivl_0", 0 0, L_0x55556bb63890;  1 drivers
v0x55556b56de70_0 .net *"_ivl_4", 0 0, L_0x55556bb639c0;  1 drivers
v0x55556b570f40_0 .net *"_ivl_6", 0 0, L_0x55556bb63ad0;  1 drivers
v0x55556b571020_0 .net *"_ivl_8", 0 0, L_0x55556bb63b40;  1 drivers
S_0x55556b56c890 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b5495a0_0 .net "A", 3 0, L_0x55556bb668f0;  1 drivers
v0x55556b5496a0_0 .net "B", 3 0, L_0x55556bb66990;  1 drivers
v0x55556b54a5d0_0 .net "Cin", 0 0, L_0x55556bb66ac0;  1 drivers
v0x55556b54a6a0_0 .net "Cout", 0 0, L_0x55556bb661d0;  1 drivers
v0x55556b546d50_0 .net "Sum", 3 0, L_0x55556bb66850;  1 drivers
v0x55556b546df0_0 .net "carry", 2 0, L_0x55556bb65cd0;  1 drivers
L_0x55556bb64a60 .part L_0x55556bb668f0, 0, 1;
L_0x55556bb64b90 .part L_0x55556bb66990, 0, 1;
L_0x55556bb65130 .part L_0x55556bb668f0, 1, 1;
L_0x55556bb65260 .part L_0x55556bb66990, 1, 1;
L_0x55556bb65390 .part L_0x55556bb65cd0, 0, 1;
L_0x55556bb65940 .part L_0x55556bb668f0, 2, 1;
L_0x55556bb65ab0 .part L_0x55556bb66990, 2, 1;
L_0x55556bb65be0 .part L_0x55556bb65cd0, 1, 1;
L_0x55556bb65cd0 .concat8 [ 1 1 1 0], L_0x55556bb64950, L_0x55556bb64fe0, L_0x55556bb657f0;
L_0x55556bb66330 .part L_0x55556bb668f0, 3, 1;
L_0x55556bb664f0 .part L_0x55556bb66990, 3, 1;
L_0x55556bb666b0 .part L_0x55556bb65cd0, 2, 1;
L_0x55556bb66850 .concat8 [ 1 1 1 1], L_0x55556bb646a0, L_0x55556bb64d30, L_0x55556bb654a0, L_0x55556bb65e80;
S_0x55556b56a040 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b56c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb64630 .functor XOR 1, L_0x55556bb64a60, L_0x55556bb64b90, C4<0>, C4<0>;
L_0x55556bb646a0 .functor XOR 1, L_0x55556bb64630, L_0x55556bb66ac0, C4<0>, C4<0>;
L_0x55556bb64710 .functor AND 1, L_0x55556bb64a60, L_0x55556bb64b90, C4<1>, C4<1>;
L_0x55556bb64820 .functor XOR 1, L_0x55556bb64a60, L_0x55556bb64b90, C4<0>, C4<0>;
L_0x55556bb64890 .functor AND 1, L_0x55556bb66ac0, L_0x55556bb64820, C4<1>, C4<1>;
L_0x55556bb64950 .functor OR 1, L_0x55556bb64710, L_0x55556bb64890, C4<0>, C4<0>;
v0x55556b565310_0 .net "A", 0 0, L_0x55556bb64a60;  1 drivers
v0x55556b5653b0_0 .net "B", 0 0, L_0x55556bb64b90;  1 drivers
v0x55556b562750_0 .net "Cin", 0 0, L_0x55556bb66ac0;  alias, 1 drivers
v0x55556b562820_0 .net "Cout", 0 0, L_0x55556bb64950;  1 drivers
v0x55556b565900_0 .net "Sum", 0 0, L_0x55556bb646a0;  1 drivers
v0x55556b5659a0_0 .net *"_ivl_0", 0 0, L_0x55556bb64630;  1 drivers
v0x55556b5667f0_0 .net *"_ivl_4", 0 0, L_0x55556bb64710;  1 drivers
v0x55556b5668d0_0 .net *"_ivl_6", 0 0, L_0x55556bb64820;  1 drivers
v0x55556b562de0_0 .net *"_ivl_8", 0 0, L_0x55556bb64890;  1 drivers
S_0x55556b563e30 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b56c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb64cc0 .functor XOR 1, L_0x55556bb65130, L_0x55556bb65260, C4<0>, C4<0>;
L_0x55556bb64d30 .functor XOR 1, L_0x55556bb64cc0, L_0x55556bb65390, C4<0>, C4<0>;
L_0x55556bb64da0 .functor AND 1, L_0x55556bb65130, L_0x55556bb65260, C4<1>, C4<1>;
L_0x55556bb64e60 .functor XOR 1, L_0x55556bb65130, L_0x55556bb65260, C4<0>, C4<0>;
L_0x55556bb64ed0 .functor AND 1, L_0x55556bb65390, L_0x55556bb64e60, C4<1>, C4<1>;
L_0x55556bb64fe0 .functor OR 1, L_0x55556bb64da0, L_0x55556bb64ed0, C4<0>, C4<0>;
v0x55556b560320_0 .net "A", 0 0, L_0x55556bb65130;  1 drivers
v0x55556b561270_0 .net "B", 0 0, L_0x55556bb65260;  1 drivers
v0x55556b561330_0 .net "Cin", 0 0, L_0x55556bb65390;  1 drivers
v0x55556b55d9d0_0 .net "Cout", 0 0, L_0x55556bb64fe0;  1 drivers
v0x55556b55da90_0 .net "Sum", 0 0, L_0x55556bb64d30;  1 drivers
v0x55556b55ea00_0 .net *"_ivl_0", 0 0, L_0x55556bb64cc0;  1 drivers
v0x55556b55eae0_0 .net *"_ivl_4", 0 0, L_0x55556bb64da0;  1 drivers
v0x55556b559cd0_0 .net *"_ivl_6", 0 0, L_0x55556bb64e60;  1 drivers
v0x55556b559db0_0 .net *"_ivl_8", 0 0, L_0x55556bb64ed0;  1 drivers
S_0x55556b55a2c0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b56c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb65430 .functor XOR 1, L_0x55556bb65940, L_0x55556bb65ab0, C4<0>, C4<0>;
L_0x55556bb654a0 .functor XOR 1, L_0x55556bb65430, L_0x55556bb65be0, C4<0>, C4<0>;
L_0x55556bb65560 .functor AND 1, L_0x55556bb65940, L_0x55556bb65ab0, C4<1>, C4<1>;
L_0x55556bb65670 .functor XOR 1, L_0x55556bb65940, L_0x55556bb65ab0, C4<0>, C4<0>;
L_0x55556bb656e0 .functor AND 1, L_0x55556bb65be0, L_0x55556bb65670, C4<1>, C4<1>;
L_0x55556bb657f0 .functor OR 1, L_0x55556bb65560, L_0x55556bb656e0, C4<0>, C4<0>;
v0x55556b55b260_0 .net "A", 0 0, L_0x55556bb65940;  1 drivers
v0x55556b5577a0_0 .net "B", 0 0, L_0x55556bb65ab0;  1 drivers
v0x55556b557860_0 .net "Cin", 0 0, L_0x55556bb65be0;  1 drivers
v0x55556b5587d0_0 .net "Cout", 0 0, L_0x55556bb657f0;  1 drivers
v0x55556b558890_0 .net "Sum", 0 0, L_0x55556bb654a0;  1 drivers
v0x55556b554be0_0 .net *"_ivl_0", 0 0, L_0x55556bb65430;  1 drivers
v0x55556b554cc0_0 .net *"_ivl_4", 0 0, L_0x55556bb65560;  1 drivers
v0x55556b555c10_0 .net *"_ivl_6", 0 0, L_0x55556bb65670;  1 drivers
v0x55556b555cf0_0 .net *"_ivl_8", 0 0, L_0x55556bb656e0;  1 drivers
S_0x55556b5533c0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b56c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb65e10 .functor XOR 1, L_0x55556bb66330, L_0x55556bb664f0, C4<0>, C4<0>;
L_0x55556bb65e80 .functor XOR 1, L_0x55556bb65e10, L_0x55556bb666b0, C4<0>, C4<0>;
L_0x55556bb65f40 .functor AND 1, L_0x55556bb66330, L_0x55556bb664f0, C4<1>, C4<1>;
L_0x55556bb66050 .functor XOR 1, L_0x55556bb66330, L_0x55556bb664f0, C4<0>, C4<0>;
L_0x55556bb660c0 .functor AND 1, L_0x55556bb666b0, L_0x55556bb66050, C4<1>, C4<1>;
L_0x55556bb661d0 .functor OR 1, L_0x55556bb65f40, L_0x55556bb660c0, C4<0>, C4<0>;
v0x55556b54e740_0 .net "A", 0 0, L_0x55556bb66330;  1 drivers
v0x55556b54bad0_0 .net "B", 0 0, L_0x55556bb664f0;  1 drivers
v0x55556b54bb90_0 .net "Cin", 0 0, L_0x55556bb666b0;  1 drivers
v0x55556b54ec80_0 .net "Cout", 0 0, L_0x55556bb661d0;  alias, 1 drivers
v0x55556b54ed40_0 .net "Sum", 0 0, L_0x55556bb65e80;  1 drivers
v0x55556b54fb70_0 .net *"_ivl_0", 0 0, L_0x55556bb65e10;  1 drivers
v0x55556b54fc50_0 .net *"_ivl_4", 0 0, L_0x55556bb65f40;  1 drivers
v0x55556b54c160_0 .net *"_ivl_6", 0 0, L_0x55556bb66050;  1 drivers
v0x55556b54c240_0 .net *"_ivl_8", 0 0, L_0x55556bb660c0;  1 drivers
S_0x55556b547d80 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b4d2d50_0 .net "A", 3 0, L_0x55556bb68dc0;  1 drivers
v0x55556b4d2e50_0 .net "B", 3 0, L_0x55556bb68ed0;  1 drivers
v0x55556b4d3c40_0 .net "Cin", 0 0, L_0x55556bb68f70;  1 drivers
v0x55556b4d3d40_0 .net "Cout", 0 0, L_0x55556bb686a0;  1 drivers
v0x55556b4d0230_0 .net "Sum", 3 0, L_0x55556bb68d20;  1 drivers
v0x55556b4d02d0_0 .net "carry", 2 0, L_0x55556bb681a0;  1 drivers
L_0x55556bb66f30 .part L_0x55556bb68dc0, 0, 1;
L_0x55556bb67060 .part L_0x55556bb68ed0, 0, 1;
L_0x55556bb67600 .part L_0x55556bb68dc0, 1, 1;
L_0x55556bb67730 .part L_0x55556bb68ed0, 1, 1;
L_0x55556bb67860 .part L_0x55556bb681a0, 0, 1;
L_0x55556bb67e10 .part L_0x55556bb68dc0, 2, 1;
L_0x55556bb67f80 .part L_0x55556bb68ed0, 2, 1;
L_0x55556bb680b0 .part L_0x55556bb681a0, 1, 1;
L_0x55556bb681a0 .concat8 [ 1 1 1 0], L_0x55556bb66e20, L_0x55556bb674b0, L_0x55556bb67cc0;
L_0x55556bb68800 .part L_0x55556bb68dc0, 3, 1;
L_0x55556bb689c0 .part L_0x55556bb68ed0, 3, 1;
L_0x55556bb68b80 .part L_0x55556bb681a0, 2, 1;
L_0x55556bb68d20 .concat8 [ 1 1 1 1], L_0x55556bb66c60, L_0x55556bb67200, L_0x55556bb67970, L_0x55556bb68350;
S_0x55556b540770 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b547d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb66bf0 .functor XOR 1, L_0x55556bb66f30, L_0x55556bb67060, C4<0>, C4<0>;
L_0x55556bb66c60 .functor XOR 1, L_0x55556bb66bf0, L_0x55556bb68f70, C4<0>, C4<0>;
L_0x55556bb66cd0 .functor AND 1, L_0x55556bb66f30, L_0x55556bb67060, C4<1>, C4<1>;
L_0x55556bb66d40 .functor XOR 1, L_0x55556bb66f30, L_0x55556bb67060, C4<0>, C4<0>;
L_0x55556bb66db0 .functor AND 1, L_0x55556bb68f70, L_0x55556bb66d40, C4<1>, C4<1>;
L_0x55556bb66e20 .functor OR 1, L_0x55556bb66cd0, L_0x55556bb66db0, C4<0>, C4<0>;
v0x55556b5439d0_0 .net "A", 0 0, L_0x55556bb66f30;  1 drivers
v0x55556b544810_0 .net "B", 0 0, L_0x55556bb67060;  1 drivers
v0x55556b5448d0_0 .net "Cin", 0 0, L_0x55556bb68f70;  alias, 1 drivers
v0x55556b540e00_0 .net "Cout", 0 0, L_0x55556bb66e20;  1 drivers
v0x55556b540ec0_0 .net "Sum", 0 0, L_0x55556bb66c60;  1 drivers
v0x55556b541e30_0 .net *"_ivl_0", 0 0, L_0x55556bb66bf0;  1 drivers
v0x55556b541f10_0 .net *"_ivl_4", 0 0, L_0x55556bb66cd0;  1 drivers
v0x55556b53e240_0 .net *"_ivl_6", 0 0, L_0x55556bb66d40;  1 drivers
v0x55556b53e320_0 .net *"_ivl_8", 0 0, L_0x55556bb66db0;  1 drivers
S_0x55556b53bd70 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b547d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb67190 .functor XOR 1, L_0x55556bb67600, L_0x55556bb67730, C4<0>, C4<0>;
L_0x55556bb67200 .functor XOR 1, L_0x55556bb67190, L_0x55556bb67860, C4<0>, C4<0>;
L_0x55556bb67270 .functor AND 1, L_0x55556bb67600, L_0x55556bb67730, C4<1>, C4<1>;
L_0x55556bb67330 .functor XOR 1, L_0x55556bb67600, L_0x55556bb67730, C4<0>, C4<0>;
L_0x55556bb673a0 .functor AND 1, L_0x55556bb67860, L_0x55556bb67330, C4<1>, C4<1>;
L_0x55556bb674b0 .functor OR 1, L_0x55556bb67270, L_0x55556bb673a0, C4<0>, C4<0>;
v0x55556b53cb80_0 .net "A", 0 0, L_0x55556bb67600;  1 drivers
v0x55556b5f4540_0 .net "B", 0 0, L_0x55556bb67730;  1 drivers
v0x55556b5f4600_0 .net "Cin", 0 0, L_0x55556bb67860;  1 drivers
v0x55556b5f9ac0_0 .net "Cout", 0 0, L_0x55556bb674b0;  1 drivers
v0x55556b5f9b80_0 .net "Sum", 0 0, L_0x55556bb67200;  1 drivers
v0x55556b5f8520_0 .net *"_ivl_0", 0 0, L_0x55556bb67190;  1 drivers
v0x55556b5f8600_0 .net *"_ivl_4", 0 0, L_0x55556bb67270;  1 drivers
v0x55556b5f6fc0_0 .net *"_ivl_6", 0 0, L_0x55556bb67330;  1 drivers
v0x55556b5f70a0_0 .net *"_ivl_8", 0 0, L_0x55556bb673a0;  1 drivers
S_0x55556b4911a0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b547d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb67900 .functor XOR 1, L_0x55556bb67e10, L_0x55556bb67f80, C4<0>, C4<0>;
L_0x55556bb67970 .functor XOR 1, L_0x55556bb67900, L_0x55556bb680b0, C4<0>, C4<0>;
L_0x55556bb67a30 .functor AND 1, L_0x55556bb67e10, L_0x55556bb67f80, C4<1>, C4<1>;
L_0x55556bb67b40 .functor XOR 1, L_0x55556bb67e10, L_0x55556bb67f80, C4<0>, C4<0>;
L_0x55556bb67bb0 .functor AND 1, L_0x55556bb680b0, L_0x55556bb67b40, C4<1>, C4<1>;
L_0x55556bb67cc0 .functor OR 1, L_0x55556bb67a30, L_0x55556bb67bb0, C4<0>, C4<0>;
v0x55556b4d7e50_0 .net "A", 0 0, L_0x55556bb67e10;  1 drivers
v0x55556b4dd7a0_0 .net "B", 0 0, L_0x55556bb67f80;  1 drivers
v0x55556b4dd860_0 .net "Cin", 0 0, L_0x55556bb680b0;  1 drivers
v0x55556b4dabe0_0 .net "Cout", 0 0, L_0x55556bb67cc0;  1 drivers
v0x55556b4daca0_0 .net "Sum", 0 0, L_0x55556bb67970;  1 drivers
v0x55556b4ddd90_0 .net *"_ivl_0", 0 0, L_0x55556bb67900;  1 drivers
v0x55556b4dde70_0 .net *"_ivl_4", 0 0, L_0x55556bb67a30;  1 drivers
v0x55556b4dec80_0 .net *"_ivl_6", 0 0, L_0x55556bb67b40;  1 drivers
v0x55556b4ded60_0 .net *"_ivl_8", 0 0, L_0x55556bb67bb0;  1 drivers
S_0x55556b4dc2a0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b547d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb682e0 .functor XOR 1, L_0x55556bb68800, L_0x55556bb689c0, C4<0>, C4<0>;
L_0x55556bb68350 .functor XOR 1, L_0x55556bb682e0, L_0x55556bb68b80, C4<0>, C4<0>;
L_0x55556bb68410 .functor AND 1, L_0x55556bb68800, L_0x55556bb689c0, C4<1>, C4<1>;
L_0x55556bb68520 .functor XOR 1, L_0x55556bb68800, L_0x55556bb689c0, C4<0>, C4<0>;
L_0x55556bb68590 .functor AND 1, L_0x55556bb68b80, L_0x55556bb68520, C4<1>, C4<1>;
L_0x55556bb686a0 .functor OR 1, L_0x55556bb68410, L_0x55556bb68590, C4<0>, C4<0>;
v0x55556b4d8800_0 .net "A", 0 0, L_0x55556bb68800;  1 drivers
v0x55556b4d9780_0 .net "B", 0 0, L_0x55556bb689c0;  1 drivers
v0x55556b4d9840_0 .net "Cin", 0 0, L_0x55556bb68b80;  1 drivers
v0x55556b4d63c0_0 .net "Cout", 0 0, L_0x55556bb686a0;  alias, 1 drivers
v0x55556b4d6480_0 .net "Sum", 0 0, L_0x55556bb68350;  1 drivers
v0x55556b4d7170_0 .net *"_ivl_0", 0 0, L_0x55556bb682e0;  1 drivers
v0x55556b4d7250_0 .net *"_ivl_4", 0 0, L_0x55556bb68410;  1 drivers
v0x55556b4d2760_0 .net *"_ivl_6", 0 0, L_0x55556bb68520;  1 drivers
v0x55556b4d2840_0 .net *"_ivl_8", 0 0, L_0x55556bb68590;  1 drivers
S_0x55556b4d1260 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b4aefa0_0 .net "A", 3 0, L_0x55556bb6b2e0;  1 drivers
v0x55556b4af0a0_0 .net "B", 3 0, L_0x55556bb6b380;  1 drivers
v0x55556b4ab3b0_0 .net "Cin", 0 0, L_0x55556bb6b4b0;  1 drivers
v0x55556b4ab480_0 .net "Cout", 0 0, L_0x55556bb6abc0;  1 drivers
v0x55556b4ac3e0_0 .net "Sum", 3 0, L_0x55556bb6b240;  1 drivers
v0x55556b4ac480_0 .net "carry", 2 0, L_0x55556bb6a6c0;  1 drivers
L_0x55556bb69450 .part L_0x55556bb6b2e0, 0, 1;
L_0x55556bb69580 .part L_0x55556bb6b380, 0, 1;
L_0x55556bb69b20 .part L_0x55556bb6b2e0, 1, 1;
L_0x55556bb69c50 .part L_0x55556bb6b380, 1, 1;
L_0x55556bb69d80 .part L_0x55556bb6a6c0, 0, 1;
L_0x55556bb6a330 .part L_0x55556bb6b2e0, 2, 1;
L_0x55556bb6a4a0 .part L_0x55556bb6b380, 2, 1;
L_0x55556bb6a5d0 .part L_0x55556bb6a6c0, 1, 1;
L_0x55556bb6a6c0 .concat8 [ 1 1 1 0], L_0x55556bb69340, L_0x55556bb699d0, L_0x55556bb6a1e0;
L_0x55556bb6ad20 .part L_0x55556bb6b2e0, 3, 1;
L_0x55556bb6aee0 .part L_0x55556bb6b380, 3, 1;
L_0x55556bb6b0a0 .part L_0x55556bb6a6c0, 2, 1;
L_0x55556bb6b240 .concat8 [ 1 1 1 1], L_0x55556bb69130, L_0x55556bb69720, L_0x55556bb69e90, L_0x55556bb6a870;
S_0x55556b4ce6a0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b4d1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb68e60 .functor XOR 1, L_0x55556bb69450, L_0x55556bb69580, C4<0>, C4<0>;
L_0x55556bb69130 .functor XOR 1, L_0x55556bb68e60, L_0x55556bb6b4b0, C4<0>, C4<0>;
L_0x55556bb691a0 .functor AND 1, L_0x55556bb69450, L_0x55556bb69580, C4<1>, C4<1>;
L_0x55556bb69210 .functor XOR 1, L_0x55556bb69450, L_0x55556bb69580, C4<0>, C4<0>;
L_0x55556bb69280 .functor AND 1, L_0x55556bb6b4b0, L_0x55556bb69210, C4<1>, C4<1>;
L_0x55556bb69340 .functor OR 1, L_0x55556bb691a0, L_0x55556bb69280, C4<0>, C4<0>;
v0x55556b4caed0_0 .net "A", 0 0, L_0x55556bb69450;  1 drivers
v0x55556b4cbe50_0 .net "B", 0 0, L_0x55556bb69580;  1 drivers
v0x55556b4cbf10_0 .net "Cin", 0 0, L_0x55556bb6b4b0;  alias, 1 drivers
v0x55556b4c7120_0 .net "Cout", 0 0, L_0x55556bb69340;  1 drivers
v0x55556b4c71e0_0 .net "Sum", 0 0, L_0x55556bb69130;  1 drivers
v0x55556b4c4560_0 .net *"_ivl_0", 0 0, L_0x55556bb68e60;  1 drivers
v0x55556b4c4640_0 .net *"_ivl_4", 0 0, L_0x55556bb691a0;  1 drivers
v0x55556b4c7710_0 .net *"_ivl_6", 0 0, L_0x55556bb69210;  1 drivers
v0x55556b4c77f0_0 .net *"_ivl_8", 0 0, L_0x55556bb69280;  1 drivers
S_0x55556b4c4bf0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b4d1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb696b0 .functor XOR 1, L_0x55556bb69b20, L_0x55556bb69c50, C4<0>, C4<0>;
L_0x55556bb69720 .functor XOR 1, L_0x55556bb696b0, L_0x55556bb69d80, C4<0>, C4<0>;
L_0x55556bb69790 .functor AND 1, L_0x55556bb69b20, L_0x55556bb69c50, C4<1>, C4<1>;
L_0x55556bb69850 .functor XOR 1, L_0x55556bb69b20, L_0x55556bb69c50, C4<0>, C4<0>;
L_0x55556bb698c0 .functor AND 1, L_0x55556bb69d80, L_0x55556bb69850, C4<1>, C4<1>;
L_0x55556bb699d0 .functor OR 1, L_0x55556bb69790, L_0x55556bb698c0, C4<0>, C4<0>;
v0x55556b4c5cd0_0 .net "A", 0 0, L_0x55556bb69b20;  1 drivers
v0x55556b4c2030_0 .net "B", 0 0, L_0x55556bb69c50;  1 drivers
v0x55556b4c20f0_0 .net "Cin", 0 0, L_0x55556bb69d80;  1 drivers
v0x55556b4c3060_0 .net "Cout", 0 0, L_0x55556bb699d0;  1 drivers
v0x55556b4c3120_0 .net "Sum", 0 0, L_0x55556bb69720;  1 drivers
v0x55556b4bf7e0_0 .net *"_ivl_0", 0 0, L_0x55556bb696b0;  1 drivers
v0x55556b4bf8c0_0 .net *"_ivl_4", 0 0, L_0x55556bb69790;  1 drivers
v0x55556b4c0810_0 .net *"_ivl_6", 0 0, L_0x55556bb69850;  1 drivers
v0x55556b4c08f0_0 .net *"_ivl_8", 0 0, L_0x55556bb698c0;  1 drivers
S_0x55556b4b8f20 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b4d1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb69e20 .functor XOR 1, L_0x55556bb6a330, L_0x55556bb6a4a0, C4<0>, C4<0>;
L_0x55556bb69e90 .functor XOR 1, L_0x55556bb69e20, L_0x55556bb6a5d0, C4<0>, C4<0>;
L_0x55556bb69f50 .functor AND 1, L_0x55556bb6a330, L_0x55556bb6a4a0, C4<1>, C4<1>;
L_0x55556bb6a060 .functor XOR 1, L_0x55556bb6a330, L_0x55556bb6a4a0, C4<0>, C4<0>;
L_0x55556bb6a0d0 .functor AND 1, L_0x55556bb6a5d0, L_0x55556bb6a060, C4<1>, C4<1>;
L_0x55556bb6a1e0 .functor OR 1, L_0x55556bb69f50, L_0x55556bb6a0d0, C4<0>, C4<0>;
v0x55556b4bc180_0 .net "A", 0 0, L_0x55556bb6a330;  1 drivers
v0x55556b4bcfc0_0 .net "B", 0 0, L_0x55556bb6a4a0;  1 drivers
v0x55556b4bd080_0 .net "Cin", 0 0, L_0x55556bb6a5d0;  1 drivers
v0x55556b4b95b0_0 .net "Cout", 0 0, L_0x55556bb6a1e0;  1 drivers
v0x55556b4b9670_0 .net "Sum", 0 0, L_0x55556bb69e90;  1 drivers
v0x55556b4ba5e0_0 .net *"_ivl_0", 0 0, L_0x55556bb69e20;  1 drivers
v0x55556b4ba6c0_0 .net *"_ivl_4", 0 0, L_0x55556bb69f50;  1 drivers
v0x55556b4b69f0_0 .net *"_ivl_6", 0 0, L_0x55556bb6a060;  1 drivers
v0x55556b4b6ad0_0 .net *"_ivl_8", 0 0, L_0x55556bb6a0d0;  1 drivers
S_0x55556b4b41a0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b4d1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6a800 .functor XOR 1, L_0x55556bb6ad20, L_0x55556bb6aee0, C4<0>, C4<0>;
L_0x55556bb6a870 .functor XOR 1, L_0x55556bb6a800, L_0x55556bb6b0a0, C4<0>, C4<0>;
L_0x55556bb6a930 .functor AND 1, L_0x55556bb6ad20, L_0x55556bb6aee0, C4<1>, C4<1>;
L_0x55556bb6aa40 .functor XOR 1, L_0x55556bb6ad20, L_0x55556bb6aee0, C4<0>, C4<0>;
L_0x55556bb6aab0 .functor AND 1, L_0x55556bb6b0a0, L_0x55556bb6aa40, C4<1>, C4<1>;
L_0x55556bb6abc0 .functor OR 1, L_0x55556bb6a930, L_0x55556bb6aab0, C4<0>, C4<0>;
v0x55556b4b5280_0 .net "A", 0 0, L_0x55556bb6ad20;  1 drivers
v0x55556b4b04a0_0 .net "B", 0 0, L_0x55556bb6aee0;  1 drivers
v0x55556b4b0560_0 .net "Cin", 0 0, L_0x55556bb6b0a0;  1 drivers
v0x55556b4ad8e0_0 .net "Cout", 0 0, L_0x55556bb6abc0;  alias, 1 drivers
v0x55556b4ad9a0_0 .net "Sum", 0 0, L_0x55556bb6a870;  1 drivers
v0x55556b4b0a90_0 .net *"_ivl_0", 0 0, L_0x55556bb6a800;  1 drivers
v0x55556b4b0b70_0 .net *"_ivl_4", 0 0, L_0x55556bb6a930;  1 drivers
v0x55556b4b1980_0 .net *"_ivl_6", 0 0, L_0x55556bb6aa40;  1 drivers
v0x55556b4b1a60_0 .net *"_ivl_8", 0 0, L_0x55556bb6aab0;  1 drivers
S_0x55556b4a8b60 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b486ab0_0 .net "A", 3 0, L_0x55556bb6d850;  1 drivers
v0x55556b486bb0_0 .net "B", 3 0, L_0x55556bb6d990;  1 drivers
v0x55556b487ae0_0 .net "Cin", 0 0, L_0x55556bb6da30;  1 drivers
v0x55556b487be0_0 .net "Cout", 0 0, L_0x55556bb6d130;  1 drivers
v0x55556b2e0660_0 .net "Sum", 3 0, L_0x55556bb6d7b0;  1 drivers
v0x55556b2e0700_0 .net "carry", 2 0, L_0x55556bb6cc30;  1 drivers
L_0x55556bb6b970 .part L_0x55556bb6d850, 0, 1;
L_0x55556bb6baa0 .part L_0x55556bb6d990, 0, 1;
L_0x55556bb6c090 .part L_0x55556bb6d850, 1, 1;
L_0x55556bb6c1c0 .part L_0x55556bb6d990, 1, 1;
L_0x55556bb6c2f0 .part L_0x55556bb6cc30, 0, 1;
L_0x55556bb6c8a0 .part L_0x55556bb6d850, 2, 1;
L_0x55556bb6ca10 .part L_0x55556bb6d990, 2, 1;
L_0x55556bb6cb40 .part L_0x55556bb6cc30, 1, 1;
L_0x55556bb6cc30 .concat8 [ 1 1 1 0], L_0x55556bb6b860, L_0x55556bb6bf40, L_0x55556bb6c750;
L_0x55556bb6d290 .part L_0x55556bb6d850, 3, 1;
L_0x55556bb6d450 .part L_0x55556bb6d990, 3, 1;
L_0x55556bb6d610 .part L_0x55556bb6cc30, 2, 1;
L_0x55556bb6d7b0 .concat8 [ 1 1 1 1], L_0x55556bb6b650, L_0x55556bb6bc40, L_0x55556bb6c400, L_0x55556bb6cde0;
S_0x55556b4a4e60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b4a8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6b5e0 .functor XOR 1, L_0x55556bb6b970, L_0x55556bb6baa0, C4<0>, C4<0>;
L_0x55556bb6b650 .functor XOR 1, L_0x55556bb6b5e0, L_0x55556bb6da30, C4<0>, C4<0>;
L_0x55556bb6b6c0 .functor AND 1, L_0x55556bb6b970, L_0x55556bb6baa0, C4<1>, C4<1>;
L_0x55556bb6b730 .functor XOR 1, L_0x55556bb6b970, L_0x55556bb6baa0, C4<0>, C4<0>;
L_0x55556bb6b7a0 .functor AND 1, L_0x55556bb6da30, L_0x55556bb6b730, C4<1>, C4<1>;
L_0x55556bb6b860 .functor OR 1, L_0x55556bb6b6c0, L_0x55556bb6b7a0, C4<0>, C4<0>;
v0x55556b4a2350_0 .net "A", 0 0, L_0x55556bb6b970;  1 drivers
v0x55556b4a5450_0 .net "B", 0 0, L_0x55556bb6baa0;  1 drivers
v0x55556b4a5510_0 .net "Cin", 0 0, L_0x55556bb6da30;  alias, 1 drivers
v0x55556b4a6340_0 .net "Cout", 0 0, L_0x55556bb6b860;  1 drivers
v0x55556b4a6400_0 .net "Sum", 0 0, L_0x55556bb6b650;  1 drivers
v0x55556b4a2930_0 .net *"_ivl_0", 0 0, L_0x55556bb6b5e0;  1 drivers
v0x55556b4a2a10_0 .net *"_ivl_4", 0 0, L_0x55556bb6b6c0;  1 drivers
v0x55556b4a3960_0 .net *"_ivl_6", 0 0, L_0x55556bb6b730;  1 drivers
v0x55556b4a3a40_0 .net *"_ivl_8", 0 0, L_0x55556bb6b7a0;  1 drivers
S_0x55556b4a0da0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b4a8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6bbd0 .functor XOR 1, L_0x55556bb6c090, L_0x55556bb6c1c0, C4<0>, C4<0>;
L_0x55556bb6bc40 .functor XOR 1, L_0x55556bb6bbd0, L_0x55556bb6c2f0, C4<0>, C4<0>;
L_0x55556bb6bcb0 .functor AND 1, L_0x55556bb6c090, L_0x55556bb6c1c0, C4<1>, C4<1>;
L_0x55556bb6bdc0 .functor XOR 1, L_0x55556bb6c090, L_0x55556bb6c1c0, C4<0>, C4<0>;
L_0x55556bb6be30 .functor AND 1, L_0x55556bb6c2f0, L_0x55556bb6bdc0, C4<1>, C4<1>;
L_0x55556bb6bf40 .functor OR 1, L_0x55556bb6bcb0, L_0x55556bb6be30, C4<0>, C4<0>;
v0x55556b49d5d0_0 .net "A", 0 0, L_0x55556bb6c090;  1 drivers
v0x55556b49e550_0 .net "B", 0 0, L_0x55556bb6c1c0;  1 drivers
v0x55556b49e610_0 .net "Cin", 0 0, L_0x55556bb6c2f0;  1 drivers
v0x55556b499820_0 .net "Cout", 0 0, L_0x55556bb6bf40;  1 drivers
v0x55556b4998e0_0 .net "Sum", 0 0, L_0x55556bb6bc40;  1 drivers
v0x55556b496c60_0 .net *"_ivl_0", 0 0, L_0x55556bb6bbd0;  1 drivers
v0x55556b496d40_0 .net *"_ivl_4", 0 0, L_0x55556bb6bcb0;  1 drivers
v0x55556b499e10_0 .net *"_ivl_6", 0 0, L_0x55556bb6bdc0;  1 drivers
v0x55556b499ef0_0 .net *"_ivl_8", 0 0, L_0x55556bb6be30;  1 drivers
S_0x55556b4972f0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b4a8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6c390 .functor XOR 1, L_0x55556bb6c8a0, L_0x55556bb6ca10, C4<0>, C4<0>;
L_0x55556bb6c400 .functor XOR 1, L_0x55556bb6c390, L_0x55556bb6cb40, C4<0>, C4<0>;
L_0x55556bb6c4c0 .functor AND 1, L_0x55556bb6c8a0, L_0x55556bb6ca10, C4<1>, C4<1>;
L_0x55556bb6c5d0 .functor XOR 1, L_0x55556bb6c8a0, L_0x55556bb6ca10, C4<0>, C4<0>;
L_0x55556bb6c640 .functor AND 1, L_0x55556bb6cb40, L_0x55556bb6c5d0, C4<1>, C4<1>;
L_0x55556bb6c750 .functor OR 1, L_0x55556bb6c4c0, L_0x55556bb6c640, C4<0>, C4<0>;
v0x55556b4983d0_0 .net "A", 0 0, L_0x55556bb6c8a0;  1 drivers
v0x55556b494730_0 .net "B", 0 0, L_0x55556bb6ca10;  1 drivers
v0x55556b4947f0_0 .net "Cin", 0 0, L_0x55556bb6cb40;  1 drivers
v0x55556b495760_0 .net "Cout", 0 0, L_0x55556bb6c750;  1 drivers
v0x55556b495820_0 .net "Sum", 0 0, L_0x55556bb6c400;  1 drivers
v0x55556b491ee0_0 .net *"_ivl_0", 0 0, L_0x55556bb6c390;  1 drivers
v0x55556b491fc0_0 .net *"_ivl_4", 0 0, L_0x55556bb6c4c0;  1 drivers
v0x55556b492f10_0 .net *"_ivl_6", 0 0, L_0x55556bb6c5d0;  1 drivers
v0x55556b492ff0_0 .net *"_ivl_8", 0 0, L_0x55556bb6c640;  1 drivers
S_0x55556b48b900 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b4a8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6cd70 .functor XOR 1, L_0x55556bb6d290, L_0x55556bb6d450, C4<0>, C4<0>;
L_0x55556bb6cde0 .functor XOR 1, L_0x55556bb6cd70, L_0x55556bb6d610, C4<0>, C4<0>;
L_0x55556bb6cea0 .functor AND 1, L_0x55556bb6d290, L_0x55556bb6d450, C4<1>, C4<1>;
L_0x55556bb6cfb0 .functor XOR 1, L_0x55556bb6d290, L_0x55556bb6d450, C4<0>, C4<0>;
L_0x55556bb6d020 .functor AND 1, L_0x55556bb6d610, L_0x55556bb6cfb0, C4<1>, C4<1>;
L_0x55556bb6d130 .functor OR 1, L_0x55556bb6cea0, L_0x55556bb6d020, C4<0>, C4<0>;
v0x55556b48eb60_0 .net "A", 0 0, L_0x55556bb6d290;  1 drivers
v0x55556b48f9a0_0 .net "B", 0 0, L_0x55556bb6d450;  1 drivers
v0x55556b48fa60_0 .net "Cin", 0 0, L_0x55556bb6d610;  1 drivers
v0x55556b48bf90_0 .net "Cout", 0 0, L_0x55556bb6d130;  alias, 1 drivers
v0x55556b48c050_0 .net "Sum", 0 0, L_0x55556bb6cde0;  1 drivers
v0x55556b48cfc0_0 .net *"_ivl_0", 0 0, L_0x55556bb6cd70;  1 drivers
v0x55556b48d0a0_0 .net *"_ivl_4", 0 0, L_0x55556bb6cea0;  1 drivers
v0x55556b4893d0_0 .net *"_ivl_6", 0 0, L_0x55556bb6cfb0;  1 drivers
v0x55556b4894b0_0 .net *"_ivl_8", 0 0, L_0x55556bb6d020;  1 drivers
S_0x55556b2c5470 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b5d8540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b799a50_0 .net "A", 3 0, L_0x55556bb6fdf0;  1 drivers
v0x55556b799b50_0 .net "B", 3 0, L_0x55556bb6dad0;  1 drivers
v0x55556b78e410_0 .net "Cin", 0 0, L_0x55556bb70060;  1 drivers
v0x55556b78e4b0_0 .net "Cout", 0 0, L_0x55556bb6f720;  alias, 1 drivers
v0x55556b8fc7b0_0 .net "Sum", 3 0, L_0x55556bb6fd50;  1 drivers
v0x55556b8fc850_0 .net "carry", 2 0, L_0x55556bb6f220;  1 drivers
L_0x55556bb6dfb0 .part L_0x55556bb6fdf0, 0, 1;
L_0x55556bb6e0e0 .part L_0x55556bb6dad0, 0, 1;
L_0x55556bb6e680 .part L_0x55556bb6fdf0, 1, 1;
L_0x55556bb6e7b0 .part L_0x55556bb6dad0, 1, 1;
L_0x55556bb6e8e0 .part L_0x55556bb6f220, 0, 1;
L_0x55556bb6ee90 .part L_0x55556bb6fdf0, 2, 1;
L_0x55556bb6f000 .part L_0x55556bb6dad0, 2, 1;
L_0x55556bb6f130 .part L_0x55556bb6f220, 1, 1;
L_0x55556bb6f220 .concat8 [ 1 1 1 0], L_0x55556bb6dea0, L_0x55556bb6e530, L_0x55556bb6ed40;
L_0x55556bb6f830 .part L_0x55556bb6fdf0, 3, 1;
L_0x55556bb6f9f0 .part L_0x55556bb6dad0, 3, 1;
L_0x55556bb6fbb0 .part L_0x55556bb6f220, 2, 1;
L_0x55556bb6fd50 .concat8 [ 1 1 1 1], L_0x55556bb6dbf0, L_0x55556bb6e280, L_0x55556bb6e9f0, L_0x55556bb6f3d0;
S_0x55556b2c6e00 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b2c5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6db80 .functor XOR 1, L_0x55556bb6dfb0, L_0x55556bb6e0e0, C4<0>, C4<0>;
L_0x55556bb6dbf0 .functor XOR 1, L_0x55556bb6db80, L_0x55556bb70060, C4<0>, C4<0>;
L_0x55556bb6dc60 .functor AND 1, L_0x55556bb6dfb0, L_0x55556bb6e0e0, C4<1>, C4<1>;
L_0x55556bb6dd70 .functor XOR 1, L_0x55556bb6dfb0, L_0x55556bb6e0e0, C4<0>, C4<0>;
L_0x55556bb6dde0 .functor AND 1, L_0x55556bb70060, L_0x55556bb6dd70, C4<1>, C4<1>;
L_0x55556bb6dea0 .functor OR 1, L_0x55556bb6dc60, L_0x55556bb6dde0, C4<0>, C4<0>;
v0x55556b999170_0 .net "A", 0 0, L_0x55556bb6dfb0;  1 drivers
v0x55556b999230_0 .net "B", 0 0, L_0x55556bb6e0e0;  1 drivers
v0x55556b998290_0 .net "Cin", 0 0, L_0x55556bb70060;  alias, 1 drivers
v0x55556b998360_0 .net "Cout", 0 0, L_0x55556bb6dea0;  1 drivers
v0x55556b997b10_0 .net "Sum", 0 0, L_0x55556bb6dbf0;  1 drivers
v0x55556b997bd0_0 .net *"_ivl_0", 0 0, L_0x55556bb6db80;  1 drivers
v0x55556b97b990_0 .net *"_ivl_4", 0 0, L_0x55556bb6dc60;  1 drivers
v0x55556b97ba70_0 .net *"_ivl_6", 0 0, L_0x55556bb6dd70;  1 drivers
v0x55556b97e850_0 .net *"_ivl_8", 0 0, L_0x55556bb6dde0;  1 drivers
S_0x55556b97e410 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b2c5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6e210 .functor XOR 1, L_0x55556bb6e680, L_0x55556bb6e7b0, C4<0>, C4<0>;
L_0x55556bb6e280 .functor XOR 1, L_0x55556bb6e210, L_0x55556bb6e8e0, C4<0>, C4<0>;
L_0x55556bb6e2f0 .functor AND 1, L_0x55556bb6e680, L_0x55556bb6e7b0, C4<1>, C4<1>;
L_0x55556bb6e3b0 .functor XOR 1, L_0x55556bb6e680, L_0x55556bb6e7b0, C4<0>, C4<0>;
L_0x55556bb6e420 .functor AND 1, L_0x55556bb6e8e0, L_0x55556bb6e3b0, C4<1>, C4<1>;
L_0x55556bb6e530 .functor OR 1, L_0x55556bb6e2f0, L_0x55556bb6e420, C4<0>, C4<0>;
v0x55556b6adcd0_0 .net "A", 0 0, L_0x55556bb6e680;  1 drivers
v0x55556b6a2be0_0 .net "B", 0 0, L_0x55556bb6e7b0;  1 drivers
v0x55556b6a2ca0_0 .net "Cin", 0 0, L_0x55556bb6e8e0;  1 drivers
v0x55556b6975a0_0 .net "Cout", 0 0, L_0x55556bb6e530;  1 drivers
v0x55556b697660_0 .net "Sum", 0 0, L_0x55556bb6e280;  1 drivers
v0x55556b68bf60_0 .net *"_ivl_0", 0 0, L_0x55556bb6e210;  1 drivers
v0x55556b68c040_0 .net *"_ivl_4", 0 0, L_0x55556bb6e2f0;  1 drivers
v0x55556b680920_0 .net *"_ivl_6", 0 0, L_0x55556bb6e3b0;  1 drivers
v0x55556b680a00_0 .net *"_ivl_8", 0 0, L_0x55556bb6e420;  1 drivers
S_0x55556b669ca0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b2c5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6e980 .functor XOR 1, L_0x55556bb6ee90, L_0x55556bb6f000, C4<0>, C4<0>;
L_0x55556bb6e9f0 .functor XOR 1, L_0x55556bb6e980, L_0x55556bb6f130, C4<0>, C4<0>;
L_0x55556bb6eab0 .functor AND 1, L_0x55556bb6ee90, L_0x55556bb6f000, C4<1>, C4<1>;
L_0x55556bb6ebc0 .functor XOR 1, L_0x55556bb6ee90, L_0x55556bb6f000, C4<0>, C4<0>;
L_0x55556bb6ec30 .functor AND 1, L_0x55556bb6f130, L_0x55556bb6ebc0, C4<1>, C4<1>;
L_0x55556bb6ed40 .functor OR 1, L_0x55556bb6eab0, L_0x55556bb6ec30, C4<0>, C4<0>;
v0x55556b7db830_0 .net "A", 0 0, L_0x55556bb6ee90;  1 drivers
v0x55556b7db3b0_0 .net "B", 0 0, L_0x55556bb6f000;  1 drivers
v0x55556b7db470_0 .net "Cin", 0 0, L_0x55556bb6f130;  1 drivers
v0x55556b7d8da0_0 .net "Cout", 0 0, L_0x55556bb6ed40;  1 drivers
v0x55556b7d8e60_0 .net "Sum", 0 0, L_0x55556bb6e9f0;  1 drivers
v0x55556b7d7220_0 .net *"_ivl_0", 0 0, L_0x55556bb6e980;  1 drivers
v0x55556b7d7300_0 .net *"_ivl_4", 0 0, L_0x55556bb6eab0;  1 drivers
v0x55556b7d4fe0_0 .net *"_ivl_6", 0 0, L_0x55556bb6ebc0;  1 drivers
v0x55556b7d50a0_0 .net *"_ivl_8", 0 0, L_0x55556bb6ec30;  1 drivers
S_0x55556b7e22a0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b2c5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb6f360 .functor XOR 1, L_0x55556bb6f830, L_0x55556bb6f9f0, C4<0>, C4<0>;
L_0x55556bb6f3d0 .functor XOR 1, L_0x55556bb6f360, L_0x55556bb6fbb0, C4<0>, C4<0>;
L_0x55556bb6f490 .functor AND 1, L_0x55556bb6f830, L_0x55556bb6f9f0, C4<1>, C4<1>;
L_0x55556bb6f5a0 .functor XOR 1, L_0x55556bb6f830, L_0x55556bb6f9f0, C4<0>, C4<0>;
L_0x55556bb6f610 .functor AND 1, L_0x55556bb6fbb0, L_0x55556bb6f5a0, C4<1>, C4<1>;
L_0x55556bb6f720 .functor OR 1, L_0x55556bb6f490, L_0x55556bb6f610, C4<0>, C4<0>;
v0x55556b7e03f0_0 .net "A", 0 0, L_0x55556bb6f830;  1 drivers
v0x55556b7dd3c0_0 .net "B", 0 0, L_0x55556bb6f9f0;  1 drivers
v0x55556b7dd480_0 .net "Cin", 0 0, L_0x55556bb6fbb0;  1 drivers
v0x55556b7c7350_0 .net "Cout", 0 0, L_0x55556bb6f720;  alias, 1 drivers
v0x55556b7c7410_0 .net "Sum", 0 0, L_0x55556bb6f3d0;  1 drivers
v0x55556b7bbd10_0 .net *"_ivl_0", 0 0, L_0x55556bb6f360;  1 drivers
v0x55556b7bbdf0_0 .net *"_ivl_4", 0 0, L_0x55556bb6f490;  1 drivers
v0x55556b7b06d0_0 .net *"_ivl_6", 0 0, L_0x55556bb6f5a0;  1 drivers
v0x55556b7b07b0_0 .net *"_ivl_8", 0 0, L_0x55556bb6f610;  1 drivers
S_0x55556b8039c0 .scope module, "u_stage_id" "stage_id" 14 260, 25 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_pred_taken";
    .port_info 7 /INPUT 1 "i_wb_reg_write";
    .port_info 8 /INPUT 5 "i_wb_rd";
    .port_info 9 /INPUT 32 "i_wb_write_data";
    .port_info 10 /INPUT 2 "i_forward_a_sel";
    .port_info 11 /INPUT 2 "i_forward_b_sel";
    .port_info 12 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 13 /OUTPUT 32 "o_pc";
    .port_info 14 /OUTPUT 32 "o_rs1_val";
    .port_info 15 /OUTPUT 32 "o_rs2_val";
    .port_info 16 /OUTPUT 32 "o_imm";
    .port_info 17 /OUTPUT 5 "o_rs1";
    .port_info 18 /OUTPUT 5 "o_rs2";
    .port_info 19 /OUTPUT 5 "o_rd";
    .port_info 20 /OUTPUT 1 "o_ctrl_valid";
    .port_info 21 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 22 /OUTPUT 1 "o_ctrl_kill";
    .port_info 23 /OUTPUT 1 "o_ctrl_branch";
    .port_info 24 /OUTPUT 1 "o_ctrl_jump";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 26 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 27 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 28 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 29 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 30 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 31 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 32 /OUTPUT 1 "o_ctrl_op_b_sel";
    .port_info 33 /OUTPUT 32 "o_redirect_pc";
    .port_info 34 /OUTPUT 1 "o_redirect_valid";
    .port_info 35 /OUTPUT 1 "o_btb_update";
    .port_info 36 /OUTPUT 32 "o_btb_update_pc";
    .port_info 37 /OUTPUT 32 "o_btb_update_target";
    .port_info 38 /OUTPUT 1 "o_use_rs1";
    .port_info 39 /OUTPUT 1 "o_use_rs2";
    .port_info 40 /OUTPUT 1 "o_is_branch";
    .port_info 41 /OUTPUT 1 "o_is_jump";
L_0x7fce156f84f0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x55556bb47600 .functor AND 32, L_0x55556bb47000, L_0x7fce156f84f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55556bb47980 .functor BUFZ 1, v0x55556b9f14c0_0, C4<0>, C4<0>, C4<0>;
L_0x55556bb47b00 .functor AND 1, L_0x55556bb479f0, L_0x55556bb47850, C4<1>, C4<1>;
L_0x55556bb47c10 .functor XOR 1, v0x55556b89f140_0, L_0x55556bb47980, C4<0>, C4<0>;
L_0x55556bb47cd0 .functor AND 1, L_0x55556bb47b00, L_0x55556bb47c10, C4<1>, C4<1>;
L_0x55556bb47e80 .functor AND 1, L_0x55556bb31cb0, L_0x55556bb47de0, C4<1>, C4<1>;
L_0x55556bb47a90 .functor OR 1, v0x55556ba1a350_0, L_0x55556bb47f80, C4<0>, C4<0>;
L_0x55556bb481b0 .functor OR 1, L_0x55556bb47a90, L_0x55556bb480c0, C4<0>, C4<0>;
L_0x55556bb48310 .functor AND 1, L_0x55556bb47e80, L_0x55556bb481b0, C4<1>, C4<1>;
L_0x55556bb487e0 .functor OR 1, L_0x55556bb48460, L_0x55556bb485e0, C4<0>, C4<0>;
L_0x55556bb488f0 .functor OR 1, L_0x55556bb47980, L_0x55556bb487e0, C4<0>, C4<0>;
L_0x55556bb48960 .functor AND 1, L_0x55556bb31cb0, L_0x55556bb488f0, C4<1>, C4<1>;
L_0x55556bb48a90 .functor BUFZ 32, v0x55556b89c050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb48b90 .functor BUFZ 32, L_0x55556bb477b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb48a20 .functor BUFZ 32, v0x55556b89c050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb48c00 .functor BUFZ 32, v0x55556ba1bb20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb48d00 .functor BUFZ 32, v0x55556ba1bd90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb48e00 .functor BUFZ 32, v0x55556b9f7540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb48f10 .functor BUFZ 5, L_0x55556bb13f40, C4<00000>, C4<00000>, C4<00000>;
L_0x55556bb48f80 .functor BUFZ 5, L_0x55556bb14140, C4<00000>, C4<00000>, C4<00000>;
L_0x55556bb490a0 .functor BUFZ 5, L_0x55556bb14230, C4<00000>, C4<00000>, C4<00000>;
L_0x55556bb49400 .functor OR 1, L_0x55556bb49110, L_0x55556bb49500, C4<0>, C4<0>;
L_0x55556bb48ff0 .functor BUFZ 1, L_0x55556bb47cd0, C4<0>, C4<0>, C4<0>;
L_0x55556bb49950 .functor BUFZ 3, L_0x55556bb13e00, C4<000>, C4<000>, C4<000>;
L_0x55556bb49c50 .functor AND 1, L_0x55556bb49750, L_0x55556bb495f0, C4<1>, C4<1>;
L_0x55556bb49f30 .functor AND 1, L_0x55556bb49c50, L_0x55556bb49d60, C4<1>, C4<1>;
L_0x55556bb4a470 .functor OR 1, L_0x55556bb49a10, L_0x55556bb4a2e0, C4<0>, C4<0>;
L_0x55556bb4a670 .functor OR 1, L_0x55556bb4a470, L_0x55556bb4a580, C4<0>, C4<0>;
L_0x55556bb4acb0 .functor OR 1, L_0x55556bb4a9c0, L_0x55556bb4aab0, C4<0>, C4<0>;
L_0x7fce156f8730 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556ba16620_0 .net/2u *"_ivl_102", 6 0, L_0x7fce156f8730;  1 drivers
v0x55556ba16720_0 .net *"_ivl_104", 0 0, L_0x55556bb49110;  1 drivers
L_0x7fce156f8778 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556ba167e0_0 .net/2u *"_ivl_106", 6 0, L_0x7fce156f8778;  1 drivers
v0x55556ba168a0_0 .net *"_ivl_108", 0 0, L_0x55556bb49500;  1 drivers
L_0x7fce156f87c0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556ba16960_0 .net/2u *"_ivl_114", 6 0, L_0x7fce156f87c0;  1 drivers
L_0x7fce156f8460 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556ba16a90_0 .net/2u *"_ivl_12", 6 0, L_0x7fce156f8460;  1 drivers
L_0x7fce156f8808 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556ba16b70_0 .net/2u *"_ivl_120", 6 0, L_0x7fce156f8808;  1 drivers
v0x55556ba16c50_0 .net *"_ivl_122", 0 0, L_0x55556bb49750;  1 drivers
L_0x7fce156f8850 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556ba16d10_0 .net/2u *"_ivl_124", 6 0, L_0x7fce156f8850;  1 drivers
v0x55556ba16e80_0 .net *"_ivl_126", 0 0, L_0x55556bb495f0;  1 drivers
v0x55556ba16f40_0 .net *"_ivl_129", 0 0, L_0x55556bb49c50;  1 drivers
L_0x7fce156f8898 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556ba17000_0 .net/2u *"_ivl_130", 6 0, L_0x7fce156f8898;  1 drivers
v0x55556ba170e0_0 .net *"_ivl_132", 0 0, L_0x55556bb49d60;  1 drivers
L_0x7fce156f88e0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556ba171a0_0 .net/2u *"_ivl_136", 6 0, L_0x7fce156f88e0;  1 drivers
v0x55556ba17280_0 .net *"_ivl_138", 0 0, L_0x55556bb49a10;  1 drivers
v0x55556ba17340_0 .net *"_ivl_14", 0 0, L_0x55556bb343f0;  1 drivers
L_0x7fce156f8928 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556ba17400_0 .net/2u *"_ivl_140", 6 0, L_0x7fce156f8928;  1 drivers
v0x55556ba174e0_0 .net *"_ivl_142", 0 0, L_0x55556bb4a2e0;  1 drivers
v0x55556ba175a0_0 .net *"_ivl_145", 0 0, L_0x55556bb4a470;  1 drivers
L_0x7fce156f8970 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556ba17660_0 .net/2u *"_ivl_146", 6 0, L_0x7fce156f8970;  1 drivers
v0x55556ba17740_0 .net *"_ivl_148", 0 0, L_0x55556bb4a580;  1 drivers
L_0x7fce156f89b8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556ba17800_0 .net/2u *"_ivl_152", 6 0, L_0x7fce156f89b8;  1 drivers
L_0x7fce156f8a00 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556ba178e0_0 .net/2u *"_ivl_156", 6 0, L_0x7fce156f8a00;  1 drivers
v0x55556ba179c0_0 .net *"_ivl_158", 0 0, L_0x55556bb4a9c0;  1 drivers
L_0x7fce156f8a48 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556ba17a80_0 .net/2u *"_ivl_160", 6 0, L_0x7fce156f8a48;  1 drivers
v0x55556ba17b60_0 .net *"_ivl_162", 0 0, L_0x55556bb4aab0;  1 drivers
v0x55556ba17c20_0 .net/2u *"_ivl_20", 31 0, L_0x7fce156f84f0;  1 drivers
L_0x7fce156f8538 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556ba17d00_0 .net/2u *"_ivl_24", 6 0, L_0x7fce156f8538;  1 drivers
v0x55556ba17de0_0 .net *"_ivl_26", 0 0, L_0x55556bb476c0;  1 drivers
L_0x7fce156f8580 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556ba17ea0_0 .net/2u *"_ivl_30", 6 0, L_0x7fce156f8580;  1 drivers
v0x55556ba17f80_0 .net *"_ivl_37", 0 0, L_0x55556bb479f0;  1 drivers
v0x55556ba18040_0 .net *"_ivl_39", 0 0, L_0x55556bb47b00;  1 drivers
v0x55556ba18100_0 .net *"_ivl_40", 0 0, L_0x55556bb47c10;  1 drivers
v0x55556ba183d0_0 .net *"_ivl_45", 0 0, L_0x55556bb47de0;  1 drivers
v0x55556ba18490_0 .net *"_ivl_47", 0 0, L_0x55556bb47e80;  1 drivers
L_0x7fce156f85c8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556ba18550_0 .net/2u *"_ivl_48", 6 0, L_0x7fce156f85c8;  1 drivers
v0x55556ba18630_0 .net *"_ivl_50", 0 0, L_0x55556bb47f80;  1 drivers
v0x55556ba186f0_0 .net *"_ivl_53", 0 0, L_0x55556bb47a90;  1 drivers
L_0x7fce156f8610 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556ba187b0_0 .net/2u *"_ivl_54", 6 0, L_0x7fce156f8610;  1 drivers
v0x55556ba18890_0 .net *"_ivl_56", 0 0, L_0x55556bb480c0;  1 drivers
v0x55556ba18950_0 .net *"_ivl_59", 0 0, L_0x55556bb481b0;  1 drivers
L_0x7fce156f8658 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556ba18a10_0 .net/2u *"_ivl_62", 6 0, L_0x7fce156f8658;  1 drivers
v0x55556ba18af0_0 .net *"_ivl_64", 0 0, L_0x55556bb48460;  1 drivers
L_0x7fce156f86a0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556ba18bb0_0 .net/2u *"_ivl_66", 6 0, L_0x7fce156f86a0;  1 drivers
v0x55556ba18c90_0 .net *"_ivl_68", 0 0, L_0x55556bb485e0;  1 drivers
v0x55556ba18d50_0 .net *"_ivl_71", 0 0, L_0x55556bb487e0;  1 drivers
v0x55556ba18e10_0 .net *"_ivl_72", 0 0, L_0x55556bb488f0;  1 drivers
L_0x7fce156f86e8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556ba18ef0_0 .net/2u *"_ivl_98", 6 0, L_0x7fce156f86e8;  1 drivers
v0x55556ba18fd0_0 .net "actual_taken", 0 0, L_0x55556bb47980;  1 drivers
v0x55556ba19090_0 .net "br_equal", 0 0, v0x55556b9edfc0_0;  1 drivers
v0x55556ba19130_0 .net "br_less", 0 0, v0x55556b9ee060_0;  1 drivers
v0x55556ba191d0_0 .net "br_un", 0 0, v0x55556b9f07a0_0;  1 drivers
v0x55556ba19270_0 .net "cout_dummy", 0 0, L_0x55556bb46850;  1 drivers
v0x55556ba19310_0 .net "ctrl_pc_sel", 0 0, v0x55556b9f14c0_0;  1 drivers
v0x55556ba193b0_0 .net "ctrl_wb_sel", 1 0, L_0x55556bb2fed0;  1 drivers
v0x55556ba194c0_0 .net "final_target_pc", 31 0, L_0x55556bb477b0;  1 drivers
v0x55556ba195a0_0 .net "funct3", 2 0, L_0x55556bb13e00;  1 drivers
v0x55556ba19680_0 .net "funct7", 6 0, L_0x55556bb13ea0;  1 drivers
v0x55556ba19760_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556ba19800_0 .net "i_ex_mem_alu_result", 31 0, v0x55556b7065e0_0;  alias, 1 drivers
v0x55556ba198c0_0 .net "i_flush", 0 0, L_0x55556baff670;  alias, 1 drivers
v0x55556ba199b0_0 .net "i_forward_a_sel", 1 0, v0x55556b6f57f0_0;  alias, 1 drivers
v0x55556ba19a70_0 .net "i_forward_b_sel", 1 0, v0x55556b6f4ee0_0;  alias, 1 drivers
v0x55556ba19b30_0 .net "i_instr", 31 0, v0x55556b89ec10_0;  alias, 1 drivers
v0x55556ba19bd0_0 .net "i_pc", 31 0, v0x55556b89c050_0;  alias, 1 drivers
v0x55556ba19c90_0 .net "i_pred_taken", 0 0, v0x55556b89f140_0;  alias, 1 drivers
v0x55556ba19d30_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556ba19dd0_0 .net "i_stall", 0 0, L_0x55556baff600;  alias, 1 drivers
v0x55556ba19e70_0 .net "i_wb_rd", 4 0, v0x55556b888ac0_0;  alias, 1 drivers
v0x55556ba19f10_0 .net "i_wb_reg_write", 0 0, v0x55556b885910_0;  alias, 1 drivers
v0x55556ba19fb0_0 .net "i_wb_write_data", 31 0, L_0x55556bb9d4d0;  alias, 1 drivers
v0x55556ba1a0a0_0 .net "imm", 31 0, v0x55556b9f7540_0;  1 drivers
v0x55556ba1a1b0_0 .net "is_cond_branch", 0 0, L_0x55556bb47850;  1 drivers
v0x55556ba1a270_0 .net "jalr_target_pc", 31 0, L_0x55556bb47600;  1 drivers
v0x55556ba1a350_0 .var "mispredict", 0 0;
v0x55556ba1a410_0 .net "o_btb_update", 0 0, L_0x55556bb48960;  alias, 1 drivers
v0x55556ba1a4d0_0 .net "o_btb_update_pc", 31 0, L_0x55556bb48a90;  alias, 1 drivers
v0x55556ba1a5b0_0 .net "o_btb_update_target", 31 0, L_0x55556bb48b90;  alias, 1 drivers
v0x55556ba1a690_0 .net "o_ctrl_alu_op", 3 0, v0x55556b9ee800_0;  alias, 1 drivers
v0x55556ba1a750_0 .net "o_ctrl_branch", 0 0, L_0x55556bb49360;  alias, 1 drivers
v0x55556ba1a7f0_0 .net "o_ctrl_bubble", 0 0, L_0x55556bb48e70;  alias, 1 drivers
v0x55556ba1a890_0 .net "o_ctrl_funct3", 2 0, L_0x55556bb49950;  alias, 1 drivers
v0x55556ba1a930_0 .net "o_ctrl_jump", 0 0, L_0x55556bb49400;  alias, 1 drivers
v0x55556ba1a9d0_0 .net "o_ctrl_kill", 0 0, L_0x55556bb491b0;  alias, 1 drivers
v0x55556ba1aa70_0 .net "o_ctrl_mem_read", 0 0, L_0x55556bb49860;  alias, 1 drivers
v0x55556ba1ab10_0 .net "o_ctrl_mem_write", 0 0, L_0x55556bb2f7e0;  alias, 1 drivers
v0x55556ba1abb0_0 .net "o_ctrl_mispred", 0 0, L_0x55556bb48ff0;  alias, 1 drivers
v0x55556ba1ac80_0 .net "o_ctrl_op_a_sel", 1 0, L_0x55556bb303a0;  alias, 1 drivers
v0x55556ba1ad20_0 .net "o_ctrl_op_b_sel", 0 0, L_0x55556bb2fd90;  alias, 1 drivers
v0x55556ba1adc0_0 .net "o_ctrl_valid", 0 0, L_0x55556bb31cb0;  alias, 1 drivers
v0x55556ba1aeb0_0 .net "o_ctrl_wb_en", 0 0, L_0x55556bb2f6d0;  alias, 1 drivers
v0x55556ba1af50_0 .net "o_imm", 31 0, L_0x55556bb48e00;  alias, 1 drivers
v0x55556ba1aff0_0 .net "o_is_branch", 0 0, L_0x55556bb49ff0;  alias, 1 drivers
v0x55556ba1b0c0_0 .net "o_is_jump", 0 0, L_0x55556bb4acb0;  alias, 1 drivers
v0x55556ba1b190_0 .net "o_pc", 31 0, L_0x55556bb48a20;  alias, 1 drivers
v0x55556ba1b260_0 .net "o_rd", 4 0, L_0x55556bb490a0;  alias, 1 drivers
v0x55556ba1b300_0 .var "o_redirect_pc", 31 0;
v0x55556ba1b3a0_0 .net "o_redirect_valid", 0 0, L_0x55556bb48310;  alias, 1 drivers
v0x55556ba1b440_0 .net "o_rs1", 4 0, L_0x55556bb48f10;  alias, 1 drivers
v0x55556ba1b4e0_0 .net "o_rs1_val", 31 0, L_0x55556bb48c00;  alias, 1 drivers
v0x55556ba1b5b0_0 .net "o_rs2", 4 0, L_0x55556bb48f80;  alias, 1 drivers
v0x55556ba1b650_0 .net "o_rs2_val", 31 0, L_0x55556bb48d00;  alias, 1 drivers
v0x55556ba1b740_0 .net "o_use_rs1", 0 0, L_0x55556bb49f30;  alias, 1 drivers
v0x55556ba1b7e0_0 .net "o_use_rs2", 0 0, L_0x55556bb4a670;  alias, 1 drivers
v0x55556ba1b8b0_0 .net "opcode", 6 0, L_0x55556bb13d60;  1 drivers
v0x55556ba1b950_0 .net "rd", 4 0, L_0x55556bb14230;  1 drivers
v0x55556ba1ba30_0 .net "rs1", 4 0, L_0x55556bb13f40;  1 drivers
v0x55556ba1bb20_0 .var "rs1_data_fwd", 31 0;
v0x55556ba1bbf0_0 .net "rs1_data_rf", 31 0, L_0x55556bb14590;  1 drivers
v0x55556ba1bcc0_0 .net "rs2", 4 0, L_0x55556bb14140;  1 drivers
v0x55556ba1bd90_0 .var "rs2_data_fwd", 31 0;
v0x55556ba1be60_0 .net "rs2_data_rf", 31 0, L_0x55556bb14ac0;  1 drivers
v0x55556ba1bf30_0 .net "s_is_mispredict", 0 0, L_0x55556bb47cd0;  1 drivers
v0x55556ba1bfd0_0 .net "target_base", 31 0, L_0x55556bb34530;  1 drivers
v0x55556ba1c0c0_0 .net "target_pc", 31 0, L_0x55556bb47000;  1 drivers
E_0x55556b2f54a0/0 .event anyedge, v0x55556b6ed7c0_0, v0x55556ba1a1b0_0, v0x55556b89f140_0, v0x55556ba18fd0_0;
E_0x55556b2f54a0/1 .event anyedge, v0x55556ba194c0_0, v0x55556b89c050_0, v0x55556ba1b8b0_0;
E_0x55556b2f54a0 .event/or E_0x55556b2f54a0/0, E_0x55556b2f54a0/1;
E_0x55556b49ae70/0 .event anyedge, v0x55556b6f57f0_0, v0x55556b9f8a70_0, v0x55556b83c900_0, v0x55556b7065e0_0;
E_0x55556b49ae70/1 .event anyedge, v0x55556b6f4ee0_0, v0x55556b9f8b50_0;
E_0x55556b49ae70 .event/or E_0x55556b49ae70/0, E_0x55556b49ae70/1;
L_0x55556bb13d60 .part v0x55556b89ec10_0, 0, 7;
L_0x55556bb13e00 .part v0x55556b89ec10_0, 12, 3;
L_0x55556bb13ea0 .part v0x55556b89ec10_0, 25, 7;
L_0x55556bb13f40 .part v0x55556b89ec10_0, 15, 5;
L_0x55556bb14140 .part v0x55556b89ec10_0, 20, 5;
L_0x55556bb14230 .part v0x55556b89ec10_0, 7, 5;
L_0x55556bb343f0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8460;
L_0x55556bb34530 .functor MUXZ 32, v0x55556b89c050_0, v0x55556ba1bb20_0, L_0x55556bb343f0, C4<>;
L_0x55556bb476c0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8538;
L_0x55556bb477b0 .functor MUXZ 32, L_0x55556bb47000, L_0x55556bb47600, L_0x55556bb476c0, C4<>;
L_0x55556bb47850 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8580;
L_0x55556bb479f0 .reduce/nor L_0x55556baff600;
L_0x55556bb47de0 .reduce/nor L_0x55556baff600;
L_0x55556bb47f80 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f85c8;
L_0x55556bb480c0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8610;
L_0x55556bb48460 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8658;
L_0x55556bb485e0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f86a0;
L_0x55556bb48e70 .reduce/nor L_0x55556bb31cb0;
L_0x55556bb491b0 .reduce/nor L_0x55556bb31cb0;
L_0x55556bb49360 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f86e8;
L_0x55556bb49110 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8730;
L_0x55556bb49500 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8778;
L_0x55556bb49860 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f87c0;
L_0x55556bb49750 .cmp/ne 7, L_0x55556bb13d60, L_0x7fce156f8808;
L_0x55556bb495f0 .cmp/ne 7, L_0x55556bb13d60, L_0x7fce156f8850;
L_0x55556bb49d60 .cmp/ne 7, L_0x55556bb13d60, L_0x7fce156f8898;
L_0x55556bb49a10 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f88e0;
L_0x55556bb4a2e0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8928;
L_0x55556bb4a580 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8970;
L_0x55556bb49ff0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f89b8;
L_0x55556bb4a9c0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8a00;
L_0x55556bb4aab0 .cmp/eq 7, L_0x55556bb13d60, L_0x7fce156f8a48;
S_0x55556b64f870 .scope module, "br_cmp" "brc" 25 114, 26 7 0, S_0x55556b8039c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rs1_data";
    .port_info 1 /INPUT 32 "i_rs2_data";
    .port_info 2 /INPUT 1 "i_br_un";
    .port_info 3 /OUTPUT 1 "o_br_less";
    .port_info 4 /OUTPUT 1 "o_br_equal";
L_0x55556bb16240 .functor AND 1, L_0x55556bb22070, L_0x55556bb2df60, C4<1>, C4<1>;
L_0x55556bb16330 .functor AND 1, L_0x55556bb22070, L_0x55556bb2e1f0, C4<1>, C4<1>;
L_0x55556bb163f0 .functor OR 1, L_0x55556bb16330, L_0x55556bb22390, C4<0>, C4<0>;
v0x55556b9ed640_0 .net *"_ivl_2", 0 0, L_0x55556bb16330;  1 drivers
v0x55556b9ed740_0 .net "eq_high", 0 0, L_0x55556bb22070;  1 drivers
v0x55556b9ed800_0 .net "eq_low", 0 0, L_0x55556bb2df60;  1 drivers
v0x55556b9ed900_0 .net "eq_mag", 0 0, L_0x55556bb16240;  1 drivers
v0x55556b9ed9a0_0 .net "gt_high", 0 0, L_0x55556bb225c0;  1 drivers
v0x55556b9eda40_0 .net "gt_low", 0 0, L_0x55556bb2e480;  1 drivers
v0x55556b9edb10_0 .net "i_br_un", 0 0, v0x55556b9f07a0_0;  alias, 1 drivers
v0x55556b9edbb0_0 .net "i_rs1_data", 31 0, v0x55556ba1bb20_0;  1 drivers
v0x55556b9edc50_0 .net "i_rs2_data", 31 0, v0x55556ba1bd90_0;  1 drivers
v0x55556b9edd80_0 .net "lt_high", 0 0, L_0x55556bb22390;  1 drivers
v0x55556b9ede50_0 .net "lt_low", 0 0, L_0x55556bb2e1f0;  1 drivers
v0x55556b9edf20_0 .net "lt_mag", 0 0, L_0x55556bb163f0;  1 drivers
v0x55556b9edfc0_0 .var "o_br_equal", 0 0;
v0x55556b9ee060_0 .var "o_br_less", 0 0;
E_0x55556b49fee0/0 .event anyedge, v0x55556b9ed900_0, v0x55556b9edb10_0, v0x55556b9edf20_0, v0x55556b9edbb0_0;
E_0x55556b49fee0/1 .event anyedge, v0x55556b9edc50_0;
E_0x55556b49fee0 .event/or E_0x55556b49fee0/0, E_0x55556b49fee0/1;
L_0x55556bb22630 .part v0x55556ba1bb20_0, 16, 16;
L_0x55556bb226d0 .part v0x55556ba1bd90_0, 16, 16;
L_0x55556bb2e4f0 .part v0x55556ba1bb20_0, 0, 16;
L_0x55556bb2e590 .part v0x55556ba1bd90_0, 0, 16;
S_0x55556b632790 .scope module, "com16bit_high" "comparator_16bit" 26 42, 26 151 0, S_0x55556b64f870;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb22070 .functor AND 1, L_0x55556bb1bc10, L_0x55556bb219f0, C4<1>, C4<1>;
L_0x55556bb22290 .functor AND 1, L_0x55556bb1bc10, L_0x55556bb21cd0, C4<1>, C4<1>;
L_0x55556bb22390 .functor OR 1, L_0x55556bb22290, L_0x55556bb1bef0, C4<0>, C4<0>;
L_0x55556bb22490 .functor OR 1, L_0x55556bb22070, L_0x55556bb22390, C4<0>, C4<0>;
L_0x55556bb225c0 .functor NOT 1, L_0x55556bb22490, C4<0>, C4<0>, C4<0>;
v0x55556b9b87f0_0 .net "Ehigh", 0 0, L_0x55556bb1bc10;  1 drivers
v0x55556b9b8890_0 .net "Elow", 0 0, L_0x55556bb219f0;  1 drivers
v0x55556b9b8930_0 .net "Lhigh", 0 0, L_0x55556bb1bef0;  1 drivers
v0x55556b9b89d0_0 .net "Llow", 0 0, L_0x55556bb21cd0;  1 drivers
v0x55556b9b8a70_0 .net *"_ivl_10", 0 0, L_0x55556bb22290;  1 drivers
v0x55556b9b8b10_0 .net *"_ivl_14", 0 0, L_0x55556bb22490;  1 drivers
v0x55556b9b8bb0_0 .net "i_src_a", 15 0, L_0x55556bb22630;  1 drivers
v0x55556b9b8c50_0 .net "i_src_b", 15 0, L_0x55556bb226d0;  1 drivers
v0x55556b9b8cf0_0 .net "o_eq", 0 0, L_0x55556bb22070;  alias, 1 drivers
v0x55556b9b8e20_0 .net "o_gt", 0 0, L_0x55556bb225c0;  alias, 1 drivers
v0x55556b9b8ec0_0 .net "o_lt", 0 0, L_0x55556bb22390;  alias, 1 drivers
L_0x55556bb1c0d0 .part L_0x55556bb22630, 8, 8;
L_0x55556bb1c170 .part L_0x55556bb226d0, 8, 8;
L_0x55556bb21ee0 .part L_0x55556bb22630, 0, 8;
L_0x55556bb21f80 .part L_0x55556bb226d0, 0, 8;
S_0x55556b6318b0 .scope module, "com8bit_high" "comparator_8bit" 26 162, 26 128 0, S_0x55556b632790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1bc10 .functor AND 1, L_0x55556bb18a50, L_0x55556bb1b5c0, C4<1>, C4<1>;
L_0x55556bb1bdf0 .functor AND 1, L_0x55556bb18a50, L_0x55556bb1b8a0, C4<1>, C4<1>;
L_0x55556bb1bef0 .functor OR 1, L_0x55556bb1bdf0, L_0x55556bb18d30, C4<0>, C4<0>;
L_0x55556bb1bff0 .functor OR 1, L_0x55556bb1bc10, L_0x55556bb1bef0, C4<0>, C4<0>;
L_0x55556bb1c060 .functor NOT 1, L_0x55556bb1bff0, C4<0>, C4<0>, C4<0>;
v0x55556b360640_0 .net "Ehigh", 0 0, L_0x55556bb18a50;  1 drivers
v0x55556b360700_0 .net "Elow", 0 0, L_0x55556bb1b5c0;  1 drivers
v0x55556b36a9e0_0 .net "Lhigh", 0 0, L_0x55556bb18d30;  1 drivers
v0x55556b36aae0_0 .net "Llow", 0 0, L_0x55556bb1b8a0;  1 drivers
v0x55556b36a270_0 .net *"_ivl_10", 0 0, L_0x55556bb1bdf0;  1 drivers
v0x55556b36a310_0 .net *"_ivl_14", 0 0, L_0x55556bb1bff0;  1 drivers
v0x55556b36a3b0_0 .net "i_src_a", 7 0, L_0x55556bb1c0d0;  1 drivers
v0x55556b369b00_0 .net "i_src_b", 7 0, L_0x55556bb1c170;  1 drivers
v0x55556b369bc0_0 .net "o_eq", 0 0, L_0x55556bb1bc10;  alias, 1 drivers
v0x55556b369440_0 .net "o_gt", 0 0, L_0x55556bb1c060;  1 drivers
v0x55556b368c20_0 .net "o_lt", 0 0, L_0x55556bb1bef0;  alias, 1 drivers
L_0x55556bb18f10 .part L_0x55556bb1c0d0, 4, 4;
L_0x55556bb18fb0 .part L_0x55556bb1c170, 4, 4;
L_0x55556bb1ba80 .part L_0x55556bb1c0d0, 0, 4;
L_0x55556bb1bb20 .part L_0x55556bb1c170, 0, 4;
S_0x55556b617d10 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b6318b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb18a50 .functor AND 1, L_0x55556bb17180, L_0x55556bb18400, C4<1>, C4<1>;
L_0x55556bb18c30 .functor AND 1, L_0x55556bb17180, L_0x55556bb186e0, C4<1>, C4<1>;
L_0x55556bb18d30 .functor OR 1, L_0x55556bb18c30, L_0x55556bb173d0, C4<0>, C4<0>;
L_0x55556bb18e30 .functor OR 1, L_0x55556bb18a50, L_0x55556bb18d30, C4<0>, C4<0>;
L_0x55556bb18ea0 .functor NOT 1, L_0x55556bb18e30, C4<0>, C4<0>, C4<0>;
v0x55556b58a980_0 .net "Ehigh", 0 0, L_0x55556bb17180;  1 drivers
v0x55556b58aa40_0 .net "Elow", 0 0, L_0x55556bb18400;  1 drivers
v0x55556b57f340_0 .net "Lhigh", 0 0, L_0x55556bb173d0;  1 drivers
v0x55556b57f410_0 .net "Llow", 0 0, L_0x55556bb186e0;  1 drivers
v0x55556b573d00_0 .net *"_ivl_10", 0 0, L_0x55556bb18c30;  1 drivers
v0x55556b573da0_0 .net *"_ivl_14", 0 0, L_0x55556bb18e30;  1 drivers
v0x55556b5686c0_0 .net "i_src_a", 3 0, L_0x55556bb18f10;  1 drivers
v0x55556b568780_0 .net "i_src_b", 3 0, L_0x55556bb18fb0;  1 drivers
v0x55556b55d080_0 .net "o_eq", 0 0, L_0x55556bb18a50;  alias, 1 drivers
v0x55556b551a40_0 .net "o_gt", 0 0, L_0x55556bb18ea0;  1 drivers
v0x55556b551b00_0 .net "o_lt", 0 0, L_0x55556bb18d30;  alias, 1 drivers
L_0x55556bb175b0 .part L_0x55556bb18f10, 2, 2;
L_0x55556bb17650 .part L_0x55556bb18fb0, 2, 2;
L_0x55556bb188c0 .part L_0x55556bb18f10, 0, 2;
L_0x55556bb18960 .part L_0x55556bb18fb0, 0, 2;
S_0x55556b6178d0 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b617d10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb17180 .functor AND 1, L_0x55556bb16570, L_0x55556bb16b10, C4<1>, C4<1>;
L_0x55556bb172d0 .functor AND 1, L_0x55556bb16570, L_0x55556bb16ce0, C4<1>, C4<1>;
L_0x55556bb173d0 .functor OR 1, L_0x55556bb172d0, L_0x55556bb16740, C4<0>, C4<0>;
L_0x55556bb174d0 .functor OR 1, L_0x55556bb17180, L_0x55556bb173d0, C4<0>, C4<0>;
L_0x55556bb17540 .functor NOT 1, L_0x55556bb174d0, C4<0>, C4<0>, C4<0>;
v0x55556b47d000_0 .net "Ehigh", 0 0, L_0x55556bb16570;  1 drivers
v0x55556b47d0c0_0 .net "Elow", 0 0, L_0x55556bb16b10;  1 drivers
v0x55556b47b3c0_0 .net "Lhigh", 0 0, L_0x55556bb16740;  1 drivers
v0x55556b47b4c0_0 .net "Llow", 0 0, L_0x55556bb16ce0;  1 drivers
v0x55556b479460_0 .net *"_ivl_10", 0 0, L_0x55556bb172d0;  1 drivers
v0x55556b479550_0 .net *"_ivl_14", 0 0, L_0x55556bb174d0;  1 drivers
v0x55556b4764e0_0 .net "i_src_a", 1 0, L_0x55556bb175b0;  1 drivers
v0x55556b476580_0 .net "i_src_b", 1 0, L_0x55556bb17650;  1 drivers
v0x55556b460470_0 .net "o_eq", 0 0, L_0x55556bb17180;  alias, 1 drivers
v0x55556b460530_0 .net "o_gt", 0 0, L_0x55556bb17540;  1 drivers
v0x55556b454e30_0 .net "o_lt", 0 0, L_0x55556bb173d0;  alias, 1 drivers
L_0x55556bb155b0 .part L_0x55556bb175b0, 1, 1;
L_0x55556bb16a00 .part L_0x55556bb17650, 1, 1;
L_0x55556bb16fa0 .part L_0x55556bb175b0, 0, 1;
L_0x55556bb17090 .part L_0x55556bb17650, 0, 1;
S_0x55556b33adf0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b6178d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb16500 .functor XOR 1, L_0x55556bb155b0, L_0x55556bb16a00, C4<0>, C4<0>;
L_0x55556bb16570 .functor NOT 1, L_0x55556bb16500, C4<0>, C4<0>, C4<0>;
L_0x55556bb16680 .functor NOT 1, L_0x55556bb155b0, C4<0>, C4<0>, C4<0>;
L_0x55556bb16740 .functor AND 1, L_0x55556bb16680, L_0x55556bb16a00, C4<1>, C4<1>;
L_0x55556bb168d0 .functor OR 1, L_0x55556bb16570, L_0x55556bb16740, C4<0>, C4<0>;
L_0x55556bb16940 .functor NOT 1, L_0x55556bb168d0, C4<0>, C4<0>, C4<0>;
v0x55556b32f7b0_0 .net *"_ivl_0", 0 0, L_0x55556bb16500;  1 drivers
v0x55556b32f8b0_0 .net *"_ivl_4", 0 0, L_0x55556bb16680;  1 drivers
v0x55556b324170_0 .net *"_ivl_8", 0 0, L_0x55556bb168d0;  1 drivers
v0x55556b324240_0 .net "i_src_a", 0 0, L_0x55556bb155b0;  1 drivers
v0x55556b318b30_0 .net "i_src_b", 0 0, L_0x55556bb16a00;  1 drivers
v0x55556b318c40_0 .net "o_eq", 0 0, L_0x55556bb16570;  alias, 1 drivers
v0x55556b30d4f0_0 .net "o_gt", 0 0, L_0x55556bb16940;  1 drivers
v0x55556b30d5b0_0 .net "o_lt", 0 0, L_0x55556bb16740;  alias, 1 drivers
S_0x55556b301eb0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b6178d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb16aa0 .functor XOR 1, L_0x55556bb16fa0, L_0x55556bb17090, C4<0>, C4<0>;
L_0x55556bb16b10 .functor NOT 1, L_0x55556bb16aa0, C4<0>, C4<0>, C4<0>;
L_0x55556bb16c20 .functor NOT 1, L_0x55556bb16fa0, C4<0>, C4<0>, C4<0>;
L_0x55556bb16ce0 .functor AND 1, L_0x55556bb16c20, L_0x55556bb17090, C4<1>, C4<1>;
L_0x55556bb16e70 .functor OR 1, L_0x55556bb16b10, L_0x55556bb16ce0, C4<0>, C4<0>;
L_0x55556bb16ee0 .functor NOT 1, L_0x55556bb16e70, C4<0>, C4<0>, C4<0>;
v0x55556b474950_0 .net *"_ivl_0", 0 0, L_0x55556bb16aa0;  1 drivers
v0x55556b4744d0_0 .net *"_ivl_4", 0 0, L_0x55556bb16c20;  1 drivers
v0x55556b4745b0_0 .net *"_ivl_8", 0 0, L_0x55556bb16e70;  1 drivers
v0x55556b471ec0_0 .net "i_src_a", 0 0, L_0x55556bb16fa0;  1 drivers
v0x55556b471f60_0 .net "i_src_b", 0 0, L_0x55556bb17090;  1 drivers
v0x55556b470340_0 .net "o_eq", 0 0, L_0x55556bb16b10;  alias, 1 drivers
v0x55556b470400_0 .net "o_gt", 0 0, L_0x55556bb16ee0;  1 drivers
v0x55556b46e100_0 .net "o_lt", 0 0, L_0x55556bb16ce0;  alias, 1 drivers
S_0x55556b4497f0 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b617d10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb18400 .functor AND 1, L_0x55556bb17760, L_0x55556bb17d90, C4<1>, C4<1>;
L_0x55556bb185e0 .functor AND 1, L_0x55556bb17760, L_0x55556bb17f60, C4<1>, C4<1>;
L_0x55556bb186e0 .functor OR 1, L_0x55556bb185e0, L_0x55556bb178e0, C4<0>, C4<0>;
L_0x55556bb187e0 .functor OR 1, L_0x55556bb18400, L_0x55556bb186e0, C4<0>, C4<0>;
L_0x55556bb18850 .functor NOT 1, L_0x55556bb187e0, C4<0>, C4<0>, C4<0>;
v0x55556b5e6f30_0 .net "Ehigh", 0 0, L_0x55556bb17760;  1 drivers
v0x55556b5e6ff0_0 .net "Elow", 0 0, L_0x55556bb17d90;  1 drivers
v0x55556b5db8f0_0 .net "Lhigh", 0 0, L_0x55556bb178e0;  1 drivers
v0x55556b5db9f0_0 .net "Llow", 0 0, L_0x55556bb17f60;  1 drivers
v0x55556b5d02b0_0 .net *"_ivl_10", 0 0, L_0x55556bb185e0;  1 drivers
v0x55556b5d03a0_0 .net *"_ivl_14", 0 0, L_0x55556bb187e0;  1 drivers
v0x55556b5c4c70_0 .net "i_src_a", 1 0, L_0x55556bb188c0;  1 drivers
v0x55556b5c4d10_0 .net "i_src_b", 1 0, L_0x55556bb18960;  1 drivers
v0x55556b5b9630_0 .net "o_eq", 0 0, L_0x55556bb18400;  alias, 1 drivers
v0x55556b5adff0_0 .net "o_gt", 0 0, L_0x55556bb18850;  1 drivers
v0x55556b5ae0b0_0 .net "o_lt", 0 0, L_0x55556bb186e0;  alias, 1 drivers
L_0x55556bb17be0 .part L_0x55556bb188c0, 1, 1;
L_0x55556bb17c80 .part L_0x55556bb18960, 1, 1;
L_0x55556bb18220 .part L_0x55556bb188c0, 0, 1;
L_0x55556bb18310 .part L_0x55556bb18960, 0, 1;
S_0x55556b432b70 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b4497f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb176f0 .functor XOR 1, L_0x55556bb17be0, L_0x55556bb17c80, C4<0>, C4<0>;
L_0x55556bb17760 .functor NOT 1, L_0x55556bb176f0, C4<0>, C4<0>, C4<0>;
L_0x55556bb17820 .functor NOT 1, L_0x55556bb17be0, C4<0>, C4<0>, C4<0>;
L_0x55556bb178e0 .functor AND 1, L_0x55556bb17820, L_0x55556bb17c80, C4<1>, C4<1>;
L_0x55556bb17a70 .functor OR 1, L_0x55556bb17760, L_0x55556bb178e0, C4<0>, C4<0>;
L_0x55556bb17ae0 .functor NOT 1, L_0x55556bb17a70, C4<0>, C4<0>, C4<0>;
v0x55556b427530_0 .net *"_ivl_0", 0 0, L_0x55556bb176f0;  1 drivers
v0x55556b427630_0 .net *"_ivl_4", 0 0, L_0x55556bb17820;  1 drivers
v0x55556b5959c0_0 .net *"_ivl_8", 0 0, L_0x55556bb17a70;  1 drivers
v0x55556b595a90_0 .net "i_src_a", 0 0, L_0x55556bb17be0;  1 drivers
v0x55556b5f1f70_0 .net "i_src_b", 0 0, L_0x55556bb17c80;  1 drivers
v0x55556b5f2080_0 .net "o_eq", 0 0, L_0x55556bb17760;  alias, 1 drivers
v0x55556b53b110_0 .net "o_gt", 0 0, L_0x55556bb17ae0;  1 drivers
v0x55556b53b1d0_0 .net "o_lt", 0 0, L_0x55556bb178e0;  alias, 1 drivers
S_0x55556b5300d0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b4497f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb17d20 .functor XOR 1, L_0x55556bb18220, L_0x55556bb18310, C4<0>, C4<0>;
L_0x55556bb17d90 .functor NOT 1, L_0x55556bb17d20, C4<0>, C4<0>, C4<0>;
L_0x55556bb17ea0 .functor NOT 1, L_0x55556bb18220, C4<0>, C4<0>, C4<0>;
L_0x55556bb17f60 .functor AND 1, L_0x55556bb17ea0, L_0x55556bb18310, C4<1>, C4<1>;
L_0x55556bb180f0 .functor OR 1, L_0x55556bb17d90, L_0x55556bb17f60, C4<0>, C4<0>;
L_0x55556bb18160 .functor NOT 1, L_0x55556bb180f0, C4<0>, C4<0>, C4<0>;
v0x55556b524b40_0 .net *"_ivl_0", 0 0, L_0x55556bb17d20;  1 drivers
v0x55556b519450_0 .net *"_ivl_4", 0 0, L_0x55556bb17ea0;  1 drivers
v0x55556b519530_0 .net *"_ivl_8", 0 0, L_0x55556bb180f0;  1 drivers
v0x55556b50de10_0 .net "i_src_a", 0 0, L_0x55556bb18220;  1 drivers
v0x55556b50ded0_0 .net "i_src_b", 0 0, L_0x55556bb18310;  1 drivers
v0x55556b5027d0_0 .net "o_eq", 0 0, L_0x55556bb17d90;  alias, 1 drivers
v0x55556b502870_0 .net "o_gt", 0 0, L_0x55556bb18160;  1 drivers
v0x55556b4f7190_0 .net "o_lt", 0 0, L_0x55556bb17f60;  alias, 1 drivers
S_0x55556b4d5b10 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b6318b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1b5c0 .functor AND 1, L_0x55556bb19cc0, L_0x55556bb1af70, C4<1>, C4<1>;
L_0x55556bb1b7a0 .functor AND 1, L_0x55556bb19cc0, L_0x55556bb1b250, C4<1>, C4<1>;
L_0x55556bb1b8a0 .functor OR 1, L_0x55556bb1b7a0, L_0x55556bb19fa0, C4<0>, C4<0>;
L_0x55556bb1b9a0 .functor OR 1, L_0x55556bb1b5c0, L_0x55556bb1b8a0, C4<0>, C4<0>;
L_0x55556bb1ba10 .functor NOT 1, L_0x55556bb1b9a0, C4<0>, C4<0>, C4<0>;
v0x55556b362b70_0 .net "Ehigh", 0 0, L_0x55556bb19cc0;  1 drivers
v0x55556b362c30_0 .net "Elow", 0 0, L_0x55556bb1af70;  1 drivers
v0x55556b362400_0 .net "Lhigh", 0 0, L_0x55556bb19fa0;  1 drivers
v0x55556b362500_0 .net "Llow", 0 0, L_0x55556bb1b250;  1 drivers
v0x55556b361c90_0 .net *"_ivl_10", 0 0, L_0x55556bb1b7a0;  1 drivers
v0x55556b361d30_0 .net *"_ivl_14", 0 0, L_0x55556bb1b9a0;  1 drivers
v0x55556b361dd0_0 .net "i_src_a", 3 0, L_0x55556bb1ba80;  1 drivers
v0x55556b361520_0 .net "i_src_b", 3 0, L_0x55556bb1bb20;  1 drivers
v0x55556b3615e0_0 .net "o_eq", 0 0, L_0x55556bb1b5c0;  alias, 1 drivers
v0x55556b360db0_0 .net "o_gt", 0 0, L_0x55556bb1ba10;  1 drivers
v0x55556b360e70_0 .net "o_lt", 0 0, L_0x55556bb1b8a0;  alias, 1 drivers
L_0x55556bb1a180 .part L_0x55556bb1ba80, 2, 2;
L_0x55556bb1a220 .part L_0x55556bb1bb20, 2, 2;
L_0x55556bb1b430 .part L_0x55556bb1ba80, 0, 2;
L_0x55556bb1b4d0 .part L_0x55556bb1bb20, 0, 2;
S_0x55556b4bee90 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b4d5b10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb19cc0 .functor AND 1, L_0x55556bb190c0, L_0x55556bb19680, C4<1>, C4<1>;
L_0x55556bb19ea0 .functor AND 1, L_0x55556bb190c0, L_0x55556bb19850, C4<1>, C4<1>;
L_0x55556bb19fa0 .functor OR 1, L_0x55556bb19ea0, L_0x55556bb19240, C4<0>, C4<0>;
L_0x55556bb1a0a0 .functor OR 1, L_0x55556bb19cc0, L_0x55556bb19fa0, C4<0>, C4<0>;
L_0x55556bb1a110 .functor NOT 1, L_0x55556bb1a0a0, C4<0>, C4<0>, C4<0>;
v0x55556b6ca630_0 .net "Ehigh", 0 0, L_0x55556bb190c0;  1 drivers
v0x55556b6ca6f0_0 .net "Elow", 0 0, L_0x55556bb19680;  1 drivers
v0x55556b6c9ec0_0 .net "Lhigh", 0 0, L_0x55556bb19240;  1 drivers
v0x55556b6c9fc0_0 .net "Llow", 0 0, L_0x55556bb19850;  1 drivers
v0x55556b6c9750_0 .net *"_ivl_10", 0 0, L_0x55556bb19ea0;  1 drivers
v0x55556b6c9840_0 .net *"_ivl_14", 0 0, L_0x55556bb1a0a0;  1 drivers
v0x55556b6c8fe0_0 .net "i_src_a", 1 0, L_0x55556bb1a180;  1 drivers
v0x55556b6c90a0_0 .net "i_src_b", 1 0, L_0x55556bb1a220;  1 drivers
v0x55556b6c8870_0 .net "o_eq", 0 0, L_0x55556bb19cc0;  alias, 1 drivers
v0x55556b6c8930_0 .net "o_gt", 0 0, L_0x55556bb1a110;  1 drivers
v0x55556b6c8100_0 .net "o_lt", 0 0, L_0x55556bb19fa0;  alias, 1 drivers
L_0x55556bb194d0 .part L_0x55556bb1a180, 1, 1;
L_0x55556bb19570 .part L_0x55556bb1a220, 1, 1;
L_0x55556bb19ae0 .part L_0x55556bb1a180, 0, 1;
L_0x55556bb19bd0 .part L_0x55556bb1a220, 0, 1;
S_0x55556b4b3850 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b4bee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb19050 .functor XOR 1, L_0x55556bb194d0, L_0x55556bb19570, C4<0>, C4<0>;
L_0x55556bb190c0 .functor NOT 1, L_0x55556bb19050, C4<0>, C4<0>, C4<0>;
L_0x55556bb19180 .functor NOT 1, L_0x55556bb194d0, C4<0>, C4<0>, C4<0>;
L_0x55556bb19240 .functor AND 1, L_0x55556bb19180, L_0x55556bb19570, C4<1>, C4<1>;
L_0x55556bb193a0 .functor OR 1, L_0x55556bb190c0, L_0x55556bb19240, C4<0>, C4<0>;
L_0x55556bb19410 .functor NOT 1, L_0x55556bb193a0, C4<0>, C4<0>, C4<0>;
v0x55556b4a82c0_0 .net *"_ivl_0", 0 0, L_0x55556bb19050;  1 drivers
v0x55556b49cbd0_0 .net *"_ivl_4", 0 0, L_0x55556bb19180;  1 drivers
v0x55556b49ccb0_0 .net *"_ivl_8", 0 0, L_0x55556bb193a0;  1 drivers
v0x55556b2e7920_0 .net "i_src_a", 0 0, L_0x55556bb194d0;  1 drivers
v0x55556b2e79c0_0 .net "i_src_b", 0 0, L_0x55556bb19570;  1 drivers
v0x55556b2e61d0_0 .net "o_eq", 0 0, L_0x55556bb190c0;  alias, 1 drivers
v0x55556b2e6290_0 .net "o_gt", 0 0, L_0x55556bb19410;  1 drivers
v0x55556b6cda40_0 .net "o_lt", 0 0, L_0x55556bb19240;  alias, 1 drivers
S_0x55556b6cd2d0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b4bee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb19610 .functor XOR 1, L_0x55556bb19ae0, L_0x55556bb19bd0, C4<0>, C4<0>;
L_0x55556bb19680 .functor NOT 1, L_0x55556bb19610, C4<0>, C4<0>, C4<0>;
L_0x55556bb19790 .functor NOT 1, L_0x55556bb19ae0, C4<0>, C4<0>, C4<0>;
L_0x55556bb19850 .functor AND 1, L_0x55556bb19790, L_0x55556bb19bd0, C4<1>, C4<1>;
L_0x55556bb199b0 .functor OR 1, L_0x55556bb19680, L_0x55556bb19850, C4<0>, C4<0>;
L_0x55556bb19a20 .functor NOT 1, L_0x55556bb199b0, C4<0>, C4<0>, C4<0>;
v0x55556b6ccc10_0 .net *"_ivl_0", 0 0, L_0x55556bb19610;  1 drivers
v0x55556b6cc3f0_0 .net *"_ivl_4", 0 0, L_0x55556bb19790;  1 drivers
v0x55556b6cc4d0_0 .net *"_ivl_8", 0 0, L_0x55556bb199b0;  1 drivers
v0x55556b6cbc80_0 .net "i_src_a", 0 0, L_0x55556bb19ae0;  1 drivers
v0x55556b6cbd40_0 .net "i_src_b", 0 0, L_0x55556bb19bd0;  1 drivers
v0x55556b6cb510_0 .net "o_eq", 0 0, L_0x55556bb19680;  alias, 1 drivers
v0x55556b6cb5d0_0 .net "o_gt", 0 0, L_0x55556bb19a20;  1 drivers
v0x55556b6cada0_0 .net "o_lt", 0 0, L_0x55556bb19850;  alias, 1 drivers
S_0x55556b6d24a0 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b4d5b10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1af70 .functor AND 1, L_0x55556bb1a330, L_0x55556bb1a930, C4<1>, C4<1>;
L_0x55556bb1b150 .functor AND 1, L_0x55556bb1a330, L_0x55556bb1ab00, C4<1>, C4<1>;
L_0x55556bb1b250 .functor OR 1, L_0x55556bb1b150, L_0x55556bb1a4b0, C4<0>, C4<0>;
L_0x55556bb1b350 .functor OR 1, L_0x55556bb1af70, L_0x55556bb1b250, C4<0>, C4<0>;
L_0x55556bb1b3c0 .functor NOT 1, L_0x55556bb1b350, C4<0>, C4<0>, C4<0>;
v0x55556b365810_0 .net "Ehigh", 0 0, L_0x55556bb1a330;  1 drivers
v0x55556b3658d0_0 .net "Elow", 0 0, L_0x55556bb1a930;  1 drivers
v0x55556b3650a0_0 .net "Lhigh", 0 0, L_0x55556bb1a4b0;  1 drivers
v0x55556b3651a0_0 .net "Llow", 0 0, L_0x55556bb1ab00;  1 drivers
v0x55556b364930_0 .net *"_ivl_10", 0 0, L_0x55556bb1b150;  1 drivers
v0x55556b364a20_0 .net *"_ivl_14", 0 0, L_0x55556bb1b350;  1 drivers
v0x55556b3641c0_0 .net "i_src_a", 1 0, L_0x55556bb1b430;  1 drivers
v0x55556b364280_0 .net "i_src_b", 1 0, L_0x55556bb1b4d0;  1 drivers
v0x55556b363a50_0 .net "o_eq", 0 0, L_0x55556bb1af70;  alias, 1 drivers
v0x55556b3632e0_0 .net "o_gt", 0 0, L_0x55556bb1b3c0;  1 drivers
v0x55556b3633a0_0 .net "o_lt", 0 0, L_0x55556bb1b250;  alias, 1 drivers
L_0x55556bb1a780 .part L_0x55556bb1b430, 1, 1;
L_0x55556bb1a820 .part L_0x55556bb1b4d0, 1, 1;
L_0x55556bb1ad90 .part L_0x55556bb1b430, 0, 1;
L_0x55556bb1ae80 .part L_0x55556bb1b4d0, 0, 1;
S_0x55556b6d15c0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b6d24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1a2c0 .functor XOR 1, L_0x55556bb1a780, L_0x55556bb1a820, C4<0>, C4<0>;
L_0x55556bb1a330 .functor NOT 1, L_0x55556bb1a2c0, C4<0>, C4<0>, C4<0>;
L_0x55556bb1a3f0 .functor NOT 1, L_0x55556bb1a780, C4<0>, C4<0>, C4<0>;
L_0x55556bb1a4b0 .functor AND 1, L_0x55556bb1a3f0, L_0x55556bb1a820, C4<1>, C4<1>;
L_0x55556bb1a610 .functor OR 1, L_0x55556bb1a330, L_0x55556bb1a4b0, C4<0>, C4<0>;
L_0x55556bb1a680 .functor NOT 1, L_0x55556bb1a610, C4<0>, C4<0>, C4<0>;
v0x55556b6d0e50_0 .net *"_ivl_0", 0 0, L_0x55556bb1a2c0;  1 drivers
v0x55556b6d0f50_0 .net *"_ivl_4", 0 0, L_0x55556bb1a3f0;  1 drivers
v0x55556b6d06e0_0 .net *"_ivl_8", 0 0, L_0x55556bb1a610;  1 drivers
v0x55556b6d07f0_0 .net "i_src_a", 0 0, L_0x55556bb1a780;  1 drivers
v0x55556b6cff70_0 .net "i_src_b", 0 0, L_0x55556bb1a820;  1 drivers
v0x55556b6d0080_0 .net "o_eq", 0 0, L_0x55556bb1a330;  alias, 1 drivers
v0x55556b6cf800_0 .net "o_gt", 0 0, L_0x55556bb1a680;  1 drivers
v0x55556b6cf8c0_0 .net "o_lt", 0 0, L_0x55556bb1a4b0;  alias, 1 drivers
S_0x55556b6cf090 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b6d24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1a8c0 .functor XOR 1, L_0x55556bb1ad90, L_0x55556bb1ae80, C4<0>, C4<0>;
L_0x55556bb1a930 .functor NOT 1, L_0x55556bb1a8c0, C4<0>, C4<0>, C4<0>;
L_0x55556bb1aa40 .functor NOT 1, L_0x55556bb1ad90, C4<0>, C4<0>, C4<0>;
L_0x55556bb1ab00 .functor AND 1, L_0x55556bb1aa40, L_0x55556bb1ae80, C4<1>, C4<1>;
L_0x55556bb1ac60 .functor OR 1, L_0x55556bb1a930, L_0x55556bb1ab00, C4<0>, C4<0>;
L_0x55556bb1acd0 .functor NOT 1, L_0x55556bb1ac60, C4<0>, C4<0>, C4<0>;
v0x55556b76ea50_0 .net *"_ivl_0", 0 0, L_0x55556bb1a8c0;  1 drivers
v0x55556b6192b0_0 .net *"_ivl_4", 0 0, L_0x55556bb1aa40;  1 drivers
v0x55556b619390_0 .net *"_ivl_8", 0 0, L_0x55556bb1ac60;  1 drivers
v0x55556b366e60_0 .net "i_src_a", 0 0, L_0x55556bb1ad90;  1 drivers
v0x55556b366f20_0 .net "i_src_b", 0 0, L_0x55556bb1ae80;  1 drivers
v0x55556b3666f0_0 .net "o_eq", 0 0, L_0x55556bb1a930;  alias, 1 drivers
v0x55556b3667b0_0 .net "o_gt", 0 0, L_0x55556bb1acd0;  1 drivers
v0x55556b365f80_0 .net "o_lt", 0 0, L_0x55556bb1ab00;  alias, 1 drivers
S_0x55556b3684b0 .scope module, "com8bit_low" "comparator_8bit" 26 164, 26 128 0, S_0x55556b632790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb219f0 .functor AND 1, L_0x55556bb1e770, L_0x55556bb21370, C4<1>, C4<1>;
L_0x55556bb21bd0 .functor AND 1, L_0x55556bb1e770, L_0x55556bb21650, C4<1>, C4<1>;
L_0x55556bb21cd0 .functor OR 1, L_0x55556bb21bd0, L_0x55556bb1ea50, C4<0>, C4<0>;
L_0x55556bb21dd0 .functor OR 1, L_0x55556bb219f0, L_0x55556bb21cd0, C4<0>, C4<0>;
L_0x55556bb21e70 .functor NOT 1, L_0x55556bb21dd0, C4<0>, C4<0>, C4<0>;
v0x55556b9b8080_0 .net "Ehigh", 0 0, L_0x55556bb1e770;  1 drivers
v0x55556b9b8120_0 .net "Elow", 0 0, L_0x55556bb21370;  1 drivers
v0x55556b9b81c0_0 .net "Lhigh", 0 0, L_0x55556bb1ea50;  1 drivers
v0x55556b9b8260_0 .net "Llow", 0 0, L_0x55556bb21650;  1 drivers
v0x55556b9b8300_0 .net *"_ivl_10", 0 0, L_0x55556bb21bd0;  1 drivers
v0x55556b9b83a0_0 .net *"_ivl_14", 0 0, L_0x55556bb21dd0;  1 drivers
v0x55556b9b8440_0 .net "i_src_a", 7 0, L_0x55556bb21ee0;  1 drivers
v0x55556b9b84e0_0 .net "i_src_b", 7 0, L_0x55556bb21f80;  1 drivers
v0x55556b9b8580_0 .net "o_eq", 0 0, L_0x55556bb219f0;  alias, 1 drivers
v0x55556b9b86b0_0 .net "o_gt", 0 0, L_0x55556bb21e70;  1 drivers
v0x55556b9b8750_0 .net "o_lt", 0 0, L_0x55556bb21cd0;  alias, 1 drivers
L_0x55556bb1ec30 .part L_0x55556bb21ee0, 4, 4;
L_0x55556bb1ecd0 .part L_0x55556bb21f80, 4, 4;
L_0x55556bb21860 .part L_0x55556bb21ee0, 0, 4;
L_0x55556bb21900 .part L_0x55556bb21f80, 0, 4;
S_0x55556b3675d0 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b3684b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1e770 .functor AND 1, L_0x55556bb1ce80, L_0x55556bb1e120, C4<1>, C4<1>;
L_0x55556bb1e950 .functor AND 1, L_0x55556bb1ce80, L_0x55556bb1e400, C4<1>, C4<1>;
L_0x55556bb1ea50 .functor OR 1, L_0x55556bb1e950, L_0x55556bb1d160, C4<0>, C4<0>;
L_0x55556bb1eb50 .functor OR 1, L_0x55556bb1e770, L_0x55556bb1ea50, C4<0>, C4<0>;
L_0x55556bb1ebc0 .functor NOT 1, L_0x55556bb1eb50, C4<0>, C4<0>, C4<0>;
v0x55556af54ef0_0 .net "Ehigh", 0 0, L_0x55556bb1ce80;  1 drivers
v0x55556af54fb0_0 .net "Elow", 0 0, L_0x55556bb1e120;  1 drivers
v0x55556af55080_0 .net "Lhigh", 0 0, L_0x55556bb1d160;  1 drivers
v0x55556af55180_0 .net "Llow", 0 0, L_0x55556bb1e400;  1 drivers
v0x55556ae40a80_0 .net *"_ivl_10", 0 0, L_0x55556bb1e950;  1 drivers
v0x55556ae40b20_0 .net *"_ivl_14", 0 0, L_0x55556bb1eb50;  1 drivers
v0x55556ae40bc0_0 .net "i_src_a", 3 0, L_0x55556bb1ec30;  1 drivers
v0x55556ae40c80_0 .net "i_src_b", 3 0, L_0x55556bb1ecd0;  1 drivers
v0x55556ae40d60_0 .net "o_eq", 0 0, L_0x55556bb1e770;  alias, 1 drivers
v0x55556ae40eb0_0 .net "o_gt", 0 0, L_0x55556bb1ebc0;  1 drivers
v0x55556af104b0_0 .net "o_lt", 0 0, L_0x55556bb1ea50;  alias, 1 drivers
L_0x55556bb1d340 .part L_0x55556bb1ec30, 2, 2;
L_0x55556bb1d3e0 .part L_0x55556bb1ecd0, 2, 2;
L_0x55556bb1e5e0 .part L_0x55556bb1ec30, 0, 2;
L_0x55556bb1e680 .part L_0x55556bb1ecd0, 0, 2;
S_0x55556b407ac0 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b3675d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1ce80 .functor AND 1, L_0x55556bb1c280, L_0x55556bb1c840, C4<1>, C4<1>;
L_0x55556bb1d060 .functor AND 1, L_0x55556bb1c280, L_0x55556bb1ca10, C4<1>, C4<1>;
L_0x55556bb1d160 .functor OR 1, L_0x55556bb1d060, L_0x55556bb1c400, C4<0>, C4<0>;
L_0x55556bb1d260 .functor OR 1, L_0x55556bb1ce80, L_0x55556bb1d160, C4<0>, C4<0>;
L_0x55556bb1d2d0 .functor NOT 1, L_0x55556bb1d260, C4<0>, C4<0>, C4<0>;
v0x55556af1bcb0_0 .net "Ehigh", 0 0, L_0x55556bb1c280;  1 drivers
v0x55556af1bd70_0 .net "Elow", 0 0, L_0x55556bb1c840;  1 drivers
v0x55556af1be40_0 .net "Lhigh", 0 0, L_0x55556bb1c400;  1 drivers
v0x55556af1bf40_0 .net "Llow", 0 0, L_0x55556bb1ca10;  1 drivers
v0x55556aeac5d0_0 .net *"_ivl_10", 0 0, L_0x55556bb1d060;  1 drivers
v0x55556aeac6c0_0 .net *"_ivl_14", 0 0, L_0x55556bb1d260;  1 drivers
v0x55556aeac760_0 .net "i_src_a", 1 0, L_0x55556bb1d340;  1 drivers
v0x55556aeac820_0 .net "i_src_b", 1 0, L_0x55556bb1d3e0;  1 drivers
v0x55556aeac900_0 .net "o_eq", 0 0, L_0x55556bb1ce80;  alias, 1 drivers
v0x55556aeac9c0_0 .net "o_gt", 0 0, L_0x55556bb1d2d0;  1 drivers
v0x55556ae63c00_0 .net "o_lt", 0 0, L_0x55556bb1d160;  alias, 1 drivers
L_0x55556bb1c690 .part L_0x55556bb1d340, 1, 1;
L_0x55556bb1c730 .part L_0x55556bb1d3e0, 1, 1;
L_0x55556bb1cca0 .part L_0x55556bb1d340, 0, 1;
L_0x55556bb1cd90 .part L_0x55556bb1d3e0, 0, 1;
S_0x55556afb5420 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b407ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1c210 .functor XOR 1, L_0x55556bb1c690, L_0x55556bb1c730, C4<0>, C4<0>;
L_0x55556bb1c280 .functor NOT 1, L_0x55556bb1c210, C4<0>, C4<0>, C4<0>;
L_0x55556bb1c340 .functor NOT 1, L_0x55556bb1c690, C4<0>, C4<0>, C4<0>;
L_0x55556bb1c400 .functor AND 1, L_0x55556bb1c340, L_0x55556bb1c730, C4<1>, C4<1>;
L_0x55556bb1c560 .functor OR 1, L_0x55556bb1c280, L_0x55556bb1c400, C4<0>, C4<0>;
L_0x55556bb1c5d0 .functor NOT 1, L_0x55556bb1c560, C4<0>, C4<0>, C4<0>;
v0x55556afb5680_0 .net *"_ivl_0", 0 0, L_0x55556bb1c210;  1 drivers
v0x55556afb5780_0 .net *"_ivl_4", 0 0, L_0x55556bb1c340;  1 drivers
v0x55556ae4bcf0_0 .net *"_ivl_8", 0 0, L_0x55556bb1c560;  1 drivers
v0x55556ae4bdc0_0 .net "i_src_a", 0 0, L_0x55556bb1c690;  1 drivers
v0x55556ae4be80_0 .net "i_src_b", 0 0, L_0x55556bb1c730;  1 drivers
v0x55556ae4bf90_0 .net "o_eq", 0 0, L_0x55556bb1c280;  alias, 1 drivers
v0x55556ae4c050_0 .net "o_gt", 0 0, L_0x55556bb1c5d0;  1 drivers
v0x55556ae4c110_0 .net "o_lt", 0 0, L_0x55556bb1c400;  alias, 1 drivers
S_0x55556af2bab0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b407ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1c7d0 .functor XOR 1, L_0x55556bb1cca0, L_0x55556bb1cd90, C4<0>, C4<0>;
L_0x55556bb1c840 .functor NOT 1, L_0x55556bb1c7d0, C4<0>, C4<0>, C4<0>;
L_0x55556bb1c950 .functor NOT 1, L_0x55556bb1cca0, C4<0>, C4<0>, C4<0>;
L_0x55556bb1ca10 .functor AND 1, L_0x55556bb1c950, L_0x55556bb1cd90, C4<1>, C4<1>;
L_0x55556bb1cb70 .functor OR 1, L_0x55556bb1c840, L_0x55556bb1ca10, C4<0>, C4<0>;
L_0x55556bb1cbe0 .functor NOT 1, L_0x55556bb1cb70, C4<0>, C4<0>, C4<0>;
v0x55556af2bd60_0 .net *"_ivl_0", 0 0, L_0x55556bb1c7d0;  1 drivers
v0x55556af2be40_0 .net *"_ivl_4", 0 0, L_0x55556bb1c950;  1 drivers
v0x55556ae3d350_0 .net *"_ivl_8", 0 0, L_0x55556bb1cb70;  1 drivers
v0x55556ae3d440_0 .net "i_src_a", 0 0, L_0x55556bb1cca0;  1 drivers
v0x55556ae3d500_0 .net "i_src_b", 0 0, L_0x55556bb1cd90;  1 drivers
v0x55556ae3d610_0 .net "o_eq", 0 0, L_0x55556bb1c840;  alias, 1 drivers
v0x55556ae3d6d0_0 .net "o_gt", 0 0, L_0x55556bb1cbe0;  1 drivers
v0x55556af1bb50_0 .net "o_lt", 0 0, L_0x55556bb1ca10;  alias, 1 drivers
S_0x55556ae63d40 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b3675d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1e120 .functor AND 1, L_0x55556bb1d4f0, L_0x55556bb1dab0, C4<1>, C4<1>;
L_0x55556bb1e300 .functor AND 1, L_0x55556bb1d4f0, L_0x55556bb1dc80, C4<1>, C4<1>;
L_0x55556bb1e400 .functor OR 1, L_0x55556bb1e300, L_0x55556bb1d670, C4<0>, C4<0>;
L_0x55556bb1e500 .functor OR 1, L_0x55556bb1e120, L_0x55556bb1e400, C4<0>, C4<0>;
L_0x55556bb1e570 .functor NOT 1, L_0x55556bb1e500, C4<0>, C4<0>, C4<0>;
v0x55556af11e00_0 .net "Ehigh", 0 0, L_0x55556bb1d4f0;  1 drivers
v0x55556af11ec0_0 .net "Elow", 0 0, L_0x55556bb1dab0;  1 drivers
v0x55556af11f90_0 .net "Lhigh", 0 0, L_0x55556bb1d670;  1 drivers
v0x55556af12090_0 .net "Llow", 0 0, L_0x55556bb1dc80;  1 drivers
v0x55556ae3e7c0_0 .net *"_ivl_10", 0 0, L_0x55556bb1e300;  1 drivers
v0x55556ae3e8b0_0 .net *"_ivl_14", 0 0, L_0x55556bb1e500;  1 drivers
v0x55556ae3e950_0 .net "i_src_a", 1 0, L_0x55556bb1e5e0;  1 drivers
v0x55556ae3ea10_0 .net "i_src_b", 1 0, L_0x55556bb1e680;  1 drivers
v0x55556ae3eaf0_0 .net "o_eq", 0 0, L_0x55556bb1e120;  alias, 1 drivers
v0x55556ae3ebb0_0 .net "o_gt", 0 0, L_0x55556bb1e570;  1 drivers
v0x55556af54db0_0 .net "o_lt", 0 0, L_0x55556bb1e400;  alias, 1 drivers
L_0x55556bb1d900 .part L_0x55556bb1e5e0, 1, 1;
L_0x55556bb1d9a0 .part L_0x55556bb1e680, 1, 1;
L_0x55556bb1df40 .part L_0x55556bb1e5e0, 0, 1;
L_0x55556bb1e030 .part L_0x55556bb1e680, 0, 1;
S_0x55556aea95e0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556ae63d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1d480 .functor XOR 1, L_0x55556bb1d900, L_0x55556bb1d9a0, C4<0>, C4<0>;
L_0x55556bb1d4f0 .functor NOT 1, L_0x55556bb1d480, C4<0>, C4<0>, C4<0>;
L_0x55556bb1d5b0 .functor NOT 1, L_0x55556bb1d900, C4<0>, C4<0>, C4<0>;
L_0x55556bb1d670 .functor AND 1, L_0x55556bb1d5b0, L_0x55556bb1d9a0, C4<1>, C4<1>;
L_0x55556bb1d7d0 .functor OR 1, L_0x55556bb1d4f0, L_0x55556bb1d670, C4<0>, C4<0>;
L_0x55556bb1d840 .functor NOT 1, L_0x55556bb1d7d0, C4<0>, C4<0>, C4<0>;
v0x55556aea98a0_0 .net *"_ivl_0", 0 0, L_0x55556bb1d480;  1 drivers
v0x55556aea99a0_0 .net *"_ivl_4", 0 0, L_0x55556bb1d5b0;  1 drivers
v0x55556ae63fa0_0 .net *"_ivl_8", 0 0, L_0x55556bb1d7d0;  1 drivers
v0x55556af41d00_0 .net "i_src_a", 0 0, L_0x55556bb1d900;  1 drivers
v0x55556af41dc0_0 .net "i_src_b", 0 0, L_0x55556bb1d9a0;  1 drivers
v0x55556af41ed0_0 .net "o_eq", 0 0, L_0x55556bb1d4f0;  alias, 1 drivers
v0x55556af41f90_0 .net "o_gt", 0 0, L_0x55556bb1d840;  1 drivers
v0x55556af42050_0 .net "o_lt", 0 0, L_0x55556bb1d670;  alias, 1 drivers
S_0x55556ae6d420 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556ae63d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1da40 .functor XOR 1, L_0x55556bb1df40, L_0x55556bb1e030, C4<0>, C4<0>;
L_0x55556bb1dab0 .functor NOT 1, L_0x55556bb1da40, C4<0>, C4<0>, C4<0>;
L_0x55556bb1dbc0 .functor NOT 1, L_0x55556bb1df40, C4<0>, C4<0>, C4<0>;
L_0x55556bb1dc80 .functor AND 1, L_0x55556bb1dbc0, L_0x55556bb1e030, C4<1>, C4<1>;
L_0x55556bb1de10 .functor OR 1, L_0x55556bb1dab0, L_0x55556bb1dc80, C4<0>, C4<0>;
L_0x55556bb1de80 .functor NOT 1, L_0x55556bb1de10, C4<0>, C4<0>, C4<0>;
v0x55556ae6d6b0_0 .net *"_ivl_0", 0 0, L_0x55556bb1da40;  1 drivers
v0x55556ae6d790_0 .net *"_ivl_4", 0 0, L_0x55556bb1dbc0;  1 drivers
v0x55556af14130_0 .net *"_ivl_8", 0 0, L_0x55556bb1de10;  1 drivers
v0x55556af14220_0 .net "i_src_a", 0 0, L_0x55556bb1df40;  1 drivers
v0x55556af142e0_0 .net "i_src_b", 0 0, L_0x55556bb1e030;  1 drivers
v0x55556af143f0_0 .net "o_eq", 0 0, L_0x55556bb1dab0;  alias, 1 drivers
v0x55556af144b0_0 .net "o_gt", 0 0, L_0x55556bb1de80;  1 drivers
v0x55556af11ca0_0 .net "o_lt", 0 0, L_0x55556bb1dc80;  alias, 1 drivers
S_0x55556af10610 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b3684b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb21370 .functor AND 1, L_0x55556bb1fa10, L_0x55556bb20d20, C4<1>, C4<1>;
L_0x55556bb21550 .functor AND 1, L_0x55556bb1fa10, L_0x55556bb21000, C4<1>, C4<1>;
L_0x55556bb21650 .functor OR 1, L_0x55556bb21550, L_0x55556bb1fcf0, C4<0>, C4<0>;
L_0x55556bb21750 .functor OR 1, L_0x55556bb21370, L_0x55556bb21650, C4<0>, C4<0>;
L_0x55556bb217f0 .functor NOT 1, L_0x55556bb21750, C4<0>, C4<0>, C4<0>;
v0x55556b9b7910_0 .net "Ehigh", 0 0, L_0x55556bb1fa10;  1 drivers
v0x55556b9b79b0_0 .net "Elow", 0 0, L_0x55556bb20d20;  1 drivers
v0x55556b9b7a50_0 .net "Lhigh", 0 0, L_0x55556bb1fcf0;  1 drivers
v0x55556b9b7af0_0 .net "Llow", 0 0, L_0x55556bb21000;  1 drivers
v0x55556b9b7b90_0 .net *"_ivl_10", 0 0, L_0x55556bb21550;  1 drivers
v0x55556b9b7c30_0 .net *"_ivl_14", 0 0, L_0x55556bb21750;  1 drivers
v0x55556b9b7cd0_0 .net "i_src_a", 3 0, L_0x55556bb21860;  1 drivers
v0x55556b9b7d70_0 .net "i_src_b", 3 0, L_0x55556bb21900;  1 drivers
v0x55556b9b7e10_0 .net "o_eq", 0 0, L_0x55556bb21370;  alias, 1 drivers
v0x55556b9b7f40_0 .net "o_gt", 0 0, L_0x55556bb217f0;  1 drivers
v0x55556b9b7fe0_0 .net "o_lt", 0 0, L_0x55556bb21650;  alias, 1 drivers
L_0x55556bb1fed0 .part L_0x55556bb21860, 2, 2;
L_0x55556bb1ff70 .part L_0x55556bb21900, 2, 2;
L_0x55556bb211e0 .part L_0x55556bb21860, 0, 2;
L_0x55556bb21280 .part L_0x55556bb21900, 0, 2;
S_0x55556ae972f0 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556af10610;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1fa10 .functor AND 1, L_0x55556bb1ede0, L_0x55556bb1f3a0, C4<1>, C4<1>;
L_0x55556bb1fbf0 .functor AND 1, L_0x55556bb1ede0, L_0x55556bb1f570, C4<1>, C4<1>;
L_0x55556bb1fcf0 .functor OR 1, L_0x55556bb1fbf0, L_0x55556bb1ef60, C4<0>, C4<0>;
L_0x55556bb1fdf0 .functor OR 1, L_0x55556bb1fa10, L_0x55556bb1fcf0, C4<0>, C4<0>;
L_0x55556bb1fe60 .functor NOT 1, L_0x55556bb1fdf0, C4<0>, C4<0>, C4<0>;
v0x55556aded130_0 .net "Ehigh", 0 0, L_0x55556bb1ede0;  1 drivers
v0x55556af1a090_0 .net "Elow", 0 0, L_0x55556bb1f3a0;  1 drivers
v0x55556af1a160_0 .net "Lhigh", 0 0, L_0x55556bb1ef60;  1 drivers
v0x55556af1a260_0 .net "Llow", 0 0, L_0x55556bb1f570;  1 drivers
v0x55556af1a330_0 .net *"_ivl_10", 0 0, L_0x55556bb1fbf0;  1 drivers
v0x55556af1a420_0 .net *"_ivl_14", 0 0, L_0x55556bb1fdf0;  1 drivers
v0x55556af1a4c0_0 .net "i_src_a", 1 0, L_0x55556bb1fed0;  1 drivers
v0x55556af39310_0 .net "i_src_b", 1 0, L_0x55556bb1ff70;  1 drivers
v0x55556af393f0_0 .net "o_eq", 0 0, L_0x55556bb1fa10;  alias, 1 drivers
v0x55556af394b0_0 .net "o_gt", 0 0, L_0x55556bb1fe60;  1 drivers
v0x55556af39570_0 .net "o_lt", 0 0, L_0x55556bb1fcf0;  alias, 1 drivers
L_0x55556bb1f1f0 .part L_0x55556bb1fed0, 1, 1;
L_0x55556bb1f290 .part L_0x55556bb1ff70, 1, 1;
L_0x55556bb1f830 .part L_0x55556bb1fed0, 0, 1;
L_0x55556bb1f920 .part L_0x55556bb1ff70, 0, 1;
S_0x55556ae975b0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556ae972f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1ed70 .functor XOR 1, L_0x55556bb1f1f0, L_0x55556bb1f290, C4<0>, C4<0>;
L_0x55556bb1ede0 .functor NOT 1, L_0x55556bb1ed70, C4<0>, C4<0>, C4<0>;
L_0x55556bb1eea0 .functor NOT 1, L_0x55556bb1f1f0, C4<0>, C4<0>, C4<0>;
L_0x55556bb1ef60 .functor AND 1, L_0x55556bb1eea0, L_0x55556bb1f290, C4<1>, C4<1>;
L_0x55556bb1f0c0 .functor OR 1, L_0x55556bb1ede0, L_0x55556bb1ef60, C4<0>, C4<0>;
L_0x55556bb1f130 .functor NOT 1, L_0x55556bb1f0c0, C4<0>, C4<0>, C4<0>;
v0x55556ae8b610_0 .net *"_ivl_0", 0 0, L_0x55556bb1ed70;  1 drivers
v0x55556ae8b710_0 .net *"_ivl_4", 0 0, L_0x55556bb1eea0;  1 drivers
v0x55556ae8b7f0_0 .net *"_ivl_8", 0 0, L_0x55556bb1f0c0;  1 drivers
v0x55556ae8b8e0_0 .net "i_src_a", 0 0, L_0x55556bb1f1f0;  1 drivers
v0x55556ae8b9a0_0 .net "i_src_b", 0 0, L_0x55556bb1f290;  1 drivers
v0x55556af6dfe0_0 .net "o_eq", 0 0, L_0x55556bb1ede0;  alias, 1 drivers
v0x55556af6e0a0_0 .net "o_gt", 0 0, L_0x55556bb1f130;  1 drivers
v0x55556af6e160_0 .net "o_lt", 0 0, L_0x55556bb1ef60;  alias, 1 drivers
S_0x55556af6e2c0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556ae972f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb1f330 .functor XOR 1, L_0x55556bb1f830, L_0x55556bb1f920, C4<0>, C4<0>;
L_0x55556bb1f3a0 .functor NOT 1, L_0x55556bb1f330, C4<0>, C4<0>, C4<0>;
L_0x55556bb1f4b0 .functor NOT 1, L_0x55556bb1f830, C4<0>, C4<0>, C4<0>;
L_0x55556bb1f570 .functor AND 1, L_0x55556bb1f4b0, L_0x55556bb1f920, C4<1>, C4<1>;
L_0x55556bb1f700 .functor OR 1, L_0x55556bb1f3a0, L_0x55556bb1f570, C4<0>, C4<0>;
L_0x55556bb1f770 .functor NOT 1, L_0x55556bb1f700, C4<0>, C4<0>, C4<0>;
v0x55556aeb71f0_0 .net *"_ivl_0", 0 0, L_0x55556bb1f330;  1 drivers
v0x55556aeb72f0_0 .net *"_ivl_4", 0 0, L_0x55556bb1f4b0;  1 drivers
v0x55556aeb73d0_0 .net *"_ivl_8", 0 0, L_0x55556bb1f700;  1 drivers
v0x55556aeb74c0_0 .net "i_src_a", 0 0, L_0x55556bb1f830;  1 drivers
v0x55556adecd40_0 .net "i_src_b", 0 0, L_0x55556bb1f920;  1 drivers
v0x55556adece50_0 .net "o_eq", 0 0, L_0x55556bb1f3a0;  alias, 1 drivers
v0x55556adecf10_0 .net "o_gt", 0 0, L_0x55556bb1f770;  1 drivers
v0x55556adecfd0_0 .net "o_lt", 0 0, L_0x55556bb1f570;  alias, 1 drivers
S_0x55556aecc0d0 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556af10610;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb20d20 .functor AND 1, L_0x55556bb20080, L_0x55556bb20670, C4<1>, C4<1>;
L_0x55556bb20f00 .functor AND 1, L_0x55556bb20080, L_0x55556bb20840, C4<1>, C4<1>;
L_0x55556bb21000 .functor OR 1, L_0x55556bb20f00, L_0x55556bb20200, C4<0>, C4<0>;
L_0x55556bb21100 .functor OR 1, L_0x55556bb20d20, L_0x55556bb21000, C4<0>, C4<0>;
L_0x55556bb21170 .functor NOT 1, L_0x55556bb21100, C4<0>, C4<0>, C4<0>;
v0x55556af31d80_0 .net "Ehigh", 0 0, L_0x55556bb20080;  1 drivers
v0x55556af31e40_0 .net "Elow", 0 0, L_0x55556bb20670;  1 drivers
v0x55556ae5cc40_0 .net "Lhigh", 0 0, L_0x55556bb20200;  1 drivers
v0x55556ae5cd40_0 .net "Llow", 0 0, L_0x55556bb20840;  1 drivers
v0x55556ae5ce10_0 .net *"_ivl_10", 0 0, L_0x55556bb20f00;  1 drivers
v0x55556ae5cf00_0 .net *"_ivl_14", 0 0, L_0x55556bb21100;  1 drivers
v0x55556ae5cfa0_0 .net "i_src_a", 1 0, L_0x55556bb211e0;  1 drivers
v0x55556ae5d060_0 .net "i_src_b", 1 0, L_0x55556bb21280;  1 drivers
v0x55556b9b76a0_0 .net "o_eq", 0 0, L_0x55556bb20d20;  alias, 1 drivers
v0x55556b9b77d0_0 .net "o_gt", 0 0, L_0x55556bb21170;  1 drivers
v0x55556b9b7870_0 .net "o_lt", 0 0, L_0x55556bb21000;  alias, 1 drivers
L_0x55556bb204c0 .part L_0x55556bb211e0, 1, 1;
L_0x55556bb20560 .part L_0x55556bb21280, 1, 1;
L_0x55556bb20b40 .part L_0x55556bb211e0, 0, 1;
L_0x55556bb20c30 .part L_0x55556bb21280, 0, 1;
S_0x55556aecc330 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556aecc0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb20010 .functor XOR 1, L_0x55556bb204c0, L_0x55556bb20560, C4<0>, C4<0>;
L_0x55556bb20080 .functor NOT 1, L_0x55556bb20010, C4<0>, C4<0>, C4<0>;
L_0x55556bb20140 .functor NOT 1, L_0x55556bb204c0, C4<0>, C4<0>, C4<0>;
L_0x55556bb20200 .functor AND 1, L_0x55556bb20140, L_0x55556bb20560, C4<1>, C4<1>;
L_0x55556bb20390 .functor OR 1, L_0x55556bb20080, L_0x55556bb20200, C4<0>, C4<0>;
L_0x55556bb20400 .functor NOT 1, L_0x55556bb20390, C4<0>, C4<0>, C4<0>;
v0x55556afbc5d0_0 .net *"_ivl_0", 0 0, L_0x55556bb20010;  1 drivers
v0x55556afbc6d0_0 .net *"_ivl_4", 0 0, L_0x55556bb20140;  1 drivers
v0x55556afbc7b0_0 .net *"_ivl_8", 0 0, L_0x55556bb20390;  1 drivers
v0x55556afbc8a0_0 .net "i_src_a", 0 0, L_0x55556bb204c0;  1 drivers
v0x55556afbc960_0 .net "i_src_b", 0 0, L_0x55556bb20560;  1 drivers
v0x55556aee8da0_0 .net "o_eq", 0 0, L_0x55556bb20080;  alias, 1 drivers
v0x55556aee8e60_0 .net "o_gt", 0 0, L_0x55556bb20400;  1 drivers
v0x55556aee8f20_0 .net "o_lt", 0 0, L_0x55556bb20200;  alias, 1 drivers
S_0x55556aee9080 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556aecc0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb20600 .functor XOR 1, L_0x55556bb20b40, L_0x55556bb20c30, C4<0>, C4<0>;
L_0x55556bb20670 .functor NOT 1, L_0x55556bb20600, C4<0>, C4<0>, C4<0>;
L_0x55556bb20780 .functor NOT 1, L_0x55556bb20b40, C4<0>, C4<0>, C4<0>;
L_0x55556bb20840 .functor AND 1, L_0x55556bb20780, L_0x55556bb20c30, C4<1>, C4<1>;
L_0x55556bb209d0 .functor OR 1, L_0x55556bb20670, L_0x55556bb20840, C4<0>, C4<0>;
L_0x55556bb20a40 .functor NOT 1, L_0x55556bb209d0, C4<0>, C4<0>, C4<0>;
v0x55556ae34450_0 .net *"_ivl_0", 0 0, L_0x55556bb20600;  1 drivers
v0x55556ae34530_0 .net *"_ivl_4", 0 0, L_0x55556bb20780;  1 drivers
v0x55556ae34610_0 .net *"_ivl_8", 0 0, L_0x55556bb209d0;  1 drivers
v0x55556ae34700_0 .net "i_src_a", 0 0, L_0x55556bb20b40;  1 drivers
v0x55556ae347c0_0 .net "i_src_b", 0 0, L_0x55556bb20c30;  1 drivers
v0x55556af31ac0_0 .net "o_eq", 0 0, L_0x55556bb20670;  alias, 1 drivers
v0x55556af31b60_0 .net "o_gt", 0 0, L_0x55556bb20a40;  1 drivers
v0x55556af31c20_0 .net "o_lt", 0 0, L_0x55556bb20840;  alias, 1 drivers
S_0x55556b9b8f60 .scope module, "com16bit_low" "comparator_16bit" 26 50, 26 151 0, S_0x55556b64f870;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2df60 .functor AND 1, L_0x55556bb27ea0, L_0x55556bb2d910, C4<1>, C4<1>;
L_0x55556bb2e0f0 .functor AND 1, L_0x55556bb27ea0, L_0x55556bb2dbf0, C4<1>, C4<1>;
L_0x55556bb2e1f0 .functor OR 1, L_0x55556bb2e0f0, L_0x55556bb28180, C4<0>, C4<0>;
L_0x55556bb2e2f0 .functor OR 1, L_0x55556bb2df60, L_0x55556bb2e1f0, C4<0>, C4<0>;
L_0x55556bb2e480 .functor NOT 1, L_0x55556bb2e2f0, C4<0>, C4<0>, C4<0>;
v0x55556b9ecc90_0 .net "Ehigh", 0 0, L_0x55556bb27ea0;  1 drivers
v0x55556b9ecd50_0 .net "Elow", 0 0, L_0x55556bb2d910;  1 drivers
v0x55556b9ece20_0 .net "Lhigh", 0 0, L_0x55556bb28180;  1 drivers
v0x55556b9ecf20_0 .net "Llow", 0 0, L_0x55556bb2dbf0;  1 drivers
v0x55556b9ecff0_0 .net *"_ivl_10", 0 0, L_0x55556bb2e0f0;  1 drivers
v0x55556b9ed090_0 .net *"_ivl_14", 0 0, L_0x55556bb2e2f0;  1 drivers
v0x55556b9ed130_0 .net "i_src_a", 15 0, L_0x55556bb2e4f0;  1 drivers
v0x55556b9ed1f0_0 .net "i_src_b", 15 0, L_0x55556bb2e590;  1 drivers
v0x55556b9ed2d0_0 .net "o_eq", 0 0, L_0x55556bb2df60;  alias, 1 drivers
v0x55556b9ed420_0 .net "o_gt", 0 0, L_0x55556bb2e480;  alias, 1 drivers
v0x55556b9ed4e0_0 .net "o_lt", 0 0, L_0x55556bb2e1f0;  alias, 1 drivers
L_0x55556bb28360 .part L_0x55556bb2e4f0, 8, 8;
L_0x55556bb28400 .part L_0x55556bb2e590, 8, 8;
L_0x55556bb2ddd0 .part L_0x55556bb2e4f0, 0, 8;
L_0x55556bb2de70 .part L_0x55556bb2e590, 0, 8;
S_0x55556b9b91a0 .scope module, "com8bit_high" "comparator_8bit" 26 162, 26 128 0, S_0x55556b9b8f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb27ea0 .functor AND 1, L_0x55556bb24ca0, L_0x55556bb27850, C4<1>, C4<1>;
L_0x55556bb28080 .functor AND 1, L_0x55556bb24ca0, L_0x55556bb27b30, C4<1>, C4<1>;
L_0x55556bb28180 .functor OR 1, L_0x55556bb28080, L_0x55556bb24f80, C4<0>, C4<0>;
L_0x55556bb28280 .functor OR 1, L_0x55556bb27ea0, L_0x55556bb28180, C4<0>, C4<0>;
L_0x55556bb282f0 .functor NOT 1, L_0x55556bb28280, C4<0>, C4<0>, C4<0>;
v0x55556b9e1a70_0 .net "Ehigh", 0 0, L_0x55556bb24ca0;  1 drivers
v0x55556b9e1b30_0 .net "Elow", 0 0, L_0x55556bb27850;  1 drivers
v0x55556b9e1c00_0 .net "Lhigh", 0 0, L_0x55556bb24f80;  1 drivers
v0x55556b9e1d00_0 .net "Llow", 0 0, L_0x55556bb27b30;  1 drivers
v0x55556b9e1dd0_0 .net *"_ivl_10", 0 0, L_0x55556bb28080;  1 drivers
v0x55556b9e1e70_0 .net *"_ivl_14", 0 0, L_0x55556bb28280;  1 drivers
v0x55556b9e1f10_0 .net "i_src_a", 7 0, L_0x55556bb28360;  1 drivers
v0x55556b9e1fd0_0 .net "i_src_b", 7 0, L_0x55556bb28400;  1 drivers
v0x55556b9e20b0_0 .net "o_eq", 0 0, L_0x55556bb27ea0;  alias, 1 drivers
v0x55556b9e2200_0 .net "o_gt", 0 0, L_0x55556bb282f0;  1 drivers
v0x55556b9e22c0_0 .net "o_lt", 0 0, L_0x55556bb28180;  alias, 1 drivers
L_0x55556bb25160 .part L_0x55556bb28360, 4, 4;
L_0x55556bb25200 .part L_0x55556bb28400, 4, 4;
L_0x55556bb27d10 .part L_0x55556bb28360, 0, 4;
L_0x55556bb27db0 .part L_0x55556bb28400, 0, 4;
S_0x55556b9b93e0 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b9b91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb24ca0 .functor AND 1, L_0x55556bb233e0, L_0x55556bb24650, C4<1>, C4<1>;
L_0x55556bb24e80 .functor AND 1, L_0x55556bb233e0, L_0x55556bb24930, C4<1>, C4<1>;
L_0x55556bb24f80 .functor OR 1, L_0x55556bb24e80, L_0x55556bb236c0, C4<0>, C4<0>;
L_0x55556bb25080 .functor OR 1, L_0x55556bb24ca0, L_0x55556bb24f80, C4<0>, C4<0>;
L_0x55556bb250f0 .functor NOT 1, L_0x55556bb25080, C4<0>, C4<0>, C4<0>;
v0x55556b9dc320_0 .net "Ehigh", 0 0, L_0x55556bb233e0;  1 drivers
v0x55556b9dc3e0_0 .net "Elow", 0 0, L_0x55556bb24650;  1 drivers
v0x55556b9dc4b0_0 .net "Lhigh", 0 0, L_0x55556bb236c0;  1 drivers
v0x55556b9dc5b0_0 .net "Llow", 0 0, L_0x55556bb24930;  1 drivers
v0x55556b9dc680_0 .net *"_ivl_10", 0 0, L_0x55556bb24e80;  1 drivers
v0x55556b9dc720_0 .net *"_ivl_14", 0 0, L_0x55556bb25080;  1 drivers
v0x55556b9dc7c0_0 .net "i_src_a", 3 0, L_0x55556bb25160;  1 drivers
v0x55556b9dc880_0 .net "i_src_b", 3 0, L_0x55556bb25200;  1 drivers
v0x55556b9dc960_0 .net "o_eq", 0 0, L_0x55556bb24ca0;  alias, 1 drivers
v0x55556b9dcab0_0 .net "o_gt", 0 0, L_0x55556bb250f0;  1 drivers
v0x55556b9dcb70_0 .net "o_lt", 0 0, L_0x55556bb24f80;  alias, 1 drivers
L_0x55556bb238a0 .part L_0x55556bb25160, 2, 2;
L_0x55556bb23940 .part L_0x55556bb25200, 2, 2;
L_0x55556bb24b10 .part L_0x55556bb25160, 0, 2;
L_0x55556bb24bb0 .part L_0x55556bb25200, 0, 2;
S_0x55556b9b9620 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b9b93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb233e0 .functor AND 1, L_0x55556bb227e0, L_0x55556bb22da0, C4<1>, C4<1>;
L_0x55556bb235c0 .functor AND 1, L_0x55556bb227e0, L_0x55556bb22f70, C4<1>, C4<1>;
L_0x55556bb236c0 .functor OR 1, L_0x55556bb235c0, L_0x55556bb22960, C4<0>, C4<0>;
L_0x55556bb237c0 .functor OR 1, L_0x55556bb233e0, L_0x55556bb236c0, C4<0>, C4<0>;
L_0x55556bb23830 .functor NOT 1, L_0x55556bb237c0, C4<0>, C4<0>, C4<0>;
v0x55556b9ba6e0_0 .net "Ehigh", 0 0, L_0x55556bb227e0;  1 drivers
v0x55556b9ba780_0 .net "Elow", 0 0, L_0x55556bb22da0;  1 drivers
v0x55556b9ba820_0 .net "Lhigh", 0 0, L_0x55556bb22960;  1 drivers
v0x55556b9ba8c0_0 .net "Llow", 0 0, L_0x55556bb22f70;  1 drivers
v0x55556b9ba960_0 .net *"_ivl_10", 0 0, L_0x55556bb235c0;  1 drivers
v0x55556b9baa00_0 .net *"_ivl_14", 0 0, L_0x55556bb237c0;  1 drivers
v0x55556b9baaa0_0 .net "i_src_a", 1 0, L_0x55556bb238a0;  1 drivers
v0x55556b9bab40_0 .net "i_src_b", 1 0, L_0x55556bb23940;  1 drivers
v0x55556b9babe0_0 .net "o_eq", 0 0, L_0x55556bb233e0;  alias, 1 drivers
v0x55556b9bad10_0 .net "o_gt", 0 0, L_0x55556bb23830;  1 drivers
v0x55556b9badb0_0 .net "o_lt", 0 0, L_0x55556bb236c0;  alias, 1 drivers
L_0x55556bb22bf0 .part L_0x55556bb238a0, 1, 1;
L_0x55556bb22c90 .part L_0x55556bb23940, 1, 1;
L_0x55556bb23200 .part L_0x55556bb238a0, 0, 1;
L_0x55556bb232f0 .part L_0x55556bb23940, 0, 1;
S_0x55556b9b9860 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9b9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb22770 .functor XOR 1, L_0x55556bb22bf0, L_0x55556bb22c90, C4<0>, C4<0>;
L_0x55556bb227e0 .functor NOT 1, L_0x55556bb22770, C4<0>, C4<0>, C4<0>;
L_0x55556bb228a0 .functor NOT 1, L_0x55556bb22bf0, C4<0>, C4<0>, C4<0>;
L_0x55556bb22960 .functor AND 1, L_0x55556bb228a0, L_0x55556bb22c90, C4<1>, C4<1>;
L_0x55556bb22ac0 .functor OR 1, L_0x55556bb227e0, L_0x55556bb22960, C4<0>, C4<0>;
L_0x55556bb22b30 .functor NOT 1, L_0x55556bb22ac0, C4<0>, C4<0>, C4<0>;
v0x55556b9b9aa0_0 .net *"_ivl_0", 0 0, L_0x55556bb22770;  1 drivers
v0x55556b9b9b40_0 .net *"_ivl_4", 0 0, L_0x55556bb228a0;  1 drivers
v0x55556b9b9be0_0 .net *"_ivl_8", 0 0, L_0x55556bb22ac0;  1 drivers
v0x55556b9b9c80_0 .net "i_src_a", 0 0, L_0x55556bb22bf0;  1 drivers
v0x55556b9b9d20_0 .net "i_src_b", 0 0, L_0x55556bb22c90;  1 drivers
v0x55556b9b9dc0_0 .net "o_eq", 0 0, L_0x55556bb227e0;  alias, 1 drivers
v0x55556b9b9e60_0 .net "o_gt", 0 0, L_0x55556bb22b30;  1 drivers
v0x55556b9b9f00_0 .net "o_lt", 0 0, L_0x55556bb22960;  alias, 1 drivers
S_0x55556b9b9fa0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9b9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb22d30 .functor XOR 1, L_0x55556bb23200, L_0x55556bb232f0, C4<0>, C4<0>;
L_0x55556bb22da0 .functor NOT 1, L_0x55556bb22d30, C4<0>, C4<0>, C4<0>;
L_0x55556bb22eb0 .functor NOT 1, L_0x55556bb23200, C4<0>, C4<0>, C4<0>;
L_0x55556bb22f70 .functor AND 1, L_0x55556bb22eb0, L_0x55556bb232f0, C4<1>, C4<1>;
L_0x55556bb230d0 .functor OR 1, L_0x55556bb22da0, L_0x55556bb22f70, C4<0>, C4<0>;
L_0x55556bb23140 .functor NOT 1, L_0x55556bb230d0, C4<0>, C4<0>, C4<0>;
v0x55556b9ba1e0_0 .net *"_ivl_0", 0 0, L_0x55556bb22d30;  1 drivers
v0x55556b9ba280_0 .net *"_ivl_4", 0 0, L_0x55556bb22eb0;  1 drivers
v0x55556b9ba320_0 .net *"_ivl_8", 0 0, L_0x55556bb230d0;  1 drivers
v0x55556b9ba3c0_0 .net "i_src_a", 0 0, L_0x55556bb23200;  1 drivers
v0x55556b9ba460_0 .net "i_src_b", 0 0, L_0x55556bb232f0;  1 drivers
v0x55556b9ba500_0 .net "o_eq", 0 0, L_0x55556bb22da0;  alias, 1 drivers
v0x55556b9ba5a0_0 .net "o_gt", 0 0, L_0x55556bb23140;  1 drivers
v0x55556b9ba640_0 .net "o_lt", 0 0, L_0x55556bb22f70;  alias, 1 drivers
S_0x55556b9da1f0 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b9b93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb24650 .functor AND 1, L_0x55556bb23a50, L_0x55556bb24010, C4<1>, C4<1>;
L_0x55556bb24830 .functor AND 1, L_0x55556bb23a50, L_0x55556bb241e0, C4<1>, C4<1>;
L_0x55556bb24930 .functor OR 1, L_0x55556bb24830, L_0x55556bb23bd0, C4<0>, C4<0>;
L_0x55556bb24a30 .functor OR 1, L_0x55556bb24650, L_0x55556bb24930, C4<0>, C4<0>;
L_0x55556bb24aa0 .functor NOT 1, L_0x55556bb24a30, C4<0>, C4<0>, C4<0>;
v0x55556b9db920_0 .net "Ehigh", 0 0, L_0x55556bb23a50;  1 drivers
v0x55556b9db9e0_0 .net "Elow", 0 0, L_0x55556bb24010;  1 drivers
v0x55556b9dbab0_0 .net "Lhigh", 0 0, L_0x55556bb23bd0;  1 drivers
v0x55556b9dbbb0_0 .net "Llow", 0 0, L_0x55556bb241e0;  1 drivers
v0x55556b9dbc80_0 .net *"_ivl_10", 0 0, L_0x55556bb24830;  1 drivers
v0x55556b9dbd70_0 .net *"_ivl_14", 0 0, L_0x55556bb24a30;  1 drivers
v0x55556b9dbe10_0 .net "i_src_a", 1 0, L_0x55556bb24b10;  1 drivers
v0x55556b9dbed0_0 .net "i_src_b", 1 0, L_0x55556bb24bb0;  1 drivers
v0x55556b9dbfb0_0 .net "o_eq", 0 0, L_0x55556bb24650;  alias, 1 drivers
v0x55556b9dc100_0 .net "o_gt", 0 0, L_0x55556bb24aa0;  1 drivers
v0x55556b9dc1c0_0 .net "o_lt", 0 0, L_0x55556bb24930;  alias, 1 drivers
L_0x55556bb23e60 .part L_0x55556bb24b10, 1, 1;
L_0x55556bb23f00 .part L_0x55556bb24bb0, 1, 1;
L_0x55556bb24470 .part L_0x55556bb24b10, 0, 1;
L_0x55556bb24560 .part L_0x55556bb24bb0, 0, 1;
S_0x55556b9da4d0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9da1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb239e0 .functor XOR 1, L_0x55556bb23e60, L_0x55556bb23f00, C4<0>, C4<0>;
L_0x55556bb23a50 .functor NOT 1, L_0x55556bb239e0, C4<0>, C4<0>, C4<0>;
L_0x55556bb23b10 .functor NOT 1, L_0x55556bb23e60, C4<0>, C4<0>, C4<0>;
L_0x55556bb23bd0 .functor AND 1, L_0x55556bb23b10, L_0x55556bb23f00, C4<1>, C4<1>;
L_0x55556bb23d30 .functor OR 1, L_0x55556bb23a50, L_0x55556bb23bd0, C4<0>, C4<0>;
L_0x55556bb23da0 .functor NOT 1, L_0x55556bb23d30, C4<0>, C4<0>, C4<0>;
v0x55556b9da790_0 .net *"_ivl_0", 0 0, L_0x55556bb239e0;  1 drivers
v0x55556b9da890_0 .net *"_ivl_4", 0 0, L_0x55556bb23b10;  1 drivers
v0x55556b9da970_0 .net *"_ivl_8", 0 0, L_0x55556bb23d30;  1 drivers
v0x55556b9daa60_0 .net "i_src_a", 0 0, L_0x55556bb23e60;  1 drivers
v0x55556b9dab20_0 .net "i_src_b", 0 0, L_0x55556bb23f00;  1 drivers
v0x55556b9dac30_0 .net "o_eq", 0 0, L_0x55556bb23a50;  alias, 1 drivers
v0x55556b9dacf0_0 .net "o_gt", 0 0, L_0x55556bb23da0;  1 drivers
v0x55556b9dadb0_0 .net "o_lt", 0 0, L_0x55556bb23bd0;  alias, 1 drivers
S_0x55556b9daf10 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9da1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb23fa0 .functor XOR 1, L_0x55556bb24470, L_0x55556bb24560, C4<0>, C4<0>;
L_0x55556bb24010 .functor NOT 1, L_0x55556bb23fa0, C4<0>, C4<0>, C4<0>;
L_0x55556bb24120 .functor NOT 1, L_0x55556bb24470, C4<0>, C4<0>, C4<0>;
L_0x55556bb241e0 .functor AND 1, L_0x55556bb24120, L_0x55556bb24560, C4<1>, C4<1>;
L_0x55556bb24340 .functor OR 1, L_0x55556bb24010, L_0x55556bb241e0, C4<0>, C4<0>;
L_0x55556bb243b0 .functor NOT 1, L_0x55556bb24340, C4<0>, C4<0>, C4<0>;
v0x55556b9db1c0_0 .net *"_ivl_0", 0 0, L_0x55556bb23fa0;  1 drivers
v0x55556b9db2a0_0 .net *"_ivl_4", 0 0, L_0x55556bb24120;  1 drivers
v0x55556b9db380_0 .net *"_ivl_8", 0 0, L_0x55556bb24340;  1 drivers
v0x55556b9db470_0 .net "i_src_a", 0 0, L_0x55556bb24470;  1 drivers
v0x55556b9db530_0 .net "i_src_b", 0 0, L_0x55556bb24560;  1 drivers
v0x55556b9db640_0 .net "o_eq", 0 0, L_0x55556bb24010;  alias, 1 drivers
v0x55556b9db700_0 .net "o_gt", 0 0, L_0x55556bb243b0;  1 drivers
v0x55556b9db7c0_0 .net "o_lt", 0 0, L_0x55556bb241e0;  alias, 1 drivers
S_0x55556b9dccd0 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b9b91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb27850 .functor AND 1, L_0x55556bb25f10, L_0x55556bb27200, C4<1>, C4<1>;
L_0x55556bb27a30 .functor AND 1, L_0x55556bb25f10, L_0x55556bb274e0, C4<1>, C4<1>;
L_0x55556bb27b30 .functor OR 1, L_0x55556bb27a30, L_0x55556bb261f0, C4<0>, C4<0>;
L_0x55556bb27c30 .functor OR 1, L_0x55556bb27850, L_0x55556bb27b30, C4<0>, C4<0>;
L_0x55556bb27ca0 .functor NOT 1, L_0x55556bb27c30, C4<0>, C4<0>, C4<0>;
v0x55556b9e10c0_0 .net "Ehigh", 0 0, L_0x55556bb25f10;  1 drivers
v0x55556b9e1180_0 .net "Elow", 0 0, L_0x55556bb27200;  1 drivers
v0x55556b9e1250_0 .net "Lhigh", 0 0, L_0x55556bb261f0;  1 drivers
v0x55556b9e1350_0 .net "Llow", 0 0, L_0x55556bb274e0;  1 drivers
v0x55556b9e1420_0 .net *"_ivl_10", 0 0, L_0x55556bb27a30;  1 drivers
v0x55556b9e14c0_0 .net *"_ivl_14", 0 0, L_0x55556bb27c30;  1 drivers
v0x55556b9e1560_0 .net "i_src_a", 3 0, L_0x55556bb27d10;  1 drivers
v0x55556b9e1620_0 .net "i_src_b", 3 0, L_0x55556bb27db0;  1 drivers
v0x55556b9e1700_0 .net "o_eq", 0 0, L_0x55556bb27850;  alias, 1 drivers
v0x55556b9e1850_0 .net "o_gt", 0 0, L_0x55556bb27ca0;  1 drivers
v0x55556b9e1910_0 .net "o_lt", 0 0, L_0x55556bb27b30;  alias, 1 drivers
L_0x55556bb263d0 .part L_0x55556bb27d10, 2, 2;
L_0x55556bb26470 .part L_0x55556bb27db0, 2, 2;
L_0x55556bb276c0 .part L_0x55556bb27d10, 0, 2;
L_0x55556bb27760 .part L_0x55556bb27db0, 0, 2;
S_0x55556b9dcf60 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b9dccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb25f10 .functor AND 1, L_0x55556bb25310, L_0x55556bb258d0, C4<1>, C4<1>;
L_0x55556bb260f0 .functor AND 1, L_0x55556bb25310, L_0x55556bb25aa0, C4<1>, C4<1>;
L_0x55556bb261f0 .functor OR 1, L_0x55556bb260f0, L_0x55556bb25490, C4<0>, C4<0>;
L_0x55556bb262f0 .functor OR 1, L_0x55556bb25f10, L_0x55556bb261f0, C4<0>, C4<0>;
L_0x55556bb26360 .functor NOT 1, L_0x55556bb262f0, C4<0>, C4<0>, C4<0>;
v0x55556b9de690_0 .net "Ehigh", 0 0, L_0x55556bb25310;  1 drivers
v0x55556b9de750_0 .net "Elow", 0 0, L_0x55556bb258d0;  1 drivers
v0x55556b9de820_0 .net "Lhigh", 0 0, L_0x55556bb25490;  1 drivers
v0x55556b9de920_0 .net "Llow", 0 0, L_0x55556bb25aa0;  1 drivers
v0x55556b9de9f0_0 .net *"_ivl_10", 0 0, L_0x55556bb260f0;  1 drivers
v0x55556b9deae0_0 .net *"_ivl_14", 0 0, L_0x55556bb262f0;  1 drivers
v0x55556b9deb80_0 .net "i_src_a", 1 0, L_0x55556bb263d0;  1 drivers
v0x55556b9dec40_0 .net "i_src_b", 1 0, L_0x55556bb26470;  1 drivers
v0x55556b9ded20_0 .net "o_eq", 0 0, L_0x55556bb25f10;  alias, 1 drivers
v0x55556b9dee70_0 .net "o_gt", 0 0, L_0x55556bb26360;  1 drivers
v0x55556b9def30_0 .net "o_lt", 0 0, L_0x55556bb261f0;  alias, 1 drivers
L_0x55556bb25720 .part L_0x55556bb263d0, 1, 1;
L_0x55556bb257c0 .part L_0x55556bb26470, 1, 1;
L_0x55556bb25d30 .part L_0x55556bb263d0, 0, 1;
L_0x55556bb25e20 .part L_0x55556bb26470, 0, 1;
S_0x55556b9dd220 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9dcf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb252a0 .functor XOR 1, L_0x55556bb25720, L_0x55556bb257c0, C4<0>, C4<0>;
L_0x55556bb25310 .functor NOT 1, L_0x55556bb252a0, C4<0>, C4<0>, C4<0>;
L_0x55556bb253d0 .functor NOT 1, L_0x55556bb25720, C4<0>, C4<0>, C4<0>;
L_0x55556bb25490 .functor AND 1, L_0x55556bb253d0, L_0x55556bb257c0, C4<1>, C4<1>;
L_0x55556bb255f0 .functor OR 1, L_0x55556bb25310, L_0x55556bb25490, C4<0>, C4<0>;
L_0x55556bb25660 .functor NOT 1, L_0x55556bb255f0, C4<0>, C4<0>, C4<0>;
v0x55556b9dd500_0 .net *"_ivl_0", 0 0, L_0x55556bb252a0;  1 drivers
v0x55556b9dd600_0 .net *"_ivl_4", 0 0, L_0x55556bb253d0;  1 drivers
v0x55556b9dd6e0_0 .net *"_ivl_8", 0 0, L_0x55556bb255f0;  1 drivers
v0x55556b9dd7d0_0 .net "i_src_a", 0 0, L_0x55556bb25720;  1 drivers
v0x55556b9dd890_0 .net "i_src_b", 0 0, L_0x55556bb257c0;  1 drivers
v0x55556b9dd9a0_0 .net "o_eq", 0 0, L_0x55556bb25310;  alias, 1 drivers
v0x55556b9dda60_0 .net "o_gt", 0 0, L_0x55556bb25660;  1 drivers
v0x55556b9ddb20_0 .net "o_lt", 0 0, L_0x55556bb25490;  alias, 1 drivers
S_0x55556b9ddc80 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9dcf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb25860 .functor XOR 1, L_0x55556bb25d30, L_0x55556bb25e20, C4<0>, C4<0>;
L_0x55556bb258d0 .functor NOT 1, L_0x55556bb25860, C4<0>, C4<0>, C4<0>;
L_0x55556bb259e0 .functor NOT 1, L_0x55556bb25d30, C4<0>, C4<0>, C4<0>;
L_0x55556bb25aa0 .functor AND 1, L_0x55556bb259e0, L_0x55556bb25e20, C4<1>, C4<1>;
L_0x55556bb25c00 .functor OR 1, L_0x55556bb258d0, L_0x55556bb25aa0, C4<0>, C4<0>;
L_0x55556bb25c70 .functor NOT 1, L_0x55556bb25c00, C4<0>, C4<0>, C4<0>;
v0x55556b9ddf30_0 .net *"_ivl_0", 0 0, L_0x55556bb25860;  1 drivers
v0x55556b9de010_0 .net *"_ivl_4", 0 0, L_0x55556bb259e0;  1 drivers
v0x55556b9de0f0_0 .net *"_ivl_8", 0 0, L_0x55556bb25c00;  1 drivers
v0x55556b9de1e0_0 .net "i_src_a", 0 0, L_0x55556bb25d30;  1 drivers
v0x55556b9de2a0_0 .net "i_src_b", 0 0, L_0x55556bb25e20;  1 drivers
v0x55556b9de3b0_0 .net "o_eq", 0 0, L_0x55556bb258d0;  alias, 1 drivers
v0x55556b9de470_0 .net "o_gt", 0 0, L_0x55556bb25c70;  1 drivers
v0x55556b9de530_0 .net "o_lt", 0 0, L_0x55556bb25aa0;  alias, 1 drivers
S_0x55556b9df010 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b9dccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb27200 .functor AND 1, L_0x55556bb26580, L_0x55556bb26b80, C4<1>, C4<1>;
L_0x55556bb273e0 .functor AND 1, L_0x55556bb26580, L_0x55556bb26d50, C4<1>, C4<1>;
L_0x55556bb274e0 .functor OR 1, L_0x55556bb273e0, L_0x55556bb26700, C4<0>, C4<0>;
L_0x55556bb275e0 .functor OR 1, L_0x55556bb27200, L_0x55556bb274e0, C4<0>, C4<0>;
L_0x55556bb27650 .functor NOT 1, L_0x55556bb275e0, C4<0>, C4<0>, C4<0>;
v0x55556b9e06c0_0 .net "Ehigh", 0 0, L_0x55556bb26580;  1 drivers
v0x55556b9e0780_0 .net "Elow", 0 0, L_0x55556bb26b80;  1 drivers
v0x55556b9e0850_0 .net "Lhigh", 0 0, L_0x55556bb26700;  1 drivers
v0x55556b9e0950_0 .net "Llow", 0 0, L_0x55556bb26d50;  1 drivers
v0x55556b9e0a20_0 .net *"_ivl_10", 0 0, L_0x55556bb273e0;  1 drivers
v0x55556b9e0b10_0 .net *"_ivl_14", 0 0, L_0x55556bb275e0;  1 drivers
v0x55556b9e0bb0_0 .net "i_src_a", 1 0, L_0x55556bb276c0;  1 drivers
v0x55556b9e0c70_0 .net "i_src_b", 1 0, L_0x55556bb27760;  1 drivers
v0x55556b9e0d50_0 .net "o_eq", 0 0, L_0x55556bb27200;  alias, 1 drivers
v0x55556b9e0ea0_0 .net "o_gt", 0 0, L_0x55556bb27650;  1 drivers
v0x55556b9e0f60_0 .net "o_lt", 0 0, L_0x55556bb274e0;  alias, 1 drivers
L_0x55556bb269d0 .part L_0x55556bb276c0, 1, 1;
L_0x55556bb26a70 .part L_0x55556bb27760, 1, 1;
L_0x55556bb27020 .part L_0x55556bb276c0, 0, 1;
L_0x55556bb27110 .part L_0x55556bb27760, 0, 1;
S_0x55556b9df270 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9df010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb26510 .functor XOR 1, L_0x55556bb269d0, L_0x55556bb26a70, C4<0>, C4<0>;
L_0x55556bb26580 .functor NOT 1, L_0x55556bb26510, C4<0>, C4<0>, C4<0>;
L_0x55556bb26640 .functor NOT 1, L_0x55556bb269d0, C4<0>, C4<0>, C4<0>;
L_0x55556bb26700 .functor AND 1, L_0x55556bb26640, L_0x55556bb26a70, C4<1>, C4<1>;
L_0x55556bb26860 .functor OR 1, L_0x55556bb26580, L_0x55556bb26700, C4<0>, C4<0>;
L_0x55556bb268d0 .functor NOT 1, L_0x55556bb26860, C4<0>, C4<0>, C4<0>;
v0x55556b9df530_0 .net *"_ivl_0", 0 0, L_0x55556bb26510;  1 drivers
v0x55556b9df630_0 .net *"_ivl_4", 0 0, L_0x55556bb26640;  1 drivers
v0x55556b9df710_0 .net *"_ivl_8", 0 0, L_0x55556bb26860;  1 drivers
v0x55556b9df800_0 .net "i_src_a", 0 0, L_0x55556bb269d0;  1 drivers
v0x55556b9df8c0_0 .net "i_src_b", 0 0, L_0x55556bb26a70;  1 drivers
v0x55556b9df9d0_0 .net "o_eq", 0 0, L_0x55556bb26580;  alias, 1 drivers
v0x55556b9dfa90_0 .net "o_gt", 0 0, L_0x55556bb268d0;  1 drivers
v0x55556b9dfb50_0 .net "o_lt", 0 0, L_0x55556bb26700;  alias, 1 drivers
S_0x55556b9dfcb0 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9df010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb26b10 .functor XOR 1, L_0x55556bb27020, L_0x55556bb27110, C4<0>, C4<0>;
L_0x55556bb26b80 .functor NOT 1, L_0x55556bb26b10, C4<0>, C4<0>, C4<0>;
L_0x55556bb26c90 .functor NOT 1, L_0x55556bb27020, C4<0>, C4<0>, C4<0>;
L_0x55556bb26d50 .functor AND 1, L_0x55556bb26c90, L_0x55556bb27110, C4<1>, C4<1>;
L_0x55556bb26eb0 .functor OR 1, L_0x55556bb26b80, L_0x55556bb26d50, C4<0>, C4<0>;
L_0x55556bb26f20 .functor NOT 1, L_0x55556bb26eb0, C4<0>, C4<0>, C4<0>;
v0x55556b9dff60_0 .net *"_ivl_0", 0 0, L_0x55556bb26b10;  1 drivers
v0x55556b9e0040_0 .net *"_ivl_4", 0 0, L_0x55556bb26c90;  1 drivers
v0x55556b9e0120_0 .net *"_ivl_8", 0 0, L_0x55556bb26eb0;  1 drivers
v0x55556b9e0210_0 .net "i_src_a", 0 0, L_0x55556bb27020;  1 drivers
v0x55556b9e02d0_0 .net "i_src_b", 0 0, L_0x55556bb27110;  1 drivers
v0x55556b9e03e0_0 .net "o_eq", 0 0, L_0x55556bb26b80;  alias, 1 drivers
v0x55556b9e04a0_0 .net "o_gt", 0 0, L_0x55556bb26f20;  1 drivers
v0x55556b9e0560_0 .net "o_lt", 0 0, L_0x55556bb26d50;  alias, 1 drivers
S_0x55556b9e2420 .scope module, "com8bit_low" "comparator_8bit" 26 164, 26 128 0, S_0x55556b9b8f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2d910 .functor AND 1, L_0x55556bb2a740, L_0x55556bb2d2c0, C4<1>, C4<1>;
L_0x55556bb2daf0 .functor AND 1, L_0x55556bb2a740, L_0x55556bb2d5a0, C4<1>, C4<1>;
L_0x55556bb2dbf0 .functor OR 1, L_0x55556bb2daf0, L_0x55556bb2aa20, C4<0>, C4<0>;
L_0x55556bb2dcf0 .functor OR 1, L_0x55556bb2d910, L_0x55556bb2dbf0, C4<0>, C4<0>;
L_0x55556bb2dd60 .functor NOT 1, L_0x55556bb2dcf0, C4<0>, C4<0>, C4<0>;
v0x55556b9ec2e0_0 .net "Ehigh", 0 0, L_0x55556bb2a740;  1 drivers
v0x55556b9ec3a0_0 .net "Elow", 0 0, L_0x55556bb2d2c0;  1 drivers
v0x55556b9ec470_0 .net "Lhigh", 0 0, L_0x55556bb2aa20;  1 drivers
v0x55556b9ec570_0 .net "Llow", 0 0, L_0x55556bb2d5a0;  1 drivers
v0x55556b9ec640_0 .net *"_ivl_10", 0 0, L_0x55556bb2daf0;  1 drivers
v0x55556b9ec6e0_0 .net *"_ivl_14", 0 0, L_0x55556bb2dcf0;  1 drivers
v0x55556b9ec780_0 .net "i_src_a", 7 0, L_0x55556bb2ddd0;  1 drivers
v0x55556b9ec840_0 .net "i_src_b", 7 0, L_0x55556bb2de70;  1 drivers
v0x55556b9ec920_0 .net "o_eq", 0 0, L_0x55556bb2d910;  alias, 1 drivers
v0x55556b9eca70_0 .net "o_gt", 0 0, L_0x55556bb2dd60;  1 drivers
v0x55556b9ecb30_0 .net "o_lt", 0 0, L_0x55556bb2dbf0;  alias, 1 drivers
L_0x55556bb2ac00 .part L_0x55556bb2ddd0, 4, 4;
L_0x55556bb2aca0 .part L_0x55556bb2de70, 4, 4;
L_0x55556bb2d780 .part L_0x55556bb2ddd0, 0, 4;
L_0x55556bb2d820 .part L_0x55556bb2de70, 0, 4;
S_0x55556b9e2680 .scope module, "com4bit_high" "comparator_4bit" 26 139, 26 105 0, S_0x55556b9e2420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2a740 .functor AND 1, L_0x55556b9f8fd0, L_0x55556bb2a0f0, C4<1>, C4<1>;
L_0x55556bb2a920 .functor AND 1, L_0x55556b9f8fd0, L_0x55556bb2a3d0, C4<1>, C4<1>;
L_0x55556bb2aa20 .functor OR 1, L_0x55556bb2a920, L_0x55556bb29160, C4<0>, C4<0>;
L_0x55556bb2ab20 .functor OR 1, L_0x55556bb2a740, L_0x55556bb2aa20, C4<0>, C4<0>;
L_0x55556bb2ab90 .functor NOT 1, L_0x55556bb2ab20, C4<0>, C4<0>, C4<0>;
v0x55556b9e6b40_0 .net "Ehigh", 0 0, L_0x55556b9f8fd0;  1 drivers
v0x55556b9e6c00_0 .net "Elow", 0 0, L_0x55556bb2a0f0;  1 drivers
v0x55556b9e6cd0_0 .net "Lhigh", 0 0, L_0x55556bb29160;  1 drivers
v0x55556b9e6dd0_0 .net "Llow", 0 0, L_0x55556bb2a3d0;  1 drivers
v0x55556b9e6ea0_0 .net *"_ivl_10", 0 0, L_0x55556bb2a920;  1 drivers
v0x55556b9e6f40_0 .net *"_ivl_14", 0 0, L_0x55556bb2ab20;  1 drivers
v0x55556b9e6fe0_0 .net "i_src_a", 3 0, L_0x55556bb2ac00;  1 drivers
v0x55556b9e70a0_0 .net "i_src_b", 3 0, L_0x55556bb2aca0;  1 drivers
v0x55556b9e7180_0 .net "o_eq", 0 0, L_0x55556bb2a740;  alias, 1 drivers
v0x55556b9e72d0_0 .net "o_gt", 0 0, L_0x55556bb2ab90;  1 drivers
v0x55556b9e7390_0 .net "o_lt", 0 0, L_0x55556bb2aa20;  alias, 1 drivers
L_0x55556bb29340 .part L_0x55556bb2ac00, 2, 2;
L_0x55556bb293e0 .part L_0x55556bb2aca0, 2, 2;
L_0x55556bb2a5b0 .part L_0x55556bb2ac00, 0, 2;
L_0x55556bb2a650 .part L_0x55556bb2aca0, 0, 2;
S_0x55556b9e2940 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b9e2680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556b9f8fd0 .functor AND 1, L_0x55556bb28510, L_0x55556bb28b10, C4<1>, C4<1>;
L_0x55556bb0bc40 .functor AND 1, L_0x55556bb28510, L_0x55556bb28ce0, C4<1>, C4<1>;
L_0x55556bb29160 .functor OR 1, L_0x55556bb0bc40, L_0x55556bb28690, C4<0>, C4<0>;
L_0x55556bb29260 .functor OR 1, L_0x55556b9f8fd0, L_0x55556bb29160, C4<0>, C4<0>;
L_0x55556bb292d0 .functor NOT 1, L_0x55556bb29260, C4<0>, C4<0>, C4<0>;
v0x55556b9e4090_0 .net "Ehigh", 0 0, L_0x55556bb28510;  1 drivers
v0x55556b9e4150_0 .net "Elow", 0 0, L_0x55556bb28b10;  1 drivers
v0x55556b9e4220_0 .net "Lhigh", 0 0, L_0x55556bb28690;  1 drivers
v0x55556b9e4320_0 .net "Llow", 0 0, L_0x55556bb28ce0;  1 drivers
v0x55556b9e43f0_0 .net *"_ivl_10", 0 0, L_0x55556bb0bc40;  1 drivers
v0x55556b9e44e0_0 .net *"_ivl_14", 0 0, L_0x55556bb29260;  1 drivers
v0x55556b9e4580_0 .net "i_src_a", 1 0, L_0x55556bb29340;  1 drivers
v0x55556b9e4640_0 .net "i_src_b", 1 0, L_0x55556bb293e0;  1 drivers
v0x55556b9e4720_0 .net "o_eq", 0 0, L_0x55556b9f8fd0;  alias, 1 drivers
v0x55556b9e4870_0 .net "o_gt", 0 0, L_0x55556bb292d0;  1 drivers
v0x55556b9e4930_0 .net "o_lt", 0 0, L_0x55556bb29160;  alias, 1 drivers
L_0x55556bb28960 .part L_0x55556bb29340, 1, 1;
L_0x55556bb28a00 .part L_0x55556bb293e0, 1, 1;
L_0x55556b9f8e40 .part L_0x55556bb29340, 0, 1;
L_0x55556b9f8f30 .part L_0x55556bb293e0, 0, 1;
S_0x55556b9e2c20 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9e2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb284a0 .functor XOR 1, L_0x55556bb28960, L_0x55556bb28a00, C4<0>, C4<0>;
L_0x55556bb28510 .functor NOT 1, L_0x55556bb284a0, C4<0>, C4<0>, C4<0>;
L_0x55556bb285d0 .functor NOT 1, L_0x55556bb28960, C4<0>, C4<0>, C4<0>;
L_0x55556bb28690 .functor AND 1, L_0x55556bb285d0, L_0x55556bb28a00, C4<1>, C4<1>;
L_0x55556bb287f0 .functor OR 1, L_0x55556bb28510, L_0x55556bb28690, C4<0>, C4<0>;
L_0x55556bb28860 .functor NOT 1, L_0x55556bb287f0, C4<0>, C4<0>, C4<0>;
v0x55556b9e2f00_0 .net *"_ivl_0", 0 0, L_0x55556bb284a0;  1 drivers
v0x55556b9e3000_0 .net *"_ivl_4", 0 0, L_0x55556bb285d0;  1 drivers
v0x55556b9e30e0_0 .net *"_ivl_8", 0 0, L_0x55556bb287f0;  1 drivers
v0x55556b9e31d0_0 .net "i_src_a", 0 0, L_0x55556bb28960;  1 drivers
v0x55556b9e3290_0 .net "i_src_b", 0 0, L_0x55556bb28a00;  1 drivers
v0x55556b9e33a0_0 .net "o_eq", 0 0, L_0x55556bb28510;  alias, 1 drivers
v0x55556b9e3460_0 .net "o_gt", 0 0, L_0x55556bb28860;  1 drivers
v0x55556b9e3520_0 .net "o_lt", 0 0, L_0x55556bb28690;  alias, 1 drivers
S_0x55556b9e3680 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9e2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb28aa0 .functor XOR 1, L_0x55556b9f8e40, L_0x55556b9f8f30, C4<0>, C4<0>;
L_0x55556bb28b10 .functor NOT 1, L_0x55556bb28aa0, C4<0>, C4<0>, C4<0>;
L_0x55556bb28c20 .functor NOT 1, L_0x55556b9f8e40, C4<0>, C4<0>, C4<0>;
L_0x55556bb28ce0 .functor AND 1, L_0x55556bb28c20, L_0x55556b9f8f30, C4<1>, C4<1>;
L_0x55556bb28e40 .functor OR 1, L_0x55556bb28b10, L_0x55556bb28ce0, C4<0>, C4<0>;
L_0x55556bb28eb0 .functor NOT 1, L_0x55556bb28e40, C4<0>, C4<0>, C4<0>;
v0x55556b9e3930_0 .net *"_ivl_0", 0 0, L_0x55556bb28aa0;  1 drivers
v0x55556b9e3a10_0 .net *"_ivl_4", 0 0, L_0x55556bb28c20;  1 drivers
v0x55556b9e3af0_0 .net *"_ivl_8", 0 0, L_0x55556bb28e40;  1 drivers
v0x55556b9e3be0_0 .net "i_src_a", 0 0, L_0x55556b9f8e40;  1 drivers
v0x55556b9e3ca0_0 .net "i_src_b", 0 0, L_0x55556b9f8f30;  1 drivers
v0x55556b9e3db0_0 .net "o_eq", 0 0, L_0x55556bb28b10;  alias, 1 drivers
v0x55556b9e3e70_0 .net "o_gt", 0 0, L_0x55556bb28eb0;  1 drivers
v0x55556b9e3f30_0 .net "o_lt", 0 0, L_0x55556bb28ce0;  alias, 1 drivers
S_0x55556b9e4a90 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b9e2680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2a0f0 .functor AND 1, L_0x55556bb294f0, L_0x55556bb29ab0, C4<1>, C4<1>;
L_0x55556bb2a2d0 .functor AND 1, L_0x55556bb294f0, L_0x55556bb29c80, C4<1>, C4<1>;
L_0x55556bb2a3d0 .functor OR 1, L_0x55556bb2a2d0, L_0x55556bb29670, C4<0>, C4<0>;
L_0x55556bb2a4d0 .functor OR 1, L_0x55556bb2a0f0, L_0x55556bb2a3d0, C4<0>, C4<0>;
L_0x55556bb2a540 .functor NOT 1, L_0x55556bb2a4d0, C4<0>, C4<0>, C4<0>;
v0x55556b9e6140_0 .net "Ehigh", 0 0, L_0x55556bb294f0;  1 drivers
v0x55556b9e6200_0 .net "Elow", 0 0, L_0x55556bb29ab0;  1 drivers
v0x55556b9e62d0_0 .net "Lhigh", 0 0, L_0x55556bb29670;  1 drivers
v0x55556b9e63d0_0 .net "Llow", 0 0, L_0x55556bb29c80;  1 drivers
v0x55556b9e64a0_0 .net *"_ivl_10", 0 0, L_0x55556bb2a2d0;  1 drivers
v0x55556b9e6590_0 .net *"_ivl_14", 0 0, L_0x55556bb2a4d0;  1 drivers
v0x55556b9e6630_0 .net "i_src_a", 1 0, L_0x55556bb2a5b0;  1 drivers
v0x55556b9e66f0_0 .net "i_src_b", 1 0, L_0x55556bb2a650;  1 drivers
v0x55556b9e67d0_0 .net "o_eq", 0 0, L_0x55556bb2a0f0;  alias, 1 drivers
v0x55556b9e6920_0 .net "o_gt", 0 0, L_0x55556bb2a540;  1 drivers
v0x55556b9e69e0_0 .net "o_lt", 0 0, L_0x55556bb2a3d0;  alias, 1 drivers
L_0x55556bb29900 .part L_0x55556bb2a5b0, 1, 1;
L_0x55556bb299a0 .part L_0x55556bb2a650, 1, 1;
L_0x55556bb29f10 .part L_0x55556bb2a5b0, 0, 1;
L_0x55556bb2a000 .part L_0x55556bb2a650, 0, 1;
S_0x55556b9e4cf0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9e4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb29480 .functor XOR 1, L_0x55556bb29900, L_0x55556bb299a0, C4<0>, C4<0>;
L_0x55556bb294f0 .functor NOT 1, L_0x55556bb29480, C4<0>, C4<0>, C4<0>;
L_0x55556bb295b0 .functor NOT 1, L_0x55556bb29900, C4<0>, C4<0>, C4<0>;
L_0x55556bb29670 .functor AND 1, L_0x55556bb295b0, L_0x55556bb299a0, C4<1>, C4<1>;
L_0x55556bb297d0 .functor OR 1, L_0x55556bb294f0, L_0x55556bb29670, C4<0>, C4<0>;
L_0x55556bb29840 .functor NOT 1, L_0x55556bb297d0, C4<0>, C4<0>, C4<0>;
v0x55556b9e4fb0_0 .net *"_ivl_0", 0 0, L_0x55556bb29480;  1 drivers
v0x55556b9e50b0_0 .net *"_ivl_4", 0 0, L_0x55556bb295b0;  1 drivers
v0x55556b9e5190_0 .net *"_ivl_8", 0 0, L_0x55556bb297d0;  1 drivers
v0x55556b9e5280_0 .net "i_src_a", 0 0, L_0x55556bb29900;  1 drivers
v0x55556b9e5340_0 .net "i_src_b", 0 0, L_0x55556bb299a0;  1 drivers
v0x55556b9e5450_0 .net "o_eq", 0 0, L_0x55556bb294f0;  alias, 1 drivers
v0x55556b9e5510_0 .net "o_gt", 0 0, L_0x55556bb29840;  1 drivers
v0x55556b9e55d0_0 .net "o_lt", 0 0, L_0x55556bb29670;  alias, 1 drivers
S_0x55556b9e5730 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9e4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb29a40 .functor XOR 1, L_0x55556bb29f10, L_0x55556bb2a000, C4<0>, C4<0>;
L_0x55556bb29ab0 .functor NOT 1, L_0x55556bb29a40, C4<0>, C4<0>, C4<0>;
L_0x55556bb29bc0 .functor NOT 1, L_0x55556bb29f10, C4<0>, C4<0>, C4<0>;
L_0x55556bb29c80 .functor AND 1, L_0x55556bb29bc0, L_0x55556bb2a000, C4<1>, C4<1>;
L_0x55556bb29de0 .functor OR 1, L_0x55556bb29ab0, L_0x55556bb29c80, C4<0>, C4<0>;
L_0x55556bb29e50 .functor NOT 1, L_0x55556bb29de0, C4<0>, C4<0>, C4<0>;
v0x55556b9e59e0_0 .net *"_ivl_0", 0 0, L_0x55556bb29a40;  1 drivers
v0x55556b9e5ac0_0 .net *"_ivl_4", 0 0, L_0x55556bb29bc0;  1 drivers
v0x55556b9e5ba0_0 .net *"_ivl_8", 0 0, L_0x55556bb29de0;  1 drivers
v0x55556b9e5c90_0 .net "i_src_a", 0 0, L_0x55556bb29f10;  1 drivers
v0x55556b9e5d50_0 .net "i_src_b", 0 0, L_0x55556bb2a000;  1 drivers
v0x55556b9e5e60_0 .net "o_eq", 0 0, L_0x55556bb29ab0;  alias, 1 drivers
v0x55556b9e5f20_0 .net "o_gt", 0 0, L_0x55556bb29e50;  1 drivers
v0x55556b9e5fe0_0 .net "o_lt", 0 0, L_0x55556bb29c80;  alias, 1 drivers
S_0x55556b9e74f0 .scope module, "com4bit_low" "comparator_4bit" 26 141, 26 105 0, S_0x55556b9e2420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2d2c0 .functor AND 1, L_0x55556bb2ba00, L_0x55556bb2cc70, C4<1>, C4<1>;
L_0x55556bb2d4a0 .functor AND 1, L_0x55556bb2ba00, L_0x55556bb2cf50, C4<1>, C4<1>;
L_0x55556bb2d5a0 .functor OR 1, L_0x55556bb2d4a0, L_0x55556bb2bce0, C4<0>, C4<0>;
L_0x55556bb2d6a0 .functor OR 1, L_0x55556bb2d2c0, L_0x55556bb2d5a0, C4<0>, C4<0>;
L_0x55556bb2d710 .functor NOT 1, L_0x55556bb2d6a0, C4<0>, C4<0>, C4<0>;
v0x55556b9eb930_0 .net "Ehigh", 0 0, L_0x55556bb2ba00;  1 drivers
v0x55556b9eb9f0_0 .net "Elow", 0 0, L_0x55556bb2cc70;  1 drivers
v0x55556b9ebac0_0 .net "Lhigh", 0 0, L_0x55556bb2bce0;  1 drivers
v0x55556b9ebbc0_0 .net "Llow", 0 0, L_0x55556bb2cf50;  1 drivers
v0x55556b9ebc90_0 .net *"_ivl_10", 0 0, L_0x55556bb2d4a0;  1 drivers
v0x55556b9ebd30_0 .net *"_ivl_14", 0 0, L_0x55556bb2d6a0;  1 drivers
v0x55556b9ebdd0_0 .net "i_src_a", 3 0, L_0x55556bb2d780;  1 drivers
v0x55556b9ebe90_0 .net "i_src_b", 3 0, L_0x55556bb2d820;  1 drivers
v0x55556b9ebf70_0 .net "o_eq", 0 0, L_0x55556bb2d2c0;  alias, 1 drivers
v0x55556b9ec0c0_0 .net "o_gt", 0 0, L_0x55556bb2d710;  1 drivers
v0x55556b9ec180_0 .net "o_lt", 0 0, L_0x55556bb2d5a0;  alias, 1 drivers
L_0x55556bb2bec0 .part L_0x55556bb2d780, 2, 2;
L_0x55556bb2bf60 .part L_0x55556bb2d820, 2, 2;
L_0x55556bb2d130 .part L_0x55556bb2d780, 0, 2;
L_0x55556bb2d1d0 .part L_0x55556bb2d820, 0, 2;
S_0x55556b9e7750 .scope module, "com2bit_high" "comparator_2bit" 26 116, 26 82 0, S_0x55556b9e74f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2ba00 .functor AND 1, L_0x55556bb2adb0, L_0x55556bb2b3c0, C4<1>, C4<1>;
L_0x55556bb2bbe0 .functor AND 1, L_0x55556bb2adb0, L_0x55556bb2b590, C4<1>, C4<1>;
L_0x55556bb2bce0 .functor OR 1, L_0x55556bb2bbe0, L_0x55556bb2af80, C4<0>, C4<0>;
L_0x55556bb2bde0 .functor OR 1, L_0x55556bb2ba00, L_0x55556bb2bce0, C4<0>, C4<0>;
L_0x55556bb2be50 .functor NOT 1, L_0x55556bb2bde0, C4<0>, C4<0>, C4<0>;
v0x55556b9e8e80_0 .net "Ehigh", 0 0, L_0x55556bb2adb0;  1 drivers
v0x55556b9e8f40_0 .net "Elow", 0 0, L_0x55556bb2b3c0;  1 drivers
v0x55556b9e9010_0 .net "Lhigh", 0 0, L_0x55556bb2af80;  1 drivers
v0x55556b9e9110_0 .net "Llow", 0 0, L_0x55556bb2b590;  1 drivers
v0x55556b9e91e0_0 .net *"_ivl_10", 0 0, L_0x55556bb2bbe0;  1 drivers
v0x55556b9e92d0_0 .net *"_ivl_14", 0 0, L_0x55556bb2bde0;  1 drivers
v0x55556b9e9370_0 .net "i_src_a", 1 0, L_0x55556bb2bec0;  1 drivers
v0x55556b9e9430_0 .net "i_src_b", 1 0, L_0x55556bb2bf60;  1 drivers
v0x55556b9e9510_0 .net "o_eq", 0 0, L_0x55556bb2ba00;  alias, 1 drivers
v0x55556b9e9660_0 .net "o_gt", 0 0, L_0x55556bb2be50;  1 drivers
v0x55556b9e9720_0 .net "o_lt", 0 0, L_0x55556bb2bce0;  alias, 1 drivers
L_0x55556bb2b210 .part L_0x55556bb2bec0, 1, 1;
L_0x55556bb2b2b0 .part L_0x55556bb2bf60, 1, 1;
L_0x55556bb2b820 .part L_0x55556bb2bec0, 0, 1;
L_0x55556bb2b910 .part L_0x55556bb2bf60, 0, 1;
S_0x55556b9e7a10 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9e7750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2ad40 .functor XOR 1, L_0x55556bb2b210, L_0x55556bb2b2b0, C4<0>, C4<0>;
L_0x55556bb2adb0 .functor NOT 1, L_0x55556bb2ad40, C4<0>, C4<0>, C4<0>;
L_0x55556bb2aec0 .functor NOT 1, L_0x55556bb2b210, C4<0>, C4<0>, C4<0>;
L_0x55556bb2af80 .functor AND 1, L_0x55556bb2aec0, L_0x55556bb2b2b0, C4<1>, C4<1>;
L_0x55556bb2b0e0 .functor OR 1, L_0x55556bb2adb0, L_0x55556bb2af80, C4<0>, C4<0>;
L_0x55556bb2b150 .functor NOT 1, L_0x55556bb2b0e0, C4<0>, C4<0>, C4<0>;
v0x55556b9e7cf0_0 .net *"_ivl_0", 0 0, L_0x55556bb2ad40;  1 drivers
v0x55556b9e7df0_0 .net *"_ivl_4", 0 0, L_0x55556bb2aec0;  1 drivers
v0x55556b9e7ed0_0 .net *"_ivl_8", 0 0, L_0x55556bb2b0e0;  1 drivers
v0x55556b9e7fc0_0 .net "i_src_a", 0 0, L_0x55556bb2b210;  1 drivers
v0x55556b9e8080_0 .net "i_src_b", 0 0, L_0x55556bb2b2b0;  1 drivers
v0x55556b9e8190_0 .net "o_eq", 0 0, L_0x55556bb2adb0;  alias, 1 drivers
v0x55556b9e8250_0 .net "o_gt", 0 0, L_0x55556bb2b150;  1 drivers
v0x55556b9e8310_0 .net "o_lt", 0 0, L_0x55556bb2af80;  alias, 1 drivers
S_0x55556b9e8470 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9e7750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2b350 .functor XOR 1, L_0x55556bb2b820, L_0x55556bb2b910, C4<0>, C4<0>;
L_0x55556bb2b3c0 .functor NOT 1, L_0x55556bb2b350, C4<0>, C4<0>, C4<0>;
L_0x55556bb2b4d0 .functor NOT 1, L_0x55556bb2b820, C4<0>, C4<0>, C4<0>;
L_0x55556bb2b590 .functor AND 1, L_0x55556bb2b4d0, L_0x55556bb2b910, C4<1>, C4<1>;
L_0x55556bb2b6f0 .functor OR 1, L_0x55556bb2b3c0, L_0x55556bb2b590, C4<0>, C4<0>;
L_0x55556bb2b760 .functor NOT 1, L_0x55556bb2b6f0, C4<0>, C4<0>, C4<0>;
v0x55556b9e8720_0 .net *"_ivl_0", 0 0, L_0x55556bb2b350;  1 drivers
v0x55556b9e8800_0 .net *"_ivl_4", 0 0, L_0x55556bb2b4d0;  1 drivers
v0x55556b9e88e0_0 .net *"_ivl_8", 0 0, L_0x55556bb2b6f0;  1 drivers
v0x55556b9e89d0_0 .net "i_src_a", 0 0, L_0x55556bb2b820;  1 drivers
v0x55556b9e8a90_0 .net "i_src_b", 0 0, L_0x55556bb2b910;  1 drivers
v0x55556b9e8ba0_0 .net "o_eq", 0 0, L_0x55556bb2b3c0;  alias, 1 drivers
v0x55556b9e8c60_0 .net "o_gt", 0 0, L_0x55556bb2b760;  1 drivers
v0x55556b9e8d20_0 .net "o_lt", 0 0, L_0x55556bb2b590;  alias, 1 drivers
S_0x55556b9e9880 .scope module, "com2bit_low" "comparator_2bit" 26 118, 26 82 0, S_0x55556b9e74f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2cc70 .functor AND 1, L_0x55556bb2c070, L_0x55556bb2c630, C4<1>, C4<1>;
L_0x55556bb2ce50 .functor AND 1, L_0x55556bb2c070, L_0x55556bb2c800, C4<1>, C4<1>;
L_0x55556bb2cf50 .functor OR 1, L_0x55556bb2ce50, L_0x55556bb2c1f0, C4<0>, C4<0>;
L_0x55556bb2d050 .functor OR 1, L_0x55556bb2cc70, L_0x55556bb2cf50, C4<0>, C4<0>;
L_0x55556bb2d0c0 .functor NOT 1, L_0x55556bb2d050, C4<0>, C4<0>, C4<0>;
v0x55556b9eaf30_0 .net "Ehigh", 0 0, L_0x55556bb2c070;  1 drivers
v0x55556b9eaff0_0 .net "Elow", 0 0, L_0x55556bb2c630;  1 drivers
v0x55556b9eb0c0_0 .net "Lhigh", 0 0, L_0x55556bb2c1f0;  1 drivers
v0x55556b9eb1c0_0 .net "Llow", 0 0, L_0x55556bb2c800;  1 drivers
v0x55556b9eb290_0 .net *"_ivl_10", 0 0, L_0x55556bb2ce50;  1 drivers
v0x55556b9eb380_0 .net *"_ivl_14", 0 0, L_0x55556bb2d050;  1 drivers
v0x55556b9eb420_0 .net "i_src_a", 1 0, L_0x55556bb2d130;  1 drivers
v0x55556b9eb4e0_0 .net "i_src_b", 1 0, L_0x55556bb2d1d0;  1 drivers
v0x55556b9eb5c0_0 .net "o_eq", 0 0, L_0x55556bb2cc70;  alias, 1 drivers
v0x55556b9eb710_0 .net "o_gt", 0 0, L_0x55556bb2d0c0;  1 drivers
v0x55556b9eb7d0_0 .net "o_lt", 0 0, L_0x55556bb2cf50;  alias, 1 drivers
L_0x55556bb2c480 .part L_0x55556bb2d130, 1, 1;
L_0x55556bb2c520 .part L_0x55556bb2d1d0, 1, 1;
L_0x55556bb2ca90 .part L_0x55556bb2d130, 0, 1;
L_0x55556bb2cb80 .part L_0x55556bb2d1d0, 0, 1;
S_0x55556b9e9ae0 .scope module, "com1bit_high" "comparator_1bit" 26 93, 26 67 0, S_0x55556b9e9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2c000 .functor XOR 1, L_0x55556bb2c480, L_0x55556bb2c520, C4<0>, C4<0>;
L_0x55556bb2c070 .functor NOT 1, L_0x55556bb2c000, C4<0>, C4<0>, C4<0>;
L_0x55556bb2c130 .functor NOT 1, L_0x55556bb2c480, C4<0>, C4<0>, C4<0>;
L_0x55556bb2c1f0 .functor AND 1, L_0x55556bb2c130, L_0x55556bb2c520, C4<1>, C4<1>;
L_0x55556bb2c350 .functor OR 1, L_0x55556bb2c070, L_0x55556bb2c1f0, C4<0>, C4<0>;
L_0x55556bb2c3c0 .functor NOT 1, L_0x55556bb2c350, C4<0>, C4<0>, C4<0>;
v0x55556b9e9da0_0 .net *"_ivl_0", 0 0, L_0x55556bb2c000;  1 drivers
v0x55556b9e9ea0_0 .net *"_ivl_4", 0 0, L_0x55556bb2c130;  1 drivers
v0x55556b9e9f80_0 .net *"_ivl_8", 0 0, L_0x55556bb2c350;  1 drivers
v0x55556b9ea070_0 .net "i_src_a", 0 0, L_0x55556bb2c480;  1 drivers
v0x55556b9ea130_0 .net "i_src_b", 0 0, L_0x55556bb2c520;  1 drivers
v0x55556b9ea240_0 .net "o_eq", 0 0, L_0x55556bb2c070;  alias, 1 drivers
v0x55556b9ea300_0 .net "o_gt", 0 0, L_0x55556bb2c3c0;  1 drivers
v0x55556b9ea3c0_0 .net "o_lt", 0 0, L_0x55556bb2c1f0;  alias, 1 drivers
S_0x55556b9ea520 .scope module, "com1bit_low" "comparator_1bit" 26 95, 26 67 0, S_0x55556b9e9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55556bb2c5c0 .functor XOR 1, L_0x55556bb2ca90, L_0x55556bb2cb80, C4<0>, C4<0>;
L_0x55556bb2c630 .functor NOT 1, L_0x55556bb2c5c0, C4<0>, C4<0>, C4<0>;
L_0x55556bb2c740 .functor NOT 1, L_0x55556bb2ca90, C4<0>, C4<0>, C4<0>;
L_0x55556bb2c800 .functor AND 1, L_0x55556bb2c740, L_0x55556bb2cb80, C4<1>, C4<1>;
L_0x55556bb2c960 .functor OR 1, L_0x55556bb2c630, L_0x55556bb2c800, C4<0>, C4<0>;
L_0x55556bb2c9d0 .functor NOT 1, L_0x55556bb2c960, C4<0>, C4<0>, C4<0>;
v0x55556b9ea7d0_0 .net *"_ivl_0", 0 0, L_0x55556bb2c5c0;  1 drivers
v0x55556b9ea8b0_0 .net *"_ivl_4", 0 0, L_0x55556bb2c740;  1 drivers
v0x55556b9ea990_0 .net *"_ivl_8", 0 0, L_0x55556bb2c960;  1 drivers
v0x55556b9eaa80_0 .net "i_src_a", 0 0, L_0x55556bb2ca90;  1 drivers
v0x55556b9eab40_0 .net "i_src_b", 0 0, L_0x55556bb2cb80;  1 drivers
v0x55556b9eac50_0 .net "o_eq", 0 0, L_0x55556bb2c630;  alias, 1 drivers
v0x55556b9ead10_0 .net "o_gt", 0 0, L_0x55556bb2c9d0;  1 drivers
v0x55556b9eadd0_0 .net "o_lt", 0 0, L_0x55556bb2c800;  alias, 1 drivers
S_0x55556b9ee1f0 .scope module, "ctrl" "control_unit" 25 127, 27 28 0, S_0x55556b8039c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /INPUT 1 "i_br_less";
    .port_info 2 /INPUT 1 "i_br_equal";
    .port_info 3 /OUTPUT 1 "o_br_un";
    .port_info 4 /OUTPUT 1 "o_rd_wren";
    .port_info 5 /OUTPUT 1 "o_mem_wren";
    .port_info 6 /OUTPUT 2 "o_wb_sel";
    .port_info 7 /OUTPUT 1 "o_pc_sel";
    .port_info 8 /OUTPUT 2 "o_opa_sel";
    .port_info 9 /OUTPUT 1 "o_insn_vld";
    .port_info 10 /OUTPUT 1 "o_opb_sel";
    .port_info 11 /OUTPUT 4 "o_alu_op";
L_0x55556bb30820 .functor OR 1, L_0x55556bb30640, L_0x55556bb30730, C4<0>, C4<0>;
L_0x55556bb30a70 .functor OR 1, L_0x55556bb30820, L_0x55556bb30930, C4<0>, C4<0>;
L_0x55556bb30e80 .functor OR 1, L_0x55556bb30a70, L_0x55556bb30b80, C4<0>, C4<0>;
L_0x55556bb310e0 .functor OR 1, L_0x55556bb30e80, L_0x55556bb30f90, C4<0>, C4<0>;
L_0x55556bb31290 .functor OR 1, L_0x55556bb310e0, L_0x55556bb311a0, C4<0>, C4<0>;
L_0x55556bb31500 .functor OR 1, L_0x55556bb31290, L_0x55556bb313a0, C4<0>, C4<0>;
L_0x55556bb31700 .functor OR 1, L_0x55556bb31500, L_0x55556bb31610, C4<0>, C4<0>;
L_0x55556bb31490 .functor OR 1, L_0x55556bb31700, L_0x55556bb31810, C4<0>, C4<0>;
L_0x55556bb31ae0 .functor NOT 1, L_0x55556bb30550, C4<0>, C4<0>, C4<0>;
L_0x55556bb31ba0 .functor AND 1, L_0x55556bb319f0, L_0x55556bb31ae0, C4<1>, C4<1>;
L_0x55556bb31cb0 .functor AND 1, L_0x55556bb31ba0, L_0x55556bb31490, C4<1>, C4<1>;
L_0x7fce156f80b8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556b9f1850_0 .net/2u *"_ivl_12", 6 0, L_0x7fce156f80b8;  1 drivers
v0x55556b9f1950_0 .net *"_ivl_14", 0 0, L_0x55556bb30640;  1 drivers
L_0x7fce156f8100 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55556b9f1a10_0 .net/2u *"_ivl_16", 6 0, L_0x7fce156f8100;  1 drivers
v0x55556b9f1b00_0 .net *"_ivl_18", 0 0, L_0x55556bb30730;  1 drivers
v0x55556b9f1bc0_0 .net *"_ivl_20", 0 0, L_0x55556bb30820;  1 drivers
L_0x7fce156f8148 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556b9f1ca0_0 .net/2u *"_ivl_22", 6 0, L_0x7fce156f8148;  1 drivers
v0x55556b9f1d80_0 .net *"_ivl_24", 0 0, L_0x55556bb30930;  1 drivers
v0x55556b9f1e40_0 .net *"_ivl_26", 0 0, L_0x55556bb30a70;  1 drivers
L_0x7fce156f8190 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556b9f1f20_0 .net/2u *"_ivl_28", 6 0, L_0x7fce156f8190;  1 drivers
v0x55556b9f2000_0 .net *"_ivl_30", 0 0, L_0x55556bb30b80;  1 drivers
v0x55556b9f20c0_0 .net *"_ivl_32", 0 0, L_0x55556bb30e80;  1 drivers
L_0x7fce156f81d8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b9f21a0_0 .net/2u *"_ivl_34", 6 0, L_0x7fce156f81d8;  1 drivers
v0x55556b9f2280_0 .net *"_ivl_36", 0 0, L_0x55556bb30f90;  1 drivers
v0x55556b9f2340_0 .net *"_ivl_38", 0 0, L_0x55556bb310e0;  1 drivers
L_0x7fce156f8220 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b9f2420_0 .net/2u *"_ivl_40", 6 0, L_0x7fce156f8220;  1 drivers
v0x55556b9f2500_0 .net *"_ivl_42", 0 0, L_0x55556bb311a0;  1 drivers
v0x55556b9f25c0_0 .net *"_ivl_44", 0 0, L_0x55556bb31290;  1 drivers
L_0x7fce156f8268 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b9f26a0_0 .net/2u *"_ivl_46", 6 0, L_0x7fce156f8268;  1 drivers
v0x55556b9f2780_0 .net *"_ivl_48", 0 0, L_0x55556bb313a0;  1 drivers
v0x55556b9f2840_0 .net *"_ivl_50", 0 0, L_0x55556bb31500;  1 drivers
L_0x7fce156f82b0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556b9f2920_0 .net/2u *"_ivl_52", 6 0, L_0x7fce156f82b0;  1 drivers
v0x55556b9f2a00_0 .net *"_ivl_54", 0 0, L_0x55556bb31610;  1 drivers
v0x55556b9f2ac0_0 .net *"_ivl_56", 0 0, L_0x55556bb31700;  1 drivers
L_0x7fce156f82f8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556b9f2ba0_0 .net/2u *"_ivl_58", 6 0, L_0x7fce156f82f8;  1 drivers
v0x55556b9f2c80_0 .net *"_ivl_60", 0 0, L_0x55556bb31810;  1 drivers
L_0x7fce156f8340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b9f2d40_0 .net/2u *"_ivl_64", 31 0, L_0x7fce156f8340;  1 drivers
v0x55556b9f2e20_0 .net *"_ivl_66", 0 0, L_0x55556bb319f0;  1 drivers
v0x55556b9f2ee0_0 .net *"_ivl_68", 0 0, L_0x55556bb31ae0;  1 drivers
v0x55556b9f2fc0_0 .net *"_ivl_7", 0 0, L_0x55556bb304b0;  1 drivers
v0x55556b9f3080_0 .net *"_ivl_70", 0 0, L_0x55556bb31ba0;  1 drivers
L_0x7fce156f8070 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55556b9f3160_0 .net *"_ivl_8", 0 0, L_0x7fce156f8070;  1 drivers
v0x55556b9f3240_0 .net "funct3", 2 0, L_0x55556bb2e6d0;  1 drivers
v0x55556b9f3300_0 .net "funct7", 6 0, L_0x55556bb2e770;  1 drivers
v0x55556b9f35d0_0 .net "i_br_equal", 0 0, v0x55556b9edfc0_0;  alias, 1 drivers
v0x55556b9f36c0_0 .net "i_br_less", 0 0, v0x55556b9ee060_0;  alias, 1 drivers
v0x55556b9f37b0_0 .net "i_instr", 31 0, v0x55556b89ec10_0;  alias, 1 drivers
v0x55556b9f3850_0 .net "insn_has_x", 0 0, L_0x55556bb30550;  1 drivers
v0x55556b9f3910_0 .net "o_alu_op", 3 0, v0x55556b9ee800_0;  alias, 1 drivers
v0x55556b9f3a20_0 .net "o_br_un", 0 0, v0x55556b9f07a0_0;  alias, 1 drivers
v0x55556b9f3b10_0 .net "o_insn_vld", 0 0, L_0x55556bb31cb0;  alias, 1 drivers
v0x55556b9f3bb0_0 .net "o_mem_wren", 0 0, L_0x55556bb2f7e0;  alias, 1 drivers
v0x55556b9f3ca0_0 .net "o_opa_sel", 1 0, L_0x55556bb303a0;  alias, 1 drivers
v0x55556b9f3d90_0 .net "o_opb_sel", 0 0, L_0x55556bb2fd90;  alias, 1 drivers
v0x55556b9f3e80_0 .net "o_pc_sel", 0 0, v0x55556b9f14c0_0;  alias, 1 drivers
v0x55556b9f3f20_0 .net "o_rd_wren", 0 0, L_0x55556bb2f6d0;  alias, 1 drivers
v0x55556b9f4010_0 .net "o_wb_sel", 1 0, L_0x55556bb2fed0;  alias, 1 drivers
v0x55556b9f40b0_0 .net "opcode", 6 0, L_0x55556bb2e630;  1 drivers
v0x55556b9f41a0_0 .net "valid_opcode", 0 0, L_0x55556bb31490;  1 drivers
L_0x55556bb2e630 .part v0x55556b89ec10_0, 0, 7;
L_0x55556bb2e6d0 .part v0x55556b89ec10_0, 12, 3;
L_0x55556bb2e770 .part v0x55556b89ec10_0, 25, 7;
L_0x55556bb304b0 .reduce/xor v0x55556b89ec10_0;
L_0x55556bb30550 .cmp/eeq 1, L_0x55556bb304b0, L_0x7fce156f8070;
L_0x55556bb30640 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f80b8;
L_0x55556bb30730 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f8100;
L_0x55556bb30930 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f8148;
L_0x55556bb30b80 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f8190;
L_0x55556bb30f90 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f81d8;
L_0x55556bb311a0 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f8220;
L_0x55556bb313a0 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f8268;
L_0x55556bb31610 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f82b0;
L_0x55556bb31810 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f82f8;
L_0x55556bb319f0 .cmp/ne 32, v0x55556b89ec10_0, L_0x7fce156f8340;
S_0x55556b9ee530 .scope module, "alu_dec" "ALUDecoder" 27 67, 27 240 0, S_0x55556b9ee1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_op";
v0x55556b9ee800_0 .var "alu_op", 3 0;
v0x55556b9ee8e0_0 .net "funct3", 2 0, L_0x55556bb2e6d0;  alias, 1 drivers
v0x55556b9ee9a0_0 .net "funct7", 6 0, L_0x55556bb2e770;  alias, 1 drivers
v0x55556b9eea90_0 .net "opcode", 6 0, L_0x55556bb2e630;  alias, 1 drivers
E_0x55556b4c8770 .event anyedge, v0x55556b9eea90_0, v0x55556b9ee8e0_0, v0x55556b9ee9a0_0;
S_0x55556b9eec20 .scope module, "main_dec" "MainDecoder" 27 52, 27 129 0, S_0x55556b9ee1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "br_less";
    .port_info 3 /INPUT 1 "br_equal";
    .port_info 4 /OUTPUT 1 "br_un";
    .port_info 5 /OUTPUT 1 "rd_wren";
    .port_info 6 /OUTPUT 1 "mem_wren";
    .port_info 7 /OUTPUT 2 "wb_sel";
    .port_info 8 /OUTPUT 1 "pc_sel";
    .port_info 9 /OUTPUT 2 "opa_sel";
    .port_info 10 /OUTPUT 1 "opb_sel";
L_0x55556bb2f180 .functor OR 1, L_0x55556bb2e810, L_0x55556bb2e940, C4<0>, C4<0>;
L_0x55556bb2f290 .functor OR 1, L_0x55556bb2f180, L_0x55556bb2e9e0, C4<0>, C4<0>;
L_0x55556bb2f3a0 .functor OR 1, L_0x55556bb2f290, L_0x55556bb2ed70, C4<0>, C4<0>;
L_0x55556bb2f4b0 .functor OR 1, L_0x55556bb2f3a0, L_0x55556bb2ee60, C4<0>, C4<0>;
L_0x55556bb2f5c0 .functor OR 1, L_0x55556bb2f4b0, L_0x55556bb2ef50, C4<0>, C4<0>;
L_0x55556bb2f6d0 .functor OR 1, L_0x55556bb2f5c0, L_0x55556bb2f090, C4<0>, C4<0>;
L_0x55556bb2f7e0 .functor BUFZ 1, L_0x55556bb2ea80, C4<0>, C4<0>, C4<0>;
L_0x55556bb2f8a0 .functor OR 1, L_0x55556bb2e940, L_0x55556bb2e9e0, C4<0>, C4<0>;
L_0x55556bb2f960 .functor OR 1, L_0x55556bb2f8a0, L_0x55556bb2ea80, C4<0>, C4<0>;
L_0x55556bb2fa20 .functor OR 1, L_0x55556bb2f960, L_0x55556bb2eb70, C4<0>, C4<0>;
L_0x55556bb2fb30 .functor OR 1, L_0x55556bb2fa20, L_0x55556bb2ed70, C4<0>, C4<0>;
L_0x55556bb2fba0 .functor OR 1, L_0x55556bb2fb30, L_0x55556bb2ee60, C4<0>, C4<0>;
L_0x55556bb2fcd0 .functor OR 1, L_0x55556bb2fba0, L_0x55556bb2ef50, C4<0>, C4<0>;
L_0x55556bb2fd90 .functor OR 1, L_0x55556bb2fcd0, L_0x55556bb2f090, C4<0>, C4<0>;
L_0x55556bb2fc60 .functor BUFZ 1, L_0x55556bb2e9e0, C4<0>, C4<0>, C4<0>;
L_0x55556bb2ff70 .functor OR 1, L_0x55556bb2ed70, L_0x55556bb2ee60, C4<0>, C4<0>;
L_0x55556bb30190 .functor OR 1, L_0x55556bb2eb70, L_0x55556bb2ed70, C4<0>, C4<0>;
L_0x55556bb30200 .functor OR 1, L_0x55556bb30190, L_0x55556bb2f090, C4<0>, C4<0>;
L_0x55556bb30440 .functor BUFZ 1, L_0x55556bb2ef50, C4<0>, C4<0>, C4<0>;
L_0x7fce156f7de8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55556b9eee60_0 .net/2u *"_ivl_0", 6 0, L_0x7fce156f7de8;  1 drivers
L_0x7fce156f7ec0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55556b9eef60_0 .net/2u *"_ivl_12", 6 0, L_0x7fce156f7ec0;  1 drivers
L_0x7fce156f7f08 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55556b9ef040_0 .net/2u *"_ivl_16", 6 0, L_0x7fce156f7f08;  1 drivers
L_0x7fce156f7f50 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55556b9ef100_0 .net/2u *"_ivl_20", 6 0, L_0x7fce156f7f50;  1 drivers
L_0x7fce156f7f98 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55556b9ef1e0_0 .net/2u *"_ivl_24", 6 0, L_0x7fce156f7f98;  1 drivers
L_0x7fce156f7fe0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55556b9ef310_0 .net/2u *"_ivl_28", 6 0, L_0x7fce156f7fe0;  1 drivers
L_0x7fce156f8028 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55556b9ef3f0_0 .net/2u *"_ivl_32", 6 0, L_0x7fce156f8028;  1 drivers
v0x55556b9ef4d0_0 .net *"_ivl_36", 0 0, L_0x55556bb2f180;  1 drivers
v0x55556b9ef5b0_0 .net *"_ivl_38", 0 0, L_0x55556bb2f290;  1 drivers
L_0x7fce156f7e30 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55556b9ef720_0 .net/2u *"_ivl_4", 6 0, L_0x7fce156f7e30;  1 drivers
v0x55556b9ef800_0 .net *"_ivl_40", 0 0, L_0x55556bb2f3a0;  1 drivers
v0x55556b9ef8e0_0 .net *"_ivl_42", 0 0, L_0x55556bb2f4b0;  1 drivers
v0x55556b9ef9c0_0 .net *"_ivl_44", 0 0, L_0x55556bb2f5c0;  1 drivers
v0x55556b9efaa0_0 .net *"_ivl_50", 0 0, L_0x55556bb2f8a0;  1 drivers
v0x55556b9efb80_0 .net *"_ivl_52", 0 0, L_0x55556bb2f960;  1 drivers
v0x55556b9efc60_0 .net *"_ivl_54", 0 0, L_0x55556bb2fa20;  1 drivers
v0x55556b9efd40_0 .net *"_ivl_56", 0 0, L_0x55556bb2fb30;  1 drivers
v0x55556b9eff30_0 .net *"_ivl_58", 0 0, L_0x55556bb2fba0;  1 drivers
v0x55556b9f0010_0 .net *"_ivl_60", 0 0, L_0x55556bb2fcd0;  1 drivers
v0x55556b9f00f0_0 .net *"_ivl_67", 0 0, L_0x55556bb2fc60;  1 drivers
v0x55556b9f01d0_0 .net *"_ivl_71", 0 0, L_0x55556bb2ff70;  1 drivers
v0x55556b9f02b0_0 .net *"_ivl_75", 0 0, L_0x55556bb30190;  1 drivers
v0x55556b9f0390_0 .net *"_ivl_77", 0 0, L_0x55556bb30200;  1 drivers
L_0x7fce156f7e78 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55556b9f0470_0 .net/2u *"_ivl_8", 6 0, L_0x7fce156f7e78;  1 drivers
v0x55556b9f0550_0 .net *"_ivl_83", 0 0, L_0x55556bb30440;  1 drivers
v0x55556b9f0630_0 .net "br_equal", 0 0, v0x55556b9edfc0_0;  alias, 1 drivers
v0x55556b9f06d0_0 .net "br_less", 0 0, v0x55556b9ee060_0;  alias, 1 drivers
v0x55556b9f07a0_0 .var "br_un", 0 0;
v0x55556b9f0870_0 .net "funct3", 2 0, L_0x55556bb2e6d0;  alias, 1 drivers
v0x55556b9f0940_0 .net "is_auipc", 0 0, L_0x55556bb2f090;  1 drivers
v0x55556b9f09e0_0 .net "is_branch", 0 0, L_0x55556bb2eb70;  1 drivers
v0x55556b9f0a80_0 .net "is_itype", 0 0, L_0x55556bb2e940;  1 drivers
v0x55556b9f0b20_0 .net "is_jal", 0 0, L_0x55556bb2ed70;  1 drivers
v0x55556b9f0df0_0 .net "is_jalr", 0 0, L_0x55556bb2ee60;  1 drivers
v0x55556b9f0eb0_0 .net "is_load", 0 0, L_0x55556bb2e9e0;  1 drivers
v0x55556b9f0f70_0 .net "is_lui", 0 0, L_0x55556bb2ef50;  1 drivers
v0x55556b9f1030_0 .net "is_rtype", 0 0, L_0x55556bb2e810;  1 drivers
v0x55556b9f10f0_0 .net "is_store", 0 0, L_0x55556bb2ea80;  1 drivers
v0x55556b9f11b0_0 .net "mem_wren", 0 0, L_0x55556bb2f7e0;  alias, 1 drivers
v0x55556b9f1280_0 .net "opa_sel", 1 0, L_0x55556bb303a0;  alias, 1 drivers
v0x55556b9f1350_0 .net "opb_sel", 0 0, L_0x55556bb2fd90;  alias, 1 drivers
v0x55556b9f1420_0 .net "opcode", 6 0, L_0x55556bb2e630;  alias, 1 drivers
v0x55556b9f14c0_0 .var "pc_sel", 0 0;
v0x55556b9f1560_0 .net "rd_wren", 0 0, L_0x55556bb2f6d0;  alias, 1 drivers
v0x55556b9f1630_0 .net "wb_sel", 1 0, L_0x55556bb2fed0;  alias, 1 drivers
E_0x55556b86d900/0 .event anyedge, v0x55556b9f09e0_0, v0x55556b9ee8e0_0, v0x55556b9edfc0_0, v0x55556b9ee060_0;
E_0x55556b86d900/1 .event anyedge, v0x55556b9f0b20_0, v0x55556b9f0df0_0;
E_0x55556b86d900 .event/or E_0x55556b86d900/0, E_0x55556b86d900/1;
L_0x55556bb2e810 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7de8;
L_0x55556bb2e940 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7e30;
L_0x55556bb2e9e0 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7e78;
L_0x55556bb2ea80 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7ec0;
L_0x55556bb2eb70 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7f08;
L_0x55556bb2ed70 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7f50;
L_0x55556bb2ee60 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7f98;
L_0x55556bb2ef50 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f7fe0;
L_0x55556bb2f090 .cmp/eq 7, L_0x55556bb2e630, L_0x7fce156f8028;
L_0x55556bb2fed0 .concat8 [ 1 1 0 0], L_0x55556bb2fc60, L_0x55556bb2ff70;
L_0x55556bb303a0 .concat8 [ 1 1 0 0], L_0x55556bb30200, L_0x55556bb30440;
S_0x55556b9f43e0 .scope module, "ig" "imm_gen" 25 148, 28 7 0, S_0x55556b8039c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /OUTPUT 32 "o_imm_out";
v0x55556b9f64e0_0 .net *"_ivl_11", 0 0, L_0x55556bb32ce0;  1 drivers
v0x55556b9f65c0_0 .net *"_ivl_13", 5 0, L_0x55556bb32d80;  1 drivers
v0x55556b9f66a0_0 .net *"_ivl_15", 3 0, L_0x55556bb32e20;  1 drivers
L_0x7fce156f8388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b9f6790_0 .net/2u *"_ivl_16", 0 0, L_0x7fce156f8388;  1 drivers
v0x55556b9f6870_0 .net *"_ivl_21", 0 0, L_0x55556bb33460;  1 drivers
v0x55556b9f69a0_0 .net *"_ivl_23", 7 0, L_0x55556bb33560;  1 drivers
v0x55556b9f6a80_0 .net *"_ivl_25", 0 0, L_0x55556bb33600;  1 drivers
v0x55556b9f6b60_0 .net *"_ivl_27", 9 0, L_0x55556bb33710;  1 drivers
L_0x7fce156f83d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556b9f6c40_0 .net/2u *"_ivl_28", 0 0, L_0x7fce156f83d0;  1 drivers
v0x55556b9f6d20_0 .net *"_ivl_3", 6 0, L_0x55556bb326a0;  1 drivers
v0x55556b9f6e00_0 .net *"_ivl_33", 19 0, L_0x55556bb33a10;  1 drivers
L_0x7fce156f8418 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b9f6ee0_0 .net/2u *"_ivl_34", 11 0, L_0x7fce156f8418;  1 drivers
v0x55556b9f6fc0_0 .net *"_ivl_5", 4 0, L_0x55556bb32740;  1 drivers
v0x55556b9f70a0_0 .net *"_ivl_9", 0 0, L_0x55556bb32c40;  1 drivers
v0x55556b9f7180_0 .net "i_instr", 31 0, v0x55556b89ec10_0;  alias, 1 drivers
v0x55556b9f7240_0 .net "imm_b", 31 0, L_0x55556bb32ab0;  1 drivers
v0x55556b9f7300_0 .net "imm_i", 31 0, L_0x55556bb31f40;  1 drivers
v0x55556b9f73a0_0 .net "imm_j", 31 0, L_0x55556bb332d0;  1 drivers
v0x55556b9f7470_0 .net "imm_s", 31 0, L_0x55556bb32510;  1 drivers
v0x55556b9f7540_0 .var "o_imm_out", 31 0;
v0x55556b9f7600_0 .net "u_imm", 31 0, L_0x55556bb342c0;  1 drivers
E_0x55556b2f6c40/0 .event anyedge, v0x55556b89ec10_0, v0x55556b9f53f0_0, v0x55556b9f63a0_0, v0x55556b9f4cb0_0;
E_0x55556b2f6c40/1 .event anyedge, v0x55556b9f7600_0, v0x55556b9f5bd0_0;
E_0x55556b2f6c40 .event/or E_0x55556b2f6c40/0, E_0x55556b2f6c40/1;
L_0x55556bb320d0 .part v0x55556b89ec10_0, 20, 12;
L_0x55556bb326a0 .part v0x55556b89ec10_0, 25, 7;
L_0x55556bb32740 .part v0x55556b89ec10_0, 7, 5;
L_0x55556bb327e0 .concat [ 5 7 0 0], L_0x55556bb32740, L_0x55556bb326a0;
L_0x55556bb32c40 .part v0x55556b89ec10_0, 31, 1;
L_0x55556bb32ce0 .part v0x55556b89ec10_0, 7, 1;
L_0x55556bb32d80 .part v0x55556b89ec10_0, 25, 6;
L_0x55556bb32e20 .part v0x55556b89ec10_0, 8, 4;
LS_0x55556bb32f10_0_0 .concat [ 1 4 6 1], L_0x7fce156f8388, L_0x55556bb32e20, L_0x55556bb32d80, L_0x55556bb32ce0;
LS_0x55556bb32f10_0_4 .concat [ 1 0 0 0], L_0x55556bb32c40;
L_0x55556bb32f10 .concat [ 12 1 0 0], LS_0x55556bb32f10_0_0, LS_0x55556bb32f10_0_4;
L_0x55556bb33460 .part v0x55556b89ec10_0, 31, 1;
L_0x55556bb33560 .part v0x55556b89ec10_0, 12, 8;
L_0x55556bb33600 .part v0x55556b89ec10_0, 20, 1;
L_0x55556bb33710 .part v0x55556b89ec10_0, 21, 10;
LS_0x55556bb337b0_0_0 .concat [ 1 10 1 8], L_0x7fce156f83d0, L_0x55556bb33710, L_0x55556bb33600, L_0x55556bb33560;
LS_0x55556bb337b0_0_4 .concat [ 1 0 0 0], L_0x55556bb33460;
L_0x55556bb337b0 .concat [ 20 1 0 0], LS_0x55556bb337b0_0_0, LS_0x55556bb337b0_0_4;
L_0x55556bb33a10 .part v0x55556b89ec10_0, 12, 20;
L_0x55556bb342c0 .concat [ 12 20 0 0], L_0x7fce156f8418, L_0x55556bb33a10;
S_0x55556b9f4670 .scope module, "ext_b" "sign_extend" 28 27, 28 69 0, S_0x55556b9f43e0;
 .timescale 0 0;
    .port_info 0 /INPUT 13 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b9ef650 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000001101>;
P_0x55556b9ef690 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b9f4a10_0 .net *"_ivl_1", 0 0, L_0x55556bb32920;  1 drivers
v0x55556b9f4b10_0 .net *"_ivl_3", 18 0, L_0x55556bb329c0;  1 drivers
v0x55556b9f4bf0_0 .net "in", 12 0, L_0x55556bb32f10;  1 drivers
v0x55556b9f4cb0_0 .net "out", 31 0, L_0x55556bb32ab0;  alias, 1 drivers
L_0x55556bb32920 .part L_0x55556bb32f10, 12, 1;
L_0x55556bb329c0 .repeat 19, 19, L_0x55556bb32920;
L_0x55556bb32ab0 .concat [ 13 19 0 0], L_0x55556bb32f10, L_0x55556bb329c0;
S_0x55556b9f4df0 .scope module, "ext_i" "sign_extend" 28 15, 28 69 0, S_0x55556b9f43e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b9f48c0 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000001100>;
P_0x55556b9f4900 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b9f5150_0 .net *"_ivl_1", 0 0, L_0x55556bb31db0;  1 drivers
v0x55556b9f5250_0 .net *"_ivl_3", 19 0, L_0x55556bb31e50;  1 drivers
v0x55556b9f5330_0 .net "in", 11 0, L_0x55556bb320d0;  1 drivers
v0x55556b9f53f0_0 .net "out", 31 0, L_0x55556bb31f40;  alias, 1 drivers
L_0x55556bb31db0 .part L_0x55556bb320d0, 11, 1;
L_0x55556bb31e50 .repeat 20, 20, L_0x55556bb31db0;
L_0x55556bb31f40 .concat [ 12 20 0 0], L_0x55556bb320d0, L_0x55556bb31e50;
S_0x55556b9f5530 .scope module, "ext_j" "sign_extend" 28 33, 28 69 0, S_0x55556b9f43e0;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b9f5020 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000010101>;
P_0x55556b9f5060 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b9f5920_0 .net *"_ivl_1", 0 0, L_0x55556bb33140;  1 drivers
v0x55556b9f5a00_0 .net *"_ivl_3", 10 0, L_0x55556bb331e0;  1 drivers
v0x55556b9f5ae0_0 .net "in", 20 0, L_0x55556bb337b0;  1 drivers
v0x55556b9f5bd0_0 .net "out", 31 0, L_0x55556bb332d0;  alias, 1 drivers
L_0x55556bb33140 .part L_0x55556bb337b0, 20, 1;
L_0x55556bb331e0 .repeat 11, 11, L_0x55556bb33140;
L_0x55556bb332d0 .concat [ 21 11 0 0], L_0x55556bb337b0, L_0x55556bb331e0;
S_0x55556b9f5d10 .scope module, "ext_s" "sign_extend" 28 21, 28 69 0, S_0x55556b9f43e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55556b9f5790 .param/l "IN_WIDTH" 0 28 70, +C4<00000000000000000000000000001100>;
P_0x55556b9f57d0 .param/l "OUT_WIDTH" 0 28 71, +C4<00000000000000000000000000100000>;
v0x55556b9f60d0_0 .net *"_ivl_1", 0 0, L_0x55556bb32380;  1 drivers
v0x55556b9f61d0_0 .net *"_ivl_3", 19 0, L_0x55556bb32420;  1 drivers
v0x55556b9f62b0_0 .net "in", 11 0, L_0x55556bb327e0;  1 drivers
v0x55556b9f63a0_0 .net "out", 31 0, L_0x55556bb32510;  alias, 1 drivers
L_0x55556bb32380 .part L_0x55556bb327e0, 11, 1;
L_0x55556bb32420 .repeat 20, 20, L_0x55556bb32380;
L_0x55556bb32510 .concat [ 12 20 0 0], L_0x55556bb327e0, L_0x55556bb32420;
S_0x55556b9f7740 .scope module, "rf" "regfile" 25 84, 29 7 0, S_0x55556b8039c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 5 "i_rs1_addr";
    .port_info 3 /INPUT 5 "i_rs2_addr";
    .port_info 4 /INPUT 5 "i_rd_addr";
    .port_info 5 /INPUT 1 "i_rd_wren";
    .port_info 6 /INPUT 32 "i_rd_data";
    .port_info 7 /OUTPUT 32 "o_rs1_data";
    .port_info 8 /OUTPUT 32 "o_rs2_data";
v0x55556b9f8c30_0 .array/port v0x55556b9f8c30, 0;
L_0x55556bb14cf0 .functor BUFZ 32, v0x55556b9f8c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_1 .array/port v0x55556b9f8c30, 1;
L_0x55556bb14d60 .functor BUFZ 32, v0x55556b9f8c30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_2 .array/port v0x55556b9f8c30, 2;
L_0x55556bb14dd0 .functor BUFZ 32, v0x55556b9f8c30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_3 .array/port v0x55556b9f8c30, 3;
L_0x55556bb14e40 .functor BUFZ 32, v0x55556b9f8c30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_4 .array/port v0x55556b9f8c30, 4;
L_0x55556bb14eb0 .functor BUFZ 32, v0x55556b9f8c30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_5 .array/port v0x55556b9f8c30, 5;
L_0x55556bb14f20 .functor BUFZ 32, v0x55556b9f8c30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_6 .array/port v0x55556b9f8c30, 6;
L_0x55556bb14f90 .functor BUFZ 32, v0x55556b9f8c30_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_7 .array/port v0x55556b9f8c30, 7;
L_0x55556bb15000 .functor BUFZ 32, v0x55556b9f8c30_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_8 .array/port v0x55556b9f8c30, 8;
L_0x55556bb150c0 .functor BUFZ 32, v0x55556b9f8c30_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_9 .array/port v0x55556b9f8c30, 9;
L_0x55556bb15130 .functor BUFZ 32, v0x55556b9f8c30_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_10 .array/port v0x55556b9f8c30, 10;
L_0x55556bb151a0 .functor BUFZ 32, v0x55556b9f8c30_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_11 .array/port v0x55556b9f8c30, 11;
L_0x55556bb15210 .functor BUFZ 32, v0x55556b9f8c30_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_12 .array/port v0x55556b9f8c30, 12;
L_0x55556bb152f0 .functor BUFZ 32, v0x55556b9f8c30_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_13 .array/port v0x55556b9f8c30, 13;
L_0x55556bb15360 .functor BUFZ 32, v0x55556b9f8c30_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_14 .array/port v0x55556b9f8c30, 14;
L_0x55556bb15280 .functor BUFZ 32, v0x55556b9f8c30_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_15 .array/port v0x55556b9f8c30, 15;
L_0x55556bb153d0 .functor BUFZ 32, v0x55556b9f8c30_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_16 .array/port v0x55556b9f8c30, 16;
L_0x55556bb154d0 .functor BUFZ 32, v0x55556b9f8c30_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_17 .array/port v0x55556b9f8c30, 17;
L_0x55556bb15540 .functor BUFZ 32, v0x55556b9f8c30_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_18 .array/port v0x55556b9f8c30, 18;
L_0x55556bb15650 .functor BUFZ 32, v0x55556b9f8c30_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_19 .array/port v0x55556b9f8c30, 19;
L_0x55556bb156c0 .functor BUFZ 32, v0x55556b9f8c30_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_20 .array/port v0x55556b9f8c30, 20;
L_0x55556bb157e0 .functor BUFZ 32, v0x55556b9f8c30_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_21 .array/port v0x55556b9f8c30, 21;
L_0x55556bb15850 .functor BUFZ 32, v0x55556b9f8c30_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_22 .array/port v0x55556b9f8c30, 22;
L_0x55556bb15730 .functor BUFZ 32, v0x55556b9f8c30_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_23 .array/port v0x55556b9f8c30, 23;
L_0x55556bb15980 .functor BUFZ 32, v0x55556b9f8c30_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_24 .array/port v0x55556b9f8c30, 24;
L_0x55556bb158c0 .functor BUFZ 32, v0x55556b9f8c30_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_25 .array/port v0x55556b9f8c30, 25;
L_0x55556bb15ac0 .functor BUFZ 32, v0x55556b9f8c30_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_26 .array/port v0x55556b9f8c30, 26;
L_0x55556bb15c10 .functor BUFZ 32, v0x55556b9f8c30_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_27 .array/port v0x55556b9f8c30, 27;
L_0x55556bb15c80 .functor BUFZ 32, v0x55556b9f8c30_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_28 .array/port v0x55556b9f8c30, 28;
L_0x55556bb15de0 .functor BUFZ 32, v0x55556b9f8c30_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_29 .array/port v0x55556b9f8c30, 29;
L_0x55556bb15e50 .functor BUFZ 32, v0x55556b9f8c30_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_30 .array/port v0x55556b9f8c30, 30;
L_0x55556bb15fc0 .functor BUFZ 32, v0x55556b9f8c30_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556b9f8c30_31 .array/port v0x55556b9f8c30, 31;
L_0x55556bb16060 .functor BUFZ 32, v0x55556b9f8c30_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fce156f7c38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556b9f7970_0 .net/2u *"_ivl_0", 4 0, L_0x7fce156f7c38;  1 drivers
L_0x7fce156f7cc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b9f7a50_0 .net *"_ivl_11", 1 0, L_0x7fce156f7cc8;  1 drivers
L_0x7fce156f7d10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55556b9f7b30_0 .net/2u *"_ivl_14", 4 0, L_0x7fce156f7d10;  1 drivers
v0x55556b9f7c20_0 .net *"_ivl_16", 0 0, L_0x55556bb14770;  1 drivers
L_0x7fce156f7d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b9f7ce0_0 .net/2u *"_ivl_18", 31 0, L_0x7fce156f7d58;  1 drivers
v0x55556b9f7e10_0 .net *"_ivl_2", 0 0, L_0x55556bb14310;  1 drivers
v0x55556b9f7ed0_0 .net *"_ivl_20", 31 0, L_0x55556bb14860;  1 drivers
v0x55556b9f7fb0_0 .net *"_ivl_22", 6 0, L_0x55556bb14940;  1 drivers
L_0x7fce156f7da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556b9f8090_0 .net *"_ivl_25", 1 0, L_0x7fce156f7da0;  1 drivers
L_0x7fce156f7c80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556b9f8170_0 .net/2u *"_ivl_4", 31 0, L_0x7fce156f7c80;  1 drivers
v0x55556b9f8250_0 .net *"_ivl_6", 31 0, L_0x55556bb14400;  1 drivers
v0x55556b9f8330_0 .net *"_ivl_8", 6 0, L_0x55556bb144a0;  1 drivers
v0x55556b9f8410_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556b9f84b0_0 .net "i_rd_addr", 4 0, v0x55556b888ac0_0;  alias, 1 drivers
v0x55556b9f8570_0 .net "i_rd_data", 31 0, L_0x55556bb9d4d0;  alias, 1 drivers
v0x55556b9f8630_0 .net "i_rd_wren", 0 0, v0x55556b885910_0;  alias, 1 drivers
v0x55556b9f8720_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556b9f88d0_0 .net "i_rs1_addr", 4 0, L_0x55556bb13f40;  alias, 1 drivers
v0x55556b9f8990_0 .net "i_rs2_addr", 4 0, L_0x55556bb14140;  alias, 1 drivers
v0x55556b9f8a70_0 .net "o_rs1_data", 31 0, L_0x55556bb14590;  alias, 1 drivers
v0x55556b9f8b50_0 .net "o_rs2_data", 31 0, L_0x55556bb14ac0;  alias, 1 drivers
v0x55556b9f8c30 .array "registers", 0 31, 31 0;
v0x55556b9f9200_0 .net "x0", 31 0, L_0x55556bb14cf0;  1 drivers
v0x55556b9f92e0_0 .net "x1", 31 0, L_0x55556bb14d60;  1 drivers
v0x55556b9f93c0_0 .net "x10", 31 0, L_0x55556bb151a0;  1 drivers
v0x55556b9f94a0_0 .net "x11", 31 0, L_0x55556bb15210;  1 drivers
v0x55556b9f9580_0 .net "x12", 31 0, L_0x55556bb152f0;  1 drivers
v0x55556b9f9660_0 .net "x13", 31 0, L_0x55556bb15360;  1 drivers
v0x55556b9f9740_0 .net "x14", 31 0, L_0x55556bb15280;  1 drivers
v0x55556b9f9820_0 .net "x15", 31 0, L_0x55556bb153d0;  1 drivers
v0x55556b9f9900_0 .net "x16", 31 0, L_0x55556bb154d0;  1 drivers
v0x55556b9f99e0_0 .net "x17", 31 0, L_0x55556bb15540;  1 drivers
v0x55556b9f9ac0_0 .net "x18", 31 0, L_0x55556bb15650;  1 drivers
v0x55556b9f9db0_0 .net "x19", 31 0, L_0x55556bb156c0;  1 drivers
v0x55556b9f9e90_0 .net "x2", 31 0, L_0x55556bb14dd0;  1 drivers
v0x55556b9f9f70_0 .net "x20", 31 0, L_0x55556bb157e0;  1 drivers
v0x55556b9fa050_0 .net "x21", 31 0, L_0x55556bb15850;  1 drivers
v0x55556b9fa130_0 .net "x22", 31 0, L_0x55556bb15730;  1 drivers
v0x55556b9fa210_0 .net "x23", 31 0, L_0x55556bb15980;  1 drivers
v0x55556b9fa2f0_0 .net "x24", 31 0, L_0x55556bb158c0;  1 drivers
v0x55556b9fa3d0_0 .net "x25", 31 0, L_0x55556bb15ac0;  1 drivers
v0x55556b9fa4b0_0 .net "x26", 31 0, L_0x55556bb15c10;  1 drivers
v0x55556b9fa590_0 .net "x27", 31 0, L_0x55556bb15c80;  1 drivers
v0x55556b9fa670_0 .net "x28", 31 0, L_0x55556bb15de0;  1 drivers
v0x55556b9fa750_0 .net "x29", 31 0, L_0x55556bb15e50;  1 drivers
v0x55556b9fa830_0 .net "x3", 31 0, L_0x55556bb14e40;  1 drivers
v0x55556b9fa910_0 .net "x30", 31 0, L_0x55556bb15fc0;  1 drivers
v0x55556b9fa9f0_0 .net "x31", 31 0, L_0x55556bb16060;  1 drivers
v0x55556b9faad0_0 .net "x4", 31 0, L_0x55556bb14eb0;  1 drivers
v0x55556b9fabb0_0 .net "x5", 31 0, L_0x55556bb14f20;  1 drivers
v0x55556b9fac90_0 .net "x6", 31 0, L_0x55556bb14f90;  1 drivers
v0x55556b9fad70_0 .net "x7", 31 0, L_0x55556bb15000;  1 drivers
v0x55556b9fae50_0 .net "x8", 31 0, L_0x55556bb150c0;  1 drivers
v0x55556b9faf30_0 .net "x9", 31 0, L_0x55556bb15130;  1 drivers
L_0x55556bb14310 .cmp/eq 5, L_0x55556bb13f40, L_0x7fce156f7c38;
L_0x55556bb14400 .array/port v0x55556b9f8c30, L_0x55556bb144a0;
L_0x55556bb144a0 .concat [ 5 2 0 0], L_0x55556bb13f40, L_0x7fce156f7cc8;
L_0x55556bb14590 .functor MUXZ 32, L_0x55556bb14400, L_0x7fce156f7c80, L_0x55556bb14310, C4<>;
L_0x55556bb14770 .cmp/eq 5, L_0x55556bb14140, L_0x7fce156f7d10;
L_0x55556bb14860 .array/port v0x55556b9f8c30, L_0x55556bb14940;
L_0x55556bb14940 .concat [ 5 2 0 0], L_0x55556bb14140, L_0x7fce156f7da0;
L_0x55556bb14ac0 .functor MUXZ 32, L_0x55556bb14860, L_0x7fce156f7d58, L_0x55556bb14770, C4<>;
S_0x55556b9fb130 .scope module, "target_adder" "FA_32bit" 25 159, 24 47 0, S_0x55556b8039c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba15fe0_0 .net "A", 31 0, L_0x55556bb34530;  alias, 1 drivers
v0x55556ba160e0_0 .net "B", 31 0, v0x55556b9f7540_0;  alias, 1 drivers
L_0x7fce156f84a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556ba161a0_0 .net "Cin", 0 0, L_0x7fce156f84a8;  1 drivers
v0x55556ba162c0_0 .net "Cout", 0 0, L_0x55556bb46850;  alias, 1 drivers
v0x55556ba163b0_0 .net "Sum", 31 0, L_0x55556bb47000;  alias, 1 drivers
v0x55556ba164a0_0 .net "carry", 6 0, L_0x55556bb449b0;  1 drivers
L_0x55556bb369c0 .part L_0x55556bb34530, 0, 4;
L_0x55556bb36a60 .part v0x55556b9f7540_0, 0, 4;
L_0x55556bb38e00 .part L_0x55556bb34530, 4, 4;
L_0x55556bb38f30 .part v0x55556b9f7540_0, 4, 4;
L_0x55556bb39060 .part L_0x55556bb449b0, 0, 1;
L_0x55556bb3b3d0 .part L_0x55556bb34530, 8, 4;
L_0x55556bb3b4b0 .part v0x55556b9f7540_0, 8, 4;
L_0x55556bb3b550 .part L_0x55556bb449b0, 1, 1;
L_0x55556bb3d990 .part L_0x55556bb34530, 12, 4;
L_0x55556bb3da30 .part v0x55556b9f7540_0, 12, 4;
L_0x55556bb3dad0 .part L_0x55556bb449b0, 2, 1;
L_0x55556bb3fec0 .part L_0x55556bb34530, 16, 4;
L_0x55556bb3ffd0 .part v0x55556b9f7540_0, 16, 4;
L_0x55556bb40070 .part L_0x55556bb449b0, 3, 1;
L_0x55556bb42450 .part L_0x55556bb34530, 20, 4;
L_0x55556bb424f0 .part v0x55556b9f7540_0, 20, 4;
L_0x55556bb42620 .part L_0x55556bb449b0, 4, 1;
L_0x55556bb44910 .part L_0x55556bb34530, 24, 4;
L_0x55556bb44a50 .part v0x55556b9f7540_0, 24, 4;
L_0x55556bb44af0 .part L_0x55556bb449b0, 5, 1;
LS_0x55556bb449b0_0_0 .concat8 [ 1 1 1 1], L_0x55556bb36240, L_0x55556bb386e0, L_0x55556bb3acb0, L_0x55556bb3d270;
LS_0x55556bb449b0_0_4 .concat8 [ 1 1 1 0], L_0x55556bb3f740, L_0x55556bb41d30, L_0x55556bb441f0;
L_0x55556bb449b0 .concat8 [ 4 3 0 0], LS_0x55556bb449b0_0_0, LS_0x55556bb449b0_0_4;
L_0x55556bb46f60 .part L_0x55556bb34530, 28, 4;
L_0x55556bb44b90 .part v0x55556b9f7540_0, 28, 4;
L_0x55556bb470c0 .part L_0x55556bb449b0, 6, 1;
LS_0x55556bb47000_0_0 .concat8 [ 4 4 4 4], L_0x55556bb36920, L_0x55556bb38d60, L_0x55556bb3b330, L_0x55556bb3d8f0;
LS_0x55556bb47000_0_4 .concat8 [ 4 4 4 4], L_0x55556bb3fe20, L_0x55556bb423b0, L_0x55556bb44870, L_0x55556bb46ec0;
L_0x55556bb47000 .concat8 [ 16 16 0 0], LS_0x55556bb47000_0_0, LS_0x55556bb47000_0_4;
S_0x55556b9fb3c0 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556b9fe3b0_0 .net "A", 3 0, L_0x55556bb369c0;  1 drivers
v0x55556b9fe4b0_0 .net "B", 3 0, L_0x55556bb36a60;  1 drivers
v0x55556b9fe590_0 .net "Cin", 0 0, L_0x7fce156f84a8;  alias, 1 drivers
v0x55556b9fe660_0 .net "Cout", 0 0, L_0x55556bb36240;  1 drivers
v0x55556b9fe730_0 .net "Sum", 3 0, L_0x55556bb36920;  1 drivers
v0x55556b9fe7d0_0 .net "carry", 2 0, L_0x55556bb35d40;  1 drivers
L_0x55556bb34b50 .part L_0x55556bb369c0, 0, 1;
L_0x55556bb34c80 .part L_0x55556bb36a60, 0, 1;
L_0x55556bb351e0 .part L_0x55556bb369c0, 1, 1;
L_0x55556bb35310 .part L_0x55556bb36a60, 1, 1;
L_0x55556bb35440 .part L_0x55556bb35d40, 0, 1;
L_0x55556bb359b0 .part L_0x55556bb369c0, 2, 1;
L_0x55556bb35b20 .part L_0x55556bb36a60, 2, 1;
L_0x55556bb35c50 .part L_0x55556bb35d40, 1, 1;
L_0x55556bb35d40 .concat8 [ 1 1 1 0], L_0x55556bb34a40, L_0x55556bb350d0, L_0x55556bb358a0;
L_0x55556bb363a0 .part L_0x55556bb369c0, 3, 1;
L_0x55556bb365c0 .part L_0x55556bb36a60, 3, 1;
L_0x55556bb36780 .part L_0x55556bb35d40, 2, 1;
L_0x55556bb36920 .concat8 [ 1 1 1 1], L_0x55556bb34750, L_0x55556bb34e20, L_0x55556bb35550, L_0x55556bb35ef0;
S_0x55556b9fb670 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b9fb3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb336a0 .functor XOR 1, L_0x55556bb34b50, L_0x55556bb34c80, C4<0>, C4<0>;
L_0x55556bb34750 .functor XOR 1, L_0x55556bb336a0, L_0x7fce156f84a8, C4<0>, C4<0>;
L_0x55556bb347c0 .functor AND 1, L_0x55556bb34b50, L_0x55556bb34c80, C4<1>, C4<1>;
L_0x55556bb348d0 .functor XOR 1, L_0x55556bb34b50, L_0x55556bb34c80, C4<0>, C4<0>;
L_0x55556bb34940 .functor AND 1, L_0x7fce156f84a8, L_0x55556bb348d0, C4<1>, C4<1>;
L_0x55556bb34a40 .functor OR 1, L_0x55556bb347c0, L_0x55556bb34940, C4<0>, C4<0>;
v0x55556b9fb920_0 .net "A", 0 0, L_0x55556bb34b50;  1 drivers
v0x55556b9fba00_0 .net "B", 0 0, L_0x55556bb34c80;  1 drivers
v0x55556b9fbac0_0 .net "Cin", 0 0, L_0x7fce156f84a8;  alias, 1 drivers
v0x55556b9fbb90_0 .net "Cout", 0 0, L_0x55556bb34a40;  1 drivers
v0x55556b9fbc50_0 .net "Sum", 0 0, L_0x55556bb34750;  1 drivers
v0x55556b9fbd60_0 .net *"_ivl_0", 0 0, L_0x55556bb336a0;  1 drivers
v0x55556b9fbe40_0 .net *"_ivl_4", 0 0, L_0x55556bb347c0;  1 drivers
v0x55556b9fbf20_0 .net *"_ivl_6", 0 0, L_0x55556bb348d0;  1 drivers
v0x55556b9fc000_0 .net *"_ivl_8", 0 0, L_0x55556bb34940;  1 drivers
S_0x55556b9fc210 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b9fb3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb34db0 .functor XOR 1, L_0x55556bb351e0, L_0x55556bb35310, C4<0>, C4<0>;
L_0x55556bb34e20 .functor XOR 1, L_0x55556bb34db0, L_0x55556bb35440, C4<0>, C4<0>;
L_0x55556bb34e90 .functor AND 1, L_0x55556bb351e0, L_0x55556bb35310, C4<1>, C4<1>;
L_0x55556bb34f50 .functor XOR 1, L_0x55556bb351e0, L_0x55556bb35310, C4<0>, C4<0>;
L_0x55556bb34fc0 .functor AND 1, L_0x55556bb35440, L_0x55556bb34f50, C4<1>, C4<1>;
L_0x55556bb350d0 .functor OR 1, L_0x55556bb34e90, L_0x55556bb34fc0, C4<0>, C4<0>;
v0x55556b9fc470_0 .net "A", 0 0, L_0x55556bb351e0;  1 drivers
v0x55556b9fc530_0 .net "B", 0 0, L_0x55556bb35310;  1 drivers
v0x55556b9fc5f0_0 .net "Cin", 0 0, L_0x55556bb35440;  1 drivers
v0x55556b9fc6c0_0 .net "Cout", 0 0, L_0x55556bb350d0;  1 drivers
v0x55556b9fc780_0 .net "Sum", 0 0, L_0x55556bb34e20;  1 drivers
v0x55556b9fc890_0 .net *"_ivl_0", 0 0, L_0x55556bb34db0;  1 drivers
v0x55556b9fc970_0 .net *"_ivl_4", 0 0, L_0x55556bb34e90;  1 drivers
v0x55556b9fca50_0 .net *"_ivl_6", 0 0, L_0x55556bb34f50;  1 drivers
v0x55556b9fcb30_0 .net *"_ivl_8", 0 0, L_0x55556bb34fc0;  1 drivers
S_0x55556b9fcd40 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b9fb3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb354e0 .functor XOR 1, L_0x55556bb359b0, L_0x55556bb35b20, C4<0>, C4<0>;
L_0x55556bb35550 .functor XOR 1, L_0x55556bb354e0, L_0x55556bb35c50, C4<0>, C4<0>;
L_0x55556bb35610 .functor AND 1, L_0x55556bb359b0, L_0x55556bb35b20, C4<1>, C4<1>;
L_0x55556bb35720 .functor XOR 1, L_0x55556bb359b0, L_0x55556bb35b20, C4<0>, C4<0>;
L_0x55556bb35790 .functor AND 1, L_0x55556bb35c50, L_0x55556bb35720, C4<1>, C4<1>;
L_0x55556bb358a0 .functor OR 1, L_0x55556bb35610, L_0x55556bb35790, C4<0>, C4<0>;
v0x55556b9fcfb0_0 .net "A", 0 0, L_0x55556bb359b0;  1 drivers
v0x55556b9fd070_0 .net "B", 0 0, L_0x55556bb35b20;  1 drivers
v0x55556b9fd130_0 .net "Cin", 0 0, L_0x55556bb35c50;  1 drivers
v0x55556b9fd200_0 .net "Cout", 0 0, L_0x55556bb358a0;  1 drivers
v0x55556b9fd2c0_0 .net "Sum", 0 0, L_0x55556bb35550;  1 drivers
v0x55556b9fd3d0_0 .net *"_ivl_0", 0 0, L_0x55556bb354e0;  1 drivers
v0x55556b9fd4b0_0 .net *"_ivl_4", 0 0, L_0x55556bb35610;  1 drivers
v0x55556b9fd590_0 .net *"_ivl_6", 0 0, L_0x55556bb35720;  1 drivers
v0x55556b9fd670_0 .net *"_ivl_8", 0 0, L_0x55556bb35790;  1 drivers
S_0x55556b9fd880 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b9fb3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb35e80 .functor XOR 1, L_0x55556bb363a0, L_0x55556bb365c0, C4<0>, C4<0>;
L_0x55556bb35ef0 .functor XOR 1, L_0x55556bb35e80, L_0x55556bb36780, C4<0>, C4<0>;
L_0x55556bb35fb0 .functor AND 1, L_0x55556bb363a0, L_0x55556bb365c0, C4<1>, C4<1>;
L_0x55556bb360c0 .functor XOR 1, L_0x55556bb363a0, L_0x55556bb365c0, C4<0>, C4<0>;
L_0x55556bb36130 .functor AND 1, L_0x55556bb36780, L_0x55556bb360c0, C4<1>, C4<1>;
L_0x55556bb36240 .functor OR 1, L_0x55556bb35fb0, L_0x55556bb36130, C4<0>, C4<0>;
v0x55556b9fdac0_0 .net "A", 0 0, L_0x55556bb363a0;  1 drivers
v0x55556b9fdba0_0 .net "B", 0 0, L_0x55556bb365c0;  1 drivers
v0x55556b9fdc60_0 .net "Cin", 0 0, L_0x55556bb36780;  1 drivers
v0x55556b9fdd30_0 .net "Cout", 0 0, L_0x55556bb36240;  alias, 1 drivers
v0x55556b9fddf0_0 .net "Sum", 0 0, L_0x55556bb35ef0;  1 drivers
v0x55556b9fdf00_0 .net *"_ivl_0", 0 0, L_0x55556bb35e80;  1 drivers
v0x55556b9fdfe0_0 .net *"_ivl_4", 0 0, L_0x55556bb35fb0;  1 drivers
v0x55556b9fe0c0_0 .net *"_ivl_6", 0 0, L_0x55556bb360c0;  1 drivers
v0x55556b9fe1a0_0 .net *"_ivl_8", 0 0, L_0x55556bb36130;  1 drivers
S_0x55556b9fe930 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba01930_0 .net "A", 3 0, L_0x55556bb38e00;  1 drivers
v0x55556ba01a30_0 .net "B", 3 0, L_0x55556bb38f30;  1 drivers
v0x55556ba01b10_0 .net "Cin", 0 0, L_0x55556bb39060;  1 drivers
v0x55556ba01be0_0 .net "Cout", 0 0, L_0x55556bb386e0;  1 drivers
v0x55556ba01cb0_0 .net "Sum", 3 0, L_0x55556bb38d60;  1 drivers
v0x55556ba01d50_0 .net "carry", 2 0, L_0x55556bb381e0;  1 drivers
L_0x55556bb36f70 .part L_0x55556bb38e00, 0, 1;
L_0x55556bb370a0 .part L_0x55556bb38f30, 0, 1;
L_0x55556bb37640 .part L_0x55556bb38e00, 1, 1;
L_0x55556bb37770 .part L_0x55556bb38f30, 1, 1;
L_0x55556bb378a0 .part L_0x55556bb381e0, 0, 1;
L_0x55556bb37e50 .part L_0x55556bb38e00, 2, 1;
L_0x55556bb37fc0 .part L_0x55556bb38f30, 2, 1;
L_0x55556bb380f0 .part L_0x55556bb381e0, 1, 1;
L_0x55556bb381e0 .concat8 [ 1 1 1 0], L_0x55556bb36e20, L_0x55556bb374f0, L_0x55556bb37d00;
L_0x55556bb38840 .part L_0x55556bb38e00, 3, 1;
L_0x55556bb38a00 .part L_0x55556bb38f30, 3, 1;
L_0x55556bb38bc0 .part L_0x55556bb381e0, 2, 1;
L_0x55556bb38d60 .concat8 [ 1 1 1 1], L_0x55556bb36b70, L_0x55556bb37240, L_0x55556bb379b0, L_0x55556bb38390;
S_0x55556b9febe0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556b9fe930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb36b00 .functor XOR 1, L_0x55556bb36f70, L_0x55556bb370a0, C4<0>, C4<0>;
L_0x55556bb36b70 .functor XOR 1, L_0x55556bb36b00, L_0x55556bb39060, C4<0>, C4<0>;
L_0x55556bb36be0 .functor AND 1, L_0x55556bb36f70, L_0x55556bb370a0, C4<1>, C4<1>;
L_0x55556bb36cf0 .functor XOR 1, L_0x55556bb36f70, L_0x55556bb370a0, C4<0>, C4<0>;
L_0x55556bb36d60 .functor AND 1, L_0x55556bb39060, L_0x55556bb36cf0, C4<1>, C4<1>;
L_0x55556bb36e20 .functor OR 1, L_0x55556bb36be0, L_0x55556bb36d60, C4<0>, C4<0>;
v0x55556b9feea0_0 .net "A", 0 0, L_0x55556bb36f70;  1 drivers
v0x55556b9fef80_0 .net "B", 0 0, L_0x55556bb370a0;  1 drivers
v0x55556b9ff040_0 .net "Cin", 0 0, L_0x55556bb39060;  alias, 1 drivers
v0x55556b9ff110_0 .net "Cout", 0 0, L_0x55556bb36e20;  1 drivers
v0x55556b9ff1d0_0 .net "Sum", 0 0, L_0x55556bb36b70;  1 drivers
v0x55556b9ff2e0_0 .net *"_ivl_0", 0 0, L_0x55556bb36b00;  1 drivers
v0x55556b9ff3c0_0 .net *"_ivl_4", 0 0, L_0x55556bb36be0;  1 drivers
v0x55556b9ff4a0_0 .net *"_ivl_6", 0 0, L_0x55556bb36cf0;  1 drivers
v0x55556b9ff580_0 .net *"_ivl_8", 0 0, L_0x55556bb36d60;  1 drivers
S_0x55556b9ff790 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556b9fe930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb371d0 .functor XOR 1, L_0x55556bb37640, L_0x55556bb37770, C4<0>, C4<0>;
L_0x55556bb37240 .functor XOR 1, L_0x55556bb371d0, L_0x55556bb378a0, C4<0>, C4<0>;
L_0x55556bb372b0 .functor AND 1, L_0x55556bb37640, L_0x55556bb37770, C4<1>, C4<1>;
L_0x55556bb37370 .functor XOR 1, L_0x55556bb37640, L_0x55556bb37770, C4<0>, C4<0>;
L_0x55556bb373e0 .functor AND 1, L_0x55556bb378a0, L_0x55556bb37370, C4<1>, C4<1>;
L_0x55556bb374f0 .functor OR 1, L_0x55556bb372b0, L_0x55556bb373e0, C4<0>, C4<0>;
v0x55556b9ff9f0_0 .net "A", 0 0, L_0x55556bb37640;  1 drivers
v0x55556b9ffab0_0 .net "B", 0 0, L_0x55556bb37770;  1 drivers
v0x55556b9ffb70_0 .net "Cin", 0 0, L_0x55556bb378a0;  1 drivers
v0x55556b9ffc40_0 .net "Cout", 0 0, L_0x55556bb374f0;  1 drivers
v0x55556b9ffd00_0 .net "Sum", 0 0, L_0x55556bb37240;  1 drivers
v0x55556b9ffe10_0 .net *"_ivl_0", 0 0, L_0x55556bb371d0;  1 drivers
v0x55556b9ffef0_0 .net *"_ivl_4", 0 0, L_0x55556bb372b0;  1 drivers
v0x55556b9fffd0_0 .net *"_ivl_6", 0 0, L_0x55556bb37370;  1 drivers
v0x55556ba000b0_0 .net *"_ivl_8", 0 0, L_0x55556bb373e0;  1 drivers
S_0x55556ba002c0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556b9fe930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb37940 .functor XOR 1, L_0x55556bb37e50, L_0x55556bb37fc0, C4<0>, C4<0>;
L_0x55556bb379b0 .functor XOR 1, L_0x55556bb37940, L_0x55556bb380f0, C4<0>, C4<0>;
L_0x55556bb37a70 .functor AND 1, L_0x55556bb37e50, L_0x55556bb37fc0, C4<1>, C4<1>;
L_0x55556bb37b80 .functor XOR 1, L_0x55556bb37e50, L_0x55556bb37fc0, C4<0>, C4<0>;
L_0x55556bb37bf0 .functor AND 1, L_0x55556bb380f0, L_0x55556bb37b80, C4<1>, C4<1>;
L_0x55556bb37d00 .functor OR 1, L_0x55556bb37a70, L_0x55556bb37bf0, C4<0>, C4<0>;
v0x55556ba00530_0 .net "A", 0 0, L_0x55556bb37e50;  1 drivers
v0x55556ba005f0_0 .net "B", 0 0, L_0x55556bb37fc0;  1 drivers
v0x55556ba006b0_0 .net "Cin", 0 0, L_0x55556bb380f0;  1 drivers
v0x55556ba00780_0 .net "Cout", 0 0, L_0x55556bb37d00;  1 drivers
v0x55556ba00840_0 .net "Sum", 0 0, L_0x55556bb379b0;  1 drivers
v0x55556ba00950_0 .net *"_ivl_0", 0 0, L_0x55556bb37940;  1 drivers
v0x55556ba00a30_0 .net *"_ivl_4", 0 0, L_0x55556bb37a70;  1 drivers
v0x55556ba00b10_0 .net *"_ivl_6", 0 0, L_0x55556bb37b80;  1 drivers
v0x55556ba00bf0_0 .net *"_ivl_8", 0 0, L_0x55556bb37bf0;  1 drivers
S_0x55556ba00e00 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556b9fe930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb38320 .functor XOR 1, L_0x55556bb38840, L_0x55556bb38a00, C4<0>, C4<0>;
L_0x55556bb38390 .functor XOR 1, L_0x55556bb38320, L_0x55556bb38bc0, C4<0>, C4<0>;
L_0x55556bb38450 .functor AND 1, L_0x55556bb38840, L_0x55556bb38a00, C4<1>, C4<1>;
L_0x55556bb38560 .functor XOR 1, L_0x55556bb38840, L_0x55556bb38a00, C4<0>, C4<0>;
L_0x55556bb385d0 .functor AND 1, L_0x55556bb38bc0, L_0x55556bb38560, C4<1>, C4<1>;
L_0x55556bb386e0 .functor OR 1, L_0x55556bb38450, L_0x55556bb385d0, C4<0>, C4<0>;
v0x55556ba01040_0 .net "A", 0 0, L_0x55556bb38840;  1 drivers
v0x55556ba01120_0 .net "B", 0 0, L_0x55556bb38a00;  1 drivers
v0x55556ba011e0_0 .net "Cin", 0 0, L_0x55556bb38bc0;  1 drivers
v0x55556ba012b0_0 .net "Cout", 0 0, L_0x55556bb386e0;  alias, 1 drivers
v0x55556ba01370_0 .net "Sum", 0 0, L_0x55556bb38390;  1 drivers
v0x55556ba01480_0 .net *"_ivl_0", 0 0, L_0x55556bb38320;  1 drivers
v0x55556ba01560_0 .net *"_ivl_4", 0 0, L_0x55556bb38450;  1 drivers
v0x55556ba01640_0 .net *"_ivl_6", 0 0, L_0x55556bb38560;  1 drivers
v0x55556ba01720_0 .net *"_ivl_8", 0 0, L_0x55556bb385d0;  1 drivers
S_0x55556ba01eb0 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba04ec0_0 .net "A", 3 0, L_0x55556bb3b3d0;  1 drivers
v0x55556ba04fc0_0 .net "B", 3 0, L_0x55556bb3b4b0;  1 drivers
v0x55556ba050a0_0 .net "Cin", 0 0, L_0x55556bb3b550;  1 drivers
v0x55556ba05170_0 .net "Cout", 0 0, L_0x55556bb3acb0;  1 drivers
v0x55556ba05240_0 .net "Sum", 3 0, L_0x55556bb3b330;  1 drivers
v0x55556ba052e0_0 .net "carry", 2 0, L_0x55556bb3a7b0;  1 drivers
L_0x55556bb39510 .part L_0x55556bb3b3d0, 0, 1;
L_0x55556bb39640 .part L_0x55556bb3b4b0, 0, 1;
L_0x55556bb39be0 .part L_0x55556bb3b3d0, 1, 1;
L_0x55556bb39d10 .part L_0x55556bb3b4b0, 1, 1;
L_0x55556bb39e40 .part L_0x55556bb3a7b0, 0, 1;
L_0x55556bb3a420 .part L_0x55556bb3b3d0, 2, 1;
L_0x55556bb3a590 .part L_0x55556bb3b4b0, 2, 1;
L_0x55556bb3a6c0 .part L_0x55556bb3a7b0, 1, 1;
L_0x55556bb3a7b0 .concat8 [ 1 1 1 0], L_0x55556bb393c0, L_0x55556bb39a90, L_0x55556bb3a2d0;
L_0x55556bb3ae10 .part L_0x55556bb3b3d0, 3, 1;
L_0x55556bb3afd0 .part L_0x55556bb3b4b0, 3, 1;
L_0x55556bb3b190 .part L_0x55556bb3a7b0, 2, 1;
L_0x55556bb3b330 .concat8 [ 1 1 1 1], L_0x55556bb39200, L_0x55556bb397e0, L_0x55556bb39f50, L_0x55556bb3a960;
S_0x55556ba02170 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba01eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb39190 .functor XOR 1, L_0x55556bb39510, L_0x55556bb39640, C4<0>, C4<0>;
L_0x55556bb39200 .functor XOR 1, L_0x55556bb39190, L_0x55556bb3b550, C4<0>, C4<0>;
L_0x55556bb39270 .functor AND 1, L_0x55556bb39510, L_0x55556bb39640, C4<1>, C4<1>;
L_0x55556bb392e0 .functor XOR 1, L_0x55556bb39510, L_0x55556bb39640, C4<0>, C4<0>;
L_0x55556bb39350 .functor AND 1, L_0x55556bb3b550, L_0x55556bb392e0, C4<1>, C4<1>;
L_0x55556bb393c0 .functor OR 1, L_0x55556bb39270, L_0x55556bb39350, C4<0>, C4<0>;
v0x55556ba02430_0 .net "A", 0 0, L_0x55556bb39510;  1 drivers
v0x55556ba02510_0 .net "B", 0 0, L_0x55556bb39640;  1 drivers
v0x55556ba025d0_0 .net "Cin", 0 0, L_0x55556bb3b550;  alias, 1 drivers
v0x55556ba026a0_0 .net "Cout", 0 0, L_0x55556bb393c0;  1 drivers
v0x55556ba02760_0 .net "Sum", 0 0, L_0x55556bb39200;  1 drivers
v0x55556ba02870_0 .net *"_ivl_0", 0 0, L_0x55556bb39190;  1 drivers
v0x55556ba02950_0 .net *"_ivl_4", 0 0, L_0x55556bb39270;  1 drivers
v0x55556ba02a30_0 .net *"_ivl_6", 0 0, L_0x55556bb392e0;  1 drivers
v0x55556ba02b10_0 .net *"_ivl_8", 0 0, L_0x55556bb39350;  1 drivers
S_0x55556ba02d20 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba01eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb39770 .functor XOR 1, L_0x55556bb39be0, L_0x55556bb39d10, C4<0>, C4<0>;
L_0x55556bb397e0 .functor XOR 1, L_0x55556bb39770, L_0x55556bb39e40, C4<0>, C4<0>;
L_0x55556bb39850 .functor AND 1, L_0x55556bb39be0, L_0x55556bb39d10, C4<1>, C4<1>;
L_0x55556bb39910 .functor XOR 1, L_0x55556bb39be0, L_0x55556bb39d10, C4<0>, C4<0>;
L_0x55556bb39980 .functor AND 1, L_0x55556bb39e40, L_0x55556bb39910, C4<1>, C4<1>;
L_0x55556bb39a90 .functor OR 1, L_0x55556bb39850, L_0x55556bb39980, C4<0>, C4<0>;
v0x55556ba02f80_0 .net "A", 0 0, L_0x55556bb39be0;  1 drivers
v0x55556ba03040_0 .net "B", 0 0, L_0x55556bb39d10;  1 drivers
v0x55556ba03100_0 .net "Cin", 0 0, L_0x55556bb39e40;  1 drivers
v0x55556ba031d0_0 .net "Cout", 0 0, L_0x55556bb39a90;  1 drivers
v0x55556ba03290_0 .net "Sum", 0 0, L_0x55556bb397e0;  1 drivers
v0x55556ba033a0_0 .net *"_ivl_0", 0 0, L_0x55556bb39770;  1 drivers
v0x55556ba03480_0 .net *"_ivl_4", 0 0, L_0x55556bb39850;  1 drivers
v0x55556ba03560_0 .net *"_ivl_6", 0 0, L_0x55556bb39910;  1 drivers
v0x55556ba03640_0 .net *"_ivl_8", 0 0, L_0x55556bb39980;  1 drivers
S_0x55556ba03850 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba01eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb39ee0 .functor XOR 1, L_0x55556bb3a420, L_0x55556bb3a590, C4<0>, C4<0>;
L_0x55556bb39f50 .functor XOR 1, L_0x55556bb39ee0, L_0x55556bb3a6c0, C4<0>, C4<0>;
L_0x55556bb3a010 .functor AND 1, L_0x55556bb3a420, L_0x55556bb3a590, C4<1>, C4<1>;
L_0x55556bb3a120 .functor XOR 1, L_0x55556bb3a420, L_0x55556bb3a590, C4<0>, C4<0>;
L_0x55556bb3a1c0 .functor AND 1, L_0x55556bb3a6c0, L_0x55556bb3a120, C4<1>, C4<1>;
L_0x55556bb3a2d0 .functor OR 1, L_0x55556bb3a010, L_0x55556bb3a1c0, C4<0>, C4<0>;
v0x55556ba03ac0_0 .net "A", 0 0, L_0x55556bb3a420;  1 drivers
v0x55556ba03b80_0 .net "B", 0 0, L_0x55556bb3a590;  1 drivers
v0x55556ba03c40_0 .net "Cin", 0 0, L_0x55556bb3a6c0;  1 drivers
v0x55556ba03d10_0 .net "Cout", 0 0, L_0x55556bb3a2d0;  1 drivers
v0x55556ba03dd0_0 .net "Sum", 0 0, L_0x55556bb39f50;  1 drivers
v0x55556ba03ee0_0 .net *"_ivl_0", 0 0, L_0x55556bb39ee0;  1 drivers
v0x55556ba03fc0_0 .net *"_ivl_4", 0 0, L_0x55556bb3a010;  1 drivers
v0x55556ba040a0_0 .net *"_ivl_6", 0 0, L_0x55556bb3a120;  1 drivers
v0x55556ba04180_0 .net *"_ivl_8", 0 0, L_0x55556bb3a1c0;  1 drivers
S_0x55556ba04390 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba01eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3a8f0 .functor XOR 1, L_0x55556bb3ae10, L_0x55556bb3afd0, C4<0>, C4<0>;
L_0x55556bb3a960 .functor XOR 1, L_0x55556bb3a8f0, L_0x55556bb3b190, C4<0>, C4<0>;
L_0x55556bb3aa20 .functor AND 1, L_0x55556bb3ae10, L_0x55556bb3afd0, C4<1>, C4<1>;
L_0x55556bb3ab30 .functor XOR 1, L_0x55556bb3ae10, L_0x55556bb3afd0, C4<0>, C4<0>;
L_0x55556bb3aba0 .functor AND 1, L_0x55556bb3b190, L_0x55556bb3ab30, C4<1>, C4<1>;
L_0x55556bb3acb0 .functor OR 1, L_0x55556bb3aa20, L_0x55556bb3aba0, C4<0>, C4<0>;
v0x55556ba045d0_0 .net "A", 0 0, L_0x55556bb3ae10;  1 drivers
v0x55556ba046b0_0 .net "B", 0 0, L_0x55556bb3afd0;  1 drivers
v0x55556ba04770_0 .net "Cin", 0 0, L_0x55556bb3b190;  1 drivers
v0x55556ba04840_0 .net "Cout", 0 0, L_0x55556bb3acb0;  alias, 1 drivers
v0x55556ba04900_0 .net "Sum", 0 0, L_0x55556bb3a960;  1 drivers
v0x55556ba04a10_0 .net *"_ivl_0", 0 0, L_0x55556bb3a8f0;  1 drivers
v0x55556ba04af0_0 .net *"_ivl_4", 0 0, L_0x55556bb3aa20;  1 drivers
v0x55556ba04bd0_0 .net *"_ivl_6", 0 0, L_0x55556bb3ab30;  1 drivers
v0x55556ba04cb0_0 .net *"_ivl_8", 0 0, L_0x55556bb3aba0;  1 drivers
S_0x55556ba05440 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba08440_0 .net "A", 3 0, L_0x55556bb3d990;  1 drivers
v0x55556ba08540_0 .net "B", 3 0, L_0x55556bb3da30;  1 drivers
v0x55556ba08620_0 .net "Cin", 0 0, L_0x55556bb3dad0;  1 drivers
v0x55556ba086f0_0 .net "Cout", 0 0, L_0x55556bb3d270;  1 drivers
v0x55556ba087c0_0 .net "Sum", 3 0, L_0x55556bb3d8f0;  1 drivers
v0x55556ba08860_0 .net "carry", 2 0, L_0x55556bb3cd70;  1 drivers
L_0x55556bb3bb00 .part L_0x55556bb3d990, 0, 1;
L_0x55556bb3bc30 .part L_0x55556bb3da30, 0, 1;
L_0x55556bb3c1d0 .part L_0x55556bb3d990, 1, 1;
L_0x55556bb3c300 .part L_0x55556bb3da30, 1, 1;
L_0x55556bb3c430 .part L_0x55556bb3cd70, 0, 1;
L_0x55556bb3c9e0 .part L_0x55556bb3d990, 2, 1;
L_0x55556bb3cb50 .part L_0x55556bb3da30, 2, 1;
L_0x55556bb3cc80 .part L_0x55556bb3cd70, 1, 1;
L_0x55556bb3cd70 .concat8 [ 1 1 1 0], L_0x55556bb3b9f0, L_0x55556bb3c080, L_0x55556bb3c890;
L_0x55556bb3d3d0 .part L_0x55556bb3d990, 3, 1;
L_0x55556bb3d590 .part L_0x55556bb3da30, 3, 1;
L_0x55556bb3d750 .part L_0x55556bb3cd70, 2, 1;
L_0x55556bb3d8f0 .concat8 [ 1 1 1 1], L_0x55556bb3b740, L_0x55556bb3bdd0, L_0x55556bb3c540, L_0x55556bb3cf20;
S_0x55556ba056d0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba05440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3b6d0 .functor XOR 1, L_0x55556bb3bb00, L_0x55556bb3bc30, C4<0>, C4<0>;
L_0x55556bb3b740 .functor XOR 1, L_0x55556bb3b6d0, L_0x55556bb3dad0, C4<0>, C4<0>;
L_0x55556bb3b7b0 .functor AND 1, L_0x55556bb3bb00, L_0x55556bb3bc30, C4<1>, C4<1>;
L_0x55556bb3b8c0 .functor XOR 1, L_0x55556bb3bb00, L_0x55556bb3bc30, C4<0>, C4<0>;
L_0x55556bb3b930 .functor AND 1, L_0x55556bb3dad0, L_0x55556bb3b8c0, C4<1>, C4<1>;
L_0x55556bb3b9f0 .functor OR 1, L_0x55556bb3b7b0, L_0x55556bb3b930, C4<0>, C4<0>;
v0x55556ba059b0_0 .net "A", 0 0, L_0x55556bb3bb00;  1 drivers
v0x55556ba05a90_0 .net "B", 0 0, L_0x55556bb3bc30;  1 drivers
v0x55556ba05b50_0 .net "Cin", 0 0, L_0x55556bb3dad0;  alias, 1 drivers
v0x55556ba05c20_0 .net "Cout", 0 0, L_0x55556bb3b9f0;  1 drivers
v0x55556ba05ce0_0 .net "Sum", 0 0, L_0x55556bb3b740;  1 drivers
v0x55556ba05df0_0 .net *"_ivl_0", 0 0, L_0x55556bb3b6d0;  1 drivers
v0x55556ba05ed0_0 .net *"_ivl_4", 0 0, L_0x55556bb3b7b0;  1 drivers
v0x55556ba05fb0_0 .net *"_ivl_6", 0 0, L_0x55556bb3b8c0;  1 drivers
v0x55556ba06090_0 .net *"_ivl_8", 0 0, L_0x55556bb3b930;  1 drivers
S_0x55556ba062a0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba05440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3bd60 .functor XOR 1, L_0x55556bb3c1d0, L_0x55556bb3c300, C4<0>, C4<0>;
L_0x55556bb3bdd0 .functor XOR 1, L_0x55556bb3bd60, L_0x55556bb3c430, C4<0>, C4<0>;
L_0x55556bb3be40 .functor AND 1, L_0x55556bb3c1d0, L_0x55556bb3c300, C4<1>, C4<1>;
L_0x55556bb3bf00 .functor XOR 1, L_0x55556bb3c1d0, L_0x55556bb3c300, C4<0>, C4<0>;
L_0x55556bb3bf70 .functor AND 1, L_0x55556bb3c430, L_0x55556bb3bf00, C4<1>, C4<1>;
L_0x55556bb3c080 .functor OR 1, L_0x55556bb3be40, L_0x55556bb3bf70, C4<0>, C4<0>;
v0x55556ba06500_0 .net "A", 0 0, L_0x55556bb3c1d0;  1 drivers
v0x55556ba065c0_0 .net "B", 0 0, L_0x55556bb3c300;  1 drivers
v0x55556ba06680_0 .net "Cin", 0 0, L_0x55556bb3c430;  1 drivers
v0x55556ba06750_0 .net "Cout", 0 0, L_0x55556bb3c080;  1 drivers
v0x55556ba06810_0 .net "Sum", 0 0, L_0x55556bb3bdd0;  1 drivers
v0x55556ba06920_0 .net *"_ivl_0", 0 0, L_0x55556bb3bd60;  1 drivers
v0x55556ba06a00_0 .net *"_ivl_4", 0 0, L_0x55556bb3be40;  1 drivers
v0x55556ba06ae0_0 .net *"_ivl_6", 0 0, L_0x55556bb3bf00;  1 drivers
v0x55556ba06bc0_0 .net *"_ivl_8", 0 0, L_0x55556bb3bf70;  1 drivers
S_0x55556ba06dd0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba05440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3c4d0 .functor XOR 1, L_0x55556bb3c9e0, L_0x55556bb3cb50, C4<0>, C4<0>;
L_0x55556bb3c540 .functor XOR 1, L_0x55556bb3c4d0, L_0x55556bb3cc80, C4<0>, C4<0>;
L_0x55556bb3c600 .functor AND 1, L_0x55556bb3c9e0, L_0x55556bb3cb50, C4<1>, C4<1>;
L_0x55556bb3c710 .functor XOR 1, L_0x55556bb3c9e0, L_0x55556bb3cb50, C4<0>, C4<0>;
L_0x55556bb3c780 .functor AND 1, L_0x55556bb3cc80, L_0x55556bb3c710, C4<1>, C4<1>;
L_0x55556bb3c890 .functor OR 1, L_0x55556bb3c600, L_0x55556bb3c780, C4<0>, C4<0>;
v0x55556ba07040_0 .net "A", 0 0, L_0x55556bb3c9e0;  1 drivers
v0x55556ba07100_0 .net "B", 0 0, L_0x55556bb3cb50;  1 drivers
v0x55556ba071c0_0 .net "Cin", 0 0, L_0x55556bb3cc80;  1 drivers
v0x55556ba07290_0 .net "Cout", 0 0, L_0x55556bb3c890;  1 drivers
v0x55556ba07350_0 .net "Sum", 0 0, L_0x55556bb3c540;  1 drivers
v0x55556ba07460_0 .net *"_ivl_0", 0 0, L_0x55556bb3c4d0;  1 drivers
v0x55556ba07540_0 .net *"_ivl_4", 0 0, L_0x55556bb3c600;  1 drivers
v0x55556ba07620_0 .net *"_ivl_6", 0 0, L_0x55556bb3c710;  1 drivers
v0x55556ba07700_0 .net *"_ivl_8", 0 0, L_0x55556bb3c780;  1 drivers
S_0x55556ba07910 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba05440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3ceb0 .functor XOR 1, L_0x55556bb3d3d0, L_0x55556bb3d590, C4<0>, C4<0>;
L_0x55556bb3cf20 .functor XOR 1, L_0x55556bb3ceb0, L_0x55556bb3d750, C4<0>, C4<0>;
L_0x55556bb3cfe0 .functor AND 1, L_0x55556bb3d3d0, L_0x55556bb3d590, C4<1>, C4<1>;
L_0x55556bb3d0f0 .functor XOR 1, L_0x55556bb3d3d0, L_0x55556bb3d590, C4<0>, C4<0>;
L_0x55556bb3d160 .functor AND 1, L_0x55556bb3d750, L_0x55556bb3d0f0, C4<1>, C4<1>;
L_0x55556bb3d270 .functor OR 1, L_0x55556bb3cfe0, L_0x55556bb3d160, C4<0>, C4<0>;
v0x55556ba07b50_0 .net "A", 0 0, L_0x55556bb3d3d0;  1 drivers
v0x55556ba07c30_0 .net "B", 0 0, L_0x55556bb3d590;  1 drivers
v0x55556ba07cf0_0 .net "Cin", 0 0, L_0x55556bb3d750;  1 drivers
v0x55556ba07dc0_0 .net "Cout", 0 0, L_0x55556bb3d270;  alias, 1 drivers
v0x55556ba07e80_0 .net "Sum", 0 0, L_0x55556bb3cf20;  1 drivers
v0x55556ba07f90_0 .net *"_ivl_0", 0 0, L_0x55556bb3ceb0;  1 drivers
v0x55556ba08070_0 .net *"_ivl_4", 0 0, L_0x55556bb3cfe0;  1 drivers
v0x55556ba08150_0 .net *"_ivl_6", 0 0, L_0x55556bb3d0f0;  1 drivers
v0x55556ba08230_0 .net *"_ivl_8", 0 0, L_0x55556bb3d160;  1 drivers
S_0x55556ba089c0 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba0b9e0_0 .net "A", 3 0, L_0x55556bb3fec0;  1 drivers
v0x55556ba0bae0_0 .net "B", 3 0, L_0x55556bb3ffd0;  1 drivers
v0x55556ba0bbc0_0 .net "Cin", 0 0, L_0x55556bb40070;  1 drivers
v0x55556ba0bc90_0 .net "Cout", 0 0, L_0x55556bb3f740;  1 drivers
v0x55556ba0bd60_0 .net "Sum", 3 0, L_0x55556bb3fe20;  1 drivers
v0x55556ba0be00_0 .net "carry", 2 0, L_0x55556bb3f240;  1 drivers
L_0x55556bb3dfd0 .part L_0x55556bb3fec0, 0, 1;
L_0x55556bb3e100 .part L_0x55556bb3ffd0, 0, 1;
L_0x55556bb3e6a0 .part L_0x55556bb3fec0, 1, 1;
L_0x55556bb3e7d0 .part L_0x55556bb3ffd0, 1, 1;
L_0x55556bb3e900 .part L_0x55556bb3f240, 0, 1;
L_0x55556bb3eeb0 .part L_0x55556bb3fec0, 2, 1;
L_0x55556bb3f020 .part L_0x55556bb3ffd0, 2, 1;
L_0x55556bb3f150 .part L_0x55556bb3f240, 1, 1;
L_0x55556bb3f240 .concat8 [ 1 1 1 0], L_0x55556bb3de80, L_0x55556bb3e550, L_0x55556bb3ed60;
L_0x55556bb3f8a0 .part L_0x55556bb3fec0, 3, 1;
L_0x55556bb3fac0 .part L_0x55556bb3ffd0, 3, 1;
L_0x55556bb3fc80 .part L_0x55556bb3f240, 2, 1;
L_0x55556bb3fe20 .concat8 [ 1 1 1 1], L_0x55556bb3dc70, L_0x55556bb3e2a0, L_0x55556bb3ea10, L_0x55556bb3f3f0;
S_0x55556ba08ca0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba089c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3dc00 .functor XOR 1, L_0x55556bb3dfd0, L_0x55556bb3e100, C4<0>, C4<0>;
L_0x55556bb3dc70 .functor XOR 1, L_0x55556bb3dc00, L_0x55556bb40070, C4<0>, C4<0>;
L_0x55556bb3dce0 .functor AND 1, L_0x55556bb3dfd0, L_0x55556bb3e100, C4<1>, C4<1>;
L_0x55556bb3dd50 .functor XOR 1, L_0x55556bb3dfd0, L_0x55556bb3e100, C4<0>, C4<0>;
L_0x55556bb3ddc0 .functor AND 1, L_0x55556bb40070, L_0x55556bb3dd50, C4<1>, C4<1>;
L_0x55556bb3de80 .functor OR 1, L_0x55556bb3dce0, L_0x55556bb3ddc0, C4<0>, C4<0>;
v0x55556ba08f50_0 .net "A", 0 0, L_0x55556bb3dfd0;  1 drivers
v0x55556ba09030_0 .net "B", 0 0, L_0x55556bb3e100;  1 drivers
v0x55556ba090f0_0 .net "Cin", 0 0, L_0x55556bb40070;  alias, 1 drivers
v0x55556ba091c0_0 .net "Cout", 0 0, L_0x55556bb3de80;  1 drivers
v0x55556ba09280_0 .net "Sum", 0 0, L_0x55556bb3dc70;  1 drivers
v0x55556ba09390_0 .net *"_ivl_0", 0 0, L_0x55556bb3dc00;  1 drivers
v0x55556ba09470_0 .net *"_ivl_4", 0 0, L_0x55556bb3dce0;  1 drivers
v0x55556ba09550_0 .net *"_ivl_6", 0 0, L_0x55556bb3dd50;  1 drivers
v0x55556ba09630_0 .net *"_ivl_8", 0 0, L_0x55556bb3ddc0;  1 drivers
S_0x55556ba09840 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba089c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3e230 .functor XOR 1, L_0x55556bb3e6a0, L_0x55556bb3e7d0, C4<0>, C4<0>;
L_0x55556bb3e2a0 .functor XOR 1, L_0x55556bb3e230, L_0x55556bb3e900, C4<0>, C4<0>;
L_0x55556bb3e310 .functor AND 1, L_0x55556bb3e6a0, L_0x55556bb3e7d0, C4<1>, C4<1>;
L_0x55556bb3e3d0 .functor XOR 1, L_0x55556bb3e6a0, L_0x55556bb3e7d0, C4<0>, C4<0>;
L_0x55556bb3e440 .functor AND 1, L_0x55556bb3e900, L_0x55556bb3e3d0, C4<1>, C4<1>;
L_0x55556bb3e550 .functor OR 1, L_0x55556bb3e310, L_0x55556bb3e440, C4<0>, C4<0>;
v0x55556ba09aa0_0 .net "A", 0 0, L_0x55556bb3e6a0;  1 drivers
v0x55556ba09b60_0 .net "B", 0 0, L_0x55556bb3e7d0;  1 drivers
v0x55556ba09c20_0 .net "Cin", 0 0, L_0x55556bb3e900;  1 drivers
v0x55556ba09cf0_0 .net "Cout", 0 0, L_0x55556bb3e550;  1 drivers
v0x55556ba09db0_0 .net "Sum", 0 0, L_0x55556bb3e2a0;  1 drivers
v0x55556ba09ec0_0 .net *"_ivl_0", 0 0, L_0x55556bb3e230;  1 drivers
v0x55556ba09fa0_0 .net *"_ivl_4", 0 0, L_0x55556bb3e310;  1 drivers
v0x55556ba0a080_0 .net *"_ivl_6", 0 0, L_0x55556bb3e3d0;  1 drivers
v0x55556ba0a160_0 .net *"_ivl_8", 0 0, L_0x55556bb3e440;  1 drivers
S_0x55556ba0a370 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba089c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3e9a0 .functor XOR 1, L_0x55556bb3eeb0, L_0x55556bb3f020, C4<0>, C4<0>;
L_0x55556bb3ea10 .functor XOR 1, L_0x55556bb3e9a0, L_0x55556bb3f150, C4<0>, C4<0>;
L_0x55556bb3ead0 .functor AND 1, L_0x55556bb3eeb0, L_0x55556bb3f020, C4<1>, C4<1>;
L_0x55556bb3ebe0 .functor XOR 1, L_0x55556bb3eeb0, L_0x55556bb3f020, C4<0>, C4<0>;
L_0x55556bb3ec50 .functor AND 1, L_0x55556bb3f150, L_0x55556bb3ebe0, C4<1>, C4<1>;
L_0x55556bb3ed60 .functor OR 1, L_0x55556bb3ead0, L_0x55556bb3ec50, C4<0>, C4<0>;
v0x55556ba0a5e0_0 .net "A", 0 0, L_0x55556bb3eeb0;  1 drivers
v0x55556ba0a6a0_0 .net "B", 0 0, L_0x55556bb3f020;  1 drivers
v0x55556ba0a760_0 .net "Cin", 0 0, L_0x55556bb3f150;  1 drivers
v0x55556ba0a830_0 .net "Cout", 0 0, L_0x55556bb3ed60;  1 drivers
v0x55556ba0a8f0_0 .net "Sum", 0 0, L_0x55556bb3ea10;  1 drivers
v0x55556ba0aa00_0 .net *"_ivl_0", 0 0, L_0x55556bb3e9a0;  1 drivers
v0x55556ba0aae0_0 .net *"_ivl_4", 0 0, L_0x55556bb3ead0;  1 drivers
v0x55556ba0abc0_0 .net *"_ivl_6", 0 0, L_0x55556bb3ebe0;  1 drivers
v0x55556ba0aca0_0 .net *"_ivl_8", 0 0, L_0x55556bb3ec50;  1 drivers
S_0x55556ba0aeb0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba089c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3f380 .functor XOR 1, L_0x55556bb3f8a0, L_0x55556bb3fac0, C4<0>, C4<0>;
L_0x55556bb3f3f0 .functor XOR 1, L_0x55556bb3f380, L_0x55556bb3fc80, C4<0>, C4<0>;
L_0x55556bb3f4b0 .functor AND 1, L_0x55556bb3f8a0, L_0x55556bb3fac0, C4<1>, C4<1>;
L_0x55556bb3f5c0 .functor XOR 1, L_0x55556bb3f8a0, L_0x55556bb3fac0, C4<0>, C4<0>;
L_0x55556bb3f630 .functor AND 1, L_0x55556bb3fc80, L_0x55556bb3f5c0, C4<1>, C4<1>;
L_0x55556bb3f740 .functor OR 1, L_0x55556bb3f4b0, L_0x55556bb3f630, C4<0>, C4<0>;
v0x55556ba0b0f0_0 .net "A", 0 0, L_0x55556bb3f8a0;  1 drivers
v0x55556ba0b1d0_0 .net "B", 0 0, L_0x55556bb3fac0;  1 drivers
v0x55556ba0b290_0 .net "Cin", 0 0, L_0x55556bb3fc80;  1 drivers
v0x55556ba0b360_0 .net "Cout", 0 0, L_0x55556bb3f740;  alias, 1 drivers
v0x55556ba0b420_0 .net "Sum", 0 0, L_0x55556bb3f3f0;  1 drivers
v0x55556ba0b530_0 .net *"_ivl_0", 0 0, L_0x55556bb3f380;  1 drivers
v0x55556ba0b610_0 .net *"_ivl_4", 0 0, L_0x55556bb3f4b0;  1 drivers
v0x55556ba0b6f0_0 .net *"_ivl_6", 0 0, L_0x55556bb3f5c0;  1 drivers
v0x55556ba0b7d0_0 .net *"_ivl_8", 0 0, L_0x55556bb3f630;  1 drivers
S_0x55556ba0bf60 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba0ef60_0 .net "A", 3 0, L_0x55556bb42450;  1 drivers
v0x55556ba0f060_0 .net "B", 3 0, L_0x55556bb424f0;  1 drivers
v0x55556ba0f140_0 .net "Cin", 0 0, L_0x55556bb42620;  1 drivers
v0x55556ba0f210_0 .net "Cout", 0 0, L_0x55556bb41d30;  1 drivers
v0x55556ba0f2e0_0 .net "Sum", 3 0, L_0x55556bb423b0;  1 drivers
v0x55556ba0f380_0 .net "carry", 2 0, L_0x55556bb41830;  1 drivers
L_0x55556bb40590 .part L_0x55556bb42450, 0, 1;
L_0x55556bb406c0 .part L_0x55556bb424f0, 0, 1;
L_0x55556bb40c60 .part L_0x55556bb42450, 1, 1;
L_0x55556bb40d90 .part L_0x55556bb424f0, 1, 1;
L_0x55556bb40ec0 .part L_0x55556bb41830, 0, 1;
L_0x55556bb414a0 .part L_0x55556bb42450, 2, 1;
L_0x55556bb41610 .part L_0x55556bb424f0, 2, 1;
L_0x55556bb41740 .part L_0x55556bb41830, 1, 1;
L_0x55556bb41830 .concat8 [ 1 1 1 0], L_0x55556bb40440, L_0x55556bb40b10, L_0x55556bb41350;
L_0x55556bb41e90 .part L_0x55556bb42450, 3, 1;
L_0x55556bb42050 .part L_0x55556bb424f0, 3, 1;
L_0x55556bb42210 .part L_0x55556bb41830, 2, 1;
L_0x55556bb423b0 .concat8 [ 1 1 1 1], L_0x55556bb40230, L_0x55556bb40860, L_0x55556bb40fd0, L_0x55556bb419e0;
S_0x55556ba0c1f0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba0bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb3ff60 .functor XOR 1, L_0x55556bb40590, L_0x55556bb406c0, C4<0>, C4<0>;
L_0x55556bb40230 .functor XOR 1, L_0x55556bb3ff60, L_0x55556bb42620, C4<0>, C4<0>;
L_0x55556bb402a0 .functor AND 1, L_0x55556bb40590, L_0x55556bb406c0, C4<1>, C4<1>;
L_0x55556bb40310 .functor XOR 1, L_0x55556bb40590, L_0x55556bb406c0, C4<0>, C4<0>;
L_0x55556bb40380 .functor AND 1, L_0x55556bb42620, L_0x55556bb40310, C4<1>, C4<1>;
L_0x55556bb40440 .functor OR 1, L_0x55556bb402a0, L_0x55556bb40380, C4<0>, C4<0>;
v0x55556ba0c4d0_0 .net "A", 0 0, L_0x55556bb40590;  1 drivers
v0x55556ba0c5b0_0 .net "B", 0 0, L_0x55556bb406c0;  1 drivers
v0x55556ba0c670_0 .net "Cin", 0 0, L_0x55556bb42620;  alias, 1 drivers
v0x55556ba0c740_0 .net "Cout", 0 0, L_0x55556bb40440;  1 drivers
v0x55556ba0c800_0 .net "Sum", 0 0, L_0x55556bb40230;  1 drivers
v0x55556ba0c910_0 .net *"_ivl_0", 0 0, L_0x55556bb3ff60;  1 drivers
v0x55556ba0c9f0_0 .net *"_ivl_4", 0 0, L_0x55556bb402a0;  1 drivers
v0x55556ba0cad0_0 .net *"_ivl_6", 0 0, L_0x55556bb40310;  1 drivers
v0x55556ba0cbb0_0 .net *"_ivl_8", 0 0, L_0x55556bb40380;  1 drivers
S_0x55556ba0cdc0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba0bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb407f0 .functor XOR 1, L_0x55556bb40c60, L_0x55556bb40d90, C4<0>, C4<0>;
L_0x55556bb40860 .functor XOR 1, L_0x55556bb407f0, L_0x55556bb40ec0, C4<0>, C4<0>;
L_0x55556bb408d0 .functor AND 1, L_0x55556bb40c60, L_0x55556bb40d90, C4<1>, C4<1>;
L_0x55556bb40990 .functor XOR 1, L_0x55556bb40c60, L_0x55556bb40d90, C4<0>, C4<0>;
L_0x55556bb40a00 .functor AND 1, L_0x55556bb40ec0, L_0x55556bb40990, C4<1>, C4<1>;
L_0x55556bb40b10 .functor OR 1, L_0x55556bb408d0, L_0x55556bb40a00, C4<0>, C4<0>;
v0x55556ba0d020_0 .net "A", 0 0, L_0x55556bb40c60;  1 drivers
v0x55556ba0d0e0_0 .net "B", 0 0, L_0x55556bb40d90;  1 drivers
v0x55556ba0d1a0_0 .net "Cin", 0 0, L_0x55556bb40ec0;  1 drivers
v0x55556ba0d270_0 .net "Cout", 0 0, L_0x55556bb40b10;  1 drivers
v0x55556ba0d330_0 .net "Sum", 0 0, L_0x55556bb40860;  1 drivers
v0x55556ba0d440_0 .net *"_ivl_0", 0 0, L_0x55556bb407f0;  1 drivers
v0x55556ba0d520_0 .net *"_ivl_4", 0 0, L_0x55556bb408d0;  1 drivers
v0x55556ba0d600_0 .net *"_ivl_6", 0 0, L_0x55556bb40990;  1 drivers
v0x55556ba0d6e0_0 .net *"_ivl_8", 0 0, L_0x55556bb40a00;  1 drivers
S_0x55556ba0d8f0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba0bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb40f60 .functor XOR 1, L_0x55556bb414a0, L_0x55556bb41610, C4<0>, C4<0>;
L_0x55556bb40fd0 .functor XOR 1, L_0x55556bb40f60, L_0x55556bb41740, C4<0>, C4<0>;
L_0x55556bb41090 .functor AND 1, L_0x55556bb414a0, L_0x55556bb41610, C4<1>, C4<1>;
L_0x55556bb411a0 .functor XOR 1, L_0x55556bb414a0, L_0x55556bb41610, C4<0>, C4<0>;
L_0x55556bb41240 .functor AND 1, L_0x55556bb41740, L_0x55556bb411a0, C4<1>, C4<1>;
L_0x55556bb41350 .functor OR 1, L_0x55556bb41090, L_0x55556bb41240, C4<0>, C4<0>;
v0x55556ba0db60_0 .net "A", 0 0, L_0x55556bb414a0;  1 drivers
v0x55556ba0dc20_0 .net "B", 0 0, L_0x55556bb41610;  1 drivers
v0x55556ba0dce0_0 .net "Cin", 0 0, L_0x55556bb41740;  1 drivers
v0x55556ba0ddb0_0 .net "Cout", 0 0, L_0x55556bb41350;  1 drivers
v0x55556ba0de70_0 .net "Sum", 0 0, L_0x55556bb40fd0;  1 drivers
v0x55556ba0df80_0 .net *"_ivl_0", 0 0, L_0x55556bb40f60;  1 drivers
v0x55556ba0e060_0 .net *"_ivl_4", 0 0, L_0x55556bb41090;  1 drivers
v0x55556ba0e140_0 .net *"_ivl_6", 0 0, L_0x55556bb411a0;  1 drivers
v0x55556ba0e220_0 .net *"_ivl_8", 0 0, L_0x55556bb41240;  1 drivers
S_0x55556ba0e430 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba0bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb41970 .functor XOR 1, L_0x55556bb41e90, L_0x55556bb42050, C4<0>, C4<0>;
L_0x55556bb419e0 .functor XOR 1, L_0x55556bb41970, L_0x55556bb42210, C4<0>, C4<0>;
L_0x55556bb41aa0 .functor AND 1, L_0x55556bb41e90, L_0x55556bb42050, C4<1>, C4<1>;
L_0x55556bb41bb0 .functor XOR 1, L_0x55556bb41e90, L_0x55556bb42050, C4<0>, C4<0>;
L_0x55556bb41c20 .functor AND 1, L_0x55556bb42210, L_0x55556bb41bb0, C4<1>, C4<1>;
L_0x55556bb41d30 .functor OR 1, L_0x55556bb41aa0, L_0x55556bb41c20, C4<0>, C4<0>;
v0x55556ba0e670_0 .net "A", 0 0, L_0x55556bb41e90;  1 drivers
v0x55556ba0e750_0 .net "B", 0 0, L_0x55556bb42050;  1 drivers
v0x55556ba0e810_0 .net "Cin", 0 0, L_0x55556bb42210;  1 drivers
v0x55556ba0e8e0_0 .net "Cout", 0 0, L_0x55556bb41d30;  alias, 1 drivers
v0x55556ba0e9a0_0 .net "Sum", 0 0, L_0x55556bb419e0;  1 drivers
v0x55556ba0eab0_0 .net *"_ivl_0", 0 0, L_0x55556bb41970;  1 drivers
v0x55556ba0eb90_0 .net *"_ivl_4", 0 0, L_0x55556bb41aa0;  1 drivers
v0x55556ba0ec70_0 .net *"_ivl_6", 0 0, L_0x55556bb41bb0;  1 drivers
v0x55556ba0ed50_0 .net *"_ivl_8", 0 0, L_0x55556bb41c20;  1 drivers
S_0x55556ba0f4e0 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba124e0_0 .net "A", 3 0, L_0x55556bb44910;  1 drivers
v0x55556ba125e0_0 .net "B", 3 0, L_0x55556bb44a50;  1 drivers
v0x55556ba126c0_0 .net "Cin", 0 0, L_0x55556bb44af0;  1 drivers
v0x55556ba12790_0 .net "Cout", 0 0, L_0x55556bb441f0;  1 drivers
v0x55556ba12860_0 .net "Sum", 3 0, L_0x55556bb44870;  1 drivers
v0x55556ba12900_0 .net "carry", 2 0, L_0x55556bb43cf0;  1 drivers
L_0x55556bb42ae0 .part L_0x55556bb44910, 0, 1;
L_0x55556bb42b80 .part L_0x55556bb44a50, 0, 1;
L_0x55556bb43120 .part L_0x55556bb44910, 1, 1;
L_0x55556bb43250 .part L_0x55556bb44a50, 1, 1;
L_0x55556bb43380 .part L_0x55556bb43cf0, 0, 1;
L_0x55556bb43960 .part L_0x55556bb44910, 2, 1;
L_0x55556bb43ad0 .part L_0x55556bb44a50, 2, 1;
L_0x55556bb43c00 .part L_0x55556bb43cf0, 1, 1;
L_0x55556bb43cf0 .concat8 [ 1 1 1 0], L_0x55556bb42990, L_0x55556bb42fd0, L_0x55556bb43810;
L_0x55556bb44350 .part L_0x55556bb44910, 3, 1;
L_0x55556bb44510 .part L_0x55556bb44a50, 3, 1;
L_0x55556bb446d0 .part L_0x55556bb43cf0, 2, 1;
L_0x55556bb44870 .concat8 [ 1 1 1 1], L_0x55556bb42730, L_0x55556bb42d20, L_0x55556bb43490, L_0x55556bb43ea0;
S_0x55556ba0f770 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba0f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb426c0 .functor XOR 1, L_0x55556bb42ae0, L_0x55556bb42b80, C4<0>, C4<0>;
L_0x55556bb42730 .functor XOR 1, L_0x55556bb426c0, L_0x55556bb44af0, C4<0>, C4<0>;
L_0x55556bb427a0 .functor AND 1, L_0x55556bb42ae0, L_0x55556bb42b80, C4<1>, C4<1>;
L_0x55556bb42860 .functor XOR 1, L_0x55556bb42ae0, L_0x55556bb42b80, C4<0>, C4<0>;
L_0x55556bb428d0 .functor AND 1, L_0x55556bb44af0, L_0x55556bb42860, C4<1>, C4<1>;
L_0x55556bb42990 .functor OR 1, L_0x55556bb427a0, L_0x55556bb428d0, C4<0>, C4<0>;
v0x55556ba0fa50_0 .net "A", 0 0, L_0x55556bb42ae0;  1 drivers
v0x55556ba0fb30_0 .net "B", 0 0, L_0x55556bb42b80;  1 drivers
v0x55556ba0fbf0_0 .net "Cin", 0 0, L_0x55556bb44af0;  alias, 1 drivers
v0x55556ba0fcc0_0 .net "Cout", 0 0, L_0x55556bb42990;  1 drivers
v0x55556ba0fd80_0 .net "Sum", 0 0, L_0x55556bb42730;  1 drivers
v0x55556ba0fe90_0 .net *"_ivl_0", 0 0, L_0x55556bb426c0;  1 drivers
v0x55556ba0ff70_0 .net *"_ivl_4", 0 0, L_0x55556bb427a0;  1 drivers
v0x55556ba10050_0 .net *"_ivl_6", 0 0, L_0x55556bb42860;  1 drivers
v0x55556ba10130_0 .net *"_ivl_8", 0 0, L_0x55556bb428d0;  1 drivers
S_0x55556ba10340 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba0f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb42cb0 .functor XOR 1, L_0x55556bb43120, L_0x55556bb43250, C4<0>, C4<0>;
L_0x55556bb42d20 .functor XOR 1, L_0x55556bb42cb0, L_0x55556bb43380, C4<0>, C4<0>;
L_0x55556bb42d90 .functor AND 1, L_0x55556bb43120, L_0x55556bb43250, C4<1>, C4<1>;
L_0x55556bb42e50 .functor XOR 1, L_0x55556bb43120, L_0x55556bb43250, C4<0>, C4<0>;
L_0x55556bb42ec0 .functor AND 1, L_0x55556bb43380, L_0x55556bb42e50, C4<1>, C4<1>;
L_0x55556bb42fd0 .functor OR 1, L_0x55556bb42d90, L_0x55556bb42ec0, C4<0>, C4<0>;
v0x55556ba105a0_0 .net "A", 0 0, L_0x55556bb43120;  1 drivers
v0x55556ba10660_0 .net "B", 0 0, L_0x55556bb43250;  1 drivers
v0x55556ba10720_0 .net "Cin", 0 0, L_0x55556bb43380;  1 drivers
v0x55556ba107f0_0 .net "Cout", 0 0, L_0x55556bb42fd0;  1 drivers
v0x55556ba108b0_0 .net "Sum", 0 0, L_0x55556bb42d20;  1 drivers
v0x55556ba109c0_0 .net *"_ivl_0", 0 0, L_0x55556bb42cb0;  1 drivers
v0x55556ba10aa0_0 .net *"_ivl_4", 0 0, L_0x55556bb42d90;  1 drivers
v0x55556ba10b80_0 .net *"_ivl_6", 0 0, L_0x55556bb42e50;  1 drivers
v0x55556ba10c60_0 .net *"_ivl_8", 0 0, L_0x55556bb42ec0;  1 drivers
S_0x55556ba10e70 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba0f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb43420 .functor XOR 1, L_0x55556bb43960, L_0x55556bb43ad0, C4<0>, C4<0>;
L_0x55556bb43490 .functor XOR 1, L_0x55556bb43420, L_0x55556bb43c00, C4<0>, C4<0>;
L_0x55556bb43550 .functor AND 1, L_0x55556bb43960, L_0x55556bb43ad0, C4<1>, C4<1>;
L_0x55556bb43660 .functor XOR 1, L_0x55556bb43960, L_0x55556bb43ad0, C4<0>, C4<0>;
L_0x55556bb43700 .functor AND 1, L_0x55556bb43c00, L_0x55556bb43660, C4<1>, C4<1>;
L_0x55556bb43810 .functor OR 1, L_0x55556bb43550, L_0x55556bb43700, C4<0>, C4<0>;
v0x55556ba110e0_0 .net "A", 0 0, L_0x55556bb43960;  1 drivers
v0x55556ba111a0_0 .net "B", 0 0, L_0x55556bb43ad0;  1 drivers
v0x55556ba11260_0 .net "Cin", 0 0, L_0x55556bb43c00;  1 drivers
v0x55556ba11330_0 .net "Cout", 0 0, L_0x55556bb43810;  1 drivers
v0x55556ba113f0_0 .net "Sum", 0 0, L_0x55556bb43490;  1 drivers
v0x55556ba11500_0 .net *"_ivl_0", 0 0, L_0x55556bb43420;  1 drivers
v0x55556ba115e0_0 .net *"_ivl_4", 0 0, L_0x55556bb43550;  1 drivers
v0x55556ba116c0_0 .net *"_ivl_6", 0 0, L_0x55556bb43660;  1 drivers
v0x55556ba117a0_0 .net *"_ivl_8", 0 0, L_0x55556bb43700;  1 drivers
S_0x55556ba119b0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba0f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb43e30 .functor XOR 1, L_0x55556bb44350, L_0x55556bb44510, C4<0>, C4<0>;
L_0x55556bb43ea0 .functor XOR 1, L_0x55556bb43e30, L_0x55556bb446d0, C4<0>, C4<0>;
L_0x55556bb43f60 .functor AND 1, L_0x55556bb44350, L_0x55556bb44510, C4<1>, C4<1>;
L_0x55556bb44070 .functor XOR 1, L_0x55556bb44350, L_0x55556bb44510, C4<0>, C4<0>;
L_0x55556bb440e0 .functor AND 1, L_0x55556bb446d0, L_0x55556bb44070, C4<1>, C4<1>;
L_0x55556bb441f0 .functor OR 1, L_0x55556bb43f60, L_0x55556bb440e0, C4<0>, C4<0>;
v0x55556ba11bf0_0 .net "A", 0 0, L_0x55556bb44350;  1 drivers
v0x55556ba11cd0_0 .net "B", 0 0, L_0x55556bb44510;  1 drivers
v0x55556ba11d90_0 .net "Cin", 0 0, L_0x55556bb446d0;  1 drivers
v0x55556ba11e60_0 .net "Cout", 0 0, L_0x55556bb441f0;  alias, 1 drivers
v0x55556ba11f20_0 .net "Sum", 0 0, L_0x55556bb43ea0;  1 drivers
v0x55556ba12030_0 .net *"_ivl_0", 0 0, L_0x55556bb43e30;  1 drivers
v0x55556ba12110_0 .net *"_ivl_4", 0 0, L_0x55556bb43f60;  1 drivers
v0x55556ba121f0_0 .net *"_ivl_6", 0 0, L_0x55556bb44070;  1 drivers
v0x55556ba122d0_0 .net *"_ivl_8", 0 0, L_0x55556bb440e0;  1 drivers
S_0x55556ba12a60 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556b9fb130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba15a60_0 .net "A", 3 0, L_0x55556bb46f60;  1 drivers
v0x55556ba15b60_0 .net "B", 3 0, L_0x55556bb44b90;  1 drivers
v0x55556ba15c40_0 .net "Cin", 0 0, L_0x55556bb470c0;  1 drivers
v0x55556ba15d10_0 .net "Cout", 0 0, L_0x55556bb46850;  alias, 1 drivers
v0x55556ba15de0_0 .net "Sum", 3 0, L_0x55556bb46ec0;  1 drivers
v0x55556ba15e80_0 .net "carry", 2 0, L_0x55556bb46350;  1 drivers
L_0x55556bb450b0 .part L_0x55556bb46f60, 0, 1;
L_0x55556bb451e0 .part L_0x55556bb44b90, 0, 1;
L_0x55556bb45780 .part L_0x55556bb46f60, 1, 1;
L_0x55556bb458b0 .part L_0x55556bb44b90, 1, 1;
L_0x55556bb459e0 .part L_0x55556bb46350, 0, 1;
L_0x55556bb45fc0 .part L_0x55556bb46f60, 2, 1;
L_0x55556bb46130 .part L_0x55556bb44b90, 2, 1;
L_0x55556bb46260 .part L_0x55556bb46350, 1, 1;
L_0x55556bb46350 .concat8 [ 1 1 1 0], L_0x55556bb44f60, L_0x55556bb45630, L_0x55556bb45e70;
L_0x55556bb469a0 .part L_0x55556bb46f60, 3, 1;
L_0x55556bb46b60 .part L_0x55556bb44b90, 3, 1;
L_0x55556bb46d20 .part L_0x55556bb46350, 2, 1;
L_0x55556bb46ec0 .concat8 [ 1 1 1 1], L_0x55556bb44cb0, L_0x55556bb45380, L_0x55556bb45af0, L_0x55556bb46500;
S_0x55556ba12cf0 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba12a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb44c40 .functor XOR 1, L_0x55556bb450b0, L_0x55556bb451e0, C4<0>, C4<0>;
L_0x55556bb44cb0 .functor XOR 1, L_0x55556bb44c40, L_0x55556bb470c0, C4<0>, C4<0>;
L_0x55556bb44d20 .functor AND 1, L_0x55556bb450b0, L_0x55556bb451e0, C4<1>, C4<1>;
L_0x55556bb44e30 .functor XOR 1, L_0x55556bb450b0, L_0x55556bb451e0, C4<0>, C4<0>;
L_0x55556bb44ea0 .functor AND 1, L_0x55556bb470c0, L_0x55556bb44e30, C4<1>, C4<1>;
L_0x55556bb44f60 .functor OR 1, L_0x55556bb44d20, L_0x55556bb44ea0, C4<0>, C4<0>;
v0x55556ba12fd0_0 .net "A", 0 0, L_0x55556bb450b0;  1 drivers
v0x55556ba130b0_0 .net "B", 0 0, L_0x55556bb451e0;  1 drivers
v0x55556ba13170_0 .net "Cin", 0 0, L_0x55556bb470c0;  alias, 1 drivers
v0x55556ba13240_0 .net "Cout", 0 0, L_0x55556bb44f60;  1 drivers
v0x55556ba13300_0 .net "Sum", 0 0, L_0x55556bb44cb0;  1 drivers
v0x55556ba13410_0 .net *"_ivl_0", 0 0, L_0x55556bb44c40;  1 drivers
v0x55556ba134f0_0 .net *"_ivl_4", 0 0, L_0x55556bb44d20;  1 drivers
v0x55556ba135d0_0 .net *"_ivl_6", 0 0, L_0x55556bb44e30;  1 drivers
v0x55556ba136b0_0 .net *"_ivl_8", 0 0, L_0x55556bb44ea0;  1 drivers
S_0x55556ba138c0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba12a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb45310 .functor XOR 1, L_0x55556bb45780, L_0x55556bb458b0, C4<0>, C4<0>;
L_0x55556bb45380 .functor XOR 1, L_0x55556bb45310, L_0x55556bb459e0, C4<0>, C4<0>;
L_0x55556bb453f0 .functor AND 1, L_0x55556bb45780, L_0x55556bb458b0, C4<1>, C4<1>;
L_0x55556bb454b0 .functor XOR 1, L_0x55556bb45780, L_0x55556bb458b0, C4<0>, C4<0>;
L_0x55556bb45520 .functor AND 1, L_0x55556bb459e0, L_0x55556bb454b0, C4<1>, C4<1>;
L_0x55556bb45630 .functor OR 1, L_0x55556bb453f0, L_0x55556bb45520, C4<0>, C4<0>;
v0x55556ba13b20_0 .net "A", 0 0, L_0x55556bb45780;  1 drivers
v0x55556ba13be0_0 .net "B", 0 0, L_0x55556bb458b0;  1 drivers
v0x55556ba13ca0_0 .net "Cin", 0 0, L_0x55556bb459e0;  1 drivers
v0x55556ba13d70_0 .net "Cout", 0 0, L_0x55556bb45630;  1 drivers
v0x55556ba13e30_0 .net "Sum", 0 0, L_0x55556bb45380;  1 drivers
v0x55556ba13f40_0 .net *"_ivl_0", 0 0, L_0x55556bb45310;  1 drivers
v0x55556ba14020_0 .net *"_ivl_4", 0 0, L_0x55556bb453f0;  1 drivers
v0x55556ba14100_0 .net *"_ivl_6", 0 0, L_0x55556bb454b0;  1 drivers
v0x55556ba141e0_0 .net *"_ivl_8", 0 0, L_0x55556bb45520;  1 drivers
S_0x55556ba143f0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba12a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb45a80 .functor XOR 1, L_0x55556bb45fc0, L_0x55556bb46130, C4<0>, C4<0>;
L_0x55556bb45af0 .functor XOR 1, L_0x55556bb45a80, L_0x55556bb46260, C4<0>, C4<0>;
L_0x55556bb45bb0 .functor AND 1, L_0x55556bb45fc0, L_0x55556bb46130, C4<1>, C4<1>;
L_0x55556bb45cc0 .functor XOR 1, L_0x55556bb45fc0, L_0x55556bb46130, C4<0>, C4<0>;
L_0x55556bb45d60 .functor AND 1, L_0x55556bb46260, L_0x55556bb45cc0, C4<1>, C4<1>;
L_0x55556bb45e70 .functor OR 1, L_0x55556bb45bb0, L_0x55556bb45d60, C4<0>, C4<0>;
v0x55556ba14660_0 .net "A", 0 0, L_0x55556bb45fc0;  1 drivers
v0x55556ba14720_0 .net "B", 0 0, L_0x55556bb46130;  1 drivers
v0x55556ba147e0_0 .net "Cin", 0 0, L_0x55556bb46260;  1 drivers
v0x55556ba148b0_0 .net "Cout", 0 0, L_0x55556bb45e70;  1 drivers
v0x55556ba14970_0 .net "Sum", 0 0, L_0x55556bb45af0;  1 drivers
v0x55556ba14a80_0 .net *"_ivl_0", 0 0, L_0x55556bb45a80;  1 drivers
v0x55556ba14b60_0 .net *"_ivl_4", 0 0, L_0x55556bb45bb0;  1 drivers
v0x55556ba14c40_0 .net *"_ivl_6", 0 0, L_0x55556bb45cc0;  1 drivers
v0x55556ba14d20_0 .net *"_ivl_8", 0 0, L_0x55556bb45d60;  1 drivers
S_0x55556ba14f30 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba12a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb46490 .functor XOR 1, L_0x55556bb469a0, L_0x55556bb46b60, C4<0>, C4<0>;
L_0x55556bb46500 .functor XOR 1, L_0x55556bb46490, L_0x55556bb46d20, C4<0>, C4<0>;
L_0x55556bb465c0 .functor AND 1, L_0x55556bb469a0, L_0x55556bb46b60, C4<1>, C4<1>;
L_0x55556bb466d0 .functor XOR 1, L_0x55556bb469a0, L_0x55556bb46b60, C4<0>, C4<0>;
L_0x55556bb46740 .functor AND 1, L_0x55556bb46d20, L_0x55556bb466d0, C4<1>, C4<1>;
L_0x55556bb46850 .functor OR 1, L_0x55556bb465c0, L_0x55556bb46740, C4<0>, C4<0>;
v0x55556ba15170_0 .net "A", 0 0, L_0x55556bb469a0;  1 drivers
v0x55556ba15250_0 .net "B", 0 0, L_0x55556bb46b60;  1 drivers
v0x55556ba15310_0 .net "Cin", 0 0, L_0x55556bb46d20;  1 drivers
v0x55556ba153e0_0 .net "Cout", 0 0, L_0x55556bb46850;  alias, 1 drivers
v0x55556ba154a0_0 .net "Sum", 0 0, L_0x55556bb46500;  1 drivers
v0x55556ba155b0_0 .net *"_ivl_0", 0 0, L_0x55556bb46490;  1 drivers
v0x55556ba15690_0 .net *"_ivl_4", 0 0, L_0x55556bb465c0;  1 drivers
v0x55556ba15770_0 .net *"_ivl_6", 0 0, L_0x55556bb466d0;  1 drivers
v0x55556ba15850_0 .net *"_ivl_8", 0 0, L_0x55556bb46740;  1 drivers
S_0x55556ba1c810 .scope module, "u_stage_if" "stage_if" 14 213, 30 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_redirect_pc";
    .port_info 5 /INPUT 1 "i_redirect_valid";
    .port_info 6 /INPUT 1 "i_btb_update";
    .port_info 7 /INPUT 32 "i_btb_update_pc";
    .port_info 8 /INPUT 32 "i_btb_update_target";
    .port_info 9 /OUTPUT 32 "o_imem_addr";
    .port_info 10 /INPUT 32 "i_imem_rdata";
    .port_info 11 /OUTPUT 32 "o_pc";
    .port_info 12 /OUTPUT 32 "o_instr";
    .port_info 13 /OUTPUT 1 "o_pred_taken";
P_0x55556ba16db0 .param/l "BTB_INDEX_BITS" 1 30 35, +C4<00000000000000000000000000000110>;
P_0x55556ba16df0 .param/l "BTB_SIZE" 1 30 34, +C4<00000000000000000000000001000000>;
L_0x55556bb13160 .functor BUFZ 32, v0x55556ba3b9b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb131d0 .functor BUFZ 32, v0x55556ba3b9b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb13240 .functor BUFZ 1, v0x55556ba3b8f0_0, C4<0>, C4<0>, C4<0>;
L_0x55556bb9e5c0 .functor BUFT 32, L_0x55556bb13950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556ba38bc0_0 .net "btb_index", 5 0, L_0x55556bb00150;  1 drivers
v0x55556ba38cc0 .array "btb_tag", 0 63, 31 0;
v0x55556ba39580 .array "btb_target", 0 63, 31 0;
v0x55556ba3a030 .array "btb_valid", 0 63, 0 0;
v0x55556ba3aae0_0 .net "cout_dummy", 0 0, L_0x55556bb12330;  1 drivers
v0x55556ba3abd0_0 .net "i_btb_update", 0 0, L_0x55556bb135c0;  1 drivers
v0x55556ba3ac90_0 .net "i_btb_update_pc", 31 0, L_0x55556bb48a90;  alias, 1 drivers
v0x55556ba3ad50_0 .net "i_btb_update_target", 31 0, L_0x55556bb48b90;  alias, 1 drivers
v0x55556ba3adf0_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
L_0x7fce156f7b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556ba3af20_0 .net "i_flush", 0 0, L_0x7fce156f7b60;  1 drivers
v0x55556ba3afc0_0 .net "i_imem_rdata", 31 0, L_0x55556bb13950;  alias, 1 drivers
v0x55556ba3b080_0 .net "i_redirect_pc", 31 0, v0x55556ba1b300_0;  alias, 1 drivers
v0x55556ba3b150_0 .net "i_redirect_valid", 0 0, L_0x55556bb13410;  1 drivers
v0x55556ba3b1f0_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556ba3b290_0 .net "i_stall", 0 0, L_0x55556bb132b0;  1 drivers
v0x55556ba3b350_0 .net "o_imem_addr", 31 0, L_0x55556bb13160;  alias, 1 drivers
v0x55556ba3b440_0 .net "o_instr", 31 0, L_0x55556bb9e5c0;  alias, 1 drivers
v0x55556ba3b500_0 .net "o_pc", 31 0, L_0x55556bb131d0;  alias, 1 drivers
v0x55556ba3b5d0_0 .net "o_pred_taken", 0 0, L_0x55556bb13240;  alias, 1 drivers
v0x55556ba3b6a0_0 .var "pc_next", 31 0;
v0x55556ba3b740_0 .net "pc_plus4", 31 0, L_0x55556bb12ae0;  1 drivers
v0x55556ba3b830_0 .var "pc_pred", 31 0;
v0x55556ba3b8f0_0 .var "pred_taken", 0 0;
v0x55556ba3b9b0_0 .var "r_pc", 31 0;
v0x55556ba3baa0_0 .net "update_index", 5 0, L_0x55556bb00240;  1 drivers
E_0x55556b87bb00/0 .event anyedge, v0x55556ba3b150_0, v0x55556ba1b300_0, v0x55556ba3b8f0_0, v0x55556ba3b830_0;
E_0x55556b87bb00/1 .event anyedge, v0x55556ba38930_0;
E_0x55556b87bb00 .event/or E_0x55556b87bb00/0, E_0x55556b87bb00/1;
v0x55556ba3a030_0 .array/port v0x55556ba3a030, 0;
v0x55556ba3a030_1 .array/port v0x55556ba3a030, 1;
E_0x55556b2eb920/0 .event anyedge, v0x55556ba38930_0, v0x55556ba38bc0_0, v0x55556ba3a030_0, v0x55556ba3a030_1;
v0x55556ba3a030_2 .array/port v0x55556ba3a030, 2;
v0x55556ba3a030_3 .array/port v0x55556ba3a030, 3;
v0x55556ba3a030_4 .array/port v0x55556ba3a030, 4;
v0x55556ba3a030_5 .array/port v0x55556ba3a030, 5;
E_0x55556b2eb920/1 .event anyedge, v0x55556ba3a030_2, v0x55556ba3a030_3, v0x55556ba3a030_4, v0x55556ba3a030_5;
v0x55556ba3a030_6 .array/port v0x55556ba3a030, 6;
v0x55556ba3a030_7 .array/port v0x55556ba3a030, 7;
v0x55556ba3a030_8 .array/port v0x55556ba3a030, 8;
v0x55556ba3a030_9 .array/port v0x55556ba3a030, 9;
E_0x55556b2eb920/2 .event anyedge, v0x55556ba3a030_6, v0x55556ba3a030_7, v0x55556ba3a030_8, v0x55556ba3a030_9;
v0x55556ba3a030_10 .array/port v0x55556ba3a030, 10;
v0x55556ba3a030_11 .array/port v0x55556ba3a030, 11;
v0x55556ba3a030_12 .array/port v0x55556ba3a030, 12;
v0x55556ba3a030_13 .array/port v0x55556ba3a030, 13;
E_0x55556b2eb920/3 .event anyedge, v0x55556ba3a030_10, v0x55556ba3a030_11, v0x55556ba3a030_12, v0x55556ba3a030_13;
v0x55556ba3a030_14 .array/port v0x55556ba3a030, 14;
v0x55556ba3a030_15 .array/port v0x55556ba3a030, 15;
v0x55556ba3a030_16 .array/port v0x55556ba3a030, 16;
v0x55556ba3a030_17 .array/port v0x55556ba3a030, 17;
E_0x55556b2eb920/4 .event anyedge, v0x55556ba3a030_14, v0x55556ba3a030_15, v0x55556ba3a030_16, v0x55556ba3a030_17;
v0x55556ba3a030_18 .array/port v0x55556ba3a030, 18;
v0x55556ba3a030_19 .array/port v0x55556ba3a030, 19;
v0x55556ba3a030_20 .array/port v0x55556ba3a030, 20;
v0x55556ba3a030_21 .array/port v0x55556ba3a030, 21;
E_0x55556b2eb920/5 .event anyedge, v0x55556ba3a030_18, v0x55556ba3a030_19, v0x55556ba3a030_20, v0x55556ba3a030_21;
v0x55556ba3a030_22 .array/port v0x55556ba3a030, 22;
v0x55556ba3a030_23 .array/port v0x55556ba3a030, 23;
v0x55556ba3a030_24 .array/port v0x55556ba3a030, 24;
v0x55556ba3a030_25 .array/port v0x55556ba3a030, 25;
E_0x55556b2eb920/6 .event anyedge, v0x55556ba3a030_22, v0x55556ba3a030_23, v0x55556ba3a030_24, v0x55556ba3a030_25;
v0x55556ba3a030_26 .array/port v0x55556ba3a030, 26;
v0x55556ba3a030_27 .array/port v0x55556ba3a030, 27;
v0x55556ba3a030_28 .array/port v0x55556ba3a030, 28;
v0x55556ba3a030_29 .array/port v0x55556ba3a030, 29;
E_0x55556b2eb920/7 .event anyedge, v0x55556ba3a030_26, v0x55556ba3a030_27, v0x55556ba3a030_28, v0x55556ba3a030_29;
v0x55556ba3a030_30 .array/port v0x55556ba3a030, 30;
v0x55556ba3a030_31 .array/port v0x55556ba3a030, 31;
v0x55556ba3a030_32 .array/port v0x55556ba3a030, 32;
v0x55556ba3a030_33 .array/port v0x55556ba3a030, 33;
E_0x55556b2eb920/8 .event anyedge, v0x55556ba3a030_30, v0x55556ba3a030_31, v0x55556ba3a030_32, v0x55556ba3a030_33;
v0x55556ba3a030_34 .array/port v0x55556ba3a030, 34;
v0x55556ba3a030_35 .array/port v0x55556ba3a030, 35;
v0x55556ba3a030_36 .array/port v0x55556ba3a030, 36;
v0x55556ba3a030_37 .array/port v0x55556ba3a030, 37;
E_0x55556b2eb920/9 .event anyedge, v0x55556ba3a030_34, v0x55556ba3a030_35, v0x55556ba3a030_36, v0x55556ba3a030_37;
v0x55556ba3a030_38 .array/port v0x55556ba3a030, 38;
v0x55556ba3a030_39 .array/port v0x55556ba3a030, 39;
v0x55556ba3a030_40 .array/port v0x55556ba3a030, 40;
v0x55556ba3a030_41 .array/port v0x55556ba3a030, 41;
E_0x55556b2eb920/10 .event anyedge, v0x55556ba3a030_38, v0x55556ba3a030_39, v0x55556ba3a030_40, v0x55556ba3a030_41;
v0x55556ba3a030_42 .array/port v0x55556ba3a030, 42;
v0x55556ba3a030_43 .array/port v0x55556ba3a030, 43;
v0x55556ba3a030_44 .array/port v0x55556ba3a030, 44;
v0x55556ba3a030_45 .array/port v0x55556ba3a030, 45;
E_0x55556b2eb920/11 .event anyedge, v0x55556ba3a030_42, v0x55556ba3a030_43, v0x55556ba3a030_44, v0x55556ba3a030_45;
v0x55556ba3a030_46 .array/port v0x55556ba3a030, 46;
v0x55556ba3a030_47 .array/port v0x55556ba3a030, 47;
v0x55556ba3a030_48 .array/port v0x55556ba3a030, 48;
v0x55556ba3a030_49 .array/port v0x55556ba3a030, 49;
E_0x55556b2eb920/12 .event anyedge, v0x55556ba3a030_46, v0x55556ba3a030_47, v0x55556ba3a030_48, v0x55556ba3a030_49;
v0x55556ba3a030_50 .array/port v0x55556ba3a030, 50;
v0x55556ba3a030_51 .array/port v0x55556ba3a030, 51;
v0x55556ba3a030_52 .array/port v0x55556ba3a030, 52;
v0x55556ba3a030_53 .array/port v0x55556ba3a030, 53;
E_0x55556b2eb920/13 .event anyedge, v0x55556ba3a030_50, v0x55556ba3a030_51, v0x55556ba3a030_52, v0x55556ba3a030_53;
v0x55556ba3a030_54 .array/port v0x55556ba3a030, 54;
v0x55556ba3a030_55 .array/port v0x55556ba3a030, 55;
v0x55556ba3a030_56 .array/port v0x55556ba3a030, 56;
v0x55556ba3a030_57 .array/port v0x55556ba3a030, 57;
E_0x55556b2eb920/14 .event anyedge, v0x55556ba3a030_54, v0x55556ba3a030_55, v0x55556ba3a030_56, v0x55556ba3a030_57;
v0x55556ba3a030_58 .array/port v0x55556ba3a030, 58;
v0x55556ba3a030_59 .array/port v0x55556ba3a030, 59;
v0x55556ba3a030_60 .array/port v0x55556ba3a030, 60;
v0x55556ba3a030_61 .array/port v0x55556ba3a030, 61;
E_0x55556b2eb920/15 .event anyedge, v0x55556ba3a030_58, v0x55556ba3a030_59, v0x55556ba3a030_60, v0x55556ba3a030_61;
v0x55556ba3a030_62 .array/port v0x55556ba3a030, 62;
v0x55556ba3a030_63 .array/port v0x55556ba3a030, 63;
v0x55556ba38cc0_0 .array/port v0x55556ba38cc0, 0;
v0x55556ba38cc0_1 .array/port v0x55556ba38cc0, 1;
E_0x55556b2eb920/16 .event anyedge, v0x55556ba3a030_62, v0x55556ba3a030_63, v0x55556ba38cc0_0, v0x55556ba38cc0_1;
v0x55556ba38cc0_2 .array/port v0x55556ba38cc0, 2;
v0x55556ba38cc0_3 .array/port v0x55556ba38cc0, 3;
v0x55556ba38cc0_4 .array/port v0x55556ba38cc0, 4;
v0x55556ba38cc0_5 .array/port v0x55556ba38cc0, 5;
E_0x55556b2eb920/17 .event anyedge, v0x55556ba38cc0_2, v0x55556ba38cc0_3, v0x55556ba38cc0_4, v0x55556ba38cc0_5;
v0x55556ba38cc0_6 .array/port v0x55556ba38cc0, 6;
v0x55556ba38cc0_7 .array/port v0x55556ba38cc0, 7;
v0x55556ba38cc0_8 .array/port v0x55556ba38cc0, 8;
v0x55556ba38cc0_9 .array/port v0x55556ba38cc0, 9;
E_0x55556b2eb920/18 .event anyedge, v0x55556ba38cc0_6, v0x55556ba38cc0_7, v0x55556ba38cc0_8, v0x55556ba38cc0_9;
v0x55556ba38cc0_10 .array/port v0x55556ba38cc0, 10;
v0x55556ba38cc0_11 .array/port v0x55556ba38cc0, 11;
v0x55556ba38cc0_12 .array/port v0x55556ba38cc0, 12;
v0x55556ba38cc0_13 .array/port v0x55556ba38cc0, 13;
E_0x55556b2eb920/19 .event anyedge, v0x55556ba38cc0_10, v0x55556ba38cc0_11, v0x55556ba38cc0_12, v0x55556ba38cc0_13;
v0x55556ba38cc0_14 .array/port v0x55556ba38cc0, 14;
v0x55556ba38cc0_15 .array/port v0x55556ba38cc0, 15;
v0x55556ba38cc0_16 .array/port v0x55556ba38cc0, 16;
v0x55556ba38cc0_17 .array/port v0x55556ba38cc0, 17;
E_0x55556b2eb920/20 .event anyedge, v0x55556ba38cc0_14, v0x55556ba38cc0_15, v0x55556ba38cc0_16, v0x55556ba38cc0_17;
v0x55556ba38cc0_18 .array/port v0x55556ba38cc0, 18;
v0x55556ba38cc0_19 .array/port v0x55556ba38cc0, 19;
v0x55556ba38cc0_20 .array/port v0x55556ba38cc0, 20;
v0x55556ba38cc0_21 .array/port v0x55556ba38cc0, 21;
E_0x55556b2eb920/21 .event anyedge, v0x55556ba38cc0_18, v0x55556ba38cc0_19, v0x55556ba38cc0_20, v0x55556ba38cc0_21;
v0x55556ba38cc0_22 .array/port v0x55556ba38cc0, 22;
v0x55556ba38cc0_23 .array/port v0x55556ba38cc0, 23;
v0x55556ba38cc0_24 .array/port v0x55556ba38cc0, 24;
v0x55556ba38cc0_25 .array/port v0x55556ba38cc0, 25;
E_0x55556b2eb920/22 .event anyedge, v0x55556ba38cc0_22, v0x55556ba38cc0_23, v0x55556ba38cc0_24, v0x55556ba38cc0_25;
v0x55556ba38cc0_26 .array/port v0x55556ba38cc0, 26;
v0x55556ba38cc0_27 .array/port v0x55556ba38cc0, 27;
v0x55556ba38cc0_28 .array/port v0x55556ba38cc0, 28;
v0x55556ba38cc0_29 .array/port v0x55556ba38cc0, 29;
E_0x55556b2eb920/23 .event anyedge, v0x55556ba38cc0_26, v0x55556ba38cc0_27, v0x55556ba38cc0_28, v0x55556ba38cc0_29;
v0x55556ba38cc0_30 .array/port v0x55556ba38cc0, 30;
v0x55556ba38cc0_31 .array/port v0x55556ba38cc0, 31;
v0x55556ba38cc0_32 .array/port v0x55556ba38cc0, 32;
v0x55556ba38cc0_33 .array/port v0x55556ba38cc0, 33;
E_0x55556b2eb920/24 .event anyedge, v0x55556ba38cc0_30, v0x55556ba38cc0_31, v0x55556ba38cc0_32, v0x55556ba38cc0_33;
v0x55556ba38cc0_34 .array/port v0x55556ba38cc0, 34;
v0x55556ba38cc0_35 .array/port v0x55556ba38cc0, 35;
v0x55556ba38cc0_36 .array/port v0x55556ba38cc0, 36;
v0x55556ba38cc0_37 .array/port v0x55556ba38cc0, 37;
E_0x55556b2eb920/25 .event anyedge, v0x55556ba38cc0_34, v0x55556ba38cc0_35, v0x55556ba38cc0_36, v0x55556ba38cc0_37;
v0x55556ba38cc0_38 .array/port v0x55556ba38cc0, 38;
v0x55556ba38cc0_39 .array/port v0x55556ba38cc0, 39;
v0x55556ba38cc0_40 .array/port v0x55556ba38cc0, 40;
v0x55556ba38cc0_41 .array/port v0x55556ba38cc0, 41;
E_0x55556b2eb920/26 .event anyedge, v0x55556ba38cc0_38, v0x55556ba38cc0_39, v0x55556ba38cc0_40, v0x55556ba38cc0_41;
v0x55556ba38cc0_42 .array/port v0x55556ba38cc0, 42;
v0x55556ba38cc0_43 .array/port v0x55556ba38cc0, 43;
v0x55556ba38cc0_44 .array/port v0x55556ba38cc0, 44;
v0x55556ba38cc0_45 .array/port v0x55556ba38cc0, 45;
E_0x55556b2eb920/27 .event anyedge, v0x55556ba38cc0_42, v0x55556ba38cc0_43, v0x55556ba38cc0_44, v0x55556ba38cc0_45;
v0x55556ba38cc0_46 .array/port v0x55556ba38cc0, 46;
v0x55556ba38cc0_47 .array/port v0x55556ba38cc0, 47;
v0x55556ba38cc0_48 .array/port v0x55556ba38cc0, 48;
v0x55556ba38cc0_49 .array/port v0x55556ba38cc0, 49;
E_0x55556b2eb920/28 .event anyedge, v0x55556ba38cc0_46, v0x55556ba38cc0_47, v0x55556ba38cc0_48, v0x55556ba38cc0_49;
v0x55556ba38cc0_50 .array/port v0x55556ba38cc0, 50;
v0x55556ba38cc0_51 .array/port v0x55556ba38cc0, 51;
v0x55556ba38cc0_52 .array/port v0x55556ba38cc0, 52;
v0x55556ba38cc0_53 .array/port v0x55556ba38cc0, 53;
E_0x55556b2eb920/29 .event anyedge, v0x55556ba38cc0_50, v0x55556ba38cc0_51, v0x55556ba38cc0_52, v0x55556ba38cc0_53;
v0x55556ba38cc0_54 .array/port v0x55556ba38cc0, 54;
v0x55556ba38cc0_55 .array/port v0x55556ba38cc0, 55;
v0x55556ba38cc0_56 .array/port v0x55556ba38cc0, 56;
v0x55556ba38cc0_57 .array/port v0x55556ba38cc0, 57;
E_0x55556b2eb920/30 .event anyedge, v0x55556ba38cc0_54, v0x55556ba38cc0_55, v0x55556ba38cc0_56, v0x55556ba38cc0_57;
v0x55556ba38cc0_58 .array/port v0x55556ba38cc0, 58;
v0x55556ba38cc0_59 .array/port v0x55556ba38cc0, 59;
v0x55556ba38cc0_60 .array/port v0x55556ba38cc0, 60;
v0x55556ba38cc0_61 .array/port v0x55556ba38cc0, 61;
E_0x55556b2eb920/31 .event anyedge, v0x55556ba38cc0_58, v0x55556ba38cc0_59, v0x55556ba38cc0_60, v0x55556ba38cc0_61;
v0x55556ba38cc0_62 .array/port v0x55556ba38cc0, 62;
v0x55556ba38cc0_63 .array/port v0x55556ba38cc0, 63;
v0x55556ba39580_0 .array/port v0x55556ba39580, 0;
E_0x55556b2eb920/32 .event anyedge, v0x55556ba38cc0_62, v0x55556ba38cc0_63, v0x55556ba38570_0, v0x55556ba39580_0;
v0x55556ba39580_1 .array/port v0x55556ba39580, 1;
v0x55556ba39580_2 .array/port v0x55556ba39580, 2;
v0x55556ba39580_3 .array/port v0x55556ba39580, 3;
v0x55556ba39580_4 .array/port v0x55556ba39580, 4;
E_0x55556b2eb920/33 .event anyedge, v0x55556ba39580_1, v0x55556ba39580_2, v0x55556ba39580_3, v0x55556ba39580_4;
v0x55556ba39580_5 .array/port v0x55556ba39580, 5;
v0x55556ba39580_6 .array/port v0x55556ba39580, 6;
v0x55556ba39580_7 .array/port v0x55556ba39580, 7;
v0x55556ba39580_8 .array/port v0x55556ba39580, 8;
E_0x55556b2eb920/34 .event anyedge, v0x55556ba39580_5, v0x55556ba39580_6, v0x55556ba39580_7, v0x55556ba39580_8;
v0x55556ba39580_9 .array/port v0x55556ba39580, 9;
v0x55556ba39580_10 .array/port v0x55556ba39580, 10;
v0x55556ba39580_11 .array/port v0x55556ba39580, 11;
v0x55556ba39580_12 .array/port v0x55556ba39580, 12;
E_0x55556b2eb920/35 .event anyedge, v0x55556ba39580_9, v0x55556ba39580_10, v0x55556ba39580_11, v0x55556ba39580_12;
v0x55556ba39580_13 .array/port v0x55556ba39580, 13;
v0x55556ba39580_14 .array/port v0x55556ba39580, 14;
v0x55556ba39580_15 .array/port v0x55556ba39580, 15;
v0x55556ba39580_16 .array/port v0x55556ba39580, 16;
E_0x55556b2eb920/36 .event anyedge, v0x55556ba39580_13, v0x55556ba39580_14, v0x55556ba39580_15, v0x55556ba39580_16;
v0x55556ba39580_17 .array/port v0x55556ba39580, 17;
v0x55556ba39580_18 .array/port v0x55556ba39580, 18;
v0x55556ba39580_19 .array/port v0x55556ba39580, 19;
v0x55556ba39580_20 .array/port v0x55556ba39580, 20;
E_0x55556b2eb920/37 .event anyedge, v0x55556ba39580_17, v0x55556ba39580_18, v0x55556ba39580_19, v0x55556ba39580_20;
v0x55556ba39580_21 .array/port v0x55556ba39580, 21;
v0x55556ba39580_22 .array/port v0x55556ba39580, 22;
v0x55556ba39580_23 .array/port v0x55556ba39580, 23;
v0x55556ba39580_24 .array/port v0x55556ba39580, 24;
E_0x55556b2eb920/38 .event anyedge, v0x55556ba39580_21, v0x55556ba39580_22, v0x55556ba39580_23, v0x55556ba39580_24;
v0x55556ba39580_25 .array/port v0x55556ba39580, 25;
v0x55556ba39580_26 .array/port v0x55556ba39580, 26;
v0x55556ba39580_27 .array/port v0x55556ba39580, 27;
v0x55556ba39580_28 .array/port v0x55556ba39580, 28;
E_0x55556b2eb920/39 .event anyedge, v0x55556ba39580_25, v0x55556ba39580_26, v0x55556ba39580_27, v0x55556ba39580_28;
v0x55556ba39580_29 .array/port v0x55556ba39580, 29;
v0x55556ba39580_30 .array/port v0x55556ba39580, 30;
v0x55556ba39580_31 .array/port v0x55556ba39580, 31;
v0x55556ba39580_32 .array/port v0x55556ba39580, 32;
E_0x55556b2eb920/40 .event anyedge, v0x55556ba39580_29, v0x55556ba39580_30, v0x55556ba39580_31, v0x55556ba39580_32;
v0x55556ba39580_33 .array/port v0x55556ba39580, 33;
v0x55556ba39580_34 .array/port v0x55556ba39580, 34;
v0x55556ba39580_35 .array/port v0x55556ba39580, 35;
v0x55556ba39580_36 .array/port v0x55556ba39580, 36;
E_0x55556b2eb920/41 .event anyedge, v0x55556ba39580_33, v0x55556ba39580_34, v0x55556ba39580_35, v0x55556ba39580_36;
v0x55556ba39580_37 .array/port v0x55556ba39580, 37;
v0x55556ba39580_38 .array/port v0x55556ba39580, 38;
v0x55556ba39580_39 .array/port v0x55556ba39580, 39;
v0x55556ba39580_40 .array/port v0x55556ba39580, 40;
E_0x55556b2eb920/42 .event anyedge, v0x55556ba39580_37, v0x55556ba39580_38, v0x55556ba39580_39, v0x55556ba39580_40;
v0x55556ba39580_41 .array/port v0x55556ba39580, 41;
v0x55556ba39580_42 .array/port v0x55556ba39580, 42;
v0x55556ba39580_43 .array/port v0x55556ba39580, 43;
v0x55556ba39580_44 .array/port v0x55556ba39580, 44;
E_0x55556b2eb920/43 .event anyedge, v0x55556ba39580_41, v0x55556ba39580_42, v0x55556ba39580_43, v0x55556ba39580_44;
v0x55556ba39580_45 .array/port v0x55556ba39580, 45;
v0x55556ba39580_46 .array/port v0x55556ba39580, 46;
v0x55556ba39580_47 .array/port v0x55556ba39580, 47;
v0x55556ba39580_48 .array/port v0x55556ba39580, 48;
E_0x55556b2eb920/44 .event anyedge, v0x55556ba39580_45, v0x55556ba39580_46, v0x55556ba39580_47, v0x55556ba39580_48;
v0x55556ba39580_49 .array/port v0x55556ba39580, 49;
v0x55556ba39580_50 .array/port v0x55556ba39580, 50;
v0x55556ba39580_51 .array/port v0x55556ba39580, 51;
v0x55556ba39580_52 .array/port v0x55556ba39580, 52;
E_0x55556b2eb920/45 .event anyedge, v0x55556ba39580_49, v0x55556ba39580_50, v0x55556ba39580_51, v0x55556ba39580_52;
v0x55556ba39580_53 .array/port v0x55556ba39580, 53;
v0x55556ba39580_54 .array/port v0x55556ba39580, 54;
v0x55556ba39580_55 .array/port v0x55556ba39580, 55;
v0x55556ba39580_56 .array/port v0x55556ba39580, 56;
E_0x55556b2eb920/46 .event anyedge, v0x55556ba39580_53, v0x55556ba39580_54, v0x55556ba39580_55, v0x55556ba39580_56;
v0x55556ba39580_57 .array/port v0x55556ba39580, 57;
v0x55556ba39580_58 .array/port v0x55556ba39580, 58;
v0x55556ba39580_59 .array/port v0x55556ba39580, 59;
v0x55556ba39580_60 .array/port v0x55556ba39580, 60;
E_0x55556b2eb920/47 .event anyedge, v0x55556ba39580_57, v0x55556ba39580_58, v0x55556ba39580_59, v0x55556ba39580_60;
v0x55556ba39580_61 .array/port v0x55556ba39580, 61;
v0x55556ba39580_62 .array/port v0x55556ba39580, 62;
v0x55556ba39580_63 .array/port v0x55556ba39580, 63;
E_0x55556b2eb920/48 .event anyedge, v0x55556ba39580_61, v0x55556ba39580_62, v0x55556ba39580_63;
E_0x55556b2eb920 .event/or E_0x55556b2eb920/0, E_0x55556b2eb920/1, E_0x55556b2eb920/2, E_0x55556b2eb920/3, E_0x55556b2eb920/4, E_0x55556b2eb920/5, E_0x55556b2eb920/6, E_0x55556b2eb920/7, E_0x55556b2eb920/8, E_0x55556b2eb920/9, E_0x55556b2eb920/10, E_0x55556b2eb920/11, E_0x55556b2eb920/12, E_0x55556b2eb920/13, E_0x55556b2eb920/14, E_0x55556b2eb920/15, E_0x55556b2eb920/16, E_0x55556b2eb920/17, E_0x55556b2eb920/18, E_0x55556b2eb920/19, E_0x55556b2eb920/20, E_0x55556b2eb920/21, E_0x55556b2eb920/22, E_0x55556b2eb920/23, E_0x55556b2eb920/24, E_0x55556b2eb920/25, E_0x55556b2eb920/26, E_0x55556b2eb920/27, E_0x55556b2eb920/28, E_0x55556b2eb920/29, E_0x55556b2eb920/30, E_0x55556b2eb920/31, E_0x55556b2eb920/32, E_0x55556b2eb920/33, E_0x55556b2eb920/34, E_0x55556b2eb920/35, E_0x55556b2eb920/36, E_0x55556b2eb920/37, E_0x55556b2eb920/38, E_0x55556b2eb920/39, E_0x55556b2eb920/40, E_0x55556b2eb920/41, E_0x55556b2eb920/42, E_0x55556b2eb920/43, E_0x55556b2eb920/44, E_0x55556b2eb920/45, E_0x55556b2eb920/46, E_0x55556b2eb920/47, E_0x55556b2eb920/48;
L_0x55556bb00150 .part v0x55556ba3b9b0_0, 2, 6;
L_0x55556bb00240 .part L_0x55556bb48a90, 2, 6;
S_0x55556ba1d3c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 30 61, 30 61 0, S_0x55556ba1c810;
 .timescale 0 0;
v0x55556ba1d5c0_0 .var/2s "i", 31 0;
S_0x55556ba1d6c0 .scope module, "pc_adder" "FA_32bit" 30 75, 24 47 0, S_0x55556ba1c810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba38570_0 .net "A", 31 0, v0x55556ba3b9b0_0;  1 drivers
L_0x7fce156f7ad0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55556ba38670_0 .net "B", 31 0, L_0x7fce156f7ad0;  1 drivers
L_0x7fce156f7b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556ba38750_0 .net "Cin", 0 0, L_0x7fce156f7b18;  1 drivers
v0x55556ba38840_0 .net "Cout", 0 0, L_0x55556bb12330;  alias, 1 drivers
v0x55556ba38930_0 .net "Sum", 31 0, L_0x55556bb12ae0;  alias, 1 drivers
v0x55556ba38a40_0 .net "carry", 6 0, L_0x55556bb104c0;  1 drivers
L_0x55556bb025f0 .part v0x55556ba3b9b0_0, 0, 4;
L_0x55556bb02690 .part L_0x7fce156f7ad0, 0, 4;
L_0x55556bb04a30 .part v0x55556ba3b9b0_0, 4, 4;
L_0x55556bb04b60 .part L_0x7fce156f7ad0, 4, 4;
L_0x55556bb04c00 .part L_0x55556bb104c0, 0, 1;
L_0x55556bb06fe0 .part v0x55556ba3b9b0_0, 8, 4;
L_0x55556bb070c0 .part L_0x7fce156f7ad0, 8, 4;
L_0x55556bb07160 .part L_0x55556bb104c0, 1, 1;
L_0x55556bb09460 .part v0x55556ba3b9b0_0, 12, 4;
L_0x55556bb09500 .part L_0x7fce156f7ad0, 12, 4;
L_0x55556bb09630 .part L_0x55556bb104c0, 2, 1;
L_0x55556bb0b8d0 .part v0x55556ba3b9b0_0, 16, 4;
L_0x55556bb0b9e0 .part L_0x7fce156f7ad0, 16, 4;
L_0x55556bb0ba80 .part L_0x55556bb104c0, 3, 1;
L_0x55556bb0ddf0 .part v0x55556ba3b9b0_0, 20, 4;
L_0x55556bb0dfa0 .part L_0x7fce156f7ad0, 20, 4;
L_0x55556bb0e0d0 .part L_0x55556bb104c0, 4, 1;
L_0x55556bb10420 .part v0x55556ba3b9b0_0, 24, 4;
L_0x55556bb10560 .part L_0x7fce156f7ad0, 24, 4;
L_0x55556bb10600 .part L_0x55556bb104c0, 5, 1;
LS_0x55556bb104c0_0_0 .concat8 [ 1 1 1 1], L_0x55556bb01ed0, L_0x55556bb04310, L_0x55556bb068c0, L_0x55556bb08d40;
LS_0x55556bb104c0_0_4 .concat8 [ 1 1 1 0], L_0x55556bb0b150, L_0x55556bb0d6d0, L_0x55556bb0fd00;
L_0x55556bb104c0 .concat8 [ 4 3 0 0], LS_0x55556bb104c0_0_0, LS_0x55556bb104c0_0_4;
L_0x55556bb12a40 .part v0x55556ba3b9b0_0, 28, 4;
L_0x55556bb106a0 .part L_0x7fce156f7ad0, 28, 4;
L_0x55556bb12cb0 .part L_0x55556bb104c0, 6, 1;
LS_0x55556bb12ae0_0_0 .concat8 [ 4 4 4 4], L_0x55556bb02550, L_0x55556bb04990, L_0x55556bb06f40, L_0x55556bb093c0;
LS_0x55556bb12ae0_0_4 .concat8 [ 4 4 4 4], L_0x55556bb0b830, L_0x55556bb0dd50, L_0x55556bb10380, L_0x55556bb129a0;
L_0x55556bb12ae0 .concat8 [ 16 16 0 0], LS_0x55556bb12ae0_0_0, LS_0x55556bb12ae0_0_4;
S_0x55556ba1d9a0 .scope module, "fa0" "FA_4bit" 24 57, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba20940_0 .net "A", 3 0, L_0x55556bb025f0;  1 drivers
v0x55556ba20a40_0 .net "B", 3 0, L_0x55556bb02690;  1 drivers
v0x55556ba20b20_0 .net "Cin", 0 0, L_0x7fce156f7b18;  alias, 1 drivers
v0x55556ba20bf0_0 .net "Cout", 0 0, L_0x55556bb01ed0;  1 drivers
v0x55556ba20cc0_0 .net "Sum", 3 0, L_0x55556bb02550;  1 drivers
v0x55556ba20d60_0 .net "carry", 2 0, L_0x55556bb019d0;  1 drivers
L_0x55556bb007a0 .part L_0x55556bb025f0, 0, 1;
L_0x55556bb008d0 .part L_0x55556bb02690, 0, 1;
L_0x55556bb00e30 .part L_0x55556bb025f0, 1, 1;
L_0x55556bb00f60 .part L_0x55556bb02690, 1, 1;
L_0x55556bb01090 .part L_0x55556bb019d0, 0, 1;
L_0x55556bb01640 .part L_0x55556bb025f0, 2, 1;
L_0x55556bb017b0 .part L_0x55556bb02690, 2, 1;
L_0x55556bb018e0 .part L_0x55556bb019d0, 1, 1;
L_0x55556bb019d0 .concat8 [ 1 1 1 0], L_0x55556bb00690, L_0x55556bb00d20, L_0x55556bb014f0;
L_0x55556bb02030 .part L_0x55556bb025f0, 3, 1;
L_0x55556bb021f0 .part L_0x55556bb02690, 3, 1;
L_0x55556bb023b0 .part L_0x55556bb019d0, 2, 1;
L_0x55556bb02550 .concat8 [ 1 1 1 1], L_0x55556bb00350, L_0x55556bb00a70, L_0x55556bb011a0, L_0x55556bb01b80;
S_0x55556ba1dc60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba1d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb002e0 .functor XOR 1, L_0x55556bb007a0, L_0x55556bb008d0, C4<0>, C4<0>;
L_0x55556bb00350 .functor XOR 1, L_0x55556bb002e0, L_0x7fce156f7b18, C4<0>, C4<0>;
L_0x55556bb00410 .functor AND 1, L_0x55556bb007a0, L_0x55556bb008d0, C4<1>, C4<1>;
L_0x55556bb00520 .functor XOR 1, L_0x55556bb007a0, L_0x55556bb008d0, C4<0>, C4<0>;
L_0x55556bb00590 .functor AND 1, L_0x7fce156f7b18, L_0x55556bb00520, C4<1>, C4<1>;
L_0x55556bb00690 .functor OR 1, L_0x55556bb00410, L_0x55556bb00590, C4<0>, C4<0>;
v0x55556ba1df40_0 .net "A", 0 0, L_0x55556bb007a0;  1 drivers
v0x55556ba1e020_0 .net "B", 0 0, L_0x55556bb008d0;  1 drivers
v0x55556ba1e0e0_0 .net "Cin", 0 0, L_0x7fce156f7b18;  alias, 1 drivers
v0x55556ba1e1b0_0 .net "Cout", 0 0, L_0x55556bb00690;  1 drivers
v0x55556ba1e270_0 .net "Sum", 0 0, L_0x55556bb00350;  1 drivers
v0x55556ba1e380_0 .net *"_ivl_0", 0 0, L_0x55556bb002e0;  1 drivers
v0x55556ba1e460_0 .net *"_ivl_4", 0 0, L_0x55556bb00410;  1 drivers
v0x55556ba1e540_0 .net *"_ivl_6", 0 0, L_0x55556bb00520;  1 drivers
v0x55556ba1e620_0 .net *"_ivl_8", 0 0, L_0x55556bb00590;  1 drivers
S_0x55556ba1e7a0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba1d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb00a00 .functor XOR 1, L_0x55556bb00e30, L_0x55556bb00f60, C4<0>, C4<0>;
L_0x55556bb00a70 .functor XOR 1, L_0x55556bb00a00, L_0x55556bb01090, C4<0>, C4<0>;
L_0x55556bb00ae0 .functor AND 1, L_0x55556bb00e30, L_0x55556bb00f60, C4<1>, C4<1>;
L_0x55556bb00ba0 .functor XOR 1, L_0x55556bb00e30, L_0x55556bb00f60, C4<0>, C4<0>;
L_0x55556bb00c10 .functor AND 1, L_0x55556bb01090, L_0x55556bb00ba0, C4<1>, C4<1>;
L_0x55556bb00d20 .functor OR 1, L_0x55556bb00ae0, L_0x55556bb00c10, C4<0>, C4<0>;
v0x55556ba1ea00_0 .net "A", 0 0, L_0x55556bb00e30;  1 drivers
v0x55556ba1eac0_0 .net "B", 0 0, L_0x55556bb00f60;  1 drivers
v0x55556ba1eb80_0 .net "Cin", 0 0, L_0x55556bb01090;  1 drivers
v0x55556ba1ec50_0 .net "Cout", 0 0, L_0x55556bb00d20;  1 drivers
v0x55556ba1ed10_0 .net "Sum", 0 0, L_0x55556bb00a70;  1 drivers
v0x55556ba1ee20_0 .net *"_ivl_0", 0 0, L_0x55556bb00a00;  1 drivers
v0x55556ba1ef00_0 .net *"_ivl_4", 0 0, L_0x55556bb00ae0;  1 drivers
v0x55556ba1efe0_0 .net *"_ivl_6", 0 0, L_0x55556bb00ba0;  1 drivers
v0x55556ba1f0c0_0 .net *"_ivl_8", 0 0, L_0x55556bb00c10;  1 drivers
S_0x55556ba1f2d0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba1d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb01130 .functor XOR 1, L_0x55556bb01640, L_0x55556bb017b0, C4<0>, C4<0>;
L_0x55556bb011a0 .functor XOR 1, L_0x55556bb01130, L_0x55556bb018e0, C4<0>, C4<0>;
L_0x55556bb01260 .functor AND 1, L_0x55556bb01640, L_0x55556bb017b0, C4<1>, C4<1>;
L_0x55556bb01370 .functor XOR 1, L_0x55556bb01640, L_0x55556bb017b0, C4<0>, C4<0>;
L_0x55556bb013e0 .functor AND 1, L_0x55556bb018e0, L_0x55556bb01370, C4<1>, C4<1>;
L_0x55556bb014f0 .functor OR 1, L_0x55556bb01260, L_0x55556bb013e0, C4<0>, C4<0>;
v0x55556ba1f540_0 .net "A", 0 0, L_0x55556bb01640;  1 drivers
v0x55556ba1f600_0 .net "B", 0 0, L_0x55556bb017b0;  1 drivers
v0x55556ba1f6c0_0 .net "Cin", 0 0, L_0x55556bb018e0;  1 drivers
v0x55556ba1f790_0 .net "Cout", 0 0, L_0x55556bb014f0;  1 drivers
v0x55556ba1f850_0 .net "Sum", 0 0, L_0x55556bb011a0;  1 drivers
v0x55556ba1f960_0 .net *"_ivl_0", 0 0, L_0x55556bb01130;  1 drivers
v0x55556ba1fa40_0 .net *"_ivl_4", 0 0, L_0x55556bb01260;  1 drivers
v0x55556ba1fb20_0 .net *"_ivl_6", 0 0, L_0x55556bb01370;  1 drivers
v0x55556ba1fc00_0 .net *"_ivl_8", 0 0, L_0x55556bb013e0;  1 drivers
S_0x55556ba1fe10 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba1d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb01b10 .functor XOR 1, L_0x55556bb02030, L_0x55556bb021f0, C4<0>, C4<0>;
L_0x55556bb01b80 .functor XOR 1, L_0x55556bb01b10, L_0x55556bb023b0, C4<0>, C4<0>;
L_0x55556bb01c40 .functor AND 1, L_0x55556bb02030, L_0x55556bb021f0, C4<1>, C4<1>;
L_0x55556bb01d50 .functor XOR 1, L_0x55556bb02030, L_0x55556bb021f0, C4<0>, C4<0>;
L_0x55556bb01dc0 .functor AND 1, L_0x55556bb023b0, L_0x55556bb01d50, C4<1>, C4<1>;
L_0x55556bb01ed0 .functor OR 1, L_0x55556bb01c40, L_0x55556bb01dc0, C4<0>, C4<0>;
v0x55556ba20050_0 .net "A", 0 0, L_0x55556bb02030;  1 drivers
v0x55556ba20130_0 .net "B", 0 0, L_0x55556bb021f0;  1 drivers
v0x55556ba201f0_0 .net "Cin", 0 0, L_0x55556bb023b0;  1 drivers
v0x55556ba202c0_0 .net "Cout", 0 0, L_0x55556bb01ed0;  alias, 1 drivers
v0x55556ba20380_0 .net "Sum", 0 0, L_0x55556bb01b80;  1 drivers
v0x55556ba20490_0 .net *"_ivl_0", 0 0, L_0x55556bb01b10;  1 drivers
v0x55556ba20570_0 .net *"_ivl_4", 0 0, L_0x55556bb01c40;  1 drivers
v0x55556ba20650_0 .net *"_ivl_6", 0 0, L_0x55556bb01d50;  1 drivers
v0x55556ba20730_0 .net *"_ivl_8", 0 0, L_0x55556bb01dc0;  1 drivers
S_0x55556ba20ec0 .scope module, "fa1" "FA_4bit" 24 58, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba23ec0_0 .net "A", 3 0, L_0x55556bb04a30;  1 drivers
v0x55556ba23fc0_0 .net "B", 3 0, L_0x55556bb04b60;  1 drivers
v0x55556ba240a0_0 .net "Cin", 0 0, L_0x55556bb04c00;  1 drivers
v0x55556ba24170_0 .net "Cout", 0 0, L_0x55556bb04310;  1 drivers
v0x55556ba24240_0 .net "Sum", 3 0, L_0x55556bb04990;  1 drivers
v0x55556ba242e0_0 .net "carry", 2 0, L_0x55556bb03e10;  1 drivers
L_0x55556bb02ba0 .part L_0x55556bb04a30, 0, 1;
L_0x55556bb02cd0 .part L_0x55556bb04b60, 0, 1;
L_0x55556bb03270 .part L_0x55556bb04a30, 1, 1;
L_0x55556bb033a0 .part L_0x55556bb04b60, 1, 1;
L_0x55556bb034d0 .part L_0x55556bb03e10, 0, 1;
L_0x55556bb03a80 .part L_0x55556bb04a30, 2, 1;
L_0x55556bb03bf0 .part L_0x55556bb04b60, 2, 1;
L_0x55556bb03d20 .part L_0x55556bb03e10, 1, 1;
L_0x55556bb03e10 .concat8 [ 1 1 1 0], L_0x55556bb02a50, L_0x55556bb03120, L_0x55556bb03930;
L_0x55556bb04470 .part L_0x55556bb04a30, 3, 1;
L_0x55556bb04630 .part L_0x55556bb04b60, 3, 1;
L_0x55556bb047f0 .part L_0x55556bb03e10, 2, 1;
L_0x55556bb04990 .concat8 [ 1 1 1 1], L_0x55556bb027a0, L_0x55556bb02e70, L_0x55556bb035e0, L_0x55556bb03fc0;
S_0x55556ba21170 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba20ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb02730 .functor XOR 1, L_0x55556bb02ba0, L_0x55556bb02cd0, C4<0>, C4<0>;
L_0x55556bb027a0 .functor XOR 1, L_0x55556bb02730, L_0x55556bb04c00, C4<0>, C4<0>;
L_0x55556bb02810 .functor AND 1, L_0x55556bb02ba0, L_0x55556bb02cd0, C4<1>, C4<1>;
L_0x55556bb02920 .functor XOR 1, L_0x55556bb02ba0, L_0x55556bb02cd0, C4<0>, C4<0>;
L_0x55556bb02990 .functor AND 1, L_0x55556bb04c00, L_0x55556bb02920, C4<1>, C4<1>;
L_0x55556bb02a50 .functor OR 1, L_0x55556bb02810, L_0x55556bb02990, C4<0>, C4<0>;
v0x55556ba21430_0 .net "A", 0 0, L_0x55556bb02ba0;  1 drivers
v0x55556ba21510_0 .net "B", 0 0, L_0x55556bb02cd0;  1 drivers
v0x55556ba215d0_0 .net "Cin", 0 0, L_0x55556bb04c00;  alias, 1 drivers
v0x55556ba216a0_0 .net "Cout", 0 0, L_0x55556bb02a50;  1 drivers
v0x55556ba21760_0 .net "Sum", 0 0, L_0x55556bb027a0;  1 drivers
v0x55556ba21870_0 .net *"_ivl_0", 0 0, L_0x55556bb02730;  1 drivers
v0x55556ba21950_0 .net *"_ivl_4", 0 0, L_0x55556bb02810;  1 drivers
v0x55556ba21a30_0 .net *"_ivl_6", 0 0, L_0x55556bb02920;  1 drivers
v0x55556ba21b10_0 .net *"_ivl_8", 0 0, L_0x55556bb02990;  1 drivers
S_0x55556ba21d20 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba20ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb02e00 .functor XOR 1, L_0x55556bb03270, L_0x55556bb033a0, C4<0>, C4<0>;
L_0x55556bb02e70 .functor XOR 1, L_0x55556bb02e00, L_0x55556bb034d0, C4<0>, C4<0>;
L_0x55556bb02ee0 .functor AND 1, L_0x55556bb03270, L_0x55556bb033a0, C4<1>, C4<1>;
L_0x55556bb02fa0 .functor XOR 1, L_0x55556bb03270, L_0x55556bb033a0, C4<0>, C4<0>;
L_0x55556bb03010 .functor AND 1, L_0x55556bb034d0, L_0x55556bb02fa0, C4<1>, C4<1>;
L_0x55556bb03120 .functor OR 1, L_0x55556bb02ee0, L_0x55556bb03010, C4<0>, C4<0>;
v0x55556ba21f80_0 .net "A", 0 0, L_0x55556bb03270;  1 drivers
v0x55556ba22040_0 .net "B", 0 0, L_0x55556bb033a0;  1 drivers
v0x55556ba22100_0 .net "Cin", 0 0, L_0x55556bb034d0;  1 drivers
v0x55556ba221d0_0 .net "Cout", 0 0, L_0x55556bb03120;  1 drivers
v0x55556ba22290_0 .net "Sum", 0 0, L_0x55556bb02e70;  1 drivers
v0x55556ba223a0_0 .net *"_ivl_0", 0 0, L_0x55556bb02e00;  1 drivers
v0x55556ba22480_0 .net *"_ivl_4", 0 0, L_0x55556bb02ee0;  1 drivers
v0x55556ba22560_0 .net *"_ivl_6", 0 0, L_0x55556bb02fa0;  1 drivers
v0x55556ba22640_0 .net *"_ivl_8", 0 0, L_0x55556bb03010;  1 drivers
S_0x55556ba22850 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba20ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb03570 .functor XOR 1, L_0x55556bb03a80, L_0x55556bb03bf0, C4<0>, C4<0>;
L_0x55556bb035e0 .functor XOR 1, L_0x55556bb03570, L_0x55556bb03d20, C4<0>, C4<0>;
L_0x55556bb036a0 .functor AND 1, L_0x55556bb03a80, L_0x55556bb03bf0, C4<1>, C4<1>;
L_0x55556bb037b0 .functor XOR 1, L_0x55556bb03a80, L_0x55556bb03bf0, C4<0>, C4<0>;
L_0x55556bb03820 .functor AND 1, L_0x55556bb03d20, L_0x55556bb037b0, C4<1>, C4<1>;
L_0x55556bb03930 .functor OR 1, L_0x55556bb036a0, L_0x55556bb03820, C4<0>, C4<0>;
v0x55556ba22ac0_0 .net "A", 0 0, L_0x55556bb03a80;  1 drivers
v0x55556ba22b80_0 .net "B", 0 0, L_0x55556bb03bf0;  1 drivers
v0x55556ba22c40_0 .net "Cin", 0 0, L_0x55556bb03d20;  1 drivers
v0x55556ba22d10_0 .net "Cout", 0 0, L_0x55556bb03930;  1 drivers
v0x55556ba22dd0_0 .net "Sum", 0 0, L_0x55556bb035e0;  1 drivers
v0x55556ba22ee0_0 .net *"_ivl_0", 0 0, L_0x55556bb03570;  1 drivers
v0x55556ba22fc0_0 .net *"_ivl_4", 0 0, L_0x55556bb036a0;  1 drivers
v0x55556ba230a0_0 .net *"_ivl_6", 0 0, L_0x55556bb037b0;  1 drivers
v0x55556ba23180_0 .net *"_ivl_8", 0 0, L_0x55556bb03820;  1 drivers
S_0x55556ba23390 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba20ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb03f50 .functor XOR 1, L_0x55556bb04470, L_0x55556bb04630, C4<0>, C4<0>;
L_0x55556bb03fc0 .functor XOR 1, L_0x55556bb03f50, L_0x55556bb047f0, C4<0>, C4<0>;
L_0x55556bb04080 .functor AND 1, L_0x55556bb04470, L_0x55556bb04630, C4<1>, C4<1>;
L_0x55556bb04190 .functor XOR 1, L_0x55556bb04470, L_0x55556bb04630, C4<0>, C4<0>;
L_0x55556bb04200 .functor AND 1, L_0x55556bb047f0, L_0x55556bb04190, C4<1>, C4<1>;
L_0x55556bb04310 .functor OR 1, L_0x55556bb04080, L_0x55556bb04200, C4<0>, C4<0>;
v0x55556ba235d0_0 .net "A", 0 0, L_0x55556bb04470;  1 drivers
v0x55556ba236b0_0 .net "B", 0 0, L_0x55556bb04630;  1 drivers
v0x55556ba23770_0 .net "Cin", 0 0, L_0x55556bb047f0;  1 drivers
v0x55556ba23840_0 .net "Cout", 0 0, L_0x55556bb04310;  alias, 1 drivers
v0x55556ba23900_0 .net "Sum", 0 0, L_0x55556bb03fc0;  1 drivers
v0x55556ba23a10_0 .net *"_ivl_0", 0 0, L_0x55556bb03f50;  1 drivers
v0x55556ba23af0_0 .net *"_ivl_4", 0 0, L_0x55556bb04080;  1 drivers
v0x55556ba23bd0_0 .net *"_ivl_6", 0 0, L_0x55556bb04190;  1 drivers
v0x55556ba23cb0_0 .net *"_ivl_8", 0 0, L_0x55556bb04200;  1 drivers
S_0x55556ba24440 .scope module, "fa2" "FA_4bit" 24 59, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba27450_0 .net "A", 3 0, L_0x55556bb06fe0;  1 drivers
v0x55556ba27550_0 .net "B", 3 0, L_0x55556bb070c0;  1 drivers
v0x55556ba27630_0 .net "Cin", 0 0, L_0x55556bb07160;  1 drivers
v0x55556ba27700_0 .net "Cout", 0 0, L_0x55556bb068c0;  1 drivers
v0x55556ba277d0_0 .net "Sum", 3 0, L_0x55556bb06f40;  1 drivers
v0x55556ba27870_0 .net "carry", 2 0, L_0x55556bb063c0;  1 drivers
L_0x55556bb05150 .part L_0x55556bb06fe0, 0, 1;
L_0x55556bb05280 .part L_0x55556bb070c0, 0, 1;
L_0x55556bb05820 .part L_0x55556bb06fe0, 1, 1;
L_0x55556bb05950 .part L_0x55556bb070c0, 1, 1;
L_0x55556bb05a80 .part L_0x55556bb063c0, 0, 1;
L_0x55556bb06030 .part L_0x55556bb06fe0, 2, 1;
L_0x55556bb061a0 .part L_0x55556bb070c0, 2, 1;
L_0x55556bb062d0 .part L_0x55556bb063c0, 1, 1;
L_0x55556bb063c0 .concat8 [ 1 1 1 0], L_0x55556bb05000, L_0x55556bb056d0, L_0x55556bb05ee0;
L_0x55556bb06a20 .part L_0x55556bb06fe0, 3, 1;
L_0x55556bb06be0 .part L_0x55556bb070c0, 3, 1;
L_0x55556bb06da0 .part L_0x55556bb063c0, 2, 1;
L_0x55556bb06f40 .concat8 [ 1 1 1 1], L_0x55556bb04da0, L_0x55556bb05420, L_0x55556bb05b90, L_0x55556bb06570;
S_0x55556ba24700 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba24440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb04d30 .functor XOR 1, L_0x55556bb05150, L_0x55556bb05280, C4<0>, C4<0>;
L_0x55556bb04da0 .functor XOR 1, L_0x55556bb04d30, L_0x55556bb07160, C4<0>, C4<0>;
L_0x55556bb04e10 .functor AND 1, L_0x55556bb05150, L_0x55556bb05280, C4<1>, C4<1>;
L_0x55556bb04ed0 .functor XOR 1, L_0x55556bb05150, L_0x55556bb05280, C4<0>, C4<0>;
L_0x55556bb04f40 .functor AND 1, L_0x55556bb07160, L_0x55556bb04ed0, C4<1>, C4<1>;
L_0x55556bb05000 .functor OR 1, L_0x55556bb04e10, L_0x55556bb04f40, C4<0>, C4<0>;
v0x55556ba249c0_0 .net "A", 0 0, L_0x55556bb05150;  1 drivers
v0x55556ba24aa0_0 .net "B", 0 0, L_0x55556bb05280;  1 drivers
v0x55556ba24b60_0 .net "Cin", 0 0, L_0x55556bb07160;  alias, 1 drivers
v0x55556ba24c30_0 .net "Cout", 0 0, L_0x55556bb05000;  1 drivers
v0x55556ba24cf0_0 .net "Sum", 0 0, L_0x55556bb04da0;  1 drivers
v0x55556ba24e00_0 .net *"_ivl_0", 0 0, L_0x55556bb04d30;  1 drivers
v0x55556ba24ee0_0 .net *"_ivl_4", 0 0, L_0x55556bb04e10;  1 drivers
v0x55556ba24fc0_0 .net *"_ivl_6", 0 0, L_0x55556bb04ed0;  1 drivers
v0x55556ba250a0_0 .net *"_ivl_8", 0 0, L_0x55556bb04f40;  1 drivers
S_0x55556ba252b0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba24440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb053b0 .functor XOR 1, L_0x55556bb05820, L_0x55556bb05950, C4<0>, C4<0>;
L_0x55556bb05420 .functor XOR 1, L_0x55556bb053b0, L_0x55556bb05a80, C4<0>, C4<0>;
L_0x55556bb05490 .functor AND 1, L_0x55556bb05820, L_0x55556bb05950, C4<1>, C4<1>;
L_0x55556bb05550 .functor XOR 1, L_0x55556bb05820, L_0x55556bb05950, C4<0>, C4<0>;
L_0x55556bb055c0 .functor AND 1, L_0x55556bb05a80, L_0x55556bb05550, C4<1>, C4<1>;
L_0x55556bb056d0 .functor OR 1, L_0x55556bb05490, L_0x55556bb055c0, C4<0>, C4<0>;
v0x55556ba25510_0 .net "A", 0 0, L_0x55556bb05820;  1 drivers
v0x55556ba255d0_0 .net "B", 0 0, L_0x55556bb05950;  1 drivers
v0x55556ba25690_0 .net "Cin", 0 0, L_0x55556bb05a80;  1 drivers
v0x55556ba25760_0 .net "Cout", 0 0, L_0x55556bb056d0;  1 drivers
v0x55556ba25820_0 .net "Sum", 0 0, L_0x55556bb05420;  1 drivers
v0x55556ba25930_0 .net *"_ivl_0", 0 0, L_0x55556bb053b0;  1 drivers
v0x55556ba25a10_0 .net *"_ivl_4", 0 0, L_0x55556bb05490;  1 drivers
v0x55556ba25af0_0 .net *"_ivl_6", 0 0, L_0x55556bb05550;  1 drivers
v0x55556ba25bd0_0 .net *"_ivl_8", 0 0, L_0x55556bb055c0;  1 drivers
S_0x55556ba25de0 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba24440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb05b20 .functor XOR 1, L_0x55556bb06030, L_0x55556bb061a0, C4<0>, C4<0>;
L_0x55556bb05b90 .functor XOR 1, L_0x55556bb05b20, L_0x55556bb062d0, C4<0>, C4<0>;
L_0x55556bb05c50 .functor AND 1, L_0x55556bb06030, L_0x55556bb061a0, C4<1>, C4<1>;
L_0x55556bb05d60 .functor XOR 1, L_0x55556bb06030, L_0x55556bb061a0, C4<0>, C4<0>;
L_0x55556bb05dd0 .functor AND 1, L_0x55556bb062d0, L_0x55556bb05d60, C4<1>, C4<1>;
L_0x55556bb05ee0 .functor OR 1, L_0x55556bb05c50, L_0x55556bb05dd0, C4<0>, C4<0>;
v0x55556ba26050_0 .net "A", 0 0, L_0x55556bb06030;  1 drivers
v0x55556ba26110_0 .net "B", 0 0, L_0x55556bb061a0;  1 drivers
v0x55556ba261d0_0 .net "Cin", 0 0, L_0x55556bb062d0;  1 drivers
v0x55556ba262a0_0 .net "Cout", 0 0, L_0x55556bb05ee0;  1 drivers
v0x55556ba26360_0 .net "Sum", 0 0, L_0x55556bb05b90;  1 drivers
v0x55556ba26470_0 .net *"_ivl_0", 0 0, L_0x55556bb05b20;  1 drivers
v0x55556ba26550_0 .net *"_ivl_4", 0 0, L_0x55556bb05c50;  1 drivers
v0x55556ba26630_0 .net *"_ivl_6", 0 0, L_0x55556bb05d60;  1 drivers
v0x55556ba26710_0 .net *"_ivl_8", 0 0, L_0x55556bb05dd0;  1 drivers
S_0x55556ba26920 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba24440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb06500 .functor XOR 1, L_0x55556bb06a20, L_0x55556bb06be0, C4<0>, C4<0>;
L_0x55556bb06570 .functor XOR 1, L_0x55556bb06500, L_0x55556bb06da0, C4<0>, C4<0>;
L_0x55556bb06630 .functor AND 1, L_0x55556bb06a20, L_0x55556bb06be0, C4<1>, C4<1>;
L_0x55556bb06740 .functor XOR 1, L_0x55556bb06a20, L_0x55556bb06be0, C4<0>, C4<0>;
L_0x55556bb067b0 .functor AND 1, L_0x55556bb06da0, L_0x55556bb06740, C4<1>, C4<1>;
L_0x55556bb068c0 .functor OR 1, L_0x55556bb06630, L_0x55556bb067b0, C4<0>, C4<0>;
v0x55556ba26b60_0 .net "A", 0 0, L_0x55556bb06a20;  1 drivers
v0x55556ba26c40_0 .net "B", 0 0, L_0x55556bb06be0;  1 drivers
v0x55556ba26d00_0 .net "Cin", 0 0, L_0x55556bb06da0;  1 drivers
v0x55556ba26dd0_0 .net "Cout", 0 0, L_0x55556bb068c0;  alias, 1 drivers
v0x55556ba26e90_0 .net "Sum", 0 0, L_0x55556bb06570;  1 drivers
v0x55556ba26fa0_0 .net *"_ivl_0", 0 0, L_0x55556bb06500;  1 drivers
v0x55556ba27080_0 .net *"_ivl_4", 0 0, L_0x55556bb06630;  1 drivers
v0x55556ba27160_0 .net *"_ivl_6", 0 0, L_0x55556bb06740;  1 drivers
v0x55556ba27240_0 .net *"_ivl_8", 0 0, L_0x55556bb067b0;  1 drivers
S_0x55556ba279d0 .scope module, "fa3" "FA_4bit" 24 60, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba2a9d0_0 .net "A", 3 0, L_0x55556bb09460;  1 drivers
v0x55556ba2aad0_0 .net "B", 3 0, L_0x55556bb09500;  1 drivers
v0x55556ba2abb0_0 .net "Cin", 0 0, L_0x55556bb09630;  1 drivers
v0x55556ba2ac80_0 .net "Cout", 0 0, L_0x55556bb08d40;  1 drivers
v0x55556ba2ad50_0 .net "Sum", 3 0, L_0x55556bb093c0;  1 drivers
v0x55556ba2adf0_0 .net "carry", 2 0, L_0x55556bb087f0;  1 drivers
L_0x55556bb07710 .part L_0x55556bb09460, 0, 1;
L_0x55556bb07840 .part L_0x55556bb09500, 0, 1;
L_0x55556bb07de0 .part L_0x55556bb09460, 1, 1;
L_0x55556bb07f10 .part L_0x55556bb09500, 1, 1;
L_0x55556bb08040 .part L_0x55556bb087f0, 0, 1;
L_0x55556bb084a0 .part L_0x55556bb09460, 2, 1;
L_0x55556bb085d0 .part L_0x55556bb09500, 2, 1;
L_0x55556bb08700 .part L_0x55556bb087f0, 1, 1;
L_0x55556bb087f0 .concat8 [ 1 1 1 0], L_0x55556bb07600, L_0x55556bb07c90, L_0x55556bb08390;
L_0x55556bb08ea0 .part L_0x55556bb09460, 3, 1;
L_0x55556bb09060 .part L_0x55556bb09500, 3, 1;
L_0x55556bb09220 .part L_0x55556bb087f0, 2, 1;
L_0x55556bb093c0 .concat8 [ 1 1 1 1], L_0x55556bb07350, L_0x55556bb079e0, L_0x55556bb080e0, L_0x55556bb089f0;
S_0x55556ba27c60 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba279d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb072e0 .functor XOR 1, L_0x55556bb07710, L_0x55556bb07840, C4<0>, C4<0>;
L_0x55556bb07350 .functor XOR 1, L_0x55556bb072e0, L_0x55556bb09630, C4<0>, C4<0>;
L_0x55556bb073c0 .functor AND 1, L_0x55556bb07710, L_0x55556bb07840, C4<1>, C4<1>;
L_0x55556bb074d0 .functor XOR 1, L_0x55556bb07710, L_0x55556bb07840, C4<0>, C4<0>;
L_0x55556bb07540 .functor AND 1, L_0x55556bb09630, L_0x55556bb074d0, C4<1>, C4<1>;
L_0x55556bb07600 .functor OR 1, L_0x55556bb073c0, L_0x55556bb07540, C4<0>, C4<0>;
v0x55556ba27f40_0 .net "A", 0 0, L_0x55556bb07710;  1 drivers
v0x55556ba28020_0 .net "B", 0 0, L_0x55556bb07840;  1 drivers
v0x55556ba280e0_0 .net "Cin", 0 0, L_0x55556bb09630;  alias, 1 drivers
v0x55556ba281b0_0 .net "Cout", 0 0, L_0x55556bb07600;  1 drivers
v0x55556ba28270_0 .net "Sum", 0 0, L_0x55556bb07350;  1 drivers
v0x55556ba28380_0 .net *"_ivl_0", 0 0, L_0x55556bb072e0;  1 drivers
v0x55556ba28460_0 .net *"_ivl_4", 0 0, L_0x55556bb073c0;  1 drivers
v0x55556ba28540_0 .net *"_ivl_6", 0 0, L_0x55556bb074d0;  1 drivers
v0x55556ba28620_0 .net *"_ivl_8", 0 0, L_0x55556bb07540;  1 drivers
S_0x55556ba28830 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba279d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb07970 .functor XOR 1, L_0x55556bb07de0, L_0x55556bb07f10, C4<0>, C4<0>;
L_0x55556bb079e0 .functor XOR 1, L_0x55556bb07970, L_0x55556bb08040, C4<0>, C4<0>;
L_0x55556bb07a50 .functor AND 1, L_0x55556bb07de0, L_0x55556bb07f10, C4<1>, C4<1>;
L_0x55556bb07b10 .functor XOR 1, L_0x55556bb07de0, L_0x55556bb07f10, C4<0>, C4<0>;
L_0x55556bb07b80 .functor AND 1, L_0x55556bb08040, L_0x55556bb07b10, C4<1>, C4<1>;
L_0x55556bb07c90 .functor OR 1, L_0x55556bb07a50, L_0x55556bb07b80, C4<0>, C4<0>;
v0x55556ba28a90_0 .net "A", 0 0, L_0x55556bb07de0;  1 drivers
v0x55556ba28b50_0 .net "B", 0 0, L_0x55556bb07f10;  1 drivers
v0x55556ba28c10_0 .net "Cin", 0 0, L_0x55556bb08040;  1 drivers
v0x55556ba28ce0_0 .net "Cout", 0 0, L_0x55556bb07c90;  1 drivers
v0x55556ba28da0_0 .net "Sum", 0 0, L_0x55556bb079e0;  1 drivers
v0x55556ba28eb0_0 .net *"_ivl_0", 0 0, L_0x55556bb07970;  1 drivers
v0x55556ba28f90_0 .net *"_ivl_4", 0 0, L_0x55556bb07a50;  1 drivers
v0x55556ba29070_0 .net *"_ivl_6", 0 0, L_0x55556bb07b10;  1 drivers
v0x55556ba29150_0 .net *"_ivl_8", 0 0, L_0x55556bb07b80;  1 drivers
S_0x55556ba29360 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba279d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556baeff70 .functor XOR 1, L_0x55556bb084a0, L_0x55556bb085d0, C4<0>, C4<0>;
L_0x55556bb080e0 .functor XOR 1, L_0x55556baeff70, L_0x55556bb08700, C4<0>, C4<0>;
L_0x55556bb08150 .functor AND 1, L_0x55556bb084a0, L_0x55556bb085d0, C4<1>, C4<1>;
L_0x55556bb08210 .functor XOR 1, L_0x55556bb084a0, L_0x55556bb085d0, C4<0>, C4<0>;
L_0x55556bb08280 .functor AND 1, L_0x55556bb08700, L_0x55556bb08210, C4<1>, C4<1>;
L_0x55556bb08390 .functor OR 1, L_0x55556bb08150, L_0x55556bb08280, C4<0>, C4<0>;
v0x55556ba295d0_0 .net "A", 0 0, L_0x55556bb084a0;  1 drivers
v0x55556ba29690_0 .net "B", 0 0, L_0x55556bb085d0;  1 drivers
v0x55556ba29750_0 .net "Cin", 0 0, L_0x55556bb08700;  1 drivers
v0x55556ba29820_0 .net "Cout", 0 0, L_0x55556bb08390;  1 drivers
v0x55556ba298e0_0 .net "Sum", 0 0, L_0x55556bb080e0;  1 drivers
v0x55556ba299f0_0 .net *"_ivl_0", 0 0, L_0x55556baeff70;  1 drivers
v0x55556ba29ad0_0 .net *"_ivl_4", 0 0, L_0x55556bb08150;  1 drivers
v0x55556ba29bb0_0 .net *"_ivl_6", 0 0, L_0x55556bb08210;  1 drivers
v0x55556ba29c90_0 .net *"_ivl_8", 0 0, L_0x55556bb08280;  1 drivers
S_0x55556ba29ea0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba279d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb08980 .functor XOR 1, L_0x55556bb08ea0, L_0x55556bb09060, C4<0>, C4<0>;
L_0x55556bb089f0 .functor XOR 1, L_0x55556bb08980, L_0x55556bb09220, C4<0>, C4<0>;
L_0x55556bb08ab0 .functor AND 1, L_0x55556bb08ea0, L_0x55556bb09060, C4<1>, C4<1>;
L_0x55556bb08bc0 .functor XOR 1, L_0x55556bb08ea0, L_0x55556bb09060, C4<0>, C4<0>;
L_0x55556bb08c30 .functor AND 1, L_0x55556bb09220, L_0x55556bb08bc0, C4<1>, C4<1>;
L_0x55556bb08d40 .functor OR 1, L_0x55556bb08ab0, L_0x55556bb08c30, C4<0>, C4<0>;
v0x55556ba2a0e0_0 .net "A", 0 0, L_0x55556bb08ea0;  1 drivers
v0x55556ba2a1c0_0 .net "B", 0 0, L_0x55556bb09060;  1 drivers
v0x55556ba2a280_0 .net "Cin", 0 0, L_0x55556bb09220;  1 drivers
v0x55556ba2a350_0 .net "Cout", 0 0, L_0x55556bb08d40;  alias, 1 drivers
v0x55556ba2a410_0 .net "Sum", 0 0, L_0x55556bb089f0;  1 drivers
v0x55556ba2a520_0 .net *"_ivl_0", 0 0, L_0x55556bb08980;  1 drivers
v0x55556ba2a600_0 .net *"_ivl_4", 0 0, L_0x55556bb08ab0;  1 drivers
v0x55556ba2a6e0_0 .net *"_ivl_6", 0 0, L_0x55556bb08bc0;  1 drivers
v0x55556ba2a7c0_0 .net *"_ivl_8", 0 0, L_0x55556bb08c30;  1 drivers
S_0x55556ba2af50 .scope module, "fa4" "FA_4bit" 24 61, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba2df70_0 .net "A", 3 0, L_0x55556bb0b8d0;  1 drivers
v0x55556ba2e070_0 .net "B", 3 0, L_0x55556bb0b9e0;  1 drivers
v0x55556ba2e150_0 .net "Cin", 0 0, L_0x55556bb0ba80;  1 drivers
v0x55556ba2e220_0 .net "Cout", 0 0, L_0x55556bb0b150;  1 drivers
v0x55556ba2e2f0_0 .net "Sum", 3 0, L_0x55556bb0b830;  1 drivers
v0x55556ba2e390_0 .net "carry", 2 0, L_0x55556bb0ac50;  1 drivers
L_0x55556bb09aa0 .part L_0x55556bb0b8d0, 0, 1;
L_0x55556bb09bd0 .part L_0x55556bb0b9e0, 0, 1;
L_0x55556bb0a130 .part L_0x55556bb0b8d0, 1, 1;
L_0x55556bb0a260 .part L_0x55556bb0b9e0, 1, 1;
L_0x55556bb0a390 .part L_0x55556bb0ac50, 0, 1;
L_0x55556bb0a900 .part L_0x55556bb0b8d0, 2, 1;
L_0x55556bb0aa30 .part L_0x55556bb0b9e0, 2, 1;
L_0x55556bb0ab60 .part L_0x55556bb0ac50, 1, 1;
L_0x55556bb0ac50 .concat8 [ 1 1 1 0], L_0x55556bb09990, L_0x55556bb0a020, L_0x55556bb0a7f0;
L_0x55556bb0b2b0 .part L_0x55556bb0b8d0, 3, 1;
L_0x55556bb0b4d0 .part L_0x55556bb0b9e0, 3, 1;
L_0x55556bb0b690 .part L_0x55556bb0ac50, 2, 1;
L_0x55556bb0b830 .concat8 [ 1 1 1 1], L_0x55556bb097d0, L_0x55556bb09d70, L_0x55556bb0a4a0, L_0x55556bb0ae00;
S_0x55556ba2b230 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba2af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb09760 .functor XOR 1, L_0x55556bb09aa0, L_0x55556bb09bd0, C4<0>, C4<0>;
L_0x55556bb097d0 .functor XOR 1, L_0x55556bb09760, L_0x55556bb0ba80, C4<0>, C4<0>;
L_0x55556bb09840 .functor AND 1, L_0x55556bb09aa0, L_0x55556bb09bd0, C4<1>, C4<1>;
L_0x55556bb098b0 .functor XOR 1, L_0x55556bb09aa0, L_0x55556bb09bd0, C4<0>, C4<0>;
L_0x55556bb09920 .functor AND 1, L_0x55556bb0ba80, L_0x55556bb098b0, C4<1>, C4<1>;
L_0x55556bb09990 .functor OR 1, L_0x55556bb09840, L_0x55556bb09920, C4<0>, C4<0>;
v0x55556ba2b4e0_0 .net "A", 0 0, L_0x55556bb09aa0;  1 drivers
v0x55556ba2b5c0_0 .net "B", 0 0, L_0x55556bb09bd0;  1 drivers
v0x55556ba2b680_0 .net "Cin", 0 0, L_0x55556bb0ba80;  alias, 1 drivers
v0x55556ba2b750_0 .net "Cout", 0 0, L_0x55556bb09990;  1 drivers
v0x55556ba2b810_0 .net "Sum", 0 0, L_0x55556bb097d0;  1 drivers
v0x55556ba2b920_0 .net *"_ivl_0", 0 0, L_0x55556bb09760;  1 drivers
v0x55556ba2ba00_0 .net *"_ivl_4", 0 0, L_0x55556bb09840;  1 drivers
v0x55556ba2bae0_0 .net *"_ivl_6", 0 0, L_0x55556bb098b0;  1 drivers
v0x55556ba2bbc0_0 .net *"_ivl_8", 0 0, L_0x55556bb09920;  1 drivers
S_0x55556ba2bdd0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba2af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb09d00 .functor XOR 1, L_0x55556bb0a130, L_0x55556bb0a260, C4<0>, C4<0>;
L_0x55556bb09d70 .functor XOR 1, L_0x55556bb09d00, L_0x55556bb0a390, C4<0>, C4<0>;
L_0x55556bb09de0 .functor AND 1, L_0x55556bb0a130, L_0x55556bb0a260, C4<1>, C4<1>;
L_0x55556bb09ea0 .functor XOR 1, L_0x55556bb0a130, L_0x55556bb0a260, C4<0>, C4<0>;
L_0x55556bb09f10 .functor AND 1, L_0x55556bb0a390, L_0x55556bb09ea0, C4<1>, C4<1>;
L_0x55556bb0a020 .functor OR 1, L_0x55556bb09de0, L_0x55556bb09f10, C4<0>, C4<0>;
v0x55556ba2c030_0 .net "A", 0 0, L_0x55556bb0a130;  1 drivers
v0x55556ba2c0f0_0 .net "B", 0 0, L_0x55556bb0a260;  1 drivers
v0x55556ba2c1b0_0 .net "Cin", 0 0, L_0x55556bb0a390;  1 drivers
v0x55556ba2c280_0 .net "Cout", 0 0, L_0x55556bb0a020;  1 drivers
v0x55556ba2c340_0 .net "Sum", 0 0, L_0x55556bb09d70;  1 drivers
v0x55556ba2c450_0 .net *"_ivl_0", 0 0, L_0x55556bb09d00;  1 drivers
v0x55556ba2c530_0 .net *"_ivl_4", 0 0, L_0x55556bb09de0;  1 drivers
v0x55556ba2c610_0 .net *"_ivl_6", 0 0, L_0x55556bb09ea0;  1 drivers
v0x55556ba2c6f0_0 .net *"_ivl_8", 0 0, L_0x55556bb09f10;  1 drivers
S_0x55556ba2c900 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba2af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0a430 .functor XOR 1, L_0x55556bb0a900, L_0x55556bb0aa30, C4<0>, C4<0>;
L_0x55556bb0a4a0 .functor XOR 1, L_0x55556bb0a430, L_0x55556bb0ab60, C4<0>, C4<0>;
L_0x55556bb0a560 .functor AND 1, L_0x55556bb0a900, L_0x55556bb0aa30, C4<1>, C4<1>;
L_0x55556bb0a670 .functor XOR 1, L_0x55556bb0a900, L_0x55556bb0aa30, C4<0>, C4<0>;
L_0x55556bb0a6e0 .functor AND 1, L_0x55556bb0ab60, L_0x55556bb0a670, C4<1>, C4<1>;
L_0x55556bb0a7f0 .functor OR 1, L_0x55556bb0a560, L_0x55556bb0a6e0, C4<0>, C4<0>;
v0x55556ba2cb70_0 .net "A", 0 0, L_0x55556bb0a900;  1 drivers
v0x55556ba2cc30_0 .net "B", 0 0, L_0x55556bb0aa30;  1 drivers
v0x55556ba2ccf0_0 .net "Cin", 0 0, L_0x55556bb0ab60;  1 drivers
v0x55556ba2cdc0_0 .net "Cout", 0 0, L_0x55556bb0a7f0;  1 drivers
v0x55556ba2ce80_0 .net "Sum", 0 0, L_0x55556bb0a4a0;  1 drivers
v0x55556ba2cf90_0 .net *"_ivl_0", 0 0, L_0x55556bb0a430;  1 drivers
v0x55556ba2d070_0 .net *"_ivl_4", 0 0, L_0x55556bb0a560;  1 drivers
v0x55556ba2d150_0 .net *"_ivl_6", 0 0, L_0x55556bb0a670;  1 drivers
v0x55556ba2d230_0 .net *"_ivl_8", 0 0, L_0x55556bb0a6e0;  1 drivers
S_0x55556ba2d440 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba2af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0ad90 .functor XOR 1, L_0x55556bb0b2b0, L_0x55556bb0b4d0, C4<0>, C4<0>;
L_0x55556bb0ae00 .functor XOR 1, L_0x55556bb0ad90, L_0x55556bb0b690, C4<0>, C4<0>;
L_0x55556bb0aec0 .functor AND 1, L_0x55556bb0b2b0, L_0x55556bb0b4d0, C4<1>, C4<1>;
L_0x55556bb0afd0 .functor XOR 1, L_0x55556bb0b2b0, L_0x55556bb0b4d0, C4<0>, C4<0>;
L_0x55556bb0b040 .functor AND 1, L_0x55556bb0b690, L_0x55556bb0afd0, C4<1>, C4<1>;
L_0x55556bb0b150 .functor OR 1, L_0x55556bb0aec0, L_0x55556bb0b040, C4<0>, C4<0>;
v0x55556ba2d680_0 .net "A", 0 0, L_0x55556bb0b2b0;  1 drivers
v0x55556ba2d760_0 .net "B", 0 0, L_0x55556bb0b4d0;  1 drivers
v0x55556ba2d820_0 .net "Cin", 0 0, L_0x55556bb0b690;  1 drivers
v0x55556ba2d8f0_0 .net "Cout", 0 0, L_0x55556bb0b150;  alias, 1 drivers
v0x55556ba2d9b0_0 .net "Sum", 0 0, L_0x55556bb0ae00;  1 drivers
v0x55556ba2dac0_0 .net *"_ivl_0", 0 0, L_0x55556bb0ad90;  1 drivers
v0x55556ba2dba0_0 .net *"_ivl_4", 0 0, L_0x55556bb0aec0;  1 drivers
v0x55556ba2dc80_0 .net *"_ivl_6", 0 0, L_0x55556bb0afd0;  1 drivers
v0x55556ba2dd60_0 .net *"_ivl_8", 0 0, L_0x55556bb0b040;  1 drivers
S_0x55556ba2e4f0 .scope module, "fa5" "FA_4bit" 24 62, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba314f0_0 .net "A", 3 0, L_0x55556bb0ddf0;  1 drivers
v0x55556ba315f0_0 .net "B", 3 0, L_0x55556bb0dfa0;  1 drivers
v0x55556ba316d0_0 .net "Cin", 0 0, L_0x55556bb0e0d0;  1 drivers
v0x55556ba317a0_0 .net "Cout", 0 0, L_0x55556bb0d6d0;  1 drivers
v0x55556ba31870_0 .net "Sum", 3 0, L_0x55556bb0dd50;  1 drivers
v0x55556ba31910_0 .net "carry", 2 0, L_0x55556bb0d1d0;  1 drivers
L_0x55556bb0bfe0 .part L_0x55556bb0ddf0, 0, 1;
L_0x55556bb0c110 .part L_0x55556bb0dfa0, 0, 1;
L_0x55556bb0c670 .part L_0x55556bb0ddf0, 1, 1;
L_0x55556bb0c7a0 .part L_0x55556bb0dfa0, 1, 1;
L_0x55556bb0c8d0 .part L_0x55556bb0d1d0, 0, 1;
L_0x55556bb0ce40 .part L_0x55556bb0ddf0, 2, 1;
L_0x55556bb0cfb0 .part L_0x55556bb0dfa0, 2, 1;
L_0x55556bb0d0e0 .part L_0x55556bb0d1d0, 1, 1;
L_0x55556bb0d1d0 .concat8 [ 1 1 1 0], L_0x55556bb0bed0, L_0x55556bb0c560, L_0x55556bb0cd30;
L_0x55556bb0d830 .part L_0x55556bb0ddf0, 3, 1;
L_0x55556bb0d9f0 .part L_0x55556bb0dfa0, 3, 1;
L_0x55556bb0dbb0 .part L_0x55556bb0d1d0, 2, 1;
L_0x55556bb0dd50 .concat8 [ 1 1 1 1], L_0x55556bb0bcc0, L_0x55556bb0c2b0, L_0x55556bb0c9e0, L_0x55556bb0d380;
S_0x55556ba2e780 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba2e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0b970 .functor XOR 1, L_0x55556bb0bfe0, L_0x55556bb0c110, C4<0>, C4<0>;
L_0x55556bb0bcc0 .functor XOR 1, L_0x55556bb0b970, L_0x55556bb0e0d0, C4<0>, C4<0>;
L_0x55556bb0bd30 .functor AND 1, L_0x55556bb0bfe0, L_0x55556bb0c110, C4<1>, C4<1>;
L_0x55556bb0bda0 .functor XOR 1, L_0x55556bb0bfe0, L_0x55556bb0c110, C4<0>, C4<0>;
L_0x55556bb0be10 .functor AND 1, L_0x55556bb0e0d0, L_0x55556bb0bda0, C4<1>, C4<1>;
L_0x55556bb0bed0 .functor OR 1, L_0x55556bb0bd30, L_0x55556bb0be10, C4<0>, C4<0>;
v0x55556ba2ea60_0 .net "A", 0 0, L_0x55556bb0bfe0;  1 drivers
v0x55556ba2eb40_0 .net "B", 0 0, L_0x55556bb0c110;  1 drivers
v0x55556ba2ec00_0 .net "Cin", 0 0, L_0x55556bb0e0d0;  alias, 1 drivers
v0x55556ba2ecd0_0 .net "Cout", 0 0, L_0x55556bb0bed0;  1 drivers
v0x55556ba2ed90_0 .net "Sum", 0 0, L_0x55556bb0bcc0;  1 drivers
v0x55556ba2eea0_0 .net *"_ivl_0", 0 0, L_0x55556bb0b970;  1 drivers
v0x55556ba2ef80_0 .net *"_ivl_4", 0 0, L_0x55556bb0bd30;  1 drivers
v0x55556ba2f060_0 .net *"_ivl_6", 0 0, L_0x55556bb0bda0;  1 drivers
v0x55556ba2f140_0 .net *"_ivl_8", 0 0, L_0x55556bb0be10;  1 drivers
S_0x55556ba2f350 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba2e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0c240 .functor XOR 1, L_0x55556bb0c670, L_0x55556bb0c7a0, C4<0>, C4<0>;
L_0x55556bb0c2b0 .functor XOR 1, L_0x55556bb0c240, L_0x55556bb0c8d0, C4<0>, C4<0>;
L_0x55556bb0c320 .functor AND 1, L_0x55556bb0c670, L_0x55556bb0c7a0, C4<1>, C4<1>;
L_0x55556bb0c3e0 .functor XOR 1, L_0x55556bb0c670, L_0x55556bb0c7a0, C4<0>, C4<0>;
L_0x55556bb0c450 .functor AND 1, L_0x55556bb0c8d0, L_0x55556bb0c3e0, C4<1>, C4<1>;
L_0x55556bb0c560 .functor OR 1, L_0x55556bb0c320, L_0x55556bb0c450, C4<0>, C4<0>;
v0x55556ba2f5b0_0 .net "A", 0 0, L_0x55556bb0c670;  1 drivers
v0x55556ba2f670_0 .net "B", 0 0, L_0x55556bb0c7a0;  1 drivers
v0x55556ba2f730_0 .net "Cin", 0 0, L_0x55556bb0c8d0;  1 drivers
v0x55556ba2f800_0 .net "Cout", 0 0, L_0x55556bb0c560;  1 drivers
v0x55556ba2f8c0_0 .net "Sum", 0 0, L_0x55556bb0c2b0;  1 drivers
v0x55556ba2f9d0_0 .net *"_ivl_0", 0 0, L_0x55556bb0c240;  1 drivers
v0x55556ba2fab0_0 .net *"_ivl_4", 0 0, L_0x55556bb0c320;  1 drivers
v0x55556ba2fb90_0 .net *"_ivl_6", 0 0, L_0x55556bb0c3e0;  1 drivers
v0x55556ba2fc70_0 .net *"_ivl_8", 0 0, L_0x55556bb0c450;  1 drivers
S_0x55556ba2fe80 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba2e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0c970 .functor XOR 1, L_0x55556bb0ce40, L_0x55556bb0cfb0, C4<0>, C4<0>;
L_0x55556bb0c9e0 .functor XOR 1, L_0x55556bb0c970, L_0x55556bb0d0e0, C4<0>, C4<0>;
L_0x55556bb0caa0 .functor AND 1, L_0x55556bb0ce40, L_0x55556bb0cfb0, C4<1>, C4<1>;
L_0x55556bb0cbb0 .functor XOR 1, L_0x55556bb0ce40, L_0x55556bb0cfb0, C4<0>, C4<0>;
L_0x55556bb0cc20 .functor AND 1, L_0x55556bb0d0e0, L_0x55556bb0cbb0, C4<1>, C4<1>;
L_0x55556bb0cd30 .functor OR 1, L_0x55556bb0caa0, L_0x55556bb0cc20, C4<0>, C4<0>;
v0x55556ba300f0_0 .net "A", 0 0, L_0x55556bb0ce40;  1 drivers
v0x55556ba301b0_0 .net "B", 0 0, L_0x55556bb0cfb0;  1 drivers
v0x55556ba30270_0 .net "Cin", 0 0, L_0x55556bb0d0e0;  1 drivers
v0x55556ba30340_0 .net "Cout", 0 0, L_0x55556bb0cd30;  1 drivers
v0x55556ba30400_0 .net "Sum", 0 0, L_0x55556bb0c9e0;  1 drivers
v0x55556ba30510_0 .net *"_ivl_0", 0 0, L_0x55556bb0c970;  1 drivers
v0x55556ba305f0_0 .net *"_ivl_4", 0 0, L_0x55556bb0caa0;  1 drivers
v0x55556ba306d0_0 .net *"_ivl_6", 0 0, L_0x55556bb0cbb0;  1 drivers
v0x55556ba307b0_0 .net *"_ivl_8", 0 0, L_0x55556bb0cc20;  1 drivers
S_0x55556ba309c0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba2e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0d310 .functor XOR 1, L_0x55556bb0d830, L_0x55556bb0d9f0, C4<0>, C4<0>;
L_0x55556bb0d380 .functor XOR 1, L_0x55556bb0d310, L_0x55556bb0dbb0, C4<0>, C4<0>;
L_0x55556bb0d440 .functor AND 1, L_0x55556bb0d830, L_0x55556bb0d9f0, C4<1>, C4<1>;
L_0x55556bb0d550 .functor XOR 1, L_0x55556bb0d830, L_0x55556bb0d9f0, C4<0>, C4<0>;
L_0x55556bb0d5c0 .functor AND 1, L_0x55556bb0dbb0, L_0x55556bb0d550, C4<1>, C4<1>;
L_0x55556bb0d6d0 .functor OR 1, L_0x55556bb0d440, L_0x55556bb0d5c0, C4<0>, C4<0>;
v0x55556ba30c00_0 .net "A", 0 0, L_0x55556bb0d830;  1 drivers
v0x55556ba30ce0_0 .net "B", 0 0, L_0x55556bb0d9f0;  1 drivers
v0x55556ba30da0_0 .net "Cin", 0 0, L_0x55556bb0dbb0;  1 drivers
v0x55556ba30e70_0 .net "Cout", 0 0, L_0x55556bb0d6d0;  alias, 1 drivers
v0x55556ba30f30_0 .net "Sum", 0 0, L_0x55556bb0d380;  1 drivers
v0x55556ba31040_0 .net *"_ivl_0", 0 0, L_0x55556bb0d310;  1 drivers
v0x55556ba31120_0 .net *"_ivl_4", 0 0, L_0x55556bb0d440;  1 drivers
v0x55556ba31200_0 .net *"_ivl_6", 0 0, L_0x55556bb0d550;  1 drivers
v0x55556ba312e0_0 .net *"_ivl_8", 0 0, L_0x55556bb0d5c0;  1 drivers
S_0x55556ba31a70 .scope module, "fa6" "FA_4bit" 24 63, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba34a70_0 .net "A", 3 0, L_0x55556bb10420;  1 drivers
v0x55556ba34b70_0 .net "B", 3 0, L_0x55556bb10560;  1 drivers
v0x55556ba34c50_0 .net "Cin", 0 0, L_0x55556bb10600;  1 drivers
v0x55556ba34d20_0 .net "Cout", 0 0, L_0x55556bb0fd00;  1 drivers
v0x55556ba34df0_0 .net "Sum", 3 0, L_0x55556bb10380;  1 drivers
v0x55556ba34e90_0 .net "carry", 2 0, L_0x55556bb0f800;  1 drivers
L_0x55556bb0e590 .part L_0x55556bb10420, 0, 1;
L_0x55556bb0e6c0 .part L_0x55556bb10560, 0, 1;
L_0x55556bb0ec60 .part L_0x55556bb10420, 1, 1;
L_0x55556bb0ed90 .part L_0x55556bb10560, 1, 1;
L_0x55556bb0eec0 .part L_0x55556bb0f800, 0, 1;
L_0x55556bb0f470 .part L_0x55556bb10420, 2, 1;
L_0x55556bb0f5e0 .part L_0x55556bb10560, 2, 1;
L_0x55556bb0f710 .part L_0x55556bb0f800, 1, 1;
L_0x55556bb0f800 .concat8 [ 1 1 1 0], L_0x55556bb0e440, L_0x55556bb0eb10, L_0x55556bb0f320;
L_0x55556bb0fe60 .part L_0x55556bb10420, 3, 1;
L_0x55556bb10020 .part L_0x55556bb10560, 3, 1;
L_0x55556bb101e0 .part L_0x55556bb0f800, 2, 1;
L_0x55556bb10380 .concat8 [ 1 1 1 1], L_0x55556bb0e1e0, L_0x55556bb0e860, L_0x55556bb0efd0, L_0x55556bb0f9b0;
S_0x55556ba31d00 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba31a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0e170 .functor XOR 1, L_0x55556bb0e590, L_0x55556bb0e6c0, C4<0>, C4<0>;
L_0x55556bb0e1e0 .functor XOR 1, L_0x55556bb0e170, L_0x55556bb10600, C4<0>, C4<0>;
L_0x55556bb0e250 .functor AND 1, L_0x55556bb0e590, L_0x55556bb0e6c0, C4<1>, C4<1>;
L_0x55556bb0e310 .functor XOR 1, L_0x55556bb0e590, L_0x55556bb0e6c0, C4<0>, C4<0>;
L_0x55556bb0e380 .functor AND 1, L_0x55556bb10600, L_0x55556bb0e310, C4<1>, C4<1>;
L_0x55556bb0e440 .functor OR 1, L_0x55556bb0e250, L_0x55556bb0e380, C4<0>, C4<0>;
v0x55556ba31fe0_0 .net "A", 0 0, L_0x55556bb0e590;  1 drivers
v0x55556ba320c0_0 .net "B", 0 0, L_0x55556bb0e6c0;  1 drivers
v0x55556ba32180_0 .net "Cin", 0 0, L_0x55556bb10600;  alias, 1 drivers
v0x55556ba32250_0 .net "Cout", 0 0, L_0x55556bb0e440;  1 drivers
v0x55556ba32310_0 .net "Sum", 0 0, L_0x55556bb0e1e0;  1 drivers
v0x55556ba32420_0 .net *"_ivl_0", 0 0, L_0x55556bb0e170;  1 drivers
v0x55556ba32500_0 .net *"_ivl_4", 0 0, L_0x55556bb0e250;  1 drivers
v0x55556ba325e0_0 .net *"_ivl_6", 0 0, L_0x55556bb0e310;  1 drivers
v0x55556ba326c0_0 .net *"_ivl_8", 0 0, L_0x55556bb0e380;  1 drivers
S_0x55556ba328d0 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba31a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0e7f0 .functor XOR 1, L_0x55556bb0ec60, L_0x55556bb0ed90, C4<0>, C4<0>;
L_0x55556bb0e860 .functor XOR 1, L_0x55556bb0e7f0, L_0x55556bb0eec0, C4<0>, C4<0>;
L_0x55556bb0e8d0 .functor AND 1, L_0x55556bb0ec60, L_0x55556bb0ed90, C4<1>, C4<1>;
L_0x55556bb0e990 .functor XOR 1, L_0x55556bb0ec60, L_0x55556bb0ed90, C4<0>, C4<0>;
L_0x55556bb0ea00 .functor AND 1, L_0x55556bb0eec0, L_0x55556bb0e990, C4<1>, C4<1>;
L_0x55556bb0eb10 .functor OR 1, L_0x55556bb0e8d0, L_0x55556bb0ea00, C4<0>, C4<0>;
v0x55556ba32b30_0 .net "A", 0 0, L_0x55556bb0ec60;  1 drivers
v0x55556ba32bf0_0 .net "B", 0 0, L_0x55556bb0ed90;  1 drivers
v0x55556ba32cb0_0 .net "Cin", 0 0, L_0x55556bb0eec0;  1 drivers
v0x55556ba32d80_0 .net "Cout", 0 0, L_0x55556bb0eb10;  1 drivers
v0x55556ba32e40_0 .net "Sum", 0 0, L_0x55556bb0e860;  1 drivers
v0x55556ba32f50_0 .net *"_ivl_0", 0 0, L_0x55556bb0e7f0;  1 drivers
v0x55556ba33030_0 .net *"_ivl_4", 0 0, L_0x55556bb0e8d0;  1 drivers
v0x55556ba33110_0 .net *"_ivl_6", 0 0, L_0x55556bb0e990;  1 drivers
v0x55556ba331f0_0 .net *"_ivl_8", 0 0, L_0x55556bb0ea00;  1 drivers
S_0x55556ba33400 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba31a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0ef60 .functor XOR 1, L_0x55556bb0f470, L_0x55556bb0f5e0, C4<0>, C4<0>;
L_0x55556bb0efd0 .functor XOR 1, L_0x55556bb0ef60, L_0x55556bb0f710, C4<0>, C4<0>;
L_0x55556bb0f090 .functor AND 1, L_0x55556bb0f470, L_0x55556bb0f5e0, C4<1>, C4<1>;
L_0x55556bb0f1a0 .functor XOR 1, L_0x55556bb0f470, L_0x55556bb0f5e0, C4<0>, C4<0>;
L_0x55556bb0f210 .functor AND 1, L_0x55556bb0f710, L_0x55556bb0f1a0, C4<1>, C4<1>;
L_0x55556bb0f320 .functor OR 1, L_0x55556bb0f090, L_0x55556bb0f210, C4<0>, C4<0>;
v0x55556ba33670_0 .net "A", 0 0, L_0x55556bb0f470;  1 drivers
v0x55556ba33730_0 .net "B", 0 0, L_0x55556bb0f5e0;  1 drivers
v0x55556ba337f0_0 .net "Cin", 0 0, L_0x55556bb0f710;  1 drivers
v0x55556ba338c0_0 .net "Cout", 0 0, L_0x55556bb0f320;  1 drivers
v0x55556ba33980_0 .net "Sum", 0 0, L_0x55556bb0efd0;  1 drivers
v0x55556ba33a90_0 .net *"_ivl_0", 0 0, L_0x55556bb0ef60;  1 drivers
v0x55556ba33b70_0 .net *"_ivl_4", 0 0, L_0x55556bb0f090;  1 drivers
v0x55556ba33c50_0 .net *"_ivl_6", 0 0, L_0x55556bb0f1a0;  1 drivers
v0x55556ba33d30_0 .net *"_ivl_8", 0 0, L_0x55556bb0f210;  1 drivers
S_0x55556ba33f40 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba31a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb0f940 .functor XOR 1, L_0x55556bb0fe60, L_0x55556bb10020, C4<0>, C4<0>;
L_0x55556bb0f9b0 .functor XOR 1, L_0x55556bb0f940, L_0x55556bb101e0, C4<0>, C4<0>;
L_0x55556bb0fa70 .functor AND 1, L_0x55556bb0fe60, L_0x55556bb10020, C4<1>, C4<1>;
L_0x55556bb0fb80 .functor XOR 1, L_0x55556bb0fe60, L_0x55556bb10020, C4<0>, C4<0>;
L_0x55556bb0fbf0 .functor AND 1, L_0x55556bb101e0, L_0x55556bb0fb80, C4<1>, C4<1>;
L_0x55556bb0fd00 .functor OR 1, L_0x55556bb0fa70, L_0x55556bb0fbf0, C4<0>, C4<0>;
v0x55556ba34180_0 .net "A", 0 0, L_0x55556bb0fe60;  1 drivers
v0x55556ba34260_0 .net "B", 0 0, L_0x55556bb10020;  1 drivers
v0x55556ba34320_0 .net "Cin", 0 0, L_0x55556bb101e0;  1 drivers
v0x55556ba343f0_0 .net "Cout", 0 0, L_0x55556bb0fd00;  alias, 1 drivers
v0x55556ba344b0_0 .net "Sum", 0 0, L_0x55556bb0f9b0;  1 drivers
v0x55556ba345c0_0 .net *"_ivl_0", 0 0, L_0x55556bb0f940;  1 drivers
v0x55556ba346a0_0 .net *"_ivl_4", 0 0, L_0x55556bb0fa70;  1 drivers
v0x55556ba34780_0 .net *"_ivl_6", 0 0, L_0x55556bb0fb80;  1 drivers
v0x55556ba34860_0 .net *"_ivl_8", 0 0, L_0x55556bb0fbf0;  1 drivers
S_0x55556ba34ff0 .scope module, "fa7" "FA_4bit" 24 64, 24 24 0, S_0x55556ba1d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55556ba37ff0_0 .net "A", 3 0, L_0x55556bb12a40;  1 drivers
v0x55556ba380f0_0 .net "B", 3 0, L_0x55556bb106a0;  1 drivers
v0x55556ba381d0_0 .net "Cin", 0 0, L_0x55556bb12cb0;  1 drivers
v0x55556ba382a0_0 .net "Cout", 0 0, L_0x55556bb12330;  alias, 1 drivers
v0x55556ba38370_0 .net "Sum", 3 0, L_0x55556bb129a0;  1 drivers
v0x55556ba38410_0 .net "carry", 2 0, L_0x55556bb11e30;  1 drivers
L_0x55556bb10bc0 .part L_0x55556bb12a40, 0, 1;
L_0x55556bb10cf0 .part L_0x55556bb106a0, 0, 1;
L_0x55556bb11290 .part L_0x55556bb12a40, 1, 1;
L_0x55556bb113c0 .part L_0x55556bb106a0, 1, 1;
L_0x55556bb114f0 .part L_0x55556bb11e30, 0, 1;
L_0x55556bb11aa0 .part L_0x55556bb12a40, 2, 1;
L_0x55556bb11c10 .part L_0x55556bb106a0, 2, 1;
L_0x55556bb11d40 .part L_0x55556bb11e30, 1, 1;
L_0x55556bb11e30 .concat8 [ 1 1 1 0], L_0x55556bb10a70, L_0x55556bb11140, L_0x55556bb11950;
L_0x55556bb12480 .part L_0x55556bb12a40, 3, 1;
L_0x55556bb12640 .part L_0x55556bb106a0, 3, 1;
L_0x55556bb12800 .part L_0x55556bb11e30, 2, 1;
L_0x55556bb129a0 .concat8 [ 1 1 1 1], L_0x55556bb107c0, L_0x55556bb10e90, L_0x55556bb11600, L_0x55556bb11fe0;
S_0x55556ba35280 .scope module, "fa0" "FA_1bit" 24 34, 24 6 0, S_0x55556ba34ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb10750 .functor XOR 1, L_0x55556bb10bc0, L_0x55556bb10cf0, C4<0>, C4<0>;
L_0x55556bb107c0 .functor XOR 1, L_0x55556bb10750, L_0x55556bb12cb0, C4<0>, C4<0>;
L_0x55556bb10830 .functor AND 1, L_0x55556bb10bc0, L_0x55556bb10cf0, C4<1>, C4<1>;
L_0x55556bb10940 .functor XOR 1, L_0x55556bb10bc0, L_0x55556bb10cf0, C4<0>, C4<0>;
L_0x55556bb109b0 .functor AND 1, L_0x55556bb12cb0, L_0x55556bb10940, C4<1>, C4<1>;
L_0x55556bb10a70 .functor OR 1, L_0x55556bb10830, L_0x55556bb109b0, C4<0>, C4<0>;
v0x55556ba35560_0 .net "A", 0 0, L_0x55556bb10bc0;  1 drivers
v0x55556ba35640_0 .net "B", 0 0, L_0x55556bb10cf0;  1 drivers
v0x55556ba35700_0 .net "Cin", 0 0, L_0x55556bb12cb0;  alias, 1 drivers
v0x55556ba357d0_0 .net "Cout", 0 0, L_0x55556bb10a70;  1 drivers
v0x55556ba35890_0 .net "Sum", 0 0, L_0x55556bb107c0;  1 drivers
v0x55556ba359a0_0 .net *"_ivl_0", 0 0, L_0x55556bb10750;  1 drivers
v0x55556ba35a80_0 .net *"_ivl_4", 0 0, L_0x55556bb10830;  1 drivers
v0x55556ba35b60_0 .net *"_ivl_6", 0 0, L_0x55556bb10940;  1 drivers
v0x55556ba35c40_0 .net *"_ivl_8", 0 0, L_0x55556bb109b0;  1 drivers
S_0x55556ba35e50 .scope module, "fa1" "FA_1bit" 24 35, 24 6 0, S_0x55556ba34ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb10e20 .functor XOR 1, L_0x55556bb11290, L_0x55556bb113c0, C4<0>, C4<0>;
L_0x55556bb10e90 .functor XOR 1, L_0x55556bb10e20, L_0x55556bb114f0, C4<0>, C4<0>;
L_0x55556bb10f00 .functor AND 1, L_0x55556bb11290, L_0x55556bb113c0, C4<1>, C4<1>;
L_0x55556bb10fc0 .functor XOR 1, L_0x55556bb11290, L_0x55556bb113c0, C4<0>, C4<0>;
L_0x55556bb11030 .functor AND 1, L_0x55556bb114f0, L_0x55556bb10fc0, C4<1>, C4<1>;
L_0x55556bb11140 .functor OR 1, L_0x55556bb10f00, L_0x55556bb11030, C4<0>, C4<0>;
v0x55556ba360b0_0 .net "A", 0 0, L_0x55556bb11290;  1 drivers
v0x55556ba36170_0 .net "B", 0 0, L_0x55556bb113c0;  1 drivers
v0x55556ba36230_0 .net "Cin", 0 0, L_0x55556bb114f0;  1 drivers
v0x55556ba36300_0 .net "Cout", 0 0, L_0x55556bb11140;  1 drivers
v0x55556ba363c0_0 .net "Sum", 0 0, L_0x55556bb10e90;  1 drivers
v0x55556ba364d0_0 .net *"_ivl_0", 0 0, L_0x55556bb10e20;  1 drivers
v0x55556ba365b0_0 .net *"_ivl_4", 0 0, L_0x55556bb10f00;  1 drivers
v0x55556ba36690_0 .net *"_ivl_6", 0 0, L_0x55556bb10fc0;  1 drivers
v0x55556ba36770_0 .net *"_ivl_8", 0 0, L_0x55556bb11030;  1 drivers
S_0x55556ba36980 .scope module, "fa2" "FA_1bit" 24 36, 24 6 0, S_0x55556ba34ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb11590 .functor XOR 1, L_0x55556bb11aa0, L_0x55556bb11c10, C4<0>, C4<0>;
L_0x55556bb11600 .functor XOR 1, L_0x55556bb11590, L_0x55556bb11d40, C4<0>, C4<0>;
L_0x55556bb116c0 .functor AND 1, L_0x55556bb11aa0, L_0x55556bb11c10, C4<1>, C4<1>;
L_0x55556bb117d0 .functor XOR 1, L_0x55556bb11aa0, L_0x55556bb11c10, C4<0>, C4<0>;
L_0x55556bb11840 .functor AND 1, L_0x55556bb11d40, L_0x55556bb117d0, C4<1>, C4<1>;
L_0x55556bb11950 .functor OR 1, L_0x55556bb116c0, L_0x55556bb11840, C4<0>, C4<0>;
v0x55556ba36bf0_0 .net "A", 0 0, L_0x55556bb11aa0;  1 drivers
v0x55556ba36cb0_0 .net "B", 0 0, L_0x55556bb11c10;  1 drivers
v0x55556ba36d70_0 .net "Cin", 0 0, L_0x55556bb11d40;  1 drivers
v0x55556ba36e40_0 .net "Cout", 0 0, L_0x55556bb11950;  1 drivers
v0x55556ba36f00_0 .net "Sum", 0 0, L_0x55556bb11600;  1 drivers
v0x55556ba37010_0 .net *"_ivl_0", 0 0, L_0x55556bb11590;  1 drivers
v0x55556ba370f0_0 .net *"_ivl_4", 0 0, L_0x55556bb116c0;  1 drivers
v0x55556ba371d0_0 .net *"_ivl_6", 0 0, L_0x55556bb117d0;  1 drivers
v0x55556ba372b0_0 .net *"_ivl_8", 0 0, L_0x55556bb11840;  1 drivers
S_0x55556ba374c0 .scope module, "fa3" "FA_1bit" 24 37, 24 6 0, S_0x55556ba34ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55556bb11f70 .functor XOR 1, L_0x55556bb12480, L_0x55556bb12640, C4<0>, C4<0>;
L_0x55556bb11fe0 .functor XOR 1, L_0x55556bb11f70, L_0x55556bb12800, C4<0>, C4<0>;
L_0x55556bb120a0 .functor AND 1, L_0x55556bb12480, L_0x55556bb12640, C4<1>, C4<1>;
L_0x55556bb121b0 .functor XOR 1, L_0x55556bb12480, L_0x55556bb12640, C4<0>, C4<0>;
L_0x55556bb12220 .functor AND 1, L_0x55556bb12800, L_0x55556bb121b0, C4<1>, C4<1>;
L_0x55556bb12330 .functor OR 1, L_0x55556bb120a0, L_0x55556bb12220, C4<0>, C4<0>;
v0x55556ba37700_0 .net "A", 0 0, L_0x55556bb12480;  1 drivers
v0x55556ba377e0_0 .net "B", 0 0, L_0x55556bb12640;  1 drivers
v0x55556ba378a0_0 .net "Cin", 0 0, L_0x55556bb12800;  1 drivers
v0x55556ba37970_0 .net "Cout", 0 0, L_0x55556bb12330;  alias, 1 drivers
v0x55556ba37a30_0 .net "Sum", 0 0, L_0x55556bb11fe0;  1 drivers
v0x55556ba37b40_0 .net *"_ivl_0", 0 0, L_0x55556bb11f70;  1 drivers
v0x55556ba37c20_0 .net *"_ivl_4", 0 0, L_0x55556bb120a0;  1 drivers
v0x55556ba37d00_0 .net *"_ivl_6", 0 0, L_0x55556bb121b0;  1 drivers
v0x55556ba37de0_0 .net *"_ivl_8", 0 0, L_0x55556bb12220;  1 drivers
S_0x55556ba3bda0 .scope module, "u_stage_mem" "stage_mem" 14 419, 31 1 0, S_0x55556b70cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_alu_result";
    .port_info 3 /INPUT 32 "i_store_data";
    .port_info 4 /INPUT 1 "i_mem_write";
    .port_info 5 /INPUT 1 "i_mem_read";
    .port_info 6 /INPUT 3 "i_funct3";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 32 "i_io_sw";
    .port_info 11 /OUTPUT 32 "o_io_ledr";
    .port_info 12 /OUTPUT 32 "o_io_ledg";
    .port_info 13 /OUTPUT 7 "o_io_hex0";
    .port_info 14 /OUTPUT 7 "o_io_hex1";
    .port_info 15 /OUTPUT 7 "o_io_hex2";
    .port_info 16 /OUTPUT 7 "o_io_hex3";
    .port_info 17 /OUTPUT 7 "o_io_hex4";
    .port_info 18 /OUTPUT 7 "o_io_hex5";
    .port_info 19 /OUTPUT 7 "o_io_hex6";
    .port_info 20 /OUTPUT 7 "o_io_hex7";
    .port_info 21 /OUTPUT 32 "o_io_lcd";
    .port_info 22 /OUTPUT 32 "o_dmem_rdata";
    .port_info 23 /OUTPUT 32 "o_io_rdata";
L_0x55556bb9b9d0 .functor AND 1, v0x55556b7036c0_0, L_0x55556bb9b930, C4<1>, C4<1>;
L_0x55556bb9bb30 .functor AND 1, L_0x55556bb9b9d0, L_0x55556bb9ba90, C4<1>, C4<1>;
L_0x55556bb9bc40 .functor AND 1, L_0x55556bb9bb30, v0x55556b704c20_0, C4<1>, C4<1>;
L_0x55556bb9c940 .functor BUFZ 32, v0x55556ba3f3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb9ca00 .functor BUFZ 32, v0x55556ba3f2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556bb9cac0 .functor BUFZ 32, v0x55556ba3f1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556ba40250_0 .net *"_ivl_1", 0 0, L_0x55556bb9b930;  1 drivers
v0x55556ba40330_0 .net *"_ivl_3", 0 0, L_0x55556bb9b9d0;  1 drivers
v0x55556ba403f0_0 .net *"_ivl_5", 0 0, L_0x55556bb9ba90;  1 drivers
v0x55556ba40490_0 .net *"_ivl_7", 0 0, L_0x55556bb9bb30;  1 drivers
v0x55556ba40550_0 .net "b_io_hexh", 31 0, v0x55556ba3f040_0;  1 drivers
v0x55556ba40660_0 .net "b_io_hexl", 31 0, v0x55556ba3f120_0;  1 drivers
v0x55556ba40700_0 .net "b_io_lcd", 31 0, v0x55556ba3f1e0_0;  1 drivers
v0x55556ba407d0_0 .net "b_io_ledg", 31 0, v0x55556ba3f2c0_0;  1 drivers
v0x55556ba408a0_0 .net "b_io_ledr", 31 0, v0x55556ba3f3f0_0;  1 drivers
v0x55556ba40970_0 .net "b_io_sw", 31 0, v0x55556ba3d860_0;  1 drivers
v0x55556ba40a40_0 .var "dmem_byte_enable", 3 0;
v0x55556ba40b10_0 .var "dmem_write_data", 31 0;
v0x55556ba40be0_0 .net "f_dmem_valid", 0 0, L_0x55556bb9bda0;  1 drivers
v0x55556ba40cb0_0 .net "f_dmem_wren", 0 0, L_0x55556bb9c400;  1 drivers
v0x55556ba40d80_0 .net "f_io_valid", 0 0, L_0x55556bb9c2f0;  1 drivers
v0x55556ba40e20_0 .net "i_alu_result", 31 0, v0x55556b7065e0_0;  alias, 1 drivers
v0x55556ba40ec0_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556ba41070_0 .net "i_ctrl_bubble", 0 0, v0x55556b7066c0_0;  alias, 1 drivers
v0x55556ba41110_0 .net "i_ctrl_kill", 0 0, v0x55556b705450_0;  alias, 1 drivers
v0x55556ba411b0_0 .net "i_ctrl_valid", 0 0, v0x55556b7036c0_0;  alias, 1 drivers
v0x55556ba412e0_0 .net "i_funct3", 2 0, v0x55556b707600_0;  alias, 1 drivers
v0x55556ba41380_0 .net "i_io_sw", 31 0, L_0x55556bb9e410;  alias, 1 drivers
v0x55556ba41420_0 .net "i_mem_read", 0 0, v0x55556b705510_0;  alias, 1 drivers
v0x55556ba414c0_0 .net "i_mem_write", 0 0, v0x55556b704c20_0;  alias, 1 drivers
v0x55556ba41560_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556ba41600_0 .net "i_store_data", 31 0, v0x55556b701080_0;  alias, 1 drivers
v0x55556ba416a0_0 .var "io_rdata_comb", 31 0;
v0x55556ba41780_0 .net "lsu_store_en", 0 0, L_0x55556bb9bc40;  1 drivers
v0x55556ba41840_0 .var "misaligned_access", 0 0;
v0x55556ba41900_0 .net "o_dmem_rdata", 31 0, L_0x55556bb9c790;  alias, 1 drivers
v0x55556ba419c0_0 .net "o_io_hex0", 6 0, L_0x55556bb9cb80;  alias, 1 drivers
v0x55556ba41a80_0 .net "o_io_hex1", 6 0, L_0x55556bb9cc70;  alias, 1 drivers
v0x55556ba41b60_0 .net "o_io_hex2", 6 0, L_0x55556bb9cd10;  alias, 1 drivers
v0x55556ba41e50_0 .net "o_io_hex3", 6 0, L_0x55556bb9cdb0;  alias, 1 drivers
v0x55556ba41f30_0 .net "o_io_hex4", 6 0, L_0x55556bb9ce50;  alias, 1 drivers
v0x55556ba42010_0 .net "o_io_hex5", 6 0, L_0x55556bb9cf40;  alias, 1 drivers
v0x55556ba420f0_0 .net "o_io_hex6", 6 0, L_0x55556bb9cfe0;  alias, 1 drivers
v0x55556ba421d0_0 .net "o_io_hex7", 6 0, L_0x55556bb9d080;  alias, 1 drivers
v0x55556ba422b0_0 .net "o_io_lcd", 31 0, L_0x55556bb9cac0;  alias, 1 drivers
v0x55556ba42390_0 .net "o_io_ledg", 31 0, L_0x55556bb9ca00;  alias, 1 drivers
v0x55556ba42470_0 .net "o_io_ledr", 31 0, L_0x55556bb9c940;  alias, 1 drivers
v0x55556ba42550_0 .var "o_io_rdata", 31 0;
E_0x55556b485530/0 .event anyedge, v0x55556ba3e7e0_0, v0x55556b7065e0_0, v0x55556ba3d860_0, v0x55556ba3f3f0_0;
E_0x55556b485530/1 .event anyedge, v0x55556ba3f2c0_0, v0x55556ba3f120_0, v0x55556ba3f040_0, v0x55556ba3f1e0_0;
E_0x55556b485530 .event/or E_0x55556b485530/0, E_0x55556b485530/1;
E_0x55556b7f70c0/0 .event anyedge, v0x55556b701080_0, v0x55556ba41780_0, v0x55556ba3e720_0, v0x55556ba41840_0;
E_0x55556b7f70c0/1 .event anyedge, v0x55556b707600_0, v0x55556b7065e0_0;
E_0x55556b7f70c0 .event/or E_0x55556b7f70c0/0, E_0x55556b7f70c0/1;
E_0x55556ba3c2f0 .event anyedge, v0x55556b707600_0, v0x55556b7065e0_0;
L_0x55556bb9b930 .reduce/nor v0x55556b7066c0_0;
L_0x55556bb9ba90 .reduce/nor v0x55556b705450_0;
L_0x55556bb9c850 .part v0x55556b7065e0_0, 0, 16;
L_0x55556bb9cb80 .part v0x55556ba3f120_0, 0, 7;
L_0x55556bb9cc70 .part v0x55556ba3f120_0, 8, 7;
L_0x55556bb9cd10 .part v0x55556ba3f120_0, 16, 7;
L_0x55556bb9cdb0 .part v0x55556ba3f120_0, 24, 7;
L_0x55556bb9ce50 .part v0x55556ba3f040_0, 0, 7;
L_0x55556bb9cf40 .part v0x55556ba3f040_0, 8, 7;
L_0x55556bb9cfe0 .part v0x55556ba3f040_0, 16, 7;
L_0x55556bb9d080 .part v0x55556ba3f040_0, 24, 7;
S_0x55556ba3c350 .scope module, "dmem_inst" "dmem" 31 119, 6 7 0, S_0x55556ba3bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x55556ba3c550 .param/l "DEPTH" 1 6 16, +C4<00000000000000000100000000000000>;
L_0x55556bb9c790 .functor BUFZ 32, L_0x55556bb9c560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556ba3ca30_0 .net *"_ivl_2", 31 0, L_0x55556bb9c560;  1 drivers
v0x55556ba3cb30_0 .net *"_ivl_4", 15 0, L_0x55556bb9c600;  1 drivers
L_0x7fce156f9030 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556ba3cc10_0 .net *"_ivl_7", 1 0, L_0x7fce156f9030;  1 drivers
v0x55556ba3cd00_0 .net "address", 15 0, L_0x55556bb9c850;  1 drivers
v0x55556ba3cde0_0 .net "data", 31 0, v0x55556ba40b10_0;  1 drivers
v0x55556ba3cf10_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556ba3d0c0_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556ba3d160 .array "mem", 16383 0, 31 0;
v0x55556ba3d310_0 .net "q", 31 0, L_0x55556bb9c790;  alias, 1 drivers
v0x55556ba3d3f0_0 .net "word_addr", 13 0, L_0x55556bb9c4c0;  1 drivers
v0x55556ba3d4d0_0 .net "wren", 3 0, v0x55556ba40a40_0;  1 drivers
L_0x55556bb9c4c0 .part L_0x55556bb9c850, 2, 14;
L_0x55556bb9c560 .array/port v0x55556ba3d160, L_0x55556bb9c600;
L_0x55556bb9c600 .concat [ 14 2 0 0], L_0x55556bb9c4c0, L_0x7fce156f9030;
S_0x55556ba3c730 .scope begin, "$unm_blk_131" "$unm_blk_131" 6 26, 6 26 0, S_0x55556ba3c350;
 .timescale 0 0;
v0x55556ba3c930_0 .var/i "i", 31 0;
S_0x55556ba3d6b0 .scope module, "u_in_buf" "input_buffer" 31 129, 7 6 0, S_0x55556ba3bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x55556ba3d860_0 .var "b_io_sw", 31 0;
v0x55556ba3d940_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556ba3da00_0 .net "i_io_sw", 31 0, L_0x55556bb9e410;  alias, 1 drivers
v0x55556ba3dad0_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
S_0x55556ba3dd30 .scope module, "u_mux" "input_mux" 31 52, 9 6 0, S_0x55556ba3bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55556bb9c2f0 .functor OR 1, L_0x55556bb9bfd0, L_0x55556bb9c1b0, C4<0>, C4<0>;
L_0x55556bb9c400 .functor AND 1, v0x55556b704c20_0, L_0x55556bb9bda0, C4<1>, C4<1>;
v0x55556ba3df40_0 .net *"_ivl_1", 20 0, L_0x55556bb9bd00;  1 drivers
v0x55556ba3e020_0 .net *"_ivl_10", 0 0, L_0x55556bb9bfd0;  1 drivers
v0x55556ba3e0e0_0 .net *"_ivl_13", 15 0, L_0x55556bb9c110;  1 drivers
L_0x7fce156f8fe8 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55556ba3e1d0_0 .net/2u *"_ivl_14", 15 0, L_0x7fce156f8fe8;  1 drivers
v0x55556ba3e2b0_0 .net *"_ivl_16", 0 0, L_0x55556bb9c1b0;  1 drivers
L_0x7fce156f8f58 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556ba3e3c0_0 .net/2u *"_ivl_2", 20 0, L_0x7fce156f8f58;  1 drivers
v0x55556ba3e4a0_0 .net *"_ivl_7", 15 0, L_0x55556bb9bf30;  1 drivers
L_0x7fce156f8fa0 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556ba3e580_0 .net/2u *"_ivl_8", 15 0, L_0x7fce156f8fa0;  1 drivers
v0x55556ba3e660_0 .net "f_dmem_valid", 0 0, L_0x55556bb9bda0;  alias, 1 drivers
v0x55556ba3e720_0 .net "f_dmem_wren", 0 0, L_0x55556bb9c400;  alias, 1 drivers
v0x55556ba3e7e0_0 .net "f_io_valid", 0 0, L_0x55556bb9c2f0;  alias, 1 drivers
v0x55556ba3e8a0_0 .net "i_lsu_addr", 31 0, v0x55556b7065e0_0;  alias, 1 drivers
v0x55556ba3e9f0_0 .net "i_lsu_wren", 0 0, v0x55556b704c20_0;  alias, 1 drivers
L_0x55556bb9bd00 .part v0x55556b7065e0_0, 11, 21;
L_0x55556bb9bda0 .cmp/eq 21, L_0x55556bb9bd00, L_0x7fce156f8f58;
L_0x55556bb9bf30 .part v0x55556b7065e0_0, 16, 16;
L_0x55556bb9bfd0 .cmp/eq 16, L_0x55556bb9bf30, L_0x7fce156f8fa0;
L_0x55556bb9c110 .part v0x55556b7065e0_0, 16, 16;
L_0x55556bb9c1b0 .cmp/eq 16, L_0x55556bb9c110, L_0x7fce156f8fe8;
S_0x55556ba3eb40 .scope module, "u_out_buf" "output_buffer" 31 137, 8 7 0, S_0x55556ba3bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x55556ba3ef40_0 .var "addr_offset_comb", 1 0;
v0x55556ba3f040_0 .var "b_io_hexh", 31 0;
v0x55556ba3f120_0 .var "b_io_hexl", 31 0;
v0x55556ba3f1e0_0 .var "b_io_lcd", 31 0;
v0x55556ba3f2c0_0 .var "b_io_ledg", 31 0;
v0x55556ba3f3f0_0 .var "b_io_ledr", 31 0;
v0x55556ba3f4d0_0 .net "i_clk", 0 0, v0x55556ba4b3f0_0;  alias, 1 drivers
v0x55556ba3f570_0 .net "i_ctrl_bubble", 0 0, v0x55556b7066c0_0;  alias, 1 drivers
v0x55556ba3f610_0 .net "i_ctrl_kill", 0 0, v0x55556b705450_0;  alias, 1 drivers
v0x55556ba3f740_0 .net "i_ctrl_valid", 0 0, v0x55556b7036c0_0;  alias, 1 drivers
v0x55556ba3f7e0_0 .net "i_funct3", 2 0, v0x55556b707600_0;  alias, 1 drivers
v0x55556ba3f8f0_0 .net "i_io_addr", 31 0, v0x55556b7065e0_0;  alias, 1 drivers
v0x55556ba3f9b0_0 .net "i_io_valid", 0 0, L_0x55556bb9c2f0;  alias, 1 drivers
v0x55556ba3fa50_0 .net "i_mem_write", 0 0, v0x55556b704c20_0;  alias, 1 drivers
v0x55556ba3fb40_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556ba3fbe0_0 .net "i_st_data", 31 0, v0x55556b701080_0;  alias, 1 drivers
v0x55556ba3fc80_0 .var "io_write_enable_comb", 0 0;
v0x55556ba3fe30_0 .var "write_data_comb", 31 0;
v0x55556ba3ff10_0 .var "write_mask_comb", 31 0;
E_0x55556ba3c620/0 .event anyedge, v0x55556b704c20_0, v0x55556ba3e7e0_0, v0x55556b7036c0_0, v0x55556b7066c0_0;
E_0x55556ba3c620/1 .event anyedge, v0x55556b705450_0, v0x55556b7065e0_0, v0x55556ba3fc80_0, v0x55556b707600_0;
E_0x55556ba3c620/2 .event anyedge, v0x55556ba3ef40_0, v0x55556b701080_0;
E_0x55556ba3c620 .event/or E_0x55556ba3c620/0, E_0x55556ba3c620/1, E_0x55556ba3c620/2;
S_0x55556ba4af60 .scope module, "u_clkdiv" "clock_10M" 33 17, 34 7 0, S_0x55556b6acf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk50";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /OUTPUT 1 "o_clk";
v0x55556ba4b190_0 .net "clk50", 0 0, o0x7fce15757f78;  alias, 0 drivers
v0x55556ba4b270_0 .var "count", 2 0;
v0x55556ba4b350_0 .net "i_reset", 0 0, L_0x55556baff320;  alias, 1 drivers
v0x55556ba4b3f0_0 .var "o_clk", 0 0;
E_0x55556ba4b110/0 .event negedge, v0x55556b709750_0;
E_0x55556ba4b110/1 .event posedge, v0x55556ba4b190_0;
E_0x55556ba4b110 .event/or E_0x55556ba4b110/0, E_0x55556ba4b110/1;
    .scope S_0x55556b69c940;
T_3 ;
    %wait E_0x55556ae5d480;
    %load/vec4 v0x55556b372000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b621b40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55556b660f20_0;
    %assign/vec4 v0x55556b621b40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55556b688880;
T_4 ;
    %wait E_0x55556b74b3b0;
    %load/vec4 v0x55556b988600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6254d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55556b6bf0b0_0;
    %assign/vec4 v0x55556b6254d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55556b68b290;
T_5 ;
    %wait E_0x55556b747560;
    %load/vec4 v0x55556b990c40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.3, 11;
    %load/vec4 v0x55556b98bf90_0;
    %and;
T_5.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.2, 10;
    %load/vec4 v0x55556b8fe5a0_0;
    %and;
T_5.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.1, 9;
    %load/vec4 v0x55556b6ad490_0;
    %nor/r;
    %and;
T_5.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x55556b5977b0_0;
    %nor/r;
    %and;
T_5.0;
    %store/vec4 v0x55556b7d1c00_0, 0, 1;
    %load/vec4 v0x55556b99c940_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55556b981df0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b669510_0, 0, 32;
    %load/vec4 v0x55556b7d1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55556b99c410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x55556b981df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55556b7c6bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556b7c6bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55556b7c6bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %load/vec4 v0x55556b7c6bc0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x55556b981df0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556b7c6bc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %load/vec4 v0x55556b7c6bc0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556b669510_0, 0, 32;
T_5.18 ;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55556b674b50_0, 0, 32;
    %load/vec4 v0x55556b7c6bc0_0;
    %store/vec4 v0x55556b669510_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55556b68b290;
T_6 ;
    %wait E_0x55556b74b3b0;
    %load/vec4 v0x55556b6a2450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6d8e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6d8630_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556b6b49d0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556b6b7010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6d8410_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55556b7d1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55556b99c940_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v0x55556b6d8e20_0;
    %load/vec4 v0x55556b674b50_0;
    %inv;
    %and;
    %load/vec4 v0x55556b669510_0;
    %load/vec4 v0x55556b674b50_0;
    %and;
    %or;
    %assign/vec4 v0x55556b6d8e20_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x55556b6d8630_0;
    %load/vec4 v0x55556b674b50_0;
    %inv;
    %and;
    %load/vec4 v0x55556b669510_0;
    %load/vec4 v0x55556b674b50_0;
    %and;
    %or;
    %assign/vec4 v0x55556b6d8630_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x55556b6b49d0_0;
    %load/vec4 v0x55556b674b50_0;
    %inv;
    %and;
    %load/vec4 v0x55556b669510_0;
    %load/vec4 v0x55556b674b50_0;
    %and;
    %or;
    %assign/vec4 v0x55556b6b49d0_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x55556b6b7010_0;
    %load/vec4 v0x55556b674b50_0;
    %inv;
    %and;
    %load/vec4 v0x55556b669510_0;
    %load/vec4 v0x55556b674b50_0;
    %and;
    %or;
    %assign/vec4 v0x55556b6b7010_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x55556b6d8410_0;
    %load/vec4 v0x55556b674b50_0;
    %inv;
    %and;
    %load/vec4 v0x55556b669510_0;
    %load/vec4 v0x55556b674b50_0;
    %and;
    %or;
    %assign/vec4 v0x55556b6d8410_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55556b67fc50;
T_7 ;
    %fork t_1, S_0x55556b685cc0;
    %jmp t_0;
    .scope S_0x55556b685cc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b61bd30_0, 0, 32;
T_7.0 ; Top of for-loop
    %load/vec4 v0x55556b61bd30_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55556b61bd30_0;
    %store/vec4a v0x55556b63f6b0, 4, 0;
T_7.2 ; for-loop step statement
    %load/vec4 v0x55556b61bd30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556b61bd30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ; for-loop exit label
    %end;
    .scope S_0x55556b67fc50;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x55556b67fc50;
T_8 ;
    %wait E_0x55556b74b3b0;
    %load/vec4 v0x55556b63c720_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55556b370b70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55556b635f60_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b63f6b0, 0, 4;
T_8.0 ;
    %load/vec4 v0x55556b63c720_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55556b370b70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55556b635f60_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b63f6b0, 4, 5;
T_8.2 ;
    %load/vec4 v0x55556b63c720_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55556b370b70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55556b635f60_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b63f6b0, 4, 5;
T_8.4 ;
    %load/vec4 v0x55556b63c720_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x55556b370b70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55556b635f60_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b63f6b0, 4, 5;
T_8.6 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55556b693ec0;
T_9 ;
    %wait E_0x55556b713a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %load/vec4 v0x55556b8da360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55556b941f50_0;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55556b8e59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55556b8fc020_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x55556b8ced20_0;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55556b8fc020_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x55556b92b2d0_0;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x55556b874470_0;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x55556b85d7f0_0;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x55556b9585d0_0;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x55556b868e30_0;
    %store/vec4 v0x55556b301720_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55556b69f500;
T_10 ;
    %wait E_0x55556b74f310;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556af1a7f0_0, 0, 1;
    %load/vec4 v0x55556b4d5380_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556af1a7f0_0, 0, 1;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556af1a7f0_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556af1a7f0_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x55556af1a7f0_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55556b69f500;
T_11 ;
    %wait E_0x55556b9a4680;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %load/vec4 v0x55556b4b30c0_0;
    %store/vec4 v0x55556b57ebb0_0, 0, 32;
    %load/vec4 v0x55556b5b8ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x55556af1a7f0_0;
    %nor/r;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55556b4d5380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %jmp T_11.12;
T_11.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %jmp T_11.12;
T_11.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b4b30c0_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x55556b57ebb0_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %jmp T_11.17;
T_11.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b4b30c0_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x55556b57ebb0_0, 0, 32;
T_11.13 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.18, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b524300_0, 0, 4;
    %load/vec4 v0x55556b4b30c0_0;
    %store/vec4 v0x55556b57ebb0_0, 0, 32;
T_11.18 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55556b69f500;
T_12 ;
    %wait E_0x55556ae119e0;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x55556b5db160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55556af00a70_0, 0, 8;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x55556b5db160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55556af00a70_0, 0, 8;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55556b5db160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55556af00a70_0, 0, 8;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x55556b5db160_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55556af00a70_0, 0, 8;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55556b69f500;
T_13 ;
    %wait E_0x55556ae119e0;
    %load/vec4 v0x55556b5512b0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x55556b5db160_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55556ae56760_0, 0, 16;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x55556b5db160_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55556ae56760_0, 0, 16;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55556b69f500;
T_14 ;
    %wait E_0x55556ae5d4c0;
    %load/vec4 v0x55556af1a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556aeb0ce0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55556b4d5380_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556aeb0ce0_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x55556b58a1f0_0;
    %store/vec4 v0x55556aeb0ce0_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x55556b595230_0;
    %store/vec4 v0x55556aeb0ce0_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x55556b5db160_0;
    %store/vec4 v0x55556aeb0ce0_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55556b668fd0;
T_15 ;
    %wait E_0x55556b6ebdf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6c7800_0, 0, 1;
    %load/vec4 v0x55556b9728d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x55556b756560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55556b6d1370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x55556b6d0490_0;
    %load/vec4 v0x55556b756560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/1 T_15.5, 8;
    %load/vec4 v0x55556b6d1ae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.7, 10;
    %load/vec4 v0x55556b6d0c00_0;
    %load/vec4 v0x55556b756560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.5;
    %jmp/0xz  T_15.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b6c7800_0, 0, 1;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55556b668fd0;
T_16 ;
    %wait E_0x55556b70fd50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6c6c20_0, 0, 1;
    %load/vec4 v0x55556b6cf5b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x55556b6cfd20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55556b0de3d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0x55556b847e20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %load/vec4 v0x55556b6d1370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v0x55556b6d0490_0;
    %load/vec4 v0x55556b847e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/1 T_16.8, 8;
    %load/vec4 v0x55556b6d1ae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.10, 10;
    %load/vec4 v0x55556b6d0c00_0;
    %load/vec4 v0x55556b847e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b6c6c20_0, 0, 1;
T_16.6 ;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55556b668fd0;
T_17 ;
    %wait E_0x55556b7493c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6c6600_0, 0, 1;
    %load/vec4 v0x55556b6cf5b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x55556b6cfd20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55556b9728d0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.6, 10;
    %load/vec4 v0x55556b6cee40_0;
    %and;
T_17.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.5, 9;
    %load/vec4 v0x55556b756560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_17.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %load/vec4 v0x55556b6d1370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.10, 9;
    %load/vec4 v0x55556b6d0490_0;
    %load/vec4 v0x55556b756560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.10;
    %flag_set/vec4 8;
    %jmp/1 T_17.9, 8;
    %load/vec4 v0x55556b6d1ae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.11, 10;
    %load/vec4 v0x55556b6d0c00_0;
    %load/vec4 v0x55556b756560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.9;
    %jmp/0xz  T_17.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b6c6600_0, 0, 1;
T_17.7 ;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55556b6665c0;
T_18 ;
    %wait E_0x55556b749150;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b46b990_0, 0, 2;
    %load/vec4 v0x55556b35fdd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x55556b361a40_0;
    %load/vec4 v0x55556b363800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b46b990_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55556b3603f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v0x55556b365d30_0;
    %load/vec4 v0x55556b363800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b46b990_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55556b6665c0;
T_19 ;
    %wait E_0x55556b74d720;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b0fb240_0, 0, 2;
    %load/vec4 v0x55556b35fdd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x55556b361a40_0;
    %load/vec4 v0x55556b363f70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b0fb240_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55556b3603f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.5, 9;
    %load/vec4 v0x55556b365d30_0;
    %load/vec4 v0x55556b363f70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b0fb240_0, 0, 2;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55556b6665c0;
T_20 ;
    %wait E_0x55556b72d7a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b2eb370_0, 0, 2;
    %load/vec4 v0x55556b35fdd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x55556b361a40_0;
    %load/vec4 v0x55556b3646e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b2eb370_0, 0, 2;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55556b3603f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.5, 9;
    %load/vec4 v0x55556b365d30_0;
    %load/vec4 v0x55556b3646e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b2eb370_0, 0, 2;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55556b6665c0;
T_21 ;
    %wait E_0x55556b87bdc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b621f80_0, 0, 2;
    %load/vec4 v0x55556b35fdd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x55556b361a40_0;
    %load/vec4 v0x55556b364e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b621f80_0, 0, 2;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55556b3603f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.5, 9;
    %load/vec4 v0x55556b365d30_0;
    %load/vec4 v0x55556b364e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b621f80_0, 0, 2;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55556b4f5e60;
T_22 ;
    %wait E_0x55556afb1030;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b7a9300_0, 0, 1;
    %load/vec4 v0x55556b7a82d0_0;
    %store/vec4 v0x55556b7a9260_0, 0, 32;
    %load/vec4 v0x55556b7b3870_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55556b7b4940, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x55556b7b3870_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55556b7b3970, 4;
    %load/vec4 v0x55556b7a59e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b7a9300_0, 0, 1;
    %load/vec4 v0x55556b7b3870_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55556b7b48a0, 4;
    %store/vec4 v0x55556b7a9260_0, 0, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55556b4f5e60;
T_23 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b7ad9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %fork t_3, S_0x55556b531cd0;
    %jmp t_2;
    .scope S_0x55556b531cd0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b5373d0_0, 0, 32;
T_23.2 ; Top of for-loop
    %load/vec4 v0x55556b5373d0_0;
    %cmpi/s 64, 0, 32;
	  %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55556b5373d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7b4940, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55556b5373d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7b3970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55556b5373d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7b48a0, 0, 4;
T_23.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55556b5373d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55556b5373d0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ; for-loop exit label
    %end;
    .scope S_0x55556b4f5e60;
t_2 %join;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55556b7b1110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55556b7a5ad0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7b4940, 0, 4;
    %load/vec4 v0x55556b7b2050_0;
    %load/vec4 v0x55556b7a5ad0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7b3970, 0, 4;
    %load/vec4 v0x55556b7b2110_0;
    %load/vec4 v0x55556b7a5ad0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7b48a0, 0, 4;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55556b4f5e60;
T_24 ;
    %wait E_0x55556b739be0;
    %load/vec4 v0x55556b7ad910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55556b7aa820_0;
    %store/vec4 v0x55556b7a8230_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55556b7a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55556b7a9260_0;
    %store/vec4 v0x55556b7a8230_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55556b7a82d0_0;
    %store/vec4 v0x55556b7a8230_0, 0, 32;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55556b4f5e60;
T_25 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b7ad9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b7a59e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55556b7ae800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55556b7a8230_0;
    %assign/vec4 v0x55556b7a59e0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55556b674610;
T_26 ;
    %fork t_5, S_0x55556b65b150;
    %jmp t_4;
    .scope S_0x55556b65b150;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b697300_0, 0, 32;
T_26.0 ; Top of for-loop
    %load/vec4 v0x55556b697300_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_26.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x55556b697300_0;
    %store/vec4a v0x55556b68bb00, 4, 0;
T_26.2 ; for-loop step statement
    %load/vec4 v0x55556b697300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556b697300_0, 0, 32;
    %jmp T_26.0;
T_26.1 ; for-loop exit label
    %vpi_call/w 20 29 "$readmemh", "../02_test/isa_4b.hex", v0x55556b68bb00 {0 0 0};
    %end;
    .scope S_0x55556b674610;
t_4 %join;
    %end;
    .thread T_26;
    .scope S_0x55556b671c00;
T_27 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b6a2a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6a25b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b65e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6978a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b697800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b65e900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6a2510_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55556b6ad7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6a25b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b65e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6978a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b697800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b65e900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6a2510_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55556b6a26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x55556b6a2e40_0;
    %assign/vec4 v0x55556b6a25b0_0, 0;
    %load/vec4 v0x55556b6ad550_0;
    %assign/vec4 v0x55556b65e9a0_0, 0;
    %load/vec4 v0x55556b6a27a0_0;
    %assign/vec4 v0x55556b6978a0_0, 0;
    %load/vec4 v0x55556b6a2940_0;
    %assign/vec4 v0x55556b697800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b65e900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6a2510_0, 0;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55556b65aaf0;
T_28 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b7d95d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55556b7d94e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v0x55556b7d98c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55556b7d9960_0;
    %load/vec4 v0x55556b7d98c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b7dd7c0, 0, 4;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55556b65aaf0;
T_29 ;
    %wait E_0x55556b731570;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55556b65aaf0;
T_30 ;
    %wait E_0x55556b731570;
    %vpi_func 29 62 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_30.2, 5;
    %vpi_func 29 62 "$time" 64 {0 0 0};
    %cmpi/u 2000, 0, 64;
    %flag_get/vec4 5;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55556b45cd90;
T_31 ;
    %wait E_0x55556b5544d0;
    %load/vec4 v0x55556b5846e0_0;
    %store/vec4 v0x55556b5730d0_0, 0, 1;
    %load/vec4 v0x55556b57e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55556b573030_0;
    %store/vec4 v0x55556b570620_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55556b57bc60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55556b57bd00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x55556b57bc60_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55556b570620_0, 0, 1;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x55556b573030_0;
    %store/vec4 v0x55556b570620_0, 0, 1;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55556b5d5650;
T_32 ;
    %wait E_0x55556b936fd0;
    %load/vec4 v0x55556b4cf910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x55556b4d2500_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55556b4d2430_0, 0, 1;
    %load/vec4 v0x55556b4d2500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %jmp T_32.9;
T_32.2 ;
    %load/vec4 v0x55556b4d4e40_0;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %jmp T_32.9;
T_32.3 ;
    %load/vec4 v0x55556b4d4e40_0;
    %inv;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %jmp T_32.9;
T_32.4 ;
    %load/vec4 v0x55556b4d4ee0_0;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %jmp T_32.9;
T_32.5 ;
    %load/vec4 v0x55556b4d4ee0_0;
    %inv;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %jmp T_32.9;
T_32.6 ;
    %load/vec4 v0x55556b4d4ee0_0;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %jmp T_32.9;
T_32.7 ;
    %load/vec4 v0x55556b4d4ee0_0;
    %inv;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %jmp T_32.9;
T_32.9 ;
    %pop/vec4 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55556b4c98a0_0;
    %load/vec4 v0x55556b4c6df0_0;
    %or;
    %store/vec4 v0x55556b4b8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b4d2430_0, 0, 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55556b5cf5e0;
T_33 ;
    %wait E_0x55556b5591f0;
    %load/vec4 v0x55556b567ac0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.0 ;
    %load/vec4 v0x55556b56db50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.11 ;
    %load/vec4 v0x55556b5679f0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_33.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_33.22, 8;
T_33.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_33.22, 8;
 ; End of false expr.
    %blend;
T_33.22;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.16 ;
    %load/vec4 v0x55556b5679f0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_33.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_33.24, 8;
T_33.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_33.24, 8;
 ; End of false expr.
    %blend;
T_33.24;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.20;
T_33.20 ;
    %pop/vec4 1;
    %jmp T_33.10;
T_33.1 ;
    %load/vec4 v0x55556b56db50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.32 ;
    %load/vec4 v0x55556b5679f0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_33.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_33.36, 8;
T_33.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_33.36, 8;
 ; End of false expr.
    %blend;
T_33.36;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.34;
T_33.34 ;
    %pop/vec4 1;
    %jmp T_33.10;
T_33.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b56da60_0, 0, 4;
    %jmp T_33.10;
T_33.10 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55556b5d8210;
T_34 ;
    %wait E_0x55556afb8250;
    %load/vec4 v0x55556b660840_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.0 ;
    %load/vec4 v0x55556b666020_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.1 ;
    %load/vec4 v0x55556b666020_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.2 ;
    %load/vec4 v0x55556b666020_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.3 ;
    %load/vec4 v0x55556b663470_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.4 ;
    %load/vec4 v0x55556b665f60_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.5 ;
    %load/vec4 v0x55556b6555f0_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.6 ;
    %load/vec4 v0x55556b6555f0_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.7 ;
    %load/vec4 v0x55556b6633a0_0;
    %store/vec4 v0x55556b655530_0, 0, 32;
    %jmp T_34.9;
T_34.9 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55556b45a1d0;
T_35 ;
    %wait E_0x55556b561c70;
    %load/vec4 v0x55556b3c4a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %load/vec4 v0x55556b523800_0;
    %store/vec4 v0x55556b523760_0, 0, 32;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x55556b523800_0;
    %store/vec4 v0x55556b523760_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x55556b3b8b80_0;
    %store/vec4 v0x55556b523760_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x55556b3be7d0_0;
    %store/vec4 v0x55556b523760_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b3c4ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %load/vec4 v0x55556b50cae0_0;
    %store/vec4 v0x55556b5181c0_0, 0, 32;
    %jmp T_35.9;
T_35.5 ;
    %load/vec4 v0x55556b50cae0_0;
    %store/vec4 v0x55556b5181c0_0, 0, 32;
    %jmp T_35.9;
T_35.6 ;
    %load/vec4 v0x55556b3b8b80_0;
    %store/vec4 v0x55556b5181c0_0, 0, 32;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x55556b3be7d0_0;
    %store/vec4 v0x55556b5181c0_0, 0, 32;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55556b45a1d0;
T_36 ;
    %wait E_0x55556b900ed0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b383270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b390db0_0, 0, 1;
    %load/vec4 v0x55556b3b69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b390db0_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55556b3b2a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55556b3c0980_0;
    %load/vec4 v0x55556b3e2860_0;
    %cmp/ne;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b390db0_0, 0, 1;
    %load/vec4 v0x55556b3e2860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x55556b3d6880_0;
    %store/vec4 v0x55556b383270_0, 0, 32;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x55556b3c6be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55556b383270_0, 0, 32;
T_36.7 ;
T_36.4 ;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55556b539e80_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_36.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556b539e80_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_36.10;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b390db0_0, 0, 1;
    %load/vec4 v0x55556b3d6880_0;
    %store/vec4 v0x55556b383270_0, 0, 32;
T_36.8 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55556b66f040;
T_37 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b638640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98b310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98a930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98a4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98b250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b98ae60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b98a9f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b98adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6bff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b1d7e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b979c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b1d7dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b9942a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b979d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7ec1f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556b346710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6bfff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7ec290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b994200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556b98b6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b98b780_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55556b6ce6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6bff50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b1d7e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b979c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b1d7dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b9942a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b979d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7ec1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6bfff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7ec290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98b310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98a930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98a4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98b250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b98ae60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b98a9f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b98adc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556b346710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b994200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556b98b6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b98b780_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x55556b346650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x55556b653160_0;
    %assign/vec4 v0x55556b98b310_0, 0;
    %load/vec4 v0x55556b6c9500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98a930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b98a4a0_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x55556b99efa0_0;
    %assign/vec4 v0x55556b98a930_0, 0;
    %load/vec4 v0x55556b6ae500_0;
    %assign/vec4 v0x55556b98a4a0_0, 0;
T_37.7 ;
    %load/vec4 v0x55556b7d2870_0;
    %assign/vec4 v0x55556b98b250_0, 0;
    %load/vec4 v0x55556b6386e0_0;
    %assign/vec4 v0x55556b98ae60_0, 0;
    %load/vec4 v0x55556b6ae440_0;
    %assign/vec4 v0x55556b98a9f0_0, 0;
    %load/vec4 v0x55556b6bb1b0_0;
    %assign/vec4 v0x55556b98adc0_0, 0;
    %load/vec4 v0x55556b6cd7f0_0;
    %assign/vec4 v0x55556b6bff50_0, 0;
    %load/vec4 v0x55556b6c9500_0;
    %assign/vec4 v0x55556b1d7e80_0, 0;
    %load/vec4 v0x55556b6cab50_0;
    %assign/vec4 v0x55556b979c80_0, 0;
    %load/vec4 v0x55556b6c8d90_0;
    %assign/vec4 v0x55556b1d7dc0_0, 0;
    %load/vec4 v0x55556b6ca3e0_0;
    %assign/vec4 v0x55556b9942a0_0, 0;
    %load/vec4 v0x55556b6cb2c0_0;
    %assign/vec4 v0x55556b979d20_0, 0;
    %load/vec4 v0x55556b6cba30_0;
    %assign/vec4 v0x55556b7ec1f0_0, 0;
    %load/vec4 v0x55556b6c8620_0;
    %assign/vec4 v0x55556b346710_0, 0;
    %load/vec4 v0x55556b6cdf60_0;
    %assign/vec4 v0x55556b6bfff0_0, 0;
    %load/vec4 v0x55556b6cc1a0_0;
    %assign/vec4 v0x55556b7ec290_0, 0;
    %load/vec4 v0x55556b6c9c70_0;
    %assign/vec4 v0x55556b994200_0, 0;
    %load/vec4 v0x55556b6cc910_0;
    %assign/vec4 v0x55556b98b6e0_0, 0;
    %load/vec4 v0x55556b6cd080_0;
    %assign/vec4 v0x55556b98b780_0, 0;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55556b7dde60;
T_38 ;
    %wait E_0x55556b9139b0;
    %load/vec4 v0x55556b5ee630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.0 ;
    %load/vec4 v0x55556b5f08a0_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.1 ;
    %load/vec4 v0x55556b5e35f0_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55556b5e02e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55556b5e60a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.4 ;
    %load/vec4 v0x55556b5e36c0_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.5 ;
    %load/vec4 v0x55556b5eba70_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.6 ;
    %load/vec4 v0x55556b5e8f00_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.7 ;
    %load/vec4 v0x55556b5ebb30_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.8 ;
    %load/vec4 v0x55556b5dde40_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.9 ;
    %load/vec4 v0x55556b5ddd80_0;
    %store/vec4 v0x55556b5edf00_0, 0, 32;
    %jmp T_38.11;
T_38.11 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55556b7dbe40;
T_39 ;
    %wait E_0x55556b87c3b0;
    %load/vec4 v0x55556b5e0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %load/vec4 v0x55556b5da220_0;
    %store/vec4 v0x55556b5c95c0_0, 0, 32;
    %jmp T_39.4;
T_39.0 ;
    %load/vec4 v0x55556b5da220_0;
    %store/vec4 v0x55556b5c95c0_0, 0, 32;
    %jmp T_39.4;
T_39.1 ;
    %load/vec4 v0x55556b5d2740_0;
    %store/vec4 v0x55556b5c95c0_0, 0, 32;
    %jmp T_39.4;
T_39.2 ;
    %load/vec4 v0x55556b5e2ec0_0;
    %store/vec4 v0x55556b5c95c0_0, 0, 32;
    %jmp T_39.4;
T_39.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b5e0ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %load/vec4 v0x55556b5da2c0_0;
    %store/vec4 v0x55556b5c7760_0, 0, 32;
    %jmp T_39.9;
T_39.5 ;
    %load/vec4 v0x55556b5da2c0_0;
    %store/vec4 v0x55556b5c7760_0, 0, 32;
    %jmp T_39.9;
T_39.6 ;
    %load/vec4 v0x55556b5d2740_0;
    %store/vec4 v0x55556b5c7760_0, 0, 32;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x55556b5e2ec0_0;
    %store/vec4 v0x55556b5c7760_0, 0, 32;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %vpi_func 22 45 "$isunknown" 1, v0x55556b5c7760_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_39.10, 8;
T_39.10 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55556b7dbe40;
T_40 ;
    %wait E_0x55556b936040;
    %load/vec4 v0x55556b5d2da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %load/vec4 v0x55556b5c95c0_0;
    %store/vec4 v0x55556b5d8070_0, 0, 32;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0x55556b5c95c0_0;
    %store/vec4 v0x55556b5d8070_0, 0, 32;
    %jmp T_40.4;
T_40.1 ;
    %load/vec4 v0x55556b5da9c0_0;
    %store/vec4 v0x55556b5d8070_0, 0, 32;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b5d8070_0, 0, 32;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b5d2e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %jmp T_40.7;
T_40.5 ;
    %load/vec4 v0x55556b5c7760_0;
    %store/vec4 v0x55556b5d53f0_0, 0, 32;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x55556b5d4c00_0;
    %store/vec4 v0x55556b5d53f0_0, 0, 32;
    %jmp T_40.7;
T_40.7 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55556b663a00;
T_41 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b982870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b367af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b63c980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b3689d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b368260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b3ef740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b993cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b62d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b484c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b99df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b367380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6375b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7eba60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b979450_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55556b9a2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b3ef740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b993cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b62d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b484c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b99df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b367380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6375b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7eba60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b979450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b367af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b63c980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b3689d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b368260_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55556b63a1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x55556afb9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b3ef740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b993cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b62d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b484c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b99df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b367380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6375b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7eba60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b979450_0, 0;
    %load/vec4 v0x55556b9a2eb0_0;
    %assign/vec4 v0x55556b367af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b63c980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b3689d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b368260_0, 0;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x55556b9a2eb0_0;
    %assign/vec4 v0x55556b367af0_0, 0;
    %load/vec4 v0x55556afb2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b63c980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b3689d0_0, 0;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0x55556af090e0_0;
    %assign/vec4 v0x55556b63c980_0, 0;
    %load/vec4 v0x55556b63baa0_0;
    %assign/vec4 v0x55556b3689d0_0, 0;
    %vpi_func 15 108 "$time" 64 {0 0 0};
    %cmpi/u 190, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_41.13, 5;
    %vpi_func 15 108 "$time" 64 {0 0 0};
    %cmpi/u 320, 0, 64;
    %flag_get/vec4 5;
    %and;
T_41.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.12, 9;
    %vpi_func 15 108 "$isunknown" 1, v0x55556b63baa0_0 {0 0 0};
    %and;
T_41.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.10, 8;
T_41.10 ;
T_41.9 ;
    %load/vec4 v0x55556b9a3140_0;
    %assign/vec4 v0x55556b368260_0, 0;
    %load/vec4 v0x55556af03980_0;
    %assign/vec4 v0x55556b3ef740_0, 0;
    %load/vec4 v0x55556afb2a60_0;
    %assign/vec4 v0x55556b993cb0_0, 0;
    %load/vec4 v0x55556afb9c80_0;
    %assign/vec4 v0x55556b62d2d0_0, 0;
    %load/vec4 v0x55556afa7ab0_0;
    %assign/vec4 v0x55556b484c70_0, 0;
    %load/vec4 v0x55556af05900_0;
    %assign/vec4 v0x55556b99df90_0, 0;
    %load/vec4 v0x55556b9a09a0_0;
    %assign/vec4 v0x55556b367380_0, 0;
    %load/vec4 v0x55556af09b80_0;
    %assign/vec4 v0x55556b6375b0_0, 0;
    %load/vec4 v0x55556afad210_0;
    %assign/vec4 v0x55556b7eba60_0, 0;
    %load/vec4 v0x55556afaf350_0;
    %assign/vec4 v0x55556b979450_0, 0;
T_41.7 ;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55556b663a00;
T_42 ;
    %wait E_0x55556b731570;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55556b7a1ce0;
T_43 ;
    %fork t_7, S_0x55556b79f120;
    %jmp t_6;
    .scope S_0x55556b79f120;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ae7ebe0_0, 0, 32;
T_43.0 ; Top of for-loop
    %load/vec4 v0x55556ae7ebe0_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_43.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55556ae7ebe0_0;
    %store/vec4a v0x55556b79cbf0, 4, 0;
T_43.2 ; for-loop step statement
    %load/vec4 v0x55556ae7ebe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556ae7ebe0_0, 0, 32;
    %jmp T_43.0;
T_43.1 ; for-loop exit label
    %end;
    .scope S_0x55556b7a1ce0;
t_6 %join;
    %end;
    .thread T_43;
    .scope S_0x55556b7a1ce0;
T_44 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b79a3a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x55556b79f7b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55556b79dd00_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b79cbf0, 0, 4;
T_44.0 ;
    %load/vec4 v0x55556b79a3a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x55556b79f7b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55556b79dd00_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b79cbf0, 4, 5;
T_44.2 ;
    %load/vec4 v0x55556b79a3a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x55556b79f7b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55556b79dd00_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b79cbf0, 4, 5;
T_44.4 ;
    %load/vec4 v0x55556b79a3a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x55556b79f7b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55556b79dd00_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b79cbf0, 4, 5;
T_44.6 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55556b79b3d0;
T_45 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b793b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b7966a0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55556b793ae0_0;
    %assign/vec4 v0x55556b7966a0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55556b78b060;
T_46 ;
    %wait E_0x55556b7d0630;
    %load/vec4 v0x55556b783720_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_46.3, 11;
    %load/vec4 v0x55556b787060_0;
    %and;
T_46.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_46.2, 10;
    %load/vec4 v0x55556b785f70_0;
    %and;
T_46.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.1, 9;
    %load/vec4 v0x55556b789b60_0;
    %nor/r;
    %and;
T_46.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_46.0, 8;
    %load/vec4 v0x55556b789c00_0;
    %nor/r;
    %and;
T_46.0;
    %store/vec4 v0x55556b7847f0_0, 0, 1;
    %load/vec4 v0x55556b786fa0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55556b7884a0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %load/vec4 v0x55556b7847f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x55556b786010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.10;
T_46.6 ;
    %load/vec4 v0x55556b7884a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.16;
T_46.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55556b784750_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.16;
T_46.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556b784750_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.16;
T_46.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55556b784750_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.16;
T_46.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %load/vec4 v0x55556b784750_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.16;
T_46.16 ;
    %pop/vec4 1;
    %jmp T_46.10;
T_46.7 ;
    %load/vec4 v0x55556b7884a0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_46.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556b784750_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.18;
T_46.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %load/vec4 v0x55556b784750_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
T_46.18 ;
    %jmp T_46.10;
T_46.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55556b77d030_0, 0, 32;
    %load/vec4 v0x55556b784750_0;
    %store/vec4 v0x55556b77fd00_0, 0, 32;
    %jmp T_46.10;
T_46.10 ;
    %pop/vec4 1;
T_46.4 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55556b78b060;
T_47 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b7837c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b788b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b78c540_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556b78b650_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556b7885a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b78b710_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55556b7847f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x55556b786fa0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %jmp T_47.10;
T_47.4 ;
    %load/vec4 v0x55556b788b30_0;
    %load/vec4 v0x55556b77d030_0;
    %inv;
    %and;
    %load/vec4 v0x55556b77fd00_0;
    %load/vec4 v0x55556b77d030_0;
    %and;
    %or;
    %assign/vec4 v0x55556b788b30_0, 0;
    %jmp T_47.10;
T_47.5 ;
    %load/vec4 v0x55556b78c540_0;
    %load/vec4 v0x55556b77d030_0;
    %inv;
    %and;
    %load/vec4 v0x55556b77fd00_0;
    %load/vec4 v0x55556b77d030_0;
    %and;
    %or;
    %assign/vec4 v0x55556b78c540_0, 0;
    %jmp T_47.10;
T_47.6 ;
    %load/vec4 v0x55556b78b650_0;
    %load/vec4 v0x55556b77d030_0;
    %inv;
    %and;
    %load/vec4 v0x55556b77fd00_0;
    %load/vec4 v0x55556b77d030_0;
    %and;
    %or;
    %assign/vec4 v0x55556b78b650_0, 0;
    %jmp T_47.10;
T_47.7 ;
    %load/vec4 v0x55556b7885a0_0;
    %load/vec4 v0x55556b77d030_0;
    %inv;
    %and;
    %load/vec4 v0x55556b77fd00_0;
    %load/vec4 v0x55556b77d030_0;
    %and;
    %or;
    %assign/vec4 v0x55556b7885a0_0, 0;
    %jmp T_47.10;
T_47.8 ;
    %load/vec4 v0x55556b78b710_0;
    %load/vec4 v0x55556b77d030_0;
    %inv;
    %and;
    %load/vec4 v0x55556b77fd00_0;
    %load/vec4 v0x55556b77d030_0;
    %and;
    %or;
    %assign/vec4 v0x55556b78b710_0, 0;
    %jmp T_47.10;
T_47.10 ;
    %pop/vec4 1;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55556b7a6a10;
T_48 ;
    %wait E_0x55556b731570;
    %vpi_func 31 63 "$time" 64 {0 0 0};
    %cmpi/u 200, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_48.2, 5;
    %vpi_func 31 63 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_get/vec4 5;
    %and;
T_48.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55556b7a6a10;
T_49 ;
    %wait E_0x55556b67c1e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6c5680_0, 0, 1;
    %load/vec4 v0x55556b6c6ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6c5680_0, 0, 1;
    %jmp T_49.4;
T_49.0 ;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556b6c5680_0, 0, 1;
    %jmp T_49.4;
T_49.1 ;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556b6c5680_0, 0, 1;
    %jmp T_49.4;
T_49.2 ;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x55556b6c5680_0, 0, 1;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x55556b7a6a10;
T_50 ;
    %wait E_0x55556b5b0250;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %load/vec4 v0x55556b6c5be0_0;
    %store/vec4 v0x55556b77bc00_0, 0, 32;
    %load/vec4 v0x55556b6c55c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_50.3, 10;
    %load/vec4 v0x55556b7781d0_0;
    %and;
T_50.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x55556b6c5680_0;
    %nor/r;
    %and;
T_50.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x55556b6c6ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %jmp T_50.8;
T_50.4 ;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_50.12, 6;
    %jmp T_50.13;
T_50.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %jmp T_50.13;
T_50.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %jmp T_50.13;
T_50.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %jmp T_50.13;
T_50.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %jmp T_50.13;
T_50.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b6c5be0_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x55556b77bc00_0, 0, 32;
    %jmp T_50.8;
T_50.5 ;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.17, 6;
    %jmp T_50.18;
T_50.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %jmp T_50.18;
T_50.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %jmp T_50.18;
T_50.18 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b6c5be0_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x55556b77bc00_0, 0, 32;
T_50.14 ;
    %jmp T_50.8;
T_50.6 ;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_50.19, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b77bb30_0, 0, 4;
    %load/vec4 v0x55556b6c5be0_0;
    %store/vec4 v0x55556b77bc00_0, 0, 32;
T_50.19 ;
    %jmp T_50.8;
T_50.8 ;
    %pop/vec4 1;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55556b7a6a10;
T_51 ;
    %wait E_0x55556b599820;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %load/vec4 v0x55556b779130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_51.2, 4;
    %load/vec4 v0x55556b77aba0_0;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x55556b7791d0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %jmp T_51.10;
T_51.4 ;
    %load/vec4 v0x55556b77ab00_0;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %jmp T_51.10;
T_51.5 ;
    %load/vec4 v0x55556b77e790_0;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %jmp T_51.10;
T_51.6 ;
    %load/vec4 v0x55556b77d7d0_0;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %jmp T_51.10;
T_51.7 ;
    %load/vec4 v0x55556b77d6c0_0;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %jmp T_51.10;
T_51.8 ;
    %load/vec4 v0x55556b77e6f0_0;
    %store/vec4 v0x55556b6c5ca0_0, 0, 32;
    %jmp T_51.10;
T_51.10 ;
    %pop/vec4 1;
T_51.3 ;
T_51.0 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55556b7a6a10;
T_52 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b6c62a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b770900_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55556b6c5ca0_0;
    %assign/vec4 v0x55556b770900_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55556b7a6a10;
T_53 ;
    %wait E_0x55556b731570;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55556b7d16c0;
T_54 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b6755e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b669aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6750e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b669860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b6697a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b669fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b674de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b669a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b674cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b669f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b674c10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b674e80_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x55556b65e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b669fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b674de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b669a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b674cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b669f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b674c10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b674e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b669aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6750e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b669860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b6697a0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x55556b675040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x55556b680250_0;
    %assign/vec4 v0x55556b669aa0_0, 0;
    %load/vec4 v0x55556af04c90_0;
    %assign/vec4 v0x55556b6750e0_0, 0;
    %load/vec4 v0x55556b675540_0;
    %assign/vec4 v0x55556b669860_0, 0;
    %load/vec4 v0x55556b6802f0_0;
    %assign/vec4 v0x55556b6697a0_0, 0;
    %load/vec4 v0x55556b6804c0_0;
    %assign/vec4 v0x55556b669fc0_0, 0;
    %load/vec4 v0x55556b680b80_0;
    %assign/vec4 v0x55556b674de0_0, 0;
    %load/vec4 v0x55556b65e330_0;
    %assign/vec4 v0x55556b669a00_0, 0;
    %load/vec4 v0x55556b680720_0;
    %assign/vec4 v0x55556b674cd0_0, 0;
    %load/vec4 v0x55556b680420_0;
    %assign/vec4 v0x55556b669f00_0, 0;
    %load/vec4 v0x55556b680680_0;
    %assign/vec4 v0x55556b674c10_0, 0;
    %load/vec4 v0x55556b680c20_0;
    %assign/vec4 v0x55556b674e80_0, 0;
T_54.5 ;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55556b65db60;
T_55 ;
    %wait E_0x55556b70b9a0;
    %load/vec4 v0x55556b753dd0_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0x55556b732fb0_0;
    %store/vec4 v0x55556b732690_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x55556b732ec0_0;
    %store/vec4 v0x55556b732690_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55556b65db60;
T_56 ;
    %wait E_0x55556b70ff70;
    %load/vec4 v0x55556b72f3c0_0;
    %store/vec4 v0x55556b724f20_0, 0, 32;
    %load/vec4 v0x55556b731220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %load/vec4 v0x55556b72f3c0_0;
    %store/vec4 v0x55556b724f20_0, 0, 32;
    %jmp T_56.6;
T_56.0 ;
    %load/vec4 v0x55556b72f3c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55556b72f3c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b724f20_0, 0, 32;
    %jmp T_56.6;
T_56.1 ;
    %load/vec4 v0x55556b72f3c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55556b72f3c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b724f20_0, 0, 32;
    %jmp T_56.6;
T_56.2 ;
    %load/vec4 v0x55556b72f3c0_0;
    %store/vec4 v0x55556b724f20_0, 0, 32;
    %jmp T_56.6;
T_56.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55556b72f3c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b724f20_0, 0, 32;
    %jmp T_56.6;
T_56.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556b72f3c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b724f20_0, 0, 32;
    %jmp T_56.6;
T_56.6 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55556b65db60;
T_57 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b749f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7270d0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x55556b7270d0_0;
    %nor/r;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_57.8, 13;
    %load/vec4 v0x55556b72eb90_0;
    %and;
T_57.8;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_57.7, 12;
    %load/vec4 v0x55556b731130_0;
    %nor/r;
    %and;
T_57.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_57.6, 11;
    %load/vec4 v0x55556b72e300_0;
    %nor/r;
    %and;
T_57.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.5, 10;
    %load/vec4 v0x55556b7309a0_0;
    %nor/r;
    %and;
T_57.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.4, 9;
    %load/vec4 v0x55556b732730_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b7270d0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55556b65db60;
T_58 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b749f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b724e60_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55556b7270d0_0;
    %assign/vec4 v0x55556b724e60_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55556b65db60;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b754540_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x55556b65db60;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b754620_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x55556b65db60;
T_61 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b749f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b754540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b754620_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55556b754620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55556b754620_0, 0;
    %load/vec4 v0x55556b72c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x55556b754540_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55556b754540_0, 0;
    %load/vec4 v0x55556b7267e0_0;
    %cmpi/e 24, 0, 32;
    %jmp/1 T_61.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556b7267e0_0;
    %cmpi/e 28, 0, 32;
    %flag_or 4, 8;
T_61.8;
    %jmp/1 T_61.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556b7267e0_0;
    %cmpi/e 32, 0, 32;
    %flag_or 4, 8;
T_61.7;
    %jmp/1 T_61.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556b754540_0;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_61.6;
    %jmp/0xz  T_61.4, 4;
    %vpi_call/w 14 577 "$display", "[%0t] #%0d PC=0x%08h insn_vld=%b ledr=0x%02h '%c'", $time, v0x55556b754540_0, v0x55556b7267e0_0, v0x55556b72c1b0_0, &PV<v0x55556b7281e0_0, 0, 8>, &PV<v0x55556b7281e0_0, 0, 8> {0 0 0};
T_61.4 ;
T_61.2 ;
    %load/vec4 v0x55556b73a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.9, 8;
    %vpi_call/w 14 582 "$display", "[%0t] REDIRECT: redirect_pc=0x%08h if_pc=0x%08h id_ctrl_valid=%b", $time, v0x55556b73ada0_0, v0x55556b734c20_0, v0x55556b744620_0 {0 0 0};
T_61.9 ;
    %load/vec4 v0x55556b74d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.11, 8;
    %vpi_call/w 14 586 "$display", "[%0t] STALL: if_id_instr=0x%08h if_id_pc=0x%08h id_ex_rd=x%0d id_ex_mem_read=%b ex_mem_rd=x%0d ex_mem_mem_read=%b", $time, v0x55556b736520_0, v0x55556b735d30_0, v0x55556b73e0e0_0, v0x55556ae74210_0, v0x55556b74e6a0_0, v0x55556b750c60_0 {0 0 0};
T_61.11 ;
    %load/vec4 v0x55556b754620_0;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_61.15, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55556b754620_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_61.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.13, 8;
    %vpi_call/w 14 591 "$display", "[%0t] CYCLE %0d: commits=%0d halt=%b pc_commit=0x%08h insn_vld=%b if_pc=0x%08h", $time, v0x55556b754620_0, v0x55556b754540_0, v0x55556b7270d0_0, v0x55556b7267e0_0, v0x55556b72c1b0_0, v0x55556b734c20_0 {0 0 0};
T_61.13 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55556b65db60;
T_62 ;
    %wait E_0x55556b731570;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55556b65db60;
T_63 ;
    %wait E_0x55556b731570;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55556b65db60;
T_64 ;
    %wait E_0x55556b731570;
    %load/vec4 v0x55556b749f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b7260b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b725ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b727010_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x55556b727010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
T_64.2 ;
    %load/vec4 v0x55556b73d000_0;
    %assign/vec4 v0x55556b7260b0_0, 0;
    %load/vec4 v0x55556b744620_0;
    %assign/vec4 v0x55556b725ff0_0, 0;
    %load/vec4 v0x55556b74d0c0_0;
    %assign/vec4 v0x55556b727010_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x55556b65db60;
T_65 ;
    %wait E_0x55556b731570;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55556b65db60;
T_66 ;
    %wait E_0x55556b731570;
    %jmp T_66;
    .thread T_66;
    .scope S_0x55556b67a680;
T_67 ;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55556b2d06f0_0, 0, 32;
    %end;
    .thread T_67;
    .scope S_0x55556b7228a0;
T_68 ;
    %vpi_call/w 32 35 "$display", "\012PIPELINE - ISA tests\012" {0 0 0};
    %end;
    .thread T_68;
    .scope S_0x55556b7228a0;
T_69 ;
    %wait E_0x55556b7abf90;
    %fork t_9, S_0x55556afa6ce0;
    %jmp t_8;
    .scope S_0x55556afa6ce0;
t_9 ;
    %load/vec4 v0x55556b71e940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55556b71e150_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55556b71e9e0_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55556b71e1f0_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55556b71f170_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/real v0x55556b71e150_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %assign/wr v0x55556b71e150_0, 0;
    %load/vec4 v0x55556b71f230_0;
    %flag_set/vec4 8;
    %jmp/1  T_69.2, 8;
    %load/real v0x55556b71e9e0_0;
    %jmp/0  T_69.3, 8; End of false expr.
    %load/real v0x55556b71e9e0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_69.3; End of blend
T_69.2 ;
    %load/real v0x55556b71e9e0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_69.3 ;
    %assign/wr v0x55556b71e9e0_0, 0;
    %load/vec4 v0x55556b71cf10_0;
    %flag_set/vec4 8;
    %jmp/1  T_69.4, 8;
    %load/real v0x55556b71e1f0_0;
    %jmp/0  T_69.5, 8; End of false expr.
    %load/real v0x55556b71e1f0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_69.5; End of blend
T_69.4 ;
    %load/real v0x55556b71e1f0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_69.5 ;
    %assign/wr v0x55556b71e1f0_0, 0;
    %load/vec4 v0x55556b717f90_0;
    %flag_set/vec4 8;
    %jmp/1  T_69.6, 8;
    %load/real v0x55556b71f170_0;
    %jmp/0  T_69.7, 8; End of false expr.
    %load/real v0x55556b71f170_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_69.7; End of blend
T_69.6 ;
    %load/real v0x55556b71f170_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_69.7 ;
    %assign/wr v0x55556b71f170_0, 0;
T_69.1 ;
    %end;
    .scope S_0x55556b7228a0;
t_8 %join;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55556b7228a0;
T_70 ;
    %wait E_0x55556b7abf90;
    %fork t_11, S_0x55556b7202a0;
    %jmp t_10;
    .scope S_0x55556b7202a0;
t_11 ;
    %load/vec4 v0x55556b71cf10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x55556b718030_0;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %vpi_call/w 32 57 "$write", "%s", &PV<v0x55556b718870_0, 0, 8> {0 0 0};
T_70.0 ;
    %end;
    .scope S_0x55556b7228a0;
t_10 %join;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55556b7228a0;
T_71 ;
    %wait E_0x55556b7abf90;
    %fork t_13, S_0x55556b7212c0;
    %jmp t_12;
    .scope S_0x55556b7212c0;
t_13 ;
    %load/vec4 v0x55556b71cf10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x55556b718030_0;
    %cmpi/e 28, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_71.3, 4;
    %load/vec4 v0x55556b718030_0;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_71.3;
    %and;
T_71.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %vpi_call/w 32 64 "$display", "\012=================== Result ===================" {0 0 0};
    %load/real v0x55556b71e150_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %vpi_call/w 32 65 "$display", "Total Clock Cycles Executed = %1.0f", v0x55556b71e150_0 {0 0 0};
    %jmp T_71.5;
T_71.4 ;
    %vpi_call/w 32 66 "$display", "Total Clock Cycles Executed = N/A" {0 0 0};
T_71.5 ;
    %load/real v0x55556b71e1f0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %vpi_call/w 32 68 "$display", "Total Instructions Executed = %1.0f", v0x55556b71e1f0_0 {0 0 0};
    %jmp T_71.7;
T_71.6 ;
    %vpi_call/w 32 69 "$display", "Total Instructions Executed = N/A" {0 0 0};
T_71.7 ;
    %load/real v0x55556b71e150_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %vpi_call/w 32 71 "$display", "Total Branch Instructions   = %1.0f", v0x55556b71e9e0_0 {0 0 0};
    %jmp T_71.9;
T_71.8 ;
    %vpi_call/w 32 72 "$display", "Total Branch Instructions   = N/A" {0 0 0};
T_71.9 ;
    %load/real v0x55556b71e150_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.10, 8;
    %vpi_call/w 32 74 "$display", "Total Branch Mispredictions = %1.0f", v0x55556b71f170_0 {0 0 0};
    %jmp T_71.11;
T_71.10 ;
    %vpi_call/w 32 75 "$display", "Total Branch Mispredictions = N/A" {0 0 0};
T_71.11 ;
    %vpi_call/w 32 77 "$display", "\012----------------------------------------------" {0 0 0};
    %load/real v0x55556b71e150_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.12, 8;
    %load/real v0x55556b71e1f0_0;
    %load/real v0x55556b71e150_0;
    %div/wr;
    %vpi_call/w 32 78 "$display", "Instruction Per Cycle (IPC) = %1.2f", W<0,r> {0 1 0};
    %jmp T_71.13;
T_71.12 ;
    %vpi_call/w 32 79 "$display", "Instruction Per Cycle (IPC) = N/A" {0 0 0};
T_71.13 ;
    %load/real v0x55556b71e9e0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.14, 8;
    %load/real v0x55556b71f170_0;
    %load/real v0x55556b71e9e0_0;
    %div/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call/w 32 81 "$display", "Branch Misprediction Rate   = %2.2f %%", W<0,r> {0 1 0};
    %jmp T_71.15;
T_71.14 ;
    %vpi_call/w 32 82 "$display", "Branch Misprediction Rate   = N/A" {0 0 0};
T_71.15 ;
    %vpi_call/w 32 84 "$display", "\012END of ISA tests\012" {0 0 0};
    %vpi_call/w 32 85 "$finish" {0 0 0};
T_71.0 ;
    %end;
    .scope S_0x55556b7228a0;
t_12 %join;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55556b6aa540;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b720a90_0, 0, 1;
T_72.0 ;
    %delay 2, 0;
    %load/vec4 v0x55556b720a90_0;
    %nor/r;
    %store/vec4 v0x55556b720a90_0, 0, 1;
    %jmp T_72.0;
T_72.1 ;
    %end;
    .thread T_72;
    .scope S_0x55556b6aa540;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b70f910_0, 0, 1;
    %delay 51, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b70f910_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x55556b6aa540;
T_74 ;
    %alloc S_0x55556b67d240;
    %pushi/vec4 10000000, 0, 32;
    %store/vec4 v0x55556b66c560_0, 0, 32;
    %fork TD_$unit.tsk_timeout, S_0x55556b67d240;
    %join;
    %free S_0x55556b67d240;
    %end;
    .thread T_74;
    .scope S_0x55556b6aa540;
T_75 ;
    %fork t_15, S_0x55556b7230d0;
    %jmp t_14;
    .scope S_0x55556b7230d0;
t_15 ;
    %vpi_call/w 12 30 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 12 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55556b65db60 {0 0 0};
    %end;
    .scope S_0x55556b6aa540;
t_14 %join;
    %end;
    .thread T_75;
    .scope S_0x55556ba4af60;
T_76 ;
    %wait E_0x55556ba4b110;
    %load/vec4 v0x55556ba4b350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ba4b3f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556ba4b270_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x55556ba4b270_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_76.2, 4;
    %load/vec4 v0x55556ba4b3f0_0;
    %inv;
    %assign/vec4 v0x55556ba4b3f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556ba4b270_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x55556ba4b270_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55556ba4b270_0, 0;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x55556b6f3980;
T_77 ;
    %wait E_0x55556b72f460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6ea990_0, 0, 1;
    %load/vec4 v0x55556b6f13e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x55556b6f0b50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x55556b6eea00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.6, 9;
    %load/vec4 v0x55556b6ef1f0_0;
    %load/vec4 v0x55556b6f0b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.6;
    %flag_set/vec4 8;
    %jmp/1 T_77.5, 8;
    %load/vec4 v0x55556b6eeaa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.7, 10;
    %load/vec4 v0x55556b6ef290_0;
    %load/vec4 v0x55556b6f0b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.5;
    %jmp/0xz  T_77.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b6ea990_0, 0, 1;
T_77.3 ;
T_77.0 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55556b6f3980;
T_78 ;
    %wait E_0x55556b72ec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6eb240_0, 0, 1;
    %load/vec4 v0x55556b6f1b70_0;
    %flag_set/vec4 8;
    %jmp/1 T_78.2, 8;
    %load/vec4 v0x55556b6f1c10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_78.2;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x55556b6f31f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.5, 9;
    %load/vec4 v0x55556b6f1340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_78.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v0x55556b6eea00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.9, 9;
    %load/vec4 v0x55556b6ef1f0_0;
    %load/vec4 v0x55556b6f1340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.9;
    %flag_set/vec4 8;
    %jmp/1 T_78.8, 8;
    %load/vec4 v0x55556b6eeaa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_78.10, 10;
    %load/vec4 v0x55556b6ef290_0;
    %load/vec4 v0x55556b6f1340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_78.8;
    %jmp/0xz  T_78.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b6eb240_0, 0, 1;
T_78.6 ;
T_78.3 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55556b6f3980;
T_79 ;
    %wait E_0x55556b7327f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b6eb180_0, 0, 1;
    %load/vec4 v0x55556b6f1b70_0;
    %flag_set/vec4 8;
    %jmp/1 T_79.2, 8;
    %load/vec4 v0x55556b6f1c10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_79.2;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x55556b6f13e0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.6, 10;
    %load/vec4 v0x55556b6f0c40_0;
    %and;
T_79.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.5, 9;
    %load/vec4 v0x55556b6f0b50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_79.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.3, 8;
    %load/vec4 v0x55556b6eea00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.10, 9;
    %load/vec4 v0x55556b6ef1f0_0;
    %load/vec4 v0x55556b6f0b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_79.10;
    %flag_set/vec4 8;
    %jmp/1 T_79.9, 8;
    %load/vec4 v0x55556b6eeaa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.11, 10;
    %load/vec4 v0x55556b6ef290_0;
    %load/vec4 v0x55556b6f0b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_79.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_79.9;
    %jmp/0xz  T_79.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556b6eb180_0, 0, 1;
T_79.7 ;
T_79.3 ;
T_79.0 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55556b7018b0;
T_80 ;
    %wait E_0x55556afac920;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b6f6c10_0, 0, 2;
    %load/vec4 v0x55556b6fcd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x55556b6fa770_0;
    %load/vec4 v0x55556b6f8e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b6f6c10_0, 0, 2;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x55556b6faec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.5, 9;
    %load/vec4 v0x55556b6f7380_0;
    %load/vec4 v0x55556b6f8e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b6f6c10_0, 0, 2;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55556b7018b0;
T_81 ;
    %wait E_0x55556afac8e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b6f5710_0, 0, 2;
    %load/vec4 v0x55556b6fcd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x55556b6fa770_0;
    %load/vec4 v0x55556b6f8580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b6f5710_0, 0, 2;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x55556b6faec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.5, 9;
    %load/vec4 v0x55556b6f7380_0;
    %load/vec4 v0x55556b6f8580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_81.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b6f5710_0, 0, 2;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55556b7018b0;
T_82 ;
    %wait E_0x55556afac8a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b6f57f0_0, 0, 2;
    %load/vec4 v0x55556b6fcd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v0x55556b6fa770_0;
    %load/vec4 v0x55556b6f8660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b6f57f0_0, 0, 2;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x55556b6faec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.5, 9;
    %load/vec4 v0x55556b6f7380_0;
    %load/vec4 v0x55556b6f8660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b6f57f0_0, 0, 2;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55556b7018b0;
T_83 ;
    %wait E_0x55556b7247a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556b6f4ee0_0, 0, 2;
    %load/vec4 v0x55556b6fcd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0x55556b6fa770_0;
    %load/vec4 v0x55556b6f95a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_83.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556b6f4ee0_0, 0, 2;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x55556b6faec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.5, 9;
    %load/vec4 v0x55556b6f7380_0;
    %load/vec4 v0x55556b6f95a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_83.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556b6f4ee0_0, 0, 2;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x55556ba1c810;
T_84 ;
    %wait E_0x55556b2eb920;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ba3b8f0_0, 0, 1;
    %load/vec4 v0x55556ba3b740_0;
    %store/vec4 v0x55556ba3b830_0, 0, 32;
    %load/vec4 v0x55556ba38bc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55556ba3a030, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x55556ba38bc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55556ba38cc0, 4;
    %load/vec4 v0x55556ba3b9b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ba3b8f0_0, 0, 1;
    %load/vec4 v0x55556ba38bc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55556ba39580, 4;
    %store/vec4 v0x55556ba3b830_0, 0, 32;
T_84.0 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x55556ba1c810;
T_85 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba3b1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %fork t_17, S_0x55556ba1d3c0;
    %jmp t_16;
    .scope S_0x55556ba1d3c0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba1d5c0_0, 0, 32;
T_85.2 ; Top of for-loop
    %load/vec4 v0x55556ba1d5c0_0;
    %cmpi/s 64, 0, 32;
	  %jmp/0xz T_85.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55556ba1d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba3a030, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55556ba1d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba38cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55556ba1d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba39580, 0, 4;
T_85.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55556ba1d5c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55556ba1d5c0_0, 0, 32;
    %jmp T_85.2;
T_85.3 ; for-loop exit label
    %end;
    .scope S_0x55556ba1c810;
t_16 %join;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x55556ba3abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55556ba3baa0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba3a030, 0, 4;
    %load/vec4 v0x55556ba3ac90_0;
    %load/vec4 v0x55556ba3baa0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba38cc0, 0, 4;
    %load/vec4 v0x55556ba3ad50_0;
    %load/vec4 v0x55556ba3baa0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba39580, 0, 4;
T_85.5 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55556ba1c810;
T_86 ;
    %wait E_0x55556b87bb00;
    %load/vec4 v0x55556ba3b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0x55556ba3b080_0;
    %store/vec4 v0x55556ba3b6a0_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x55556ba3b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x55556ba3b830_0;
    %store/vec4 v0x55556ba3b6a0_0, 0, 32;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0x55556ba3b740_0;
    %store/vec4 v0x55556ba3b6a0_0, 0, 32;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x55556ba1c810;
T_87 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba3b1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba3b9b0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x55556ba3b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v0x55556ba3b6a0_0;
    %assign/vec4 v0x55556ba3b9b0_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55556b8a0030;
T_88 ;
    %fork t_19, S_0x55556b89c620;
    %jmp t_18;
    .scope S_0x55556b89c620;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b89d650_0, 0, 32;
T_88.0 ; Top of for-loop
    %load/vec4 v0x55556b89d650_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_88.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x55556b89d650_0;
    %store/vec4a v0x55556b897810, 4, 0;
T_88.2 ; for-loop step statement
    %load/vec4 v0x55556b89d650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556b89d650_0, 0, 32;
    %jmp T_88.0;
T_88.1 ; for-loop exit label
    %vpi_call/w 20 29 "$readmemh", "../02_test/isa_4b.hex", v0x55556b897810 {0 0 0};
    %end;
    .scope S_0x55556b8a0030;
t_18 %join;
    %end;
    .thread T_88;
    .scope S_0x55556b959810;
T_89 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556b852660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b89c050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b89ec10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89f140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89bf90_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x55556b8fe340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b89c050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b89ec10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89f140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b89eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89bf90_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0x55556b899150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x55556b8fd6b0_0;
    %assign/vec4 v0x55556b89c050_0, 0;
    %load/vec4 v0x55556b8fd610_0;
    %assign/vec4 v0x55556b89ec10_0, 0;
    %load/vec4 v0x55556b8991f0_0;
    %assign/vec4 v0x55556b89f200_0, 0;
    %load/vec4 v0x55556b852550_0;
    %assign/vec4 v0x55556b89f140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b89bf90_0, 0;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x55556b9f7740;
T_90 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556b9f8720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x55556b9f8630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.4, 9;
    %load/vec4 v0x55556b9f84b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_90.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x55556b9f8570_0;
    %load/vec4 v0x55556b9f84b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556b9f8c30, 0, 4;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x55556b9f7740;
T_91 ;
    %wait E_0x55556b57b760;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55556b9f7740;
T_92 ;
    %wait E_0x55556b57b760;
    %vpi_func 29 62 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_92.2, 5;
    %vpi_func 29 62 "$time" 64 {0 0 0};
    %cmpi/u 2000, 0, 64;
    %flag_get/vec4 5;
    %and;
T_92.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x55556b64f870;
T_93 ;
    %wait E_0x55556b49fee0;
    %load/vec4 v0x55556b9ed900_0;
    %store/vec4 v0x55556b9edfc0_0, 0, 1;
    %load/vec4 v0x55556b9edb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %load/vec4 v0x55556b9edf20_0;
    %store/vec4 v0x55556b9ee060_0, 0, 1;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x55556b9edbb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55556b9edc50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_93.2, 4;
    %load/vec4 v0x55556b9edbb0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55556b9ee060_0, 0, 1;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x55556b9edf20_0;
    %store/vec4 v0x55556b9ee060_0, 0, 1;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55556b9eec20;
T_94 ;
    %wait E_0x55556b86d900;
    %load/vec4 v0x55556b9f09e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x55556b9f0870_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55556b9f07a0_0, 0, 1;
    %load/vec4 v0x55556b9f0870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %jmp T_94.9;
T_94.2 ;
    %load/vec4 v0x55556b9f0630_0;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %jmp T_94.9;
T_94.3 ;
    %load/vec4 v0x55556b9f0630_0;
    %inv;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %jmp T_94.9;
T_94.4 ;
    %load/vec4 v0x55556b9f06d0_0;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %jmp T_94.9;
T_94.5 ;
    %load/vec4 v0x55556b9f06d0_0;
    %inv;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %jmp T_94.9;
T_94.6 ;
    %load/vec4 v0x55556b9f06d0_0;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %jmp T_94.9;
T_94.7 ;
    %load/vec4 v0x55556b9f06d0_0;
    %inv;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %jmp T_94.9;
T_94.9 ;
    %pop/vec4 1;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x55556b9f0b20_0;
    %load/vec4 v0x55556b9f0df0_0;
    %or;
    %store/vec4 v0x55556b9f14c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556b9f07a0_0, 0, 1;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55556b9ee530;
T_95 ;
    %wait E_0x55556b4c8770;
    %load/vec4 v0x55556b9eea90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_95.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_95.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_95.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_95.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_95.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_95.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_95.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_95.8, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.0 ;
    %load/vec4 v0x55556b9ee8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_95.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_95.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_95.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_95.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_95.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_95.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_95.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_95.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.11 ;
    %load/vec4 v0x55556b9ee9a0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_95.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_95.22, 8;
T_95.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_95.22, 8;
 ; End of false expr.
    %blend;
T_95.22;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.16 ;
    %load/vec4 v0x55556b9ee9a0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_95.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_95.24, 8;
T_95.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_95.24, 8;
 ; End of false expr.
    %blend;
T_95.24;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.20;
T_95.20 ;
    %pop/vec4 1;
    %jmp T_95.10;
T_95.1 ;
    %load/vec4 v0x55556b9ee8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_95.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_95.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_95.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_95.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_95.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_95.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_95.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_95.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.32 ;
    %load/vec4 v0x55556b9ee9a0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_95.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_95.36, 8;
T_95.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_95.36, 8;
 ; End of false expr.
    %blend;
T_95.36;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.34;
T_95.34 ;
    %pop/vec4 1;
    %jmp T_95.10;
T_95.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556b9ee800_0, 0, 4;
    %jmp T_95.10;
T_95.10 ;
    %pop/vec4 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x55556b9f43e0;
T_96 ;
    %wait E_0x55556b2f6c40;
    %load/vec4 v0x55556b9f7180_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_96.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_96.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_96.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_96.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_96.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.0 ;
    %load/vec4 v0x55556b9f7300_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.1 ;
    %load/vec4 v0x55556b9f7300_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.2 ;
    %load/vec4 v0x55556b9f7300_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.3 ;
    %load/vec4 v0x55556b9f7470_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.4 ;
    %load/vec4 v0x55556b9f7240_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.5 ;
    %load/vec4 v0x55556b9f7600_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.6 ;
    %load/vec4 v0x55556b9f7600_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.7 ;
    %load/vec4 v0x55556b9f73a0_0;
    %store/vec4 v0x55556b9f7540_0, 0, 32;
    %jmp T_96.9;
T_96.9 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55556b8039c0;
T_97 ;
    %wait E_0x55556b49ae70;
    %load/vec4 v0x55556ba199b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %load/vec4 v0x55556ba1bbf0_0;
    %store/vec4 v0x55556ba1bb20_0, 0, 32;
    %jmp T_97.4;
T_97.0 ;
    %load/vec4 v0x55556ba1bbf0_0;
    %store/vec4 v0x55556ba1bb20_0, 0, 32;
    %jmp T_97.4;
T_97.1 ;
    %load/vec4 v0x55556ba19fb0_0;
    %store/vec4 v0x55556ba1bb20_0, 0, 32;
    %jmp T_97.4;
T_97.2 ;
    %load/vec4 v0x55556ba19800_0;
    %store/vec4 v0x55556ba1bb20_0, 0, 32;
    %jmp T_97.4;
T_97.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55556ba19a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %load/vec4 v0x55556ba1be60_0;
    %store/vec4 v0x55556ba1bd90_0, 0, 32;
    %jmp T_97.9;
T_97.5 ;
    %load/vec4 v0x55556ba1be60_0;
    %store/vec4 v0x55556ba1bd90_0, 0, 32;
    %jmp T_97.9;
T_97.6 ;
    %load/vec4 v0x55556ba19fb0_0;
    %store/vec4 v0x55556ba1bd90_0, 0, 32;
    %jmp T_97.9;
T_97.7 ;
    %load/vec4 v0x55556ba19800_0;
    %store/vec4 v0x55556ba1bd90_0, 0, 32;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55556b8039c0;
T_98 ;
    %wait E_0x55556b2f54a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba1b300_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ba1a350_0, 0, 1;
    %load/vec4 v0x55556ba19dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ba1a350_0, 0, 1;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x55556ba1a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x55556ba19c90_0;
    %load/vec4 v0x55556ba18fd0_0;
    %cmp/ne;
    %jmp/0xz  T_98.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ba1a350_0, 0, 1;
    %load/vec4 v0x55556ba18fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.6, 8;
    %load/vec4 v0x55556ba194c0_0;
    %store/vec4 v0x55556ba1b300_0, 0, 32;
    %jmp T_98.7;
T_98.6 ;
    %load/vec4 v0x55556ba19bd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55556ba1b300_0, 0, 32;
T_98.7 ;
T_98.4 ;
    %jmp T_98.3;
T_98.2 ;
    %load/vec4 v0x55556ba1b8b0_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_98.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556ba1b8b0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_98.10;
    %jmp/0xz  T_98.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ba1a350_0, 0, 1;
    %load/vec4 v0x55556ba194c0_0;
    %store/vec4 v0x55556ba1b300_0, 0, 32;
T_98.8 ;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55556b6eb9b0;
T_99 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556b6e3bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6da790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b959fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b959bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6da6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b6db6f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b95a090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b6db650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6df820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dd120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6df760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6defd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dd1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dc930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556b6e1a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6daec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dc9d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b6def30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556b6dd950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dd9f0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x55556b6e32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dae20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b6df820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dd120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6df760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6defd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dd1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dc930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6daec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dc9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6da790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b959fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b959bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b6da6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b6db6f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b95a090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b6db650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556b6e1a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b6def30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556b6dd950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b6dd9f0_0, 0;
    %jmp T_99.3;
T_99.2 ;
    %load/vec4 v0x55556b6e19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v0x55556b6e2af0_0;
    %assign/vec4 v0x55556b6da790_0, 0;
    %load/vec4 v0x55556b6e8910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b959fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b959bf0_0, 0;
    %jmp T_99.7;
T_99.6 ;
    %load/vec4 v0x55556b6e1230_0;
    %assign/vec4 v0x55556b959fd0_0, 0;
    %load/vec4 v0x55556b6e0a60_0;
    %assign/vec4 v0x55556b959bf0_0, 0;
T_99.7 ;
    %load/vec4 v0x55556b6e3380_0;
    %assign/vec4 v0x55556b6da6d0_0, 0;
    %load/vec4 v0x55556b6e1190_0;
    %assign/vec4 v0x55556b6db6f0_0, 0;
    %load/vec4 v0x55556b6e09a0_0;
    %assign/vec4 v0x55556b95a090_0, 0;
    %load/vec4 v0x55556b6e3b10_0;
    %assign/vec4 v0x55556b6db650_0, 0;
    %load/vec4 v0x55556b6e50f0_0;
    %assign/vec4 v0x55556b6dae20_0, 0;
    %load/vec4 v0x55556b6e8910_0;
    %assign/vec4 v0x55556b6df820_0, 0;
    %load/vec4 v0x55556b6e76b0_0;
    %assign/vec4 v0x55556b6dd120_0, 0;
    %load/vec4 v0x55556b6e8840_0;
    %assign/vec4 v0x55556b6df760_0, 0;
    %load/vec4 v0x55556b6e9940_0;
    %assign/vec4 v0x55556b6defd0_0, 0;
    %load/vec4 v0x55556b6e7770_0;
    %assign/vec4 v0x55556b6dd1c0_0, 0;
    %load/vec4 v0x55556b6e6e80_0;
    %assign/vec4 v0x55556b6dc930_0, 0;
    %load/vec4 v0x55556b6e9100_0;
    %assign/vec4 v0x55556b6e1a80_0, 0;
    %load/vec4 v0x55556b6e51b0_0;
    %assign/vec4 v0x55556b6daec0_0, 0;
    %load/vec4 v0x55556b6e6f40_0;
    %assign/vec4 v0x55556b6dc9d0_0, 0;
    %load/vec4 v0x55556b6e9860_0;
    %assign/vec4 v0x55556b6def30_0, 0;
    %load/vec4 v0x55556b6e5920_0;
    %assign/vec4 v0x55556b6dd950_0, 0;
    %load/vec4 v0x55556b6e5a00_0;
    %assign/vec4 v0x55556b6dd9f0_0, 0;
T_99.5 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x55556b885fa0;
T_100 ;
    %wait E_0x55556b7f7460;
    %load/vec4 v0x55556b8695c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_100.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_100.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_100.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_100.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_100.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_100.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_100.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.0 ;
    %load/vec4 v0x55556b874c00_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.1 ;
    %load/vec4 v0x55556b8f1770_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55556b9370a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55556b920530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.4 ;
    %load/vec4 v0x55556b8f1830_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.5 ;
    %load/vec4 v0x55556b94ddc0_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.6 ;
    %load/vec4 v0x55556b874cf0_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.7 ;
    %load/vec4 v0x55556b9426e0_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.8 ;
    %load/vec4 v0x55556b914ed0_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.9 ;
    %load/vec4 v0x55556b914de0_0;
    %store/vec4 v0x55556b94dd20_0, 0, 32;
    %jmp T_100.11;
T_100.11 ;
    %pop/vec4 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x55556b8899b0;
T_101 ;
    %wait E_0x55556b814220;
    %load/vec4 v0x55556b8daaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %load/vec4 v0x55556b8b8830_0;
    %store/vec4 v0x55556b81a640_0, 0, 32;
    %jmp T_101.4;
T_101.0 ;
    %load/vec4 v0x55556b8b8830_0;
    %store/vec4 v0x55556b81a640_0, 0, 32;
    %jmp T_101.4;
T_101.1 ;
    %load/vec4 v0x55556b83c900_0;
    %store/vec4 v0x55556b81a640_0, 0, 32;
    %jmp T_101.4;
T_101.2 ;
    %load/vec4 v0x55556b8e6210_0;
    %store/vec4 v0x55556b81a640_0, 0, 32;
    %jmp T_101.4;
T_101.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b8dab90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_101.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_101.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_101.7, 6;
    %load/vec4 v0x55556b8b88d0_0;
    %store/vec4 v0x55556b81a700_0, 0, 32;
    %jmp T_101.9;
T_101.5 ;
    %load/vec4 v0x55556b8b88d0_0;
    %store/vec4 v0x55556b81a700_0, 0, 32;
    %jmp T_101.9;
T_101.6 ;
    %load/vec4 v0x55556b83c900_0;
    %store/vec4 v0x55556b81a700_0, 0, 32;
    %jmp T_101.9;
T_101.7 ;
    %load/vec4 v0x55556b8e6210_0;
    %store/vec4 v0x55556b81a700_0, 0, 32;
    %jmp T_101.9;
T_101.9 ;
    %pop/vec4 1;
    %vpi_func 22 45 "$isunknown" 1, v0x55556b81a700_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_101.10, 8;
T_101.10 ;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x55556b8899b0;
T_102 ;
    %wait E_0x55556b821c30;
    %load/vec4 v0x55556b8cf5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %load/vec4 v0x55556b81a640_0;
    %store/vec4 v0x55556b831380_0, 0, 32;
    %jmp T_102.4;
T_102.0 ;
    %load/vec4 v0x55556b81a640_0;
    %store/vec4 v0x55556b831380_0, 0, 32;
    %jmp T_102.4;
T_102.1 ;
    %load/vec4 v0x55556b8c3f10_0;
    %store/vec4 v0x55556b831380_0, 0, 32;
    %jmp T_102.4;
T_102.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556b831380_0, 0, 32;
    %jmp T_102.4;
T_102.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55556b8c3e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_102.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_102.6, 6;
    %jmp T_102.7;
T_102.5 ;
    %load/vec4 v0x55556b81a700_0;
    %store/vec4 v0x55556b825d90_0, 0, 32;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x55556b8cf4b0_0;
    %store/vec4 v0x55556b825d90_0, 0, 32;
    %jmp T_102.7;
T_102.7 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x55556af003a0;
T_103 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556b709750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b702e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b7065e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b701080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b702f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7036c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7066c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b705450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b705510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b704c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b703780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b704ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7076e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b707600_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x55556b708fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7036c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b7066c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b705450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b705510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b704c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b703780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b704ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7076e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b707600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b702e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b7065e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b701080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b702f70_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x55556b709810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %jmp T_103.5;
T_103.4 ;
    %load/vec4 v0x55556b70d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7036c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b7066c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b705450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b705510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b704c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b703780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b704ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b7076e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b707600_0, 0;
    %load/vec4 v0x55556b708730_0;
    %assign/vec4 v0x55556b702e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b7065e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b701080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b702f70_0, 0;
    %jmp T_103.7;
T_103.6 ;
    %load/vec4 v0x55556b708730_0;
    %assign/vec4 v0x55556b702e90_0, 0;
    %load/vec4 v0x55556b70c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b7065e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b701080_0, 0;
    %jmp T_103.9;
T_103.8 ;
    %load/vec4 v0x55556afb9090_0;
    %assign/vec4 v0x55556b7065e0_0, 0;
    %load/vec4 v0x55556b706dd0_0;
    %assign/vec4 v0x55556b701080_0, 0;
    %vpi_func 15 108 "$time" 64 {0 0 0};
    %cmpi/u 190, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_103.13, 5;
    %vpi_func 15 108 "$time" 64 {0 0 0};
    %cmpi/u 320, 0, 64;
    %flag_get/vec4 5;
    %and;
T_103.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_103.12, 9;
    %vpi_func 15 108 "$isunknown" 1, v0x55556b706dd0_0 {0 0 0};
    %and;
T_103.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.10, 8;
T_103.10 ;
T_103.9 ;
    %load/vec4 v0x55556b708810_0;
    %assign/vec4 v0x55556b702f70_0, 0;
    %load/vec4 v0x55556b70adf0_0;
    %assign/vec4 v0x55556b7036c0_0, 0;
    %load/vec4 v0x55556b70c7a0_0;
    %assign/vec4 v0x55556b7066c0_0, 0;
    %load/vec4 v0x55556b70d8d0_0;
    %assign/vec4 v0x55556b705450_0, 0;
    %load/vec4 v0x55556b70b560_0;
    %assign/vec4 v0x55556b705510_0, 0;
    %load/vec4 v0x55556b70b620_0;
    %assign/vec4 v0x55556b704c20_0, 0;
    %load/vec4 v0x55556b708f20_0;
    %assign/vec4 v0x55556b703780_0, 0;
    %load/vec4 v0x55556b70ad30_0;
    %assign/vec4 v0x55556b704ce0_0, 0;
    %load/vec4 v0x55556b70d7c0_0;
    %assign/vec4 v0x55556b7076e0_0, 0;
    %load/vec4 v0x55556b70c860_0;
    %assign/vec4 v0x55556b707600_0, 0;
T_103.7 ;
T_103.5 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x55556af003a0;
T_104 ;
    %wait E_0x55556b57b760;
    %jmp T_104;
    .thread T_104;
    .scope S_0x55556ba3c350;
T_105 ;
    %fork t_21, S_0x55556ba3c730;
    %jmp t_20;
    .scope S_0x55556ba3c730;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba3c930_0, 0, 32;
T_105.0 ; Top of for-loop
    %load/vec4 v0x55556ba3c930_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_105.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55556ba3c930_0;
    %store/vec4a v0x55556ba3d160, 4, 0;
T_105.2 ; for-loop step statement
    %load/vec4 v0x55556ba3c930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556ba3c930_0, 0, 32;
    %jmp T_105.0;
T_105.1 ; for-loop exit label
    %end;
    .scope S_0x55556ba3c350;
t_20 %join;
    %end;
    .thread T_105;
    .scope S_0x55556ba3c350;
T_106 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba3d4d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x55556ba3cde0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55556ba3d3f0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba3d160, 0, 4;
T_106.0 ;
    %load/vec4 v0x55556ba3d4d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x55556ba3cde0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55556ba3d3f0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba3d160, 4, 5;
T_106.2 ;
    %load/vec4 v0x55556ba3d4d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %load/vec4 v0x55556ba3cde0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55556ba3d3f0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba3d160, 4, 5;
T_106.4 ;
    %load/vec4 v0x55556ba3d4d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.6, 8;
    %load/vec4 v0x55556ba3cde0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55556ba3d3f0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ba3d160, 4, 5;
T_106.6 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x55556ba3d6b0;
T_107 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba3dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba3d860_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x55556ba3da00_0;
    %assign/vec4 v0x55556ba3d860_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x55556ba3eb40;
T_108 ;
    %wait E_0x55556ba3c620;
    %load/vec4 v0x55556ba3fa50_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_108.3, 11;
    %load/vec4 v0x55556ba3f9b0_0;
    %and;
T_108.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_108.2, 10;
    %load/vec4 v0x55556ba3f740_0;
    %and;
T_108.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_108.1, 9;
    %load/vec4 v0x55556ba3f570_0;
    %nor/r;
    %and;
T_108.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_108.0, 8;
    %load/vec4 v0x55556ba3f610_0;
    %nor/r;
    %and;
T_108.0;
    %store/vec4 v0x55556ba3fc80_0, 0, 1;
    %load/vec4 v0x55556ba3f8f0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55556ba3ef40_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %load/vec4 v0x55556ba3fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x55556ba3f7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_108.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_108.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_108.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.10;
T_108.6 ;
    %load/vec4 v0x55556ba3ef40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.16;
T_108.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55556ba3fbe0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.16;
T_108.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556ba3fbe0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.16;
T_108.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55556ba3fbe0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.16;
T_108.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %load/vec4 v0x55556ba3fbe0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.16;
T_108.16 ;
    %pop/vec4 1;
    %jmp T_108.10;
T_108.7 ;
    %load/vec4 v0x55556ba3ef40_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_108.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556ba3fbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.18;
T_108.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %load/vec4 v0x55556ba3fbe0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
T_108.18 ;
    %jmp T_108.10;
T_108.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55556ba3ff10_0, 0, 32;
    %load/vec4 v0x55556ba3fbe0_0;
    %store/vec4 v0x55556ba3fe30_0, 0, 32;
    %jmp T_108.10;
T_108.10 ;
    %pop/vec4 1;
T_108.4 ;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x55556ba3eb40;
T_109 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba3fb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba3f3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba3f2c0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556ba3f120_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55556ba3f040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba3f1e0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x55556ba3fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x55556ba3f8f0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_109.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_109.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_109.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_109.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_109.8, 6;
    %jmp T_109.10;
T_109.4 ;
    %load/vec4 v0x55556ba3f3f0_0;
    %load/vec4 v0x55556ba3ff10_0;
    %inv;
    %and;
    %load/vec4 v0x55556ba3fe30_0;
    %load/vec4 v0x55556ba3ff10_0;
    %and;
    %or;
    %assign/vec4 v0x55556ba3f3f0_0, 0;
    %jmp T_109.10;
T_109.5 ;
    %load/vec4 v0x55556ba3f2c0_0;
    %load/vec4 v0x55556ba3ff10_0;
    %inv;
    %and;
    %load/vec4 v0x55556ba3fe30_0;
    %load/vec4 v0x55556ba3ff10_0;
    %and;
    %or;
    %assign/vec4 v0x55556ba3f2c0_0, 0;
    %jmp T_109.10;
T_109.6 ;
    %load/vec4 v0x55556ba3f120_0;
    %load/vec4 v0x55556ba3ff10_0;
    %inv;
    %and;
    %load/vec4 v0x55556ba3fe30_0;
    %load/vec4 v0x55556ba3ff10_0;
    %and;
    %or;
    %assign/vec4 v0x55556ba3f120_0, 0;
    %jmp T_109.10;
T_109.7 ;
    %load/vec4 v0x55556ba3f040_0;
    %load/vec4 v0x55556ba3ff10_0;
    %inv;
    %and;
    %load/vec4 v0x55556ba3fe30_0;
    %load/vec4 v0x55556ba3ff10_0;
    %and;
    %or;
    %assign/vec4 v0x55556ba3f040_0, 0;
    %jmp T_109.10;
T_109.8 ;
    %load/vec4 v0x55556ba3f1e0_0;
    %load/vec4 v0x55556ba3ff10_0;
    %inv;
    %and;
    %load/vec4 v0x55556ba3fe30_0;
    %load/vec4 v0x55556ba3ff10_0;
    %and;
    %or;
    %assign/vec4 v0x55556ba3f1e0_0, 0;
    %jmp T_109.10;
T_109.10 ;
    %pop/vec4 1;
T_109.2 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x55556ba3bda0;
T_110 ;
    %wait E_0x55556b57b760;
    %vpi_func 31 63 "$time" 64 {0 0 0};
    %cmpi/u 200, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_110.2, 5;
    %vpi_func 31 63 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_get/vec4 5;
    %and;
T_110.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x55556ba3bda0;
T_111 ;
    %wait E_0x55556ba3c2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ba41840_0, 0, 1;
    %load/vec4 v0x55556ba412e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_111.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_111.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_111.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ba41840_0, 0, 1;
    %jmp T_111.4;
T_111.0 ;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556ba41840_0, 0, 1;
    %jmp T_111.4;
T_111.1 ;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55556ba41840_0, 0, 1;
    %jmp T_111.4;
T_111.2 ;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x55556ba41840_0, 0, 1;
    %jmp T_111.4;
T_111.4 ;
    %pop/vec4 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55556ba3bda0;
T_112 ;
    %wait E_0x55556b7f70c0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %load/vec4 v0x55556ba41600_0;
    %store/vec4 v0x55556ba40b10_0, 0, 32;
    %load/vec4 v0x55556ba41780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_112.3, 10;
    %load/vec4 v0x55556ba40cb0_0;
    %and;
T_112.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0x55556ba41840_0;
    %nor/r;
    %and;
T_112.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x55556ba412e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_112.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_112.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_112.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %jmp T_112.8;
T_112.4 ;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_112.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_112.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_112.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_112.12, 6;
    %jmp T_112.13;
T_112.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %jmp T_112.13;
T_112.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %jmp T_112.13;
T_112.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %jmp T_112.13;
T_112.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %jmp T_112.13;
T_112.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55556ba41600_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x55556ba40b10_0, 0, 32;
    %jmp T_112.8;
T_112.5 ;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.14, 8;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_112.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_112.17, 6;
    %jmp T_112.18;
T_112.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %jmp T_112.18;
T_112.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %jmp T_112.18;
T_112.18 ;
    %pop/vec4 1;
    %load/vec4 v0x55556ba41600_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x55556ba40b10_0, 0, 32;
T_112.14 ;
    %jmp T_112.8;
T_112.6 ;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_112.19, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556ba40a40_0, 0, 4;
    %load/vec4 v0x55556ba41600_0;
    %store/vec4 v0x55556ba40b10_0, 0, 32;
T_112.19 ;
    %jmp T_112.8;
T_112.8 ;
    %pop/vec4 1;
T_112.0 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x55556ba3bda0;
T_113 ;
    %wait E_0x55556b485530;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %load/vec4 v0x55556ba40d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_113.2, 4;
    %load/vec4 v0x55556ba40970_0;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v0x55556ba40e20_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_113.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_113.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_113.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_113.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_113.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %jmp T_113.10;
T_113.4 ;
    %load/vec4 v0x55556ba408a0_0;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %jmp T_113.10;
T_113.5 ;
    %load/vec4 v0x55556ba407d0_0;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %jmp T_113.10;
T_113.6 ;
    %load/vec4 v0x55556ba40660_0;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %jmp T_113.10;
T_113.7 ;
    %load/vec4 v0x55556ba40550_0;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %jmp T_113.10;
T_113.8 ;
    %load/vec4 v0x55556ba40700_0;
    %store/vec4 v0x55556ba416a0_0, 0, 32;
    %jmp T_113.10;
T_113.10 ;
    %pop/vec4 1;
T_113.3 ;
T_113.0 ;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x55556ba3bda0;
T_114 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba41560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba42550_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x55556ba416a0_0;
    %assign/vec4 v0x55556ba42550_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x55556ba3bda0;
T_115 ;
    %wait E_0x55556b57b760;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55556b893b10;
T_116 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556b88eac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b8859b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b88faf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b888b80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b888ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b888590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b88c1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b885910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b88d2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b8884d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b88d200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b88c270_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55556b891680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b888590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556b88c1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b885910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b88d2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b8884d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556b88d200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556b88c270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b8859b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b88faf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556b888b80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55556b888ac0_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x55556b88fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %jmp T_116.5;
T_116.4 ;
    %load/vec4 v0x55556b892610_0;
    %assign/vec4 v0x55556b8859b0_0, 0;
    %load/vec4 v0x55556afae670_0;
    %assign/vec4 v0x55556b88faf0_0, 0;
    %load/vec4 v0x55556b88ea20_0;
    %assign/vec4 v0x55556b888b80_0, 0;
    %load/vec4 v0x55556b8926b0_0;
    %assign/vec4 v0x55556b888ac0_0, 0;
    %load/vec4 v0x55556b895090_0;
    %assign/vec4 v0x55556b888590_0, 0;
    %load/vec4 v0x55556b890f50_0;
    %assign/vec4 v0x55556b88c1d0_0, 0;
    %load/vec4 v0x55556b8915e0_0;
    %assign/vec4 v0x55556b885910_0, 0;
    %load/vec4 v0x55556b8941f0_0;
    %assign/vec4 v0x55556b88d2c0_0, 0;
    %load/vec4 v0x55556b894ff0_0;
    %assign/vec4 v0x55556b8884d0_0, 0;
    %load/vec4 v0x55556b894100_0;
    %assign/vec4 v0x55556b88d200_0, 0;
    %load/vec4 v0x55556b890ff0_0;
    %assign/vec4 v0x55556b88c270_0, 0;
T_116.5 ;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x55556b70cf90;
T_117 ;
    %wait E_0x55556b707bd0;
    %load/vec4 v0x55556ba438e0_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_117.0, 4;
    %load/vec4 v0x55556ba48960_0;
    %store/vec4 v0x55556ba48a20_0, 0, 32;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x55556ba48850_0;
    %store/vec4 v0x55556ba48a20_0, 0, 32;
T_117.1 ;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x55556b70cf90;
T_118 ;
    %wait E_0x55556b709b90;
    %load/vec4 v0x55556ba492c0_0;
    %store/vec4 v0x55556ba4aa70_0, 0, 32;
    %load/vec4 v0x55556ba48c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_118.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_118.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_118.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_118.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_118.4, 6;
    %load/vec4 v0x55556ba492c0_0;
    %store/vec4 v0x55556ba4aa70_0, 0, 32;
    %jmp T_118.6;
T_118.0 ;
    %load/vec4 v0x55556ba492c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55556ba492c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ba4aa70_0, 0, 32;
    %jmp T_118.6;
T_118.1 ;
    %load/vec4 v0x55556ba492c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55556ba492c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ba4aa70_0, 0, 32;
    %jmp T_118.6;
T_118.2 ;
    %load/vec4 v0x55556ba492c0_0;
    %store/vec4 v0x55556ba4aa70_0, 0, 32;
    %jmp T_118.6;
T_118.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55556ba492c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ba4aa70_0, 0, 32;
    %jmp T_118.6;
T_118.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55556ba492c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ba4aa70_0, 0, 32;
    %jmp T_118.6;
T_118.6 ;
    %pop/vec4 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x55556b70cf90;
T_119 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba44eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ba4a8f0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x55556ba4a8f0_0;
    %nor/r;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_119.8, 13;
    %load/vec4 v0x55556ba48ed0_0;
    %and;
T_119.8;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_119.7, 12;
    %load/vec4 v0x55556ba48b60_0;
    %nor/r;
    %and;
T_119.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_119.6, 11;
    %load/vec4 v0x55556ba48fc0_0;
    %nor/r;
    %and;
T_119.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_119.5, 10;
    %load/vec4 v0x55556ba48d90_0;
    %nor/r;
    %and;
T_119.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.4, 9;
    %load/vec4 v0x55556ba48ac0_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_119.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556ba4a8f0_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55556b70cf90;
T_120 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba44eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ba4a9b0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x55556ba4a8f0_0;
    %assign/vec4 v0x55556ba4a9b0_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x55556b70cf90;
T_121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba43660_0, 0, 32;
    %end;
    .thread T_121;
    .scope S_0x55556b70cf90;
T_122 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ba43740_0, 0, 32;
    %end;
    .thread T_122;
    .scope S_0x55556b70cf90;
T_123 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba44eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba43660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba43740_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55556ba43740_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55556ba43740_0, 0;
    %load/vec4 v0x55556ba494a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x55556ba43660_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55556ba43660_0, 0;
    %load/vec4 v0x55556ba4a590_0;
    %cmpi/e 24, 0, 32;
    %jmp/1 T_123.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556ba4a590_0;
    %cmpi/e 28, 0, 32;
    %flag_or 4, 8;
T_123.8;
    %jmp/1 T_123.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556ba4a590_0;
    %cmpi/e 32, 0, 32;
    %flag_or 4, 8;
T_123.7;
    %jmp/1 T_123.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55556ba43660_0;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_123.6;
    %jmp/0xz  T_123.4, 4;
    %vpi_call/w 14 577 "$display", "[%0t] #%0d PC=0x%08h insn_vld=%b ledr=0x%02h '%c'", $time, v0x55556ba43660_0, v0x55556ba4a590_0, v0x55556ba494a0_0, &PV<v0x55556ba4a3b0_0, 0, 8>, &PV<v0x55556ba4a3b0_0, 0, 8> {0 0 0};
T_123.4 ;
T_123.2 ;
    %load/vec4 v0x55556ba47820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.9, 8;
    %vpi_call/w 14 582 "$display", "[%0t] REDIRECT: redirect_pc=0x%08h if_pc=0x%08h id_ctrl_valid=%b", $time, v0x55556ba47730_0, v0x55556ba48540_0, v0x55556ba45ce0_0 {0 0 0};
T_123.9 ;
    %load/vec4 v0x55556ba44b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.11, 8;
    %vpi_call/w 14 586 "$display", "[%0t] STALL: if_id_instr=0x%08h if_id_pc=0x%08h id_ex_rd=x%0d id_ex_mem_read=%b ex_mem_rd=x%0d ex_mem_mem_read=%b", $time, v0x55556ba47f40_0, v0x55556ba48110_0, v0x55556ba46e20_0, v0x55556ba466a0_0, v0x55556ba441d0_0, v0x55556ba43cd0_0 {0 0 0};
T_123.11 ;
    %load/vec4 v0x55556ba43740_0;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_123.15, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55556ba43740_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_123.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.13, 8;
    %vpi_call/w 14 591 "$display", "[%0t] CYCLE %0d: commits=%0d halt=%b pc_commit=0x%08h insn_vld=%b if_pc=0x%08h", $time, v0x55556ba43740_0, v0x55556ba43660_0, v0x55556ba4a8f0_0, v0x55556ba4a590_0, v0x55556ba494a0_0, v0x55556ba48540_0 {0 0 0};
T_123.13 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55556b70cf90;
T_124 ;
    %wait E_0x55556b57b760;
    %jmp T_124;
    .thread T_124;
    .scope S_0x55556b70cf90;
T_125 ;
    %wait E_0x55556b57b760;
    %jmp T_125;
    .thread T_125;
    .scope S_0x55556b70cf90;
T_126 ;
    %wait E_0x55556b57b760;
    %load/vec4 v0x55556ba44eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556ba4a770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ba4a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ba4a830_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x55556ba4a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
T_126.2 ;
    %load/vec4 v0x55556ba47550_0;
    %assign/vec4 v0x55556ba4a770_0, 0;
    %load/vec4 v0x55556ba45ce0_0;
    %assign/vec4 v0x55556ba4a6d0_0, 0;
    %load/vec4 v0x55556ba44b90_0;
    %assign/vec4 v0x55556ba4a830_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x55556b70cf90;
T_127 ;
    %wait E_0x55556b57b760;
    %jmp T_127;
    .thread T_127;
    .scope S_0x55556b70cf90;
T_128 ;
    %wait E_0x55556b57b760;
    %jmp T_128;
    .thread T_128;
    .scope S_0x55556b6acf50;
T_129 ;
    %wait E_0x55556b709db0;
    %load/vec4 v0x55556ba4c3b0_0;
    %parti/s 9, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55556ba4bc90_0, 4, 9;
    %load/vec4 v0x55556ba4c310_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55556ba4bc90_0, 4, 1;
    %jmp T_129;
    .thread T_129, $push;
# The file index is used to find the file name in the following table.
:file_names 35;
    "N/A";
    "<interactive>";
    "-";
    "../01_bench/tlib.svh";
    "./../00_src/PC.sv";
    "./../00_src/lsu.sv";
    "./../00_src/dmem.sv";
    "./../00_src/input_buffer.sv";
    "./../00_src/output_buffer.sv";
    "./../00_src/input_mux.sv";
    "./../00_src/output_mux.sv";
    "./../00_src/mux2_1.sv";
    "./../01_bench/tbench.sv";
    "./../01_bench/driver.sv";
    "./../00_src/pipelined.sv";
    "./../00_src/ex_mem_reg.sv";
    "./../00_src/forwarding_unit.sv";
    "./../00_src/hazard_unit.sv";
    "./../00_src/id_ex_reg.sv";
    "./../00_src/if_id_reg.sv";
    "./../00_src/i_mem.sv";
    "./../00_src/mem_wb_reg.sv";
    "./../00_src/stage_ex.sv";
    "./../00_src/alu.sv";
    "./../00_src/FA_32bit.sv";
    "./../00_src/stage_id.sv";
    "./../00_src/brc.sv";
    "./../00_src/control_unit.sv";
    "./../00_src/imm_gen.sv";
    "./../00_src/regfile.sv";
    "./../00_src/stage_if.sv";
    "./../00_src/stage_mem.sv";
    "./../01_bench/scoreboard.sv";
    "./../00_src/wrapper.sv";
    "./../00_src/clock_10M.sv";
