#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jun 11 13:44:31 2018
# Process ID: 33448
# Current directory: C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1
# Command line: vivado.exe -log DirectIIR_liuqi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DirectIIR_liuqi.tcl
# Log file: C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/DirectIIR_liuqi.vds
# Journal file: C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DirectIIR_liuqi.tcl -notrace
Command: synth_design -top DirectIIR_liuqi -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 315.895 ; gain = 81.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DirectIIR_liuqi' [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/DirectIIR_liuqi.v:5]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/zero.v:5]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/zero.v:20]
WARNING: [Synth 8-6014] Unused sequential element j was removed.  [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/zero.v:20]
INFO: [Synth 8-256] done synthesizing module 'zero' (1#1) [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/zero.v:5]
INFO: [Synth 8-638] synthesizing module 'pole' [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/pole.v:5]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (2#1) [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/pole.v:20]
WARNING: [Synth 8-6014] Unused sequential element j was removed.  [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/pole.v:20]
INFO: [Synth 8-256] done synthesizing module 'pole' (3#1) [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/pole.v:5]
INFO: [Synth 8-256] done synthesizing module 'DirectIIR_liuqi' (4#1) [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.srcs/sources_1/new/DirectIIR_liuqi.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 366.250 ; gain = 131.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 366.250 ; gain = 131.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m0'
Finished Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m0'
Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m1'
Finished Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m1'
Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m2'
Finished Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m2'
Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m3'
Finished Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m3'
Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m4'
Finished Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m4'
Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m5'
Finished Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m5'
Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m6'
Finished Parsing XDC File [C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/.Xil/Vivado-33448-DESKTOP-FBVJ4AU/dcp3/mult_gen_0_in_context.xdc] for cell 'U1/m6'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 676.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 676.664 ; gain = 442.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 676.664 ; gain = 442.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U1/m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/m2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/m3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/m4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/m5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/m6. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 676.664 ; gain = 442.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 676.664 ; gain = 442.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     26 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	  12 Input     21 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DirectIIR_liuqi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
Module zero 
Detailed RTL Component Info : 
+---Adders : 
	  12 Input     21 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 7     
Module pole 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     26 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 676.664 ; gain = 442.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 683.426 ; gain = 448.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 683.871 ; gain = 449.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         7|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |mult_gen_0    |     1|
|2     |mult_gen_0__1 |     1|
|3     |mult_gen_0__2 |     1|
|4     |mult_gen_0__3 |     1|
|5     |mult_gen_0__4 |     1|
|6     |mult_gen_0__5 |     1|
|7     |mult_gen_0__6 |     1|
|8     |BUFG          |     1|
|9     |CARRY4        |    62|
|10    |LUT1          |     7|
|11    |LUT2          |    88|
|12    |LUT3          |   121|
|13    |LUT4          |    84|
|14    |LUT5          |    28|
|15    |LUT6          |    42|
|16    |FDCE          |   168|
|17    |IBUF          |    14|
|18    |OBUF          |    12|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   788|
|2     |  U0     |zero   |   378|
|3     |  U1     |pole   |   383|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.305 ; gain = 472.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 707.305 ; gain = 162.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 707.305 ; gain = 472.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 707.305 ; gain = 476.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/GodWa/Desktop/DirectIIR_liuqi/DirectIIR_liuqi.runs/synth_1/DirectIIR_liuqi.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 707.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 11 13:45:09 2018...
