Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 18 22:37:09 2024
| Host         : DESKTOP-LBE2VK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_animation_timing_summary_routed.rpt -pb led_animation_timing_summary_routed.pb -rpx led_animation_timing_summary_routed.rpx -warn_on_violation
| Design       : led_animation
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    934         
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (934)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1706)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (934)
--------------------------
 There are 915 register/latch pins with no clock driven by root clock pin: clk_div/divided_clock_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/divided_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1706)
---------------------------------------------------
 There are 1706 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.075        0.000                      0                  527        0.085        0.000                      0                  527        4.500        0.000                       0                   354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.075        0.000                      0                  527        0.085        0.000                      0                  527        4.500        0.000                       0                   354  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.318ns (23.284%)  route 4.343ns (76.716%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.839    10.831    length[0]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  length_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[4]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y57          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[4]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.318ns (23.284%)  route 4.343ns (76.716%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.839    10.831    length[0]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y57          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[5]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.318ns (23.284%)  route 4.343ns (76.716%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.839    10.831    length[0]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  length_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y57          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[6]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.318ns (23.284%)  route 4.343ns (76.716%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.839    10.831    length[0]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  length_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y57          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[7]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.318ns (23.335%)  route 4.330ns (76.665%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.827    10.819    length[0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  length_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  length_reg[10]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[10]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.318ns (23.335%)  route 4.330ns (76.665%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.827    10.819    length[0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  length_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  length_reg[11]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[11]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.318ns (23.335%)  route 4.330ns (76.665%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.827    10.819    length[0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  length_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  length_reg[8]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[8]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.318ns (23.335%)  route 4.330ns (76.665%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.907     9.867    length_reg[0]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  length[0]_i_1/O
                         net (fo=32, routed)          0.827    10.819    length[0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  length_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  length_reg[9]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.906    length_reg[9]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 2.734ns (46.831%)  route 3.104ns (53.169%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.508     9.468    length_reg[0]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.124     9.592 r  length[0]_i_7/O
                         net (fo=1, routed)           0.000     9.592    length[0]_i_7_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.990 r  length_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.990    length_reg[0]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  length_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    length_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  length_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    length_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  length_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    length_reg[12]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.446 r  length_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.446    length_reg[16]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  length_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.560    length_reg[20]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  length_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    length_reg[24]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.008 r  length_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.008    length_reg[28]_i_1_n_6
    SLICE_X4Y63          FDRE                                         r  length_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  length_reg[29]/C
                         clock pessimism              0.272    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.062    15.169    length_reg[29]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 length_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.713ns (46.639%)  route 3.104ns (53.361%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.619     5.170    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  length_reg[12]/Q
                         net (fo=11, routed)          1.596     7.223    length_reg[12]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.347 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.347    length[0]_i_50_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.727 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.727    length_reg[0]_i_26_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.844    length_reg[0]_i_10_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.508     9.468    length_reg[0]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.124     9.592 r  length[0]_i_7/O
                         net (fo=1, routed)           0.000     9.592    length[0]_i_7_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.990 r  length_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.990    length_reg[0]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  length_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    length_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  length_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    length_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  length_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    length_reg[12]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.446 r  length_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.446    length_reg[16]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  length_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.560    length_reg[20]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  length_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    length_reg[24]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.987 r  length_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.987    length_reg[28]_i_1_n_4
    SLICE_X4Y63          FDRE                                         r  length_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  length_reg[31]/C
                         clock pessimism              0.272    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.062    15.169    length_reg[31]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  4.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 clock_period_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.289%)  route 0.254ns (57.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_period_reg[16]/Q
                         net (fo=8, routed)           0.254     1.871    clock_period_reg_n_0_[16]
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.916 r  clock_period[17]_i_1/O
                         net (fo=1, routed)           0.000     1.916    clock_period[17]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  clock_period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  clock_period_reg[17]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.091     1.831    clock_period_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.566     1.479    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    freq_up_debounce/btn_clock_cycles_counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.969    freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0_n_7
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.830     1.988    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[12]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    freq_up_debounce/btn_clock_cycles_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.566     1.479    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    freq_up_debounce/btn_clock_cycles_counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.980    freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0_n_5
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.830     1.988    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[14]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    freq_up_debounce/btn_clock_cycles_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.566     1.479    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    freq_up_debounce/btn_clock_cycles_counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.005    freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0_n_6
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.830     1.988    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[13]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    freq_up_debounce/btn_clock_cycles_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.566     1.479    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    freq_up_debounce/btn_clock_cycles_counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.005    freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0_n_4
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.830     1.988    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[15]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    freq_up_debounce/btn_clock_cycles_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.566     1.479    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    freq_up_debounce/btn_clock_cycles_counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.008 r  freq_up_debounce/btn_clock_cycles_counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.008    freq_up_debounce/btn_clock_cycles_counter_reg[16]_i_1__0_n_7
    SLICE_X28Y51         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.830     1.988    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[16]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.848    freq_up_debounce/btn_clock_cycles_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clock_period_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.247%)  route 0.310ns (59.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  clock_period_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clock_period_reg[11]/Q
                         net (fo=8, routed)           0.310     1.948    clock_period_reg_n_0_[11]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.993 r  clock_period[12]_i_1/O
                         net (fo=1, routed)           0.000     1.993    clock_period[12]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  clock_period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  clock_period_reg[12]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.091     1.829    clock_period_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.566     1.479    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  freq_up_debounce/btn_clock_cycles_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    freq_up_debounce/btn_clock_cycles_counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    freq_up_debounce/btn_clock_cycles_counter_reg[8]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    freq_up_debounce/btn_clock_cycles_counter_reg[12]_i_1__0_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.019 r  freq_up_debounce/btn_clock_cycles_counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.019    freq_up_debounce/btn_clock_cycles_counter_reg[16]_i_1__0_n_5
    SLICE_X28Y51         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.830     1.988    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[18]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.848    freq_up_debounce/btn_clock_cycles_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clock_period_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.226ns (42.424%)  route 0.307ns (57.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  clock_period_reg[43]/Q
                         net (fo=5, routed)           0.307     1.912    clock_period_reg_n_0_[43]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.098     2.010 r  clock_period[44]_i_1/O
                         net (fo=1, routed)           0.000     2.010    clock_period[44]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  clock_period_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  clock_period_reg[44]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.091     1.832    clock_period_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clock_period_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.184ns (32.879%)  route 0.376ns (67.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  clock_period_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_period_reg[21]/Q
                         net (fo=7, routed)           0.376     1.993    clock_period_reg_n_0_[21]
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.043     2.036 r  clock_period[22]_i_1/O
                         net (fo=1, routed)           0.000     2.036    clock_period[22]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[22]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107     1.847    clock_period_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y43     FSM_onehot_dir_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y43     FSM_onehot_dir_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     button_dir_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     button_dir_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y40    button_freq_dn_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y40    button_freq_dn_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47    button_freq_up_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47    button_freq_up_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     button_len_dn_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_raise_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_raise_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y40    button_freq_dn_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y40    button_freq_dn_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     FSM_onehot_dir_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_raise_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     button_dir_raise_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y40    button_freq_dn_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y40    button_freq_dn_old_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1722 Endpoints
Min Delay          1722 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.946ns  (logic 4.345ns (18.145%)  route 19.601ns (81.855%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    16.833 r  display_reg[4][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.833    display_reg[4][3]_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.055 r  display_reg[4][7]_i_9/O[0]
                         net (fo=16, routed)          1.426    18.481    data0[4]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.299    18.780 r  display[4][4]_i_17/O
                         net (fo=1, routed)           1.324    20.104    display[4][4]_i_17_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    20.228 f  display[4][4]_i_10/O
                         net (fo=1, routed)           0.000    20.228    display[4][4]_i_10_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217    20.445 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.637    22.082    display_reg[4][4]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.299    22.381 r  display[4][7]_i_6/O
                         net (fo=6, routed)           1.441    23.822    display[4][7]_i_6_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    23.946 r  display[4][7]_i_1/O
                         net (fo=1, routed)           0.000    23.946    display[4][7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  display_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.598ns  (logic 4.345ns (18.412%)  route 19.253ns (81.588%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    16.833 r  display_reg[4][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.833    display_reg[4][3]_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.055 r  display_reg[4][7]_i_9/O[0]
                         net (fo=16, routed)          1.426    18.481    data0[4]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.299    18.780 r  display[4][4]_i_17/O
                         net (fo=1, routed)           1.324    20.104    display[4][4]_i_17_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    20.228 f  display[4][4]_i_10/O
                         net (fo=1, routed)           0.000    20.228    display[4][4]_i_10_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217    20.445 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.637    22.082    display_reg[4][4]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.299    22.381 r  display[4][7]_i_6/O
                         net (fo=6, routed)           1.093    23.474    display[4][7]_i_6_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.124    23.598 r  display[2][7]_i_1/O
                         net (fo=1, routed)           0.000    23.598    display[2][7]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  display_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[5][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.543ns  (logic 4.345ns (18.456%)  route 19.198ns (81.544%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    16.833 r  display_reg[4][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.833    display_reg[4][3]_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.055 r  display_reg[4][7]_i_9/O[0]
                         net (fo=16, routed)          1.426    18.481    data0[4]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.299    18.780 r  display[4][4]_i_17/O
                         net (fo=1, routed)           1.324    20.104    display[4][4]_i_17_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    20.228 f  display[4][4]_i_10/O
                         net (fo=1, routed)           0.000    20.228    display[4][4]_i_10_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217    20.445 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.637    22.082    display_reg[4][4]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.299    22.381 r  display[4][7]_i_6/O
                         net (fo=6, routed)           1.037    23.419    display[4][7]_i_6_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.124    23.543 r  display[5][7]_i_1/O
                         net (fo=1, routed)           0.000    23.543    display[5][7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  display_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[5][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.130ns  (logic 4.170ns (18.029%)  route 18.960ns (81.971%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    16.873 f  display_reg[4][3]_i_3/O[3]
                         net (fo=9, routed)           1.602    18.474    data0[3]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.306    18.780 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    19.646    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    19.770 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    19.770    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    19.987 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    21.576    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    21.875 r  display[4][6]_i_3/O
                         net (fo=6, routed)           1.131    23.006    display[4][6]_i_3_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124    23.130 r  display[5][6]_i_1/O
                         net (fo=1, routed)           0.000    23.130    display[5][6]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  display_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.125ns  (logic 4.170ns (18.033%)  route 18.955ns (81.967%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    16.873 f  display_reg[4][3]_i_3/O[3]
                         net (fo=9, routed)           1.602    18.474    data0[3]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.306    18.780 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    19.646    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    19.770 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    19.770    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    19.987 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    21.576    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    21.875 r  display[4][6]_i_3/O
                         net (fo=6, routed)           1.126    23.001    display[4][6]_i_3_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124    23.125 r  display[4][6]_i_1/O
                         net (fo=1, routed)           0.000    23.125    display[4][6]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  display_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.110ns  (logic 4.345ns (18.801%)  route 18.765ns (81.199%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    16.833 r  display_reg[4][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.833    display_reg[4][3]_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.055 r  display_reg[4][7]_i_9/O[0]
                         net (fo=16, routed)          1.426    18.481    data0[4]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.299    18.780 r  display[4][4]_i_17/O
                         net (fo=1, routed)           1.324    20.104    display[4][4]_i_17_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    20.228 f  display[4][4]_i_10/O
                         net (fo=1, routed)           0.000    20.228    display[4][4]_i_10_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217    20.445 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.637    22.082    display_reg[4][4]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.299    22.381 r  display[4][7]_i_6/O
                         net (fo=6, routed)           0.605    22.986    display[4][7]_i_6_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.124    23.110 r  display[1][7]_i_1/O
                         net (fo=1, routed)           0.000    23.110    display[1][7]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  display_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.062ns  (logic 4.345ns (18.840%)  route 18.717ns (81.160%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    16.833 r  display_reg[4][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.833    display_reg[4][3]_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.055 r  display_reg[4][7]_i_9/O[0]
                         net (fo=16, routed)          1.426    18.481    data0[4]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.299    18.780 r  display[4][4]_i_17/O
                         net (fo=1, routed)           1.324    20.104    display[4][4]_i_17_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    20.228 f  display[4][4]_i_10/O
                         net (fo=1, routed)           0.000    20.228    display[4][4]_i_10_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217    20.445 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.637    22.082    display_reg[4][4]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.299    22.381 r  display[4][7]_i_6/O
                         net (fo=6, routed)           0.557    22.938    display[4][7]_i_6_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    23.062 r  display[3][7]_i_1/O
                         net (fo=1, routed)           0.000    23.062    display[3][7]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  display_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[6][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.059ns  (logic 4.345ns (18.843%)  route 18.714ns (81.157%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    16.833 r  display_reg[4][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.833    display_reg[4][3]_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.055 r  display_reg[4][7]_i_9/O[0]
                         net (fo=16, routed)          1.426    18.481    data0[4]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.299    18.780 r  display[4][4]_i_17/O
                         net (fo=1, routed)           1.324    20.104    display[4][4]_i_17_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    20.228 f  display[4][4]_i_10/O
                         net (fo=1, routed)           0.000    20.228    display[4][4]_i_10_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217    20.445 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.637    22.082    display_reg[4][4]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.299    22.381 r  display[4][7]_i_6/O
                         net (fo=6, routed)           0.554    22.935    display[4][7]_i_6_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    23.059 r  display[6][7]_i_1/O
                         net (fo=1, routed)           0.000    23.059    display[6][7]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  display_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.989ns  (logic 4.170ns (18.139%)  route 18.819ns (81.861%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    16.873 f  display_reg[4][3]_i_3/O[3]
                         net (fo=9, routed)           1.602    18.474    data0[3]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.306    18.780 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    19.646    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    19.770 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    19.770    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    19.987 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    21.576    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    21.875 r  display[4][6]_i_3/O
                         net (fo=6, routed)           0.990    22.865    display[4][6]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.124    22.989 r  display[1][6]_i_1/O
                         net (fo=1, routed)           0.000    22.989    display[1][6]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  display_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.974ns  (logic 4.170ns (18.151%)  route 18.804ns (81.849%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tail_reg[0]/Q
                         net (fo=155, routed)         3.451     3.907    tail_reg_n_0_[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.031 r  display[4][7]_i_80/O
                         net (fo=1, routed)           0.000     4.031    display[4][7]_i_80_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.240 r  display_reg[4][7]_i_40/O
                         net (fo=1, routed)           0.314     4.554    display_reg[4][7]_i_40_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.297     4.851 r  display[4][7]_i_18/O
                         net (fo=98, routed)          4.250     9.100    display[4][7]_i_18_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  display[4][3]_i_48/O
                         net (fo=2, routed)           0.835    10.060    display[4][3]_i_48_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.184 r  display[4][3]_i_38/O
                         net (fo=1, routed)           0.613    10.797    display[4][3]_i_38_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.344 r  display_reg[4][3]_i_24/O[2]
                         net (fo=16, routed)          1.562    12.906    display_reg[4][3]_i_24_n_5
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.301    13.207 f  display[5][2]_i_4/O
                         net (fo=3, routed)           0.819    14.026    display[5][2]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.150 r  display[4][3]_i_27/O
                         net (fo=2, routed)           1.302    15.452    display[4][3]_i_27_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.153    15.605 r  display[4][3]_i_9/O
                         net (fo=1, routed)           0.627    16.232    display[4][3]_i_9_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    16.873 f  display_reg[4][3]_i_3/O[3]
                         net (fo=9, routed)           1.602    18.474    data0[3]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.306    18.780 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    19.646    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    19.770 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    19.770    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    19.987 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    21.576    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    21.875 r  display[4][6]_i_3/O
                         net (fo=6, routed)           0.975    22.850    display[4][6]_i_3_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124    22.974 r  display[2][6]_i_1/O
                         net (fo=1, routed)           0.000    22.974    display[2][6]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  display_reg[2][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_reg[12][0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.517%)  route 0.169ns (54.483%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  curr_display_reg[0]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  curr_display_reg[0]/Q
                         net (fo=105, routed)         0.169     0.310    curr_display_reg_n_0_[0]
    SLICE_X7Y44          FDRE                                         r  snake_reg[12][0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_reg[13][0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.329%)  route 0.184ns (56.671%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  curr_display_reg[0]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  curr_display_reg[0]/Q
                         net (fo=105, routed)         0.184     0.325    curr_display_reg_n_0_[0]
    SLICE_X5Y44          FDRE                                         r  snake_reg[13][0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_display_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            curr_display_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.227ns (69.353%)  route 0.100ns (30.647%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  curr_display_reg[1]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  curr_display_reg[1]/Q
                         net (fo=105, routed)         0.100     0.228    curr_display_reg_n_0_[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.099     0.327 r  curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    curr_display[2]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_reg[14][0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.160%)  route 0.202ns (58.840%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  curr_display_reg[0]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  curr_display_reg[0]/Q
                         net (fo=105, routed)         0.202     0.343    curr_display_reg_n_0_[0]
    SLICE_X6Y43          FDRE                                         r  snake_reg[14][0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_display_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_reg[9][0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.173%)  route 0.210ns (59.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  curr_display_reg[2]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  curr_display_reg[2]/Q
                         net (fo=96, routed)          0.210     0.351    curr_display_reg_n_0_[2]
    SLICE_X7Y42          FDRE                                         r  snake_reg[9][0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.904%)  route 0.221ns (61.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[2]/Q
                         net (fo=14, routed)          0.221     0.362    display_driver/display_number_reg[2]
    SLICE_X0Y29          FDSE                                         r  display_driver/sseg_anodes_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.274ns (74.659%)  route 0.093ns (25.341%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE                         0.000     0.000 r  display_reg[6][2]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_reg[6][2]/Q
                         net (fo=4, routed)           0.093     0.257    display_driver/sseg_cathodes_reg[7]_1[2]
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.302 r  display_driver/sseg_cathodes[2]_i_3/O
                         net (fo=1, routed)           0.000     0.302    display_driver/sseg_cathodes[2]_i_3_n_0
    SLICE_X7Y30          MUXF7 (Prop_muxf7_I1_O)      0.065     0.367 r  display_driver/sseg_cathodes_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    display_driver/sseg_cathodes_reg[2]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  display_driver/sseg_cathodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_display_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_reg[10][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.128ns (34.225%)  route 0.246ns (65.775%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  curr_display_reg[1]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  curr_display_reg[1]/Q
                         net (fo=105, routed)         0.246     0.374    curr_display_reg_n_0_[1]
    SLICE_X5Y43          FDRE                                         r  snake_reg[10][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_reg[10][0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.273%)  route 0.237ns (62.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  curr_display_reg[0]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  curr_display_reg[0]/Q
                         net (fo=105, routed)         0.237     0.378    curr_display_reg_n_0_[0]
    SLICE_X5Y43          FDRE                                         r  snake_reg[10][0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[6][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.274ns (72.022%)  route 0.106ns (27.978%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  display_reg[6][1]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_reg[6][1]/Q
                         net (fo=4, routed)           0.106     0.270    display_driver/sseg_cathodes_reg[7]_1[1]
    SLICE_X11Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.315 r  display_driver/sseg_cathodes[1]_i_3/O
                         net (fo=1, routed)           0.000     0.315    display_driver/sseg_cathodes[1]_i_3_n_0
    SLICE_X11Y29         MUXF7 (Prop_muxf7_I1_O)      0.065     0.380 r  display_driver/sseg_cathodes_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    display_driver/sseg_cathodes_reg[1]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  display_driver/sseg_cathodes_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.468ns  (logic 2.903ns (20.065%)  route 11.565ns (79.935%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[2]/Q
                         net (fo=11, routed)          1.441     7.069    length_reg[2]
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  tail[0]_i_68/O
                         net (fo=1, routed)           0.000     7.193    tail[0]_i_68_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.726 r  tail_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.726    tail_reg[0]_i_44_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.843 r  tail_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.843    tail_reg[0]_i_26_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.960 r  tail_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.960    tail_reg[0]_i_8_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.077 r  tail_reg[0]_i_3/CO[3]
                         net (fo=105, routed)         4.629    12.707    tail_reg[0]_i_3_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.118    12.825 f  display[7][1]_i_4/O
                         net (fo=1, routed)           0.436    13.261    display[7][1]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.587 f  display[7][1]_i_2/O
                         net (fo=4, routed)           1.020    14.607    display[7][1]_i_2_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.124    14.731 r  display[4][1]_i_8/O
                         net (fo=1, routed)           0.000    14.731    display[4][1]_i_8_n_0
    SLICE_X8Y32          MUXF7 (Prop_muxf7_I1_O)      0.214    14.945 r  display_reg[4][1]_i_3/O
                         net (fo=8, routed)           1.492    16.437    display_reg[4][1]_i_3_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.326    16.763 r  display[4][7]_i_5/O
                         net (fo=30, routed)          2.546    19.309    display[4][7]_i_5_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I4_O)        0.331    19.640 r  display[4][7]_i_1/O
                         net (fo=1, routed)           0.000    19.640    display[4][7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  display_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[5][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.147ns  (logic 2.332ns (16.484%)  route 11.815ns (83.516%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[0]/Q
                         net (fo=10, routed)          1.571     7.200    length_reg[0]
    SLICE_X6Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  tail[0]_i_77/O
                         net (fo=1, routed)           0.000     7.324    tail[0]_i_77_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.837 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.837    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.954    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.071    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.188 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         6.658    14.846    tail_reg[0]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    14.970 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    15.835    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    15.959 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.959    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    16.176 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    17.765    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    18.064 r  display[4][6]_i_3/O
                         net (fo=6, routed)           1.131    19.195    display[4][6]_i_3_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124    19.319 r  display[5][6]_i_1/O
                         net (fo=1, routed)           0.000    19.319    display[5][6]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  display_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[5][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.144ns  (logic 2.903ns (20.525%)  route 11.241ns (79.475%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[2]/Q
                         net (fo=11, routed)          1.441     7.069    length_reg[2]
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  tail[0]_i_68/O
                         net (fo=1, routed)           0.000     7.193    tail[0]_i_68_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.726 r  tail_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.726    tail_reg[0]_i_44_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.843 r  tail_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.843    tail_reg[0]_i_26_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.960 r  tail_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.960    tail_reg[0]_i_8_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.077 r  tail_reg[0]_i_3/CO[3]
                         net (fo=105, routed)         4.629    12.707    tail_reg[0]_i_3_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.118    12.825 f  display[7][1]_i_4/O
                         net (fo=1, routed)           0.436    13.261    display[7][1]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.587 f  display[7][1]_i_2/O
                         net (fo=4, routed)           1.020    14.607    display[7][1]_i_2_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.124    14.731 r  display[4][1]_i_8/O
                         net (fo=1, routed)           0.000    14.731    display[4][1]_i_8_n_0
    SLICE_X8Y32          MUXF7 (Prop_muxf7_I1_O)      0.214    14.945 r  display_reg[4][1]_i_3/O
                         net (fo=8, routed)           1.492    16.437    display_reg[4][1]_i_3_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.326    16.763 r  display[4][7]_i_5/O
                         net (fo=30, routed)          2.222    18.985    display[4][7]_i_5_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I2_O)        0.331    19.316 r  display[5][7]_i_1/O
                         net (fo=1, routed)           0.000    19.316    display[5][7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  display_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.142ns  (logic 2.332ns (16.490%)  route 11.810ns (83.510%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[0]/Q
                         net (fo=10, routed)          1.571     7.200    length_reg[0]
    SLICE_X6Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  tail[0]_i_77/O
                         net (fo=1, routed)           0.000     7.324    tail[0]_i_77_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.837 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.837    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.954    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.071    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.188 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         6.658    14.846    tail_reg[0]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    14.970 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    15.835    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    15.959 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.959    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    16.176 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    17.765    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    18.064 r  display[4][6]_i_3/O
                         net (fo=6, routed)           1.126    19.190    display[4][6]_i_3_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  display[4][6]_i_1/O
                         net (fo=1, routed)           0.000    19.314    display[4][6]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  display_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[6][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.116ns  (logic 2.903ns (20.565%)  route 11.213ns (79.435%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[2]/Q
                         net (fo=11, routed)          1.441     7.069    length_reg[2]
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  tail[0]_i_68/O
                         net (fo=1, routed)           0.000     7.193    tail[0]_i_68_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.726 r  tail_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.726    tail_reg[0]_i_44_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.843 r  tail_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.843    tail_reg[0]_i_26_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.960 r  tail_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.960    tail_reg[0]_i_8_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.077 r  tail_reg[0]_i_3/CO[3]
                         net (fo=105, routed)         4.629    12.707    tail_reg[0]_i_3_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.118    12.825 f  display[7][1]_i_4/O
                         net (fo=1, routed)           0.436    13.261    display[7][1]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.587 f  display[7][1]_i_2/O
                         net (fo=4, routed)           1.020    14.607    display[7][1]_i_2_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.124    14.731 r  display[4][1]_i_8/O
                         net (fo=1, routed)           0.000    14.731    display[4][1]_i_8_n_0
    SLICE_X8Y32          MUXF7 (Prop_muxf7_I1_O)      0.214    14.945 r  display_reg[4][1]_i_3/O
                         net (fo=8, routed)           1.492    16.437    display_reg[4][1]_i_3_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.326    16.763 r  display[4][7]_i_5/O
                         net (fo=30, routed)          2.195    18.958    display[4][7]_i_5_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.331    19.289 r  display[6][7]_i_1/O
                         net (fo=1, routed)           0.000    19.289    display[6][7]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  display_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.114ns  (logic 2.903ns (20.568%)  route 11.211ns (79.432%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[2]/Q
                         net (fo=11, routed)          1.441     7.069    length_reg[2]
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  tail[0]_i_68/O
                         net (fo=1, routed)           0.000     7.193    tail[0]_i_68_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.726 r  tail_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.726    tail_reg[0]_i_44_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.843 r  tail_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.843    tail_reg[0]_i_26_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.960 r  tail_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.960    tail_reg[0]_i_8_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.077 r  tail_reg[0]_i_3/CO[3]
                         net (fo=105, routed)         4.629    12.707    tail_reg[0]_i_3_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.118    12.825 f  display[7][1]_i_4/O
                         net (fo=1, routed)           0.436    13.261    display[7][1]_i_4_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.587 f  display[7][1]_i_2/O
                         net (fo=4, routed)           1.020    14.607    display[7][1]_i_2_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.124    14.731 r  display[4][1]_i_8/O
                         net (fo=1, routed)           0.000    14.731    display[4][1]_i_8_n_0
    SLICE_X8Y32          MUXF7 (Prop_muxf7_I1_O)      0.214    14.945 r  display_reg[4][1]_i_3/O
                         net (fo=8, routed)           1.492    16.437    display_reg[4][1]_i_3_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.326    16.763 r  display[4][7]_i_5/O
                         net (fo=30, routed)          2.193    18.956    display[4][7]_i_5_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.331    19.287 r  display[3][7]_i_1/O
                         net (fo=1, routed)           0.000    19.287    display[3][7]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  display_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.006ns  (logic 2.332ns (16.650%)  route 11.674ns (83.350%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[0]/Q
                         net (fo=10, routed)          1.571     7.200    length_reg[0]
    SLICE_X6Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  tail[0]_i_77/O
                         net (fo=1, routed)           0.000     7.324    tail[0]_i_77_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.837 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.837    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.954    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.071    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.188 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         6.658    14.846    tail_reg[0]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    14.970 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    15.835    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    15.959 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.959    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    16.176 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    17.765    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    18.064 r  display[4][6]_i_3/O
                         net (fo=6, routed)           0.990    19.055    display[4][6]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.124    19.179 r  display[1][6]_i_1/O
                         net (fo=1, routed)           0.000    19.179    display[1][6]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  display_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.991ns  (logic 2.332ns (16.668%)  route 11.659ns (83.332%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[0]/Q
                         net (fo=10, routed)          1.571     7.200    length_reg[0]
    SLICE_X6Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  tail[0]_i_77/O
                         net (fo=1, routed)           0.000     7.324    tail[0]_i_77_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.837 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.837    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.954    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.071    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.188 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         6.658    14.846    tail_reg[0]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    14.970 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    15.835    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    15.959 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.959    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    16.176 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    17.765    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    18.064 r  display[4][6]_i_3/O
                         net (fo=6, routed)           0.975    19.040    display[4][6]_i_3_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  display[2][6]_i_1/O
                         net (fo=1, routed)           0.000    19.164    display[2][6]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  display_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.792ns  (logic 2.332ns (16.908%)  route 11.460ns (83.092%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[0]/Q
                         net (fo=10, routed)          1.571     7.200    length_reg[0]
    SLICE_X6Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  tail[0]_i_77/O
                         net (fo=1, routed)           0.000     7.324    tail[0]_i_77_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.837 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.837    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.954    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.071    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.188 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         6.658    14.846    tail_reg[0]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    14.970 r  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    15.835    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    15.959 r  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.959    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    16.176 r  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.273    17.449    display_reg[4][4]_i_3_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299    17.748 r  display[4][7]_i_6/O
                         net (fo=6, routed)           1.093    18.841    display[4][7]_i_6_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.124    18.965 r  display[2][7]_i_1/O
                         net (fo=1, routed)           0.000    18.965    display[2][7]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  display_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.789ns  (logic 2.332ns (16.912%)  route 11.457ns (83.088%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.621     5.172    clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  length_reg[0]/Q
                         net (fo=10, routed)          1.571     7.200    length_reg[0]
    SLICE_X6Y56          LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  tail[0]_i_77/O
                         net (fo=1, routed)           0.000     7.324    tail[0]_i_77_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.837 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.837    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.954    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.071    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.188 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         6.658    14.846    tail_reg[0]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    14.970 f  display[4][3]_i_2/O
                         net (fo=2, routed)           0.865    15.835    display[4][3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    15.959 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.959    display[4][4]_i_8_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    16.176 f  display_reg[4][4]_i_3/O
                         net (fo=15, routed)          1.589    17.765    display_reg[4][4]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.299    18.064 r  display[4][6]_i_3/O
                         net (fo=6, routed)           0.773    18.837    display[4][6]_i_3_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  display[6][6]_i_1/O
                         net (fo=1, routed)           0.000    18.961    display[6][6]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  display_reg[6][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.888%)  route 0.129ns (38.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.129     1.803    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    curr_display[2]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.209ns (45.965%)  route 0.246ns (54.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.130     1.804    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  curr_display[1]_i_1/O
                         net (fo=1, routed)           0.116     1.965    curr_display[1]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  curr_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.254ns (34.519%)  route 0.482ns (65.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.322     1.996    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045     2.041 r  curr_display[0]_i_3/O
                         net (fo=1, routed)           0.050     2.091    curr_display[0]_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     2.136 r  curr_display[0]_i_1/O
                         net (fo=1, routed)           0.110     2.246    curr_display[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  curr_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_length_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.540ns (58.886%)  route 0.377ns (41.114%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  length_reg[5]/Q
                         net (fo=12, routed)          0.184     1.826    length_reg[5]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.049     1.875 r  tail[0]_i_71/O
                         net (fo=1, routed)           0.000     1.875    tail[0]_i_71_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.959 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.959    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.999    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.039 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.039    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.079 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         0.193     2.273    tail_reg[0]_i_4_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.419 r  old_length_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.419    old_length_reg[12]_i_1_n_5
    SLICE_X7Y59          FDRE                                         r  old_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_length_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.561ns (59.807%)  route 0.377ns (40.193%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  length_reg[5]/Q
                         net (fo=12, routed)          0.184     1.826    length_reg[5]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.049     1.875 r  tail[0]_i_71/O
                         net (fo=1, routed)           0.000     1.875    tail[0]_i_71_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.959 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.959    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.999    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.039 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.039    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.079 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         0.193     2.273    tail_reg[0]_i_4_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.440 r  old_length_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.440    old_length_reg[12]_i_1_n_4
    SLICE_X7Y59          FDRE                                         r  old_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_length_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.595ns (61.213%)  route 0.377ns (38.788%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  length_reg[5]/Q
                         net (fo=12, routed)          0.184     1.826    length_reg[5]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.049     1.875 r  tail[0]_i_71/O
                         net (fo=1, routed)           0.000     1.875    tail[0]_i_71_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.959 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.959    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.999    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.039 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.039    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.079 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         0.193     2.273    tail_reg[0]_i_4_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.420 r  old_length_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.420    old_length_reg[12]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.474 r  old_length_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.474    old_length_reg[16]_i_1_n_7
    SLICE_X7Y60          FDRE                                         r  old_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_length_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.505ns (51.861%)  route 0.469ns (48.139%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  length_reg[5]/Q
                         net (fo=12, routed)          0.184     1.826    length_reg[5]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.049     1.875 r  tail[0]_i_71/O
                         net (fo=1, routed)           0.000     1.875    tail[0]_i_71_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.959 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.959    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.999    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.039 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.039    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.079 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         0.285     2.364    tail_reg[0]_i_4_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.409 r  old_length[8]_i_3/O
                         net (fo=1, routed)           0.000     2.409    old_length[8]_i_3_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.475 r  old_length_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.475    old_length_reg[8]_i_1_n_5
    SLICE_X7Y58          FDRE                                         r  old_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_length_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.502ns (51.553%)  route 0.472ns (48.447%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  length_reg[5]/Q
                         net (fo=12, routed)          0.184     1.826    length_reg[5]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.049     1.875 r  tail[0]_i_71/O
                         net (fo=1, routed)           0.000     1.875    tail[0]_i_71_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.959 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.959    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.999    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.039 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.039    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.079 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         0.288     2.367    tail_reg[0]_i_4_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.412 r  old_length[8]_i_2/O
                         net (fo=1, routed)           0.000     2.412    old_length[8]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.475 r  old_length_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.475    old_length_reg[8]_i_1_n_4
    SLICE_X7Y58          FDRE                                         r  old_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_length_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.606ns (61.647%)  route 0.377ns (38.353%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  length_reg[5]/Q
                         net (fo=12, routed)          0.184     1.826    length_reg[5]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.049     1.875 r  tail[0]_i_71/O
                         net (fo=1, routed)           0.000     1.875    tail[0]_i_71_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.959 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.959    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.999    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.039 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.039    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.079 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         0.193     2.273    tail_reg[0]_i_4_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.420 r  old_length_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.420    old_length_reg[12]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.485 r  old_length_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.485    old_length_reg[16]_i_1_n_5
    SLICE_X7Y60          FDRE                                         r  old_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_length_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 0.631ns (62.598%)  route 0.377ns (37.402%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  length_reg[5]/Q
                         net (fo=12, routed)          0.184     1.826    length_reg[5]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.049     1.875 r  tail[0]_i_71/O
                         net (fo=1, routed)           0.000     1.875    tail[0]_i_71_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.959 r  tail_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.959    tail_reg[0]_i_53_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  tail_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.999    tail_reg[0]_i_35_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.039 r  tail_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.039    tail_reg[0]_i_17_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.079 r  tail_reg[0]_i_4/CO[3]
                         net (fo=202, routed)         0.193     2.273    tail_reg[0]_i_4_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.420 r  old_length_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.420    old_length_reg[12]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.510 r  old_length_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.510    old_length_reg[16]_i_1_n_6
    SLICE_X7Y60          FDRE                                         r  old_length_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.677ns  (logic 1.602ns (28.224%)  route 4.075ns (71.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.923     5.677    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.500     4.871    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[28]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.677ns  (logic 1.602ns (28.224%)  route 4.075ns (71.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.923     5.677    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.500     4.871    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[29]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.677ns  (logic 1.602ns (28.224%)  route 4.075ns (71.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.923     5.677    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.500     4.871    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[30]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.677ns  (logic 1.602ns (28.224%)  route 4.075ns (71.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.923     5.677    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.500     4.871    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[31]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 1.602ns (30.662%)  route 3.623ns (69.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.471     5.226    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.501     4.872    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[24]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 1.602ns (30.662%)  route 3.623ns (69.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.471     5.226    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.501     4.872    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[25]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 1.602ns (30.662%)  route 3.623ns (69.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.471     5.226    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.501     4.872    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[26]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 1.602ns (30.662%)  route 3.623ns (69.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           2.152     3.630    len_dn_debounce/len_dn_IBUF
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.471     5.226    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.501     4.872    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[27]/C

Slack:                    inf
  Source:                 btn_freq_up
                            (input port)
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 1.603ns (30.950%)  route 3.576ns (69.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn_freq_up (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_up
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_freq_up_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.784    freq_up_debounce/btn_freq_up_IBUF
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.908 r  freq_up_debounce/btn_clock_cycles_counter[0]_i_1__0/O
                         net (fo=32, routed)          1.272     5.180    freq_up_debounce/btn_clock_cycles_counter[0]_i_1__0_n_0
    SLICE_X28Y54         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.434     4.805    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[28]/C

Slack:                    inf
  Source:                 btn_freq_up
                            (input port)
  Destination:            freq_up_debounce/btn_clock_cycles_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 1.603ns (30.950%)  route 3.576ns (69.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn_freq_up (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_up
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_freq_up_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.784    freq_up_debounce/btn_freq_up_IBUF
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.908 r  freq_up_debounce/btn_clock_cycles_counter[0]_i_1__0/O
                         net (fo=32, routed)          1.272     5.180    freq_up_debounce/btn_clock_cycles_counter[0]_i_1__0_n_0
    SLICE_X28Y54         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.434     4.805    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  freq_up_debounce/btn_clock_cycles_counter_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/button_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.280ns (33.218%)  route 0.564ns (66.782%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.564     0.802    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.042     0.844 r  dir_debounce/button_active_i_1/O
                         net (fo=1, routed)           0.000     0.844    dir_debounce/button_active_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  dir_debounce/button_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.868     2.026    dir_debounce/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  dir_debounce/button_active_reg/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.283ns (27.315%)  route 0.754ns (72.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.188     1.037    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[16]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.283ns (27.315%)  route 0.754ns (72.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.188     1.037    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[17]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.283ns (27.315%)  route 0.754ns (72.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.188     1.037    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[18]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.283ns (27.315%)  route 0.754ns (72.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.188     1.037    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[19]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.283ns (25.990%)  route 0.807ns (74.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.241     1.090    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[12]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.283ns (25.990%)  route 0.807ns (74.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.241     1.090    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[13]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.283ns (25.990%)  route 0.807ns (74.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.241     1.090    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[14]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.283ns (25.990%)  route 0.807ns (74.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.241     1.090    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.865     2.023    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[15]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.283ns (25.745%)  route 0.817ns (74.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.252     1.101    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/C





