--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/SCROD_A5_RJ45/SCROD_Rev1/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml SCRODQB_Top.twx SCRODQB_Top.ncd -o
SCRODQB_Top.twr SCRODQB_Top.pcf -ucf HMB_SciFi_SCROD.ucf

Design file:              SCRODQB_Top.ncd
Physical constraint file: SCRODQB_Top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! QBrst                             SLICE_X58Y33.C    SLICE_X58Y33.C2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X92Y160.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.064ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.357ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y157.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y157.B1     net (fanout=1)        0.638   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y157.B      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X92Y157.D1     net (fanout=2)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y157.CMUX   Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X92Y160.A6     net (fanout=1)        0.627   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X92Y160.A      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X92Y160.B6     net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X92Y160.CLK    Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.531ns logic, 1.826ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X92Y158.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.602ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y157.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y157.B1     net (fanout=1)        0.638   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y157.B      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X92Y158.DX     net (fanout=2)        0.474   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y158.CLK    Tdick                 0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.783ns logic, 1.112ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X92Y157.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.128ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y157.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y157.B1     net (fanout=1)        0.638   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y157.CLK    Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (0.783ns logic, 0.638ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X92Y157.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.077ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y157.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y157.B1     net (fanout=1)        0.359   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y157.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.425ns logic, 0.359ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X92Y158.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.329ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y157.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y157.B1     net (fanout=1)        0.359   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y157.B      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X92Y158.DX     net (fanout=2)        0.252   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y158.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.425ns logic, 0.611ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X92Y160.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.161ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.868ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y157.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y157.B1     net (fanout=1)        0.359   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y157.B      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X92Y157.D1     net (fanout=2)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y157.CMUX   Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X92Y160.A6     net (fanout=1)        0.309   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X92Y160.A      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X92Y160.B6     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X92Y160.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.946ns logic, 0.922ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y157.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.362ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X102Y157.C4    net (fanout=8)        1.766   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X102Y157.CMUX  Tilo                  0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X102Y157.B6    net (fanout=1)        0.146   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X102Y157.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y157.CLK    net (fanout=4)        0.603   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.847ns logic, 2.515ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.176ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.176ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y159.CQ    Tcko                  0.447   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X105Y158.C1    net (fanout=4)        0.597   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X105Y158.C     Tilo                  0.259   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X102Y157.B1    net (fanout=10)       1.065   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X102Y157.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y157.CLK    net (fanout=4)        0.603   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.911ns logic, 2.265ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.101ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.101ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X102Y157.C3    net (fanout=8)        1.505   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X102Y157.CMUX  Tilo                  0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X102Y157.B6    net (fanout=1)        0.146   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X102Y157.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y157.CLK    net (fanout=4)        0.603   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (0.847ns logic, 2.254ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y157.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.123ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      1.074ns (1.416 - 0.342)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    1.367ns

  Clock Uncertainty:          1.367ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y158.AQ     Tcko                  0.210   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X95Y157.SR     net (fanout=10)       0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X95Y157.CLK    Trck                  0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.387ns logic, 0.443ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y157.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.977ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      2.949ns (3.362 - 0.413)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    1.367ns

  Clock Uncertainty:          1.367ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y158.AQ     Tcko                  0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X95Y157.SR     net (fanout=10)       0.725   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X95Y157.CLK    Tremck      (-Th)    -0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.614ns logic, 0.725ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1731 paths analyzed, 303 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.720ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X76Y87.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.013ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.BMUX  Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X105Y159.B2    net (fanout=4)        0.468   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X105Y159.B     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X101Y157.A4    net (fanout=9)        1.101   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X76Y87.CE      net (fanout=14)       8.274   icon_control0<19>
    SLICE_X76Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     11.013ns (1.170ns logic, 9.843ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.985ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y157.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X105Y157.C4    net (fanout=1)        0.481   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X105Y157.CMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X101Y157.A2    net (fanout=10)       1.059   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X76Y87.CE      net (fanout=14)       8.274   icon_control0<19>
    SLICE_X76Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.985ns (1.171ns logic, 9.814ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.909ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y159.CQ    Tcko                  0.447   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X105Y158.C1    net (fanout=4)        0.597   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X105Y158.C     Tilo                  0.259   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X101Y157.A3    net (fanout=10)       0.882   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X76Y87.CE      net (fanout=14)       8.274   icon_control0<19>
    SLICE_X76Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.909ns (1.156ns logic, 9.753ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X80Y87.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.742ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.BMUX  Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X105Y159.B2    net (fanout=4)        0.468   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X105Y159.B     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X101Y157.A4    net (fanout=9)        1.101   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X80Y87.CE      net (fanout=14)       8.003   icon_control0<19>
    SLICE_X80Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.742ns (1.170ns logic, 9.572ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y157.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X105Y157.C4    net (fanout=1)        0.481   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X105Y157.CMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X101Y157.A2    net (fanout=10)       1.059   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X80Y87.CE      net (fanout=14)       8.003   icon_control0<19>
    SLICE_X80Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (1.171ns logic, 9.543ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.638ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y159.CQ    Tcko                  0.447   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X105Y158.C1    net (fanout=4)        0.597   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X105Y158.C     Tilo                  0.259   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X101Y157.A3    net (fanout=10)       0.882   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X80Y87.CE      net (fanout=14)       8.003   icon_control0<19>
    SLICE_X80Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.638ns (1.156ns logic, 9.482ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X84Y87.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.BMUX  Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X105Y159.B2    net (fanout=4)        0.468   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X105Y159.B     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X101Y157.A4    net (fanout=9)        1.101   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X84Y87.CE      net (fanout=14)       7.771   icon_control0<19>
    SLICE_X84Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.510ns (1.170ns logic, 9.340ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.482ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y157.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X105Y157.C4    net (fanout=1)        0.481   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X105Y157.CMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X101Y157.A2    net (fanout=10)       1.059   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X84Y87.CE      net (fanout=14)       7.771   icon_control0<19>
    SLICE_X84Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.482ns (1.171ns logic, 9.311ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y159.CQ    Tcko                  0.447   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X105Y158.C1    net (fanout=4)        0.597   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X105Y158.C     Tilo                  0.259   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X101Y157.A3    net (fanout=10)       0.882   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X101Y157.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X84Y87.CE      net (fanout=14)       7.771   icon_control0<19>
    SLICE_X84Y87.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     10.406ns (1.156ns logic, 9.250ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X95Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y156.AQ     Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X95Y156.SR     net (fanout=2)        0.206   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X95Y156.CLK    Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.103ns logic, 0.206ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X98Y166.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y166.CQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X98Y166.DX     net (fanout=1)        0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X98Y166.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X99Y167.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y167.CQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X99Y167.DX     net (fanout=2)        0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X99Y167.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X4Y83.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X108Y144.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.054ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X104Y159.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X105Y159.C1    net (fanout=3)        1.978   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X105Y159.C     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X104Y159.CE    net (fanout=2)        0.371   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X104Y159.CLK   Tceck                 0.331   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.998ns logic, 2.349ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X105Y159.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X105Y159.C1    net (fanout=3)        1.978   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X105Y159.C     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X105Y159.CE    net (fanout=2)        0.307   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X105Y159.CLK   Tceck                 0.362   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (1.029ns logic, 2.285ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X105Y159.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X105Y159.C1    net (fanout=3)        1.978   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X105Y159.C     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X105Y159.CE    net (fanout=2)        0.307   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X105Y159.CLK   Tceck                 0.360   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.027ns logic, 2.285ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X107Y157.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X107Y159.A5    net (fanout=3)        0.983   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X107Y159.A     Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X107Y157.SR    net (fanout=2)        0.213   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X107Y157.CLK   Tcksr       (-Th)     0.139   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.217ns logic, 1.196ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X107Y157.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X107Y159.A5    net (fanout=3)        0.983   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X107Y159.A     Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X107Y157.SR    net (fanout=2)        0.213   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X107Y157.CLK   Tcksr       (-Th)     0.138   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (0.218ns logic, 1.196ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X107Y157.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X107Y159.A5    net (fanout=3)        0.983   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X107Y159.A     Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X107Y157.SR    net (fanout=2)        0.213   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X107Y157.CLK   Tcksr       (-Th)     0.132   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.224ns logic, 1.196ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.585ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X118Y177.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X118Y177.A6    net (fanout=3)        0.129   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X118Y177.CLK   Tas                   0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.749ns logic, 0.129ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X118Y177.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y177.AQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X118Y177.A6    net (fanout=3)        0.027   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X118Y177.CLK   Tah         (-Th)    -0.190   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 229 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (SLICE_X101Y158.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.717ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      5.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X102Y157.C4    net (fanout=8)        1.766   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X102Y157.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X102Y158.B5    net (fanout=1)        0.352   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X101Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X101Y158.CLK   Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (1.275ns logic, 3.735ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.456ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.749ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X102Y157.C3    net (fanout=8)        1.505   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X102Y157.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X102Y158.B5    net (fanout=1)        0.352   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X101Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X101Y158.CLK   Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (1.275ns logic, 3.474ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.241ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.534ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.BMUX  Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X105Y159.B2    net (fanout=4)        0.468   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X105Y159.B     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X102Y158.B4    net (fanout=9)        1.050   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X101Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X101Y158.CLK   Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.399ns logic, 3.135ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X101Y158.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.715ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      5.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X102Y157.C4    net (fanout=8)        1.766   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X102Y157.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X102Y158.B5    net (fanout=1)        0.352   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X101Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X101Y158.CLK   Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (1.273ns logic, 3.735ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.454ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.747ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X102Y157.C3    net (fanout=8)        1.505   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X102Y157.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X102Y158.B5    net (fanout=1)        0.352   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X101Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X101Y158.CLK   Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.273ns logic, 3.474ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.239ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.532ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.BMUX  Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X105Y159.B2    net (fanout=4)        0.468   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X105Y159.B     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X102Y158.B4    net (fanout=9)        1.050   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X101Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X101Y158.CLK   Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (1.397ns logic, 3.135ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X100Y158.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.659ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.952ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.DQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X102Y157.C4    net (fanout=8)        1.766   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X102Y157.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X102Y158.B5    net (fanout=1)        0.352   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X100Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X100Y158.CLK   Trck                  0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (1.217ns logic, 3.735ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.398ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X102Y157.C3    net (fanout=8)        1.505   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X102Y157.C     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X102Y158.B5    net (fanout=1)        0.352   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X100Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X100Y158.CLK   Trck                  0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.217ns logic, 3.474ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.183ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.476ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.BMUX  Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X105Y159.B2    net (fanout=4)        0.468   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X105Y159.B     Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X102Y158.B4    net (fanout=9)        1.050   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X102Y158.B     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X102Y158.A2    net (fanout=2)        1.124   icon_control0<12>
    SLICE_X102Y158.A     Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X100Y158.SR    net (fanout=3)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X100Y158.CLK   Trck                  0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.341ns logic, 3.135ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X101Y158.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.249ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.BQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X101Y158.AX    net (fanout=1)        0.199   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X101Y158.CLK   Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.259ns logic, 0.199ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X100Y157.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.240ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.BQ    Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X100Y157.AX    net (fanout=1)        0.226   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X100Y157.CLK   Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.241ns logic, 0.226ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X91Y156.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.180ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    internal_data_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y156.AQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X91Y156.AX     net (fanout=1)        0.268   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X91Y156.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.259ns logic, 0.268ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 195 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X84Y87.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.155ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      8.155ns (Levels of Logic = 0)
  Source Clock:         internal_data_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y144.AQ     Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X84Y87.A4      net (fanout=17)       7.764   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      8.155ns (0.391ns logic, 7.764ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X80Y87.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.135ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      8.135ns (Levels of Logic = 0)
  Source Clock:         internal_data_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y144.AQ     Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X80Y87.A4      net (fanout=17)       7.744   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      8.135ns (0.391ns logic, 7.744ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X76Y87.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.864ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      7.864ns (Levels of Logic = 0)
  Source Clock:         internal_data_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y144.AQ     Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X76Y87.A4      net (fanout=17)       7.473   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (0.391ns logic, 7.473ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X92Y157.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.319ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         internal_data_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y158.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X92Y157.SR     net (fanout=10)       0.690   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X92Y157.CLK    Tremck      (-Th)    -0.138   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.336ns logic, 0.690ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DATA_CLK = PERIOD TIMEGRP "CLK_DC_P" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usrClkSource = PERIOD TIMEGRP "U_GtpS6/usrClkSource" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usrClkSource = PERIOD TIMEGRP "U_GtpS6/usrClkSource" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Logical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: U_S6EthTop/U_GtpS6/usrClkSource
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Logical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: U_S6EthTop/U_GtpS6/usrClkSource
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Logical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: U_S6EthTop/U_GtpS6/usrClkSource
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP         
"U_S6EthTop_U_GtpS6_txRxUsrClkRaw" TS_usrClkSource HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 271910 paths analyzed, 15907 endpoints analyzed, 27 failing endpoints
 27 timing errors detected. (27 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.189ns.
--------------------------------------------------------------------------------

Paths for end point U_CommandInterpreter/r_errFlags_27 (SLICE_X64Y63.B6), 512 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (1.023 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB28   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.B4      net (fanout=1)        1.118   dc_cmdResp<4>
    SLICE_X78Y58.COUT    Topcyb                0.375   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<1>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y62.C6      net (fanout=2)        0.570   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y62.C       Tilo                  0.259   U_CommandInterpreter/r_errFlags<17>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot_1
    SLICE_X64Y63.B6      net (fanout=15)       0.529   U_CommandInterpreter/_n1204_inv8_rstpot1
    SLICE_X64Y63.CLK     Tas                   0.289   U_CommandInterpreter/r_errFlags<18>
                                                       U_CommandInterpreter/r_errFlags_27_dpot
                                                       U_CommandInterpreter/r_errFlags_27
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (3.254ns logic, 3.281ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (1.023 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB17   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.D4      net (fanout=1)        1.192   dc_cmdResp<9>
    SLICE_X78Y58.COUT    Topcyd                0.260   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y62.C6      net (fanout=2)        0.570   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y62.C       Tilo                  0.259   U_CommandInterpreter/r_errFlags<17>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot_1
    SLICE_X64Y63.B6      net (fanout=15)       0.529   U_CommandInterpreter/_n1204_inv8_rstpot1
    SLICE_X64Y63.CLK     Tas                   0.289   U_CommandInterpreter/r_errFlags<18>
                                                       U_CommandInterpreter/r_errFlags_27_dpot
                                                       U_CommandInterpreter/r_errFlags_27
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (3.139ns logic, 3.355ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.418ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (1.023 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB26   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.A5      net (fanout=1)        0.981   dc_cmdResp<2>
    SLICE_X78Y58.COUT    Topcya                0.395   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<0>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y62.C6      net (fanout=2)        0.570   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y62.C       Tilo                  0.259   U_CommandInterpreter/r_errFlags<17>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot_1
    SLICE_X64Y63.B6      net (fanout=15)       0.529   U_CommandInterpreter/_n1204_inv8_rstpot1
    SLICE_X64Y63.CLK     Tas                   0.289   U_CommandInterpreter/r_errFlags<18>
                                                       U_CommandInterpreter/r_errFlags_27_dpot
                                                       U_CommandInterpreter/r_errFlags_27
    -------------------------------------------------  ---------------------------
    Total                                      6.418ns (3.274ns logic, 3.144ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point U_CommandInterpreter/r_errFlags_13 (SLICE_X61Y60.C6), 512 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.495ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (1.018 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB28   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.B4      net (fanout=1)        1.118   dc_cmdResp<4>
    SLICE_X78Y58.COUT    Topcyb                0.375   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<1>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y60.A6      net (fanout=2)        0.493   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y60.A       Tilo                  0.259   U_CommandInterpreter/r_errFlags<2>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X61Y60.C6      net (fanout=17)       0.533   U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X61Y60.CLK     Tas                   0.322   U_CommandInterpreter/r_errFlags<13>
                                                       U_CommandInterpreter/r_errFlags_13_dpot
                                                       U_CommandInterpreter/r_errFlags_13
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (3.287ns logic, 3.208ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (1.018 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB17   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.D4      net (fanout=1)        1.192   dc_cmdResp<9>
    SLICE_X78Y58.COUT    Topcyd                0.260   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y60.A6      net (fanout=2)        0.493   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y60.A       Tilo                  0.259   U_CommandInterpreter/r_errFlags<2>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X61Y60.C6      net (fanout=17)       0.533   U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X61Y60.CLK     Tas                   0.322   U_CommandInterpreter/r_errFlags<13>
                                                       U_CommandInterpreter/r_errFlags_13_dpot
                                                       U_CommandInterpreter/r_errFlags_13
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (3.172ns logic, 3.282ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (1.018 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB26   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.A5      net (fanout=1)        0.981   dc_cmdResp<2>
    SLICE_X78Y58.COUT    Topcya                0.395   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<0>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y60.A6      net (fanout=2)        0.493   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y60.A       Tilo                  0.259   U_CommandInterpreter/r_errFlags<2>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X61Y60.C6      net (fanout=17)       0.533   U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X61Y60.CLK     Tas                   0.322   U_CommandInterpreter/r_errFlags<13>
                                                       U_CommandInterpreter/r_errFlags_13_dpot
                                                       U_CommandInterpreter/r_errFlags_13
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (3.307ns logic, 3.071ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point U_CommandInterpreter/r_errFlags_9 (SLICE_X65Y59.C6), 512 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.483ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (1.017 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB28   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.B4      net (fanout=1)        1.118   dc_cmdResp<4>
    SLICE_X78Y58.COUT    Topcyb                0.375   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<1>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y60.A6      net (fanout=2)        0.493   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y60.A       Tilo                  0.259   U_CommandInterpreter/r_errFlags<2>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X65Y59.C6      net (fanout=17)       0.521   U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X65Y59.CLK     Tas                   0.322   U_CommandInterpreter/r_errFlags<10>
                                                       U_CommandInterpreter/r_errFlags_9_dpot
                                                       U_CommandInterpreter/r_errFlags_9
    -------------------------------------------------  ---------------------------
    Total                                      6.483ns (3.287ns logic, 3.196ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.442ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (1.017 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB17   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.D4      net (fanout=1)        1.192   dc_cmdResp<9>
    SLICE_X78Y58.COUT    Topcyd                0.260   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y60.A6      net (fanout=2)        0.493   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y60.A       Tilo                  0.259   U_CommandInterpreter/r_errFlags<2>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X65Y59.C6      net (fanout=17)       0.521   U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X65Y59.CLK     Tas                   0.322   U_CommandInterpreter/r_errFlags<10>
                                                       U_CommandInterpreter/r_errFlags_9_dpot
                                                       U_CommandInterpreter/r_errFlags_9
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (3.172ns logic, 3.270ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          U_CommandInterpreter/r_errFlags_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.366ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (1.017 - 1.088)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB26   Trcko_DOB             1.850   DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X78Y58.A5      net (fanout=1)        0.981   dc_cmdResp<2>
    SLICE_X78Y58.COUT    Topcya                0.395   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_lut<0>
                                                       U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.CIN     net (fanout=1)        0.003   U_CommandInterpreter/Mcompar_DC_RESP[15]_r_regAddr[15]_equal_173_o_cy<3>
    SLICE_X78Y59.BMUX    Tcinb                 0.222   U_CommandInterpreter/_n0977_inv4
                                                       U_CommandInterpreter/_n0977_inv4_cy1
    SLICE_X67Y60.C5      net (fanout=4)        1.061   U_CommandInterpreter/DC_RESP[15]_r_regAddr[15]_equal_173_o
    SLICE_X67Y60.C       Tilo                  0.259   U_CommandInterpreter/N81
                                                       U_CommandInterpreter/_n1204_inv4
    SLICE_X63Y60.A6      net (fanout=2)        0.493   U_CommandInterpreter/_n1204_inv5
    SLICE_X63Y60.A       Tilo                  0.259   U_CommandInterpreter/r_errFlags<2>
                                                       U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X65Y59.C6      net (fanout=17)       0.521   U_CommandInterpreter/_n1204_inv8_rstpot
    SLICE_X65Y59.CLK     Tas                   0.322   U_CommandInterpreter/r_errFlags<10>
                                                       U_CommandInterpreter/r_errFlags_9_dpot
                                                       U_CommandInterpreter/r_errFlags_9
    -------------------------------------------------  ---------------------------
    Total                                      6.366ns (3.307ns logic, 3.059ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClkRaw" TS_usrClkSource HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (SLICE_X18Y177.C2), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1 (RAM)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.199ns (1.419 - 1.220)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 0.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y179.C      Tshcko                0.450   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1
    SLICE_X18Y177.C2     net (fanout=1)        0.561   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
    SLICE_X18Y177.CLK    Tah         (-Th)    -0.197   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/n0036<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5_dpot
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.647ns logic, 0.561ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y180.CQ     Tcko                  0.234   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X22Y179.C4     net (fanout=12)       0.415   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X22Y179.C      Tilo                  0.156   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1
    SLICE_X18Y177.C2     net (fanout=1)        0.561   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
    SLICE_X18Y177.CLK    Tah         (-Th)    -0.197   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/n0036<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5_dpot
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.587ns logic, 0.976ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y180.BQ     Tcko                  0.234   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X22Y179.C3     net (fanout=12)       0.441   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    SLICE_X22Y179.C      Tilo                  0.156   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1
    SLICE_X18Y177.C2     net (fanout=1)        0.561   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
    SLICE_X18Y177.CLK    Tah         (-Th)    -0.197   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/n0036<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5_dpot
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.587ns logic, 1.002ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point U_CommandInterpreter/r_regRdData_8 (SLICE_X72Y59.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          U_CommandInterpreter/r_regRdData_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.510 - 0.548)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    ethClk125 rising at 0.000ns
  Clock Uncertainty:    1.589ns

  Clock Uncertainty:          1.589ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.372ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to U_CommandInterpreter/r_regRdData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y51.BQ      Tcko                  0.198   DC_communication/comm_process/rx_fifo_empty
                                                       DC_communication/comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X67Y51.D4      net (fanout=1)        0.105   DC_communication/comm_process/rx_fifo_empty
    SLICE_X67Y51.D       Tilo                  0.156   DC_communication/comm_process/rx_fifo_empty
                                                       DC_communication/comm_process/localWordOutValid1_INV_0
    SLICE_X66Y58.D6      net (fanout=5)        0.390   dc_RespValid
    SLICE_X66Y58.D       Tilo                  0.142   U_CommandInterpreter/_n1204_inv1
                                                       U_CommandInterpreter/_n1204_inv11
    SLICE_X66Y58.C6      net (fanout=2)        0.010   U_CommandInterpreter/_n1204_inv1
    SLICE_X66Y58.C       Tilo                  0.142   U_CommandInterpreter/_n1204_inv1
                                                       U_CommandInterpreter/_n0721_inv1
    SLICE_X72Y59.CE      net (fanout=2)        0.528   U_CommandInterpreter/_n0721_inv
    SLICE_X72Y59.CLK     Tckce       (-Th)     0.108   U_CommandInterpreter/r_regRdData<8>
                                                       U_CommandInterpreter/r_regRdData_8
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.530ns logic, 1.033ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regAck (FF)
  Destination:          U_CommandInterpreter/r_regRdData_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 2)
  Clock Path Skew:      0.066ns (0.510 - 0.444)
  Source Clock:         internal_fpga_clk rising at 8.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    1.119ns

  Clock Uncertainty:          1.119ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.212ns

  Minimum Data Path at Fast Process Corner: regAck to U_CommandInterpreter/r_regRdData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y69.DMUX    Tshcko                0.238   BUS_0019
                                                       regAck
    SLICE_X66Y58.D5      net (fanout=13)       0.869   regAck
    SLICE_X66Y58.D       Tilo                  0.142   U_CommandInterpreter/_n1204_inv1
                                                       U_CommandInterpreter/_n1204_inv11
    SLICE_X66Y58.C6      net (fanout=2)        0.010   U_CommandInterpreter/_n1204_inv1
    SLICE_X66Y58.C       Tilo                  0.142   U_CommandInterpreter/_n1204_inv1
                                                       U_CommandInterpreter/_n0721_inv1
    SLICE_X72Y59.CE      net (fanout=2)        0.528   U_CommandInterpreter/_n0721_inv
    SLICE_X72Y59.CLK     Tckce       (-Th)     0.108   U_CommandInterpreter/r_regRdData<8>
                                                       U_CommandInterpreter/r_regRdData_8
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.414ns logic, 1.407ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/r_state_FSM_FFd4 (FF)
  Destination:          U_CommandInterpreter/r_regRdData_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.203ns (Levels of Logic = 1)
  Clock Path Skew:      -0.165ns (0.343 - 0.508)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/r_state_FSM_FFd4 to U_CommandInterpreter/r_regRdData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.CQ      Tcko                  0.200   U_CommandInterpreter/r_state_FSM_FFd4
                                                       U_CommandInterpreter/r_state_FSM_FFd4
    SLICE_X66Y58.C4      net (fanout=286)      0.441   U_CommandInterpreter/r_state_FSM_FFd4
    SLICE_X66Y58.C       Tilo                  0.142   U_CommandInterpreter/_n1204_inv1
                                                       U_CommandInterpreter/_n0721_inv1
    SLICE_X72Y59.CE      net (fanout=2)        0.528   U_CommandInterpreter/_n0721_inv
    SLICE_X72Y59.CLK     Tckce       (-Th)     0.108   U_CommandInterpreter/r_regRdData<8>
                                                       U_CommandInterpreter/r_regRdData_8
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.234ns logic, 0.969ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (SLICE_X18Y177.A2), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (RAM)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.199ns (1.419 - 1.220)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 0.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y179.A      Tshcko                0.441   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    SLICE_X18Y177.A2     net (fanout=1)        0.571   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<1>
    SLICE_X18Y177.CLK    Tah         (-Th)    -0.197   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/n0036<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1_dpot
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.638ns logic, 0.571ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y180.CQ     Tcko                  0.234   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X22Y179.A4     net (fanout=12)       0.413   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X22Y179.A      Tilo                  0.156   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    SLICE_X18Y177.A2     net (fanout=1)        0.571   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<1>
    SLICE_X18Y177.CLK    Tah         (-Th)    -0.197   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/n0036<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1_dpot
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.587ns logic, 0.984ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.666ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y180.BQ     Tcko                  0.234   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X22Y179.A3     net (fanout=12)       0.508   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    SLICE_X22Y179.A      Tilo                  0.156   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    SLICE_X18Y177.A2     net (fanout=1)        0.571   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<1>
    SLICE_X18Y177.CLK    Tah         (-Th)    -0.197   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/n0036<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1_dpot
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.587ns logic, 1.079ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClkRaw" TS_usrClkSource HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_DIV_inst/dcm_sp_inst/CLKIN
  Logical resource: CLK_DIV_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: ethClk125
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_DIV_inst/dcm_sp_inst/CLKIN
  Logical resource: CLK_DIV_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: ethClk125
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: CLK_DIV_inst/dcm_sp_inst/CLKIN
  Logical resource: CLK_DIV_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: ethClk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP        
 "U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" TS_usrClkSource * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3890 paths analyzed, 835 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.876ns.
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X14Y181.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 0)
  Clock Path Skew:      -0.387ns (2.302 - 2.689)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y180.BQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X14Y181.CX     net (fanout=1)        3.077   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X14Y181.CLK    Tdick                 0.086   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (0.477ns logic, 3.077ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (SLICE_X22Y170.BX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1 (RAM)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 0)
  Clock Path Skew:      -0.388ns (2.245 - 2.633)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y164.B      Tshcko                0.885   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1
    SLICE_X22Y170.BX     net (fanout=1)        2.523   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<9>
    SLICE_X22Y170.CLK    Tdick                 0.086   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (0.971ns logic, 2.523ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y164.AQ     Tcko                  0.447   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X18Y164.B2     net (fanout=6)        0.481   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X18Y164.B      Tilo                  0.203   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0
    SLICE_X22Y164.B1     net (fanout=9)        0.861   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
    SLICE_X22Y164.B      Tilo                  0.203   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1
    SLICE_X22Y170.BX     net (fanout=1)        2.523   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<9>
    SLICE_X22Y170.CLK    Tdick                 0.086   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (0.939ns logic, 3.865ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y165.AQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X22Y164.B2     net (fanout=11)       1.019   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X22Y164.B      Tilo                  0.203   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1
    SLICE_X22Y170.BX     net (fanout=1)        2.523   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<9>
    SLICE_X22Y170.CLK    Tdick                 0.086   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (0.680ns logic, 3.542ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13 (SLICE_X27Y170.BX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1 (RAM)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 0)
  Clock Path Skew:      -0.388ns (2.244 - 2.632)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y164.A      Tshcko                0.854   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1
    SLICE_X27Y170.BX     net (fanout=1)        2.376   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<13>
    SLICE_X27Y170.CLK    Tdick                 0.063   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<15>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (0.917ns logic, 2.376ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.028ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.238 - 0.256)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y164.AQ     Tcko                  0.447   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X18Y164.B2     net (fanout=6)        0.481   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X18Y164.B      Tilo                  0.203   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0
    SLICE_X26Y164.A1     net (fanout=9)        1.255   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
    SLICE_X26Y164.A      Tilo                  0.203   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1
    SLICE_X27Y170.BX     net (fanout=1)        2.376   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<13>
    SLICE_X27Y170.CLK    Tdick                 0.063   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<15>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (0.916ns logic, 4.112ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y165.AQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X26Y164.A2     net (fanout=11)       1.293   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X26Y164.A      Tilo                  0.203   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1
    SLICE_X27Y170.BX     net (fanout=1)        2.376   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<13>
    SLICE_X27Y170.CLK    Tdick                 0.063   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<15>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (0.657ns logic, 3.669ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" TS_usrClkSource * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X16Y163.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (1.361 - 1.167)
  Source Clock:         ethClk125 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y162.AMUX   Tshcko                0.238   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X16Y163.BX     net (fanout=1)        1.099   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X16Y163.CLK    Tckdi       (-Th)    -0.048   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.286ns logic, 1.099ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (SLICE_X22Y169.DX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (RAM)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (1.353 - 1.166)
  Source Clock:         ethClk125 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y162.B      Tshcko                0.449   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    SLICE_X22Y169.DX     net (fanout=1)        0.900   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
    SLICE_X22Y169.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.490ns logic, 0.900ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.071 - 0.070)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y165.CQ     Tcko                  0.198   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X22Y162.B4     net (fanout=12)       0.518   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X22Y162.B      Tilo                  0.156   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    SLICE_X22Y169.DX     net (fanout=1)        0.900   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
    SLICE_X22Y169.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.395ns logic, 1.418ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.071 - 0.070)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y165.AQ     Tcko                  0.198   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X22Y162.B2     net (fanout=11)       0.686   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X22Y162.B      Tilo                  0.156   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    SLICE_X22Y169.DX     net (fanout=1)        0.900   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
    SLICE_X22Y169.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/ethPhyTxData_data<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.395ns logic, 1.586ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X14Y181.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (1.412 - 1.218)
  Source Clock:         ethClk125 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y180.AMUX   Tshcko                0.244   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X14Y181.BX     net (fanout=1)        1.118   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X14Y181.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.285ns logic, 1.118ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" TS_usrClkSource * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.750ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK20
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: U_S6EthTop/ethUsrClk62
--------------------------------------------------------------------------------
Slack: 9.750ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK21
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: U_S6EthTop/ethUsrClk62
--------------------------------------------------------------------------------
Slack: 9.750ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: U_S6EthTop/ethUsrClk62
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_DIV_inst_clk0 = PERIOD TIMEGRP "CLK_DIV_inst_clk0"    
     TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 274 paths analyzed, 226 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.910ns.
--------------------------------------------------------------------------------

Paths for end point regRdData_11 (SLICE_X72Y69.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_CommandInterpreter/r_command_4 (FF)
  Destination:          regRdData_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (0.915 - 1.096)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_CommandInterpreter/r_command_4 to regRdData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y60.AQ      Tcko                  0.408   regAddr<4>
                                                       U_CommandInterpreter/r_command_4
    SLICE_X72Y69.A5      net (fanout=11)       5.975   regAddr<4>
    SLICE_X72Y69.CLK     Tas                   0.289   regRdData<0>
                                                       Mram_CtrlRegister12
                                                       regRdData_11
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (0.697ns logic, 5.975ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point regRdData_10 (SLICE_X72Y69.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_CommandInterpreter/r_command_4 (FF)
  Destination:          regRdData_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (0.915 - 1.096)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_CommandInterpreter/r_command_4 to regRdData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y60.AQ      Tcko                  0.408   regAddr<4>
                                                       U_CommandInterpreter/r_command_4
    SLICE_X72Y69.B5      net (fanout=11)       5.939   regAddr<4>
    SLICE_X72Y69.CLK     Tas                   0.289   regRdData<0>
                                                       Mram_CtrlRegister11
                                                       regRdData_10
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (0.697ns logic, 5.939ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point regRdData_15 (SLICE_X72Y69.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_CommandInterpreter/r_command_4 (FF)
  Destination:          regRdData_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (0.915 - 1.096)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_CommandInterpreter/r_command_4 to regRdData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y60.AQ      Tcko                  0.408   regAddr<4>
                                                       U_CommandInterpreter/r_command_4
    SLICE_X72Y69.A5      net (fanout=11)       5.975   regAddr<4>
    SLICE_X72Y69.CLK     Tas                   0.154   regRdData<0>
                                                       Mram_CtrlRegister16
                                                       regRdData_15
    -------------------------------------------------  ---------------------------
    Total                                      6.537ns (0.562ns logic, 5.975ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_DIV_inst_clk0 = PERIOD TIMEGRP "CLK_DIV_inst_clk0"
        TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point regRdData_2 (SLICE_X76Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/r_regReq (FF)
  Destination:          regRdData_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.509 - 0.452)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/r_regReq to regRdData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y65.AQ      Tcko                  0.198   regReq
                                                       U_CommandInterpreter/r_regReq
    SLICE_X82Y69.A6      net (fanout=5)        0.283   regReq
    SLICE_X82Y69.A       Tilo                  0.142   _n0071_inv
                                                       _n0071_inv1
    SLICE_X76Y59.CE      net (fanout=2)        0.652   _n0071_inv
    SLICE_X76Y59.CLK     Tckce       (-Th)     0.108   regRdData<2>
                                                       regRdData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.232ns logic, 0.935ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/r_regOp (FF)
  Destination:          regRdData_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.509 - 0.451)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/r_regOp to regRdData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y66.AQ      Tcko                  0.200   regOp
                                                       U_CommandInterpreter/r_regOp
    SLICE_X82Y69.A4      net (fanout=3)        0.322   regOp
    SLICE_X82Y69.A       Tilo                  0.142   _n0071_inv
                                                       _n0071_inv1
    SLICE_X76Y59.CE      net (fanout=2)        0.652   _n0071_inv
    SLICE_X76Y59.CLK     Tckce       (-Th)     0.108   regRdData<2>
                                                       regRdData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.234ns logic, 0.974ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point regRdData_3 (SLICE_X76Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/r_regReq (FF)
  Destination:          regRdData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.509 - 0.452)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/r_regReq to regRdData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y65.AQ      Tcko                  0.198   regReq
                                                       U_CommandInterpreter/r_regReq
    SLICE_X82Y69.A6      net (fanout=5)        0.283   regReq
    SLICE_X82Y69.A       Tilo                  0.142   _n0071_inv
                                                       _n0071_inv1
    SLICE_X76Y59.CE      net (fanout=2)        0.652   _n0071_inv
    SLICE_X76Y59.CLK     Tckce       (-Th)     0.104   regRdData<2>
                                                       regRdData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.236ns logic, 0.935ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/r_regOp (FF)
  Destination:          regRdData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.509 - 0.451)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/r_regOp to regRdData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y66.AQ      Tcko                  0.200   regOp
                                                       U_CommandInterpreter/r_regOp
    SLICE_X82Y69.A4      net (fanout=3)        0.322   regOp
    SLICE_X82Y69.A       Tilo                  0.142   _n0071_inv
                                                       _n0071_inv1
    SLICE_X76Y59.CE      net (fanout=2)        0.652   _n0071_inv
    SLICE_X76Y59.CLK     Tckce       (-Th)     0.104   regRdData<2>
                                                       regRdData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.238ns logic, 0.974ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point regRdData_4 (SLICE_X76Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/r_regReq (FF)
  Destination:          regRdData_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.509 - 0.452)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/r_regReq to regRdData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y65.AQ      Tcko                  0.198   regReq
                                                       U_CommandInterpreter/r_regReq
    SLICE_X82Y69.A6      net (fanout=5)        0.283   regReq
    SLICE_X82Y69.A       Tilo                  0.142   _n0071_inv
                                                       _n0071_inv1
    SLICE_X76Y59.CE      net (fanout=2)        0.652   _n0071_inv
    SLICE_X76Y59.CLK     Tckce       (-Th)     0.102   regRdData<2>
                                                       regRdData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.238ns logic, 0.935ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/r_regOp (FF)
  Destination:          regRdData_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.509 - 0.451)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    internal_fpga_clk rising at 8.000ns
  Clock Uncertainty:    1.057ns

  Clock Uncertainty:          1.057ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/r_regOp to regRdData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y66.AQ      Tcko                  0.200   regOp
                                                       U_CommandInterpreter/r_regOp
    SLICE_X82Y69.A4      net (fanout=3)        0.322   regOp
    SLICE_X82Y69.A       Tilo                  0.142   _n0071_inv
                                                       _n0071_inv1
    SLICE_X76Y59.CE      net (fanout=2)        0.652   _n0071_inv
    SLICE_X76Y59.CLK     Tckce       (-Th)     0.102   regRdData<2>
                                                       regRdData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.240ns logic, 0.974ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_DIV_inst_clk0 = PERIOD TIMEGRP "CLK_DIV_inst_clk0"
        TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_DIV_inst/clkout1_buf/I0
  Logical resource: CLK_DIV_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_DIV_inst/clk0
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: regRdData<0>/CLK
  Logical resource: Mram_CtrlRegister16/CLK
  Location pin: SLICE_X72Y69.CLK
  Clock network: internal_fpga_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: regRdData<0>/CLK
  Logical resource: Mram_CtrlRegister12/CLK
  Location pin: SLICE_X72Y69.CLK
  Clock network: internal_fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_DIV_inst_clkfx = PERIOD TIMEGRP "CLK_DIV_inst_clkfx"  
       TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3511 paths analyzed, 1753 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.080ns.
--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X115Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_CommandInterpreter/start_load (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (0.850 - 1.094)
  Source Clock:         ethClk125 rising at 32.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.426ns

  Clock Uncertainty:          1.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: U_CommandInterpreter/start_load to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y59.AQ      Tcko                  0.391   QBstart_wr
                                                       U_CommandInterpreter/start_load
    SLICE_X98Y54.A1      net (fanout=5)        1.890   QBstart_wr
    SLICE_X98Y54.AMUX    Tilo                  0.251   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X115Y47.CE     net (fanout=7)        2.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X115Y47.CLK    Tceck                 0.361   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.003ns logic, 3.943ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.620 - 0.624)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.217ns

  Clock Uncertainty:          1.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y54.AQ     Tcko                  0.391   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X98Y54.A2      net (fanout=4)        0.605   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X98Y54.AMUX    Tilo                  0.251   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X115Y47.CE     net (fanout=7)        2.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X115Y47.CLK    Tceck                 0.361   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.003ns logic, 2.658ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (SLICE_X115Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_CommandInterpreter/start_load (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (0.850 - 1.094)
  Source Clock:         ethClk125 rising at 32.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.426ns

  Clock Uncertainty:          1.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: U_CommandInterpreter/start_load to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y59.AQ      Tcko                  0.391   QBstart_wr
                                                       U_CommandInterpreter/start_load
    SLICE_X98Y54.A1      net (fanout=5)        1.890   QBstart_wr
    SLICE_X98Y54.AMUX    Tilo                  0.251   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X115Y47.CE     net (fanout=7)        2.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X115Y47.CLK    Tceck                 0.340   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (0.982ns logic, 3.943ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.620 - 0.624)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.217ns

  Clock Uncertainty:          1.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y54.AQ     Tcko                  0.391   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X98Y54.A2      net (fanout=4)        0.605   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X98Y54.AMUX    Tilo                  0.251   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X115Y47.CE     net (fanout=7)        2.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X115Y47.CLK    Tceck                 0.340   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (0.982ns logic, 2.658ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (SLICE_X115Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_CommandInterpreter/start_load (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (0.850 - 1.094)
  Source Clock:         ethClk125 rising at 32.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.426ns

  Clock Uncertainty:          1.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: U_CommandInterpreter/start_load to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y59.AQ      Tcko                  0.391   QBstart_wr
                                                       U_CommandInterpreter/start_load
    SLICE_X98Y54.A1      net (fanout=5)        1.890   QBstart_wr
    SLICE_X98Y54.AMUX    Tilo                  0.251   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X115Y47.CE     net (fanout=7)        2.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X115Y47.CLK    Tceck                 0.324   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (0.966ns logic, 3.943ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.620 - 0.624)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.217ns

  Clock Uncertainty:          1.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.019ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y54.AQ     Tcko                  0.391   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X98Y54.A2      net (fanout=4)        0.605   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X98Y54.AMUX    Tilo                  0.251   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X115Y47.CE     net (fanout=7)        2.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X115Y47.CLK    Tceck                 0.324   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.966ns logic, 2.658ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_DIV_inst_clkfx = PERIOD TIMEGRP "CLK_DIV_inst_clkfx"
        TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (SLICE_X98Y54.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/start_load (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.501 - 0.366)
  Source Clock:         ethClk125 rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.426ns

  Clock Uncertainty:          1.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/start_load to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y59.AQ      Tcko                  0.198   QBstart_wr
                                                       U_CommandInterpreter/start_load
    SLICE_X98Y54.A1      net (fanout=5)        1.201   QBstart_wr
    SLICE_X98Y54.CLK     Tah         (-Th)    -0.190   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.388ns logic, 1.201ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y26.WEA0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/start_load (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.505 - 0.366)
  Source Clock:         ethClk125 rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.426ns

  Clock Uncertainty:          1.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/start_load to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y59.AQ      Tcko                  0.198   QBstart_wr
                                                       U_CommandInterpreter/start_load
    SLICE_X99Y54.D3      net (fanout=5)        0.994   QBstart_wr
    SLICE_X99Y54.D       Tilo                  0.156   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X4Y26.WEA0    net (fanout=9)        0.304   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X4Y26.CLKA    Trckc_WEA   (-Th)     0.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.301ns logic, 1.298ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         internal_data_clk rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y54.AQ     Tcko                  0.198   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y54.D2      net (fanout=4)        0.377   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y54.D       Tilo                  0.156   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X4Y26.WEA0    net (fanout=9)        0.304   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X4Y26.CLKA    Trckc_WEA   (-Th)     0.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.301ns logic, 0.681ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y24.WEA0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_CommandInterpreter/start_load (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.146ns (0.512 - 0.366)
  Source Clock:         ethClk125 rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    1.426ns

  Clock Uncertainty:          1.426ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: U_CommandInterpreter/start_load to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y59.AQ      Tcko                  0.198   QBstart_wr
                                                       U_CommandInterpreter/start_load
    SLICE_X99Y54.D3      net (fanout=5)        0.994   QBstart_wr
    SLICE_X99Y54.D       Tilo                  0.156   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X4Y24.WEA0    net (fanout=9)        0.389   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X4Y24.CLKA    Trckc_WEA   (-Th)     0.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.301ns logic, 1.383ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         internal_data_clk rising at 40.000ns
  Destination Clock:    internal_data_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y54.AQ     Tcko                  0.198   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y54.D2      net (fanout=4)        0.377   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y54.D       Tilo                  0.156   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X4Y24.WEA0    net (fanout=9)        0.389   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X4Y24.CLKA    Trckc_WEA   (-Th)     0.053   DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       DC_communication/comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.301ns logic, 0.766ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_DIV_inst_clkfx = PERIOD TIMEGRP "CLK_DIV_inst_clkfx"
        TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: DC_communication/comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Logical resource: DC_communication/comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: DC_communication/comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DC_communication/comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: DC_communication/comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: internal_data_clk
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DC_communication/comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: DC_communication/comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: internal_data_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DC_communication_comm_process_U_ClockGenByteLink_clkfx = 
PERIOD TIMEGRP         "DC_communication_comm_process_U_ClockGenByteLink_clkfx" 
        TS_CLK_DIV_inst_clkfx / 5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 856 paths analyzed, 489 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.687ns.
--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X95Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1 (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 0)
  Clock Path Skew:      -0.257ns (0.847 - 1.104)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    1.472ns

  Clock Uncertainty:          1.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.090ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1 to DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y34.DQ      Tcko                  0.447   DC_communication/comm_process/sstRst
                                                       DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1
    SLICE_X95Y32.SR      net (fanout=31)       5.163   DC_communication/comm_process/sstRst
    SLICE_X95Y32.CLK     Trck                  0.348   DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (0.795ns logic, 5.163ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X95Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1 (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 0)
  Clock Path Skew:      -0.257ns (0.847 - 1.104)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    1.472ns

  Clock Uncertainty:          1.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.090ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1 to DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y34.DQ      Tcko                  0.447   DC_communication/comm_process/sstRst
                                                       DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1
    SLICE_X95Y32.SR      net (fanout=31)       5.163   DC_communication/comm_process/sstRst
    SLICE_X95Y32.CLK     Trck                  0.324   DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (0.771ns logic, 5.163ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X95Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1 (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 0)
  Clock Path Skew:      -0.257ns (0.847 - 1.104)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    1.472ns

  Clock Uncertainty:          1.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.090ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1 to DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y34.DQ      Tcko                  0.447   DC_communication/comm_process/sstRst
                                                       DC_communication/comm_process/U_SstReset/clockDomainCrossingReg_1
    SLICE_X95Y32.SR      net (fanout=31)       5.163   DC_communication/comm_process/sstRst
    SLICE_X95Y32.CLK     Trck                  0.304   DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (0.751ns logic, 5.163ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DC_communication_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "DC_communication_comm_process_U_ClockGenByteLink_clkfx"
        TS_CLK_DIV_inst_clkfx / 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1 (SLICE_X95Y29.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/U_ByteLink/r_aligned (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.235ns (0.600 - 0.365)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    1.472ns

  Clock Uncertainty:          1.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.090ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/U_ByteLink/r_aligned to DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.AMUX    Tshcko                0.266   DC_communication/comm_process/U_ByteLink/r_txDataK
                                                       DC_communication/comm_process/U_ByteLink/r_aligned
    SLICE_X95Y29.B3      net (fanout=19)       1.232   trigLinkSynced
    SLICE_X95Y29.CLK     Tah         (-Th)    -0.215   DC_communication/comm_process/U_SerialInterfaceIn/r_flip
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1-In1
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.481ns logic, 1.232ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/U_SerialInterfaceIn/r_flip (SLICE_X95Y29.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/U_ByteLink/r_aligned (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/r_flip (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.235ns (0.600 - 0.365)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    1.472ns

  Clock Uncertainty:          1.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.090ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/U_ByteLink/r_aligned to DC_communication/comm_process/U_SerialInterfaceIn/r_flip
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.AMUX    Tshcko                0.266   DC_communication/comm_process/U_ByteLink/r_txDataK
                                                       DC_communication/comm_process/U_ByteLink/r_aligned
    SLICE_X95Y29.C1      net (fanout=19)       1.320   trigLinkSynced
    SLICE_X95Y29.CLK     Tah         (-Th)    -0.215   DC_communication/comm_process/U_SerialInterfaceIn/r_flip
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_flip_rstpot
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_flip
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.481ns logic, 1.320ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7 (SLICE_X94Y30.CE), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/U_ByteLink/r_aligned (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.236ns (0.601 - 0.365)
  Source Clock:         internal_data_clk rising at 0.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    1.472ns

  Clock Uncertainty:          1.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.090ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/U_ByteLink/r_aligned to DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.AMUX    Tshcko                0.266   DC_communication/comm_process/U_ByteLink/r_txDataK
                                                       DC_communication/comm_process/U_ByteLink/r_aligned
    SLICE_X92Y29.A4      net (fanout=19)       1.044   trigLinkSynced
    SLICE_X92Y29.A       Tilo                  0.142   DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv
                                                       DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv2
    SLICE_X94Y30.CE      net (fanout=2)        0.570   DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X94Y30.CLK     Tckce       (-Th)     0.108   DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount<7>
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.300ns logic, 1.614ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         DC_communication/comm_process/sstX5Clk rising at 8.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1 to DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y29.BQ      Tcko                  0.198   DC_communication/comm_process/U_SerialInterfaceIn/r_flip
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X92Y29.A5      net (fanout=4)        0.171   DC_communication/comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X92Y29.A       Tilo                  0.142   DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv
                                                       DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv2
    SLICE_X94Y30.CE      net (fanout=2)        0.570   DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X94Y30.CLK     Tckce       (-Th)     0.108   DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount<7>
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.232ns logic, 0.741ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC_communication/comm_process/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         DC_communication/comm_process/sstX5Clk rising at 8.000ns
  Destination Clock:    DC_communication/comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DC_communication/comm_process/U_SerialInterfaceIn/r_bitCount_1 to DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y29.AMUX    Tshcko                0.244   DC_communication/comm_process/U_SerialInterfaceIn/r_dataWrite
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X92Y29.A6      net (fanout=4)        0.159   DC_communication/comm_process/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X92Y29.A       Tilo                  0.142   DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv
                                                       DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv2
    SLICE_X94Y30.CE      net (fanout=2)        0.570   DC_communication/comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X94Y30.CLK     Tckce       (-Th)     0.108   DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount<7>
                                                       DC_communication/comm_process/U_SerialInterfaceIn/r_slipCount_7
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.278ns logic, 0.729ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DC_communication_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "DC_communication_comm_process_U_ClockGenByteLink_clkfx"
        TS_CLK_DIV_inst_clkfx / 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: DC_communication/comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: DC_communication/comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y9.CLKBRDCLK
  Clock network: DC_communication/comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: DC_communication/comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X4Y14.CLKAWRCLK
  Clock network: DC_communication/comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: DC_communication/comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Logical resource: DC_communication/comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DC_communication/comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_usrClkSource
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_usrClkSource                |      8.000ns|      5.340ns|      8.189ns|            0|           27|            0|       280441|
| TS_U_S6EthTop_U_GtpS6_txRxUsrC|      8.000ns|      8.189ns|      7.910ns|           27|            0|       271910|         4641|
| lkRaw                         |             |             |             |             |             |             |             |
|  TS_CLK_DIV_inst_clk0         |      8.000ns|      7.910ns|          N/A|            0|            0|          274|            0|
|  TS_CLK_DIV_inst_clkfx        |     40.000ns|     33.080ns|     38.435ns|            0|            0|         3511|          856|
|   TS_DC_communication_comm_pro|      8.000ns|      7.687ns|          N/A|            0|            0|          856|            0|
|   cess_U_ClockGenByteLink_clkf|             |             |             |             |             |             |             |
|   x                           |             |             |             |             |             |             |             |
| TS_U_S6EthTop_U_GtpS6_txRxUsrC|     16.000ns|      9.876ns|          N/A|            0|            0|         3890|            0|
| lk2Raw                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 27  Score: 1956  (Setup/Max: 1956, Hold: 0)

Constraints cover 282630 paths, 0 nets, and 25285 connections

Design statistics:
   Minimum period:  33.080ns{1}   (Maximum frequency:  30.230MHz)
   Maximum path delay from/to any node:   4.054ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 09 20:19:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4866 MB



