---
layout: page
title: 32-bit RISC processor in Verilog
description: "CS39001: Computer Organization Laboratory"
# img: assets\img\perp.png
importance: 1
category: coursework
redirect: https://github.com/praneshvijay/COA_Lab-Aut24/tree/main/RISC
github: https://github.com/praneshvijay/COA_Lab-Aut24/tree/main/RISC
---
