// Seed: 1449893403
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    output tri1 id_7
    , id_12,
    output wor id_8,
    input wand id_9,
    input tri0 id_10
);
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output wire id_9,
    output tri1 id_10,
    output wire id_11,
    input wand id_12,
    output tri1 id_13,
    input wor id_14,
    input wand id_15,
    input supply0 id_16,
    output uwire id_17
);
  assign id_4 = id_16;
  uwire id_19 = id_7;
  assign id_9 = id_19;
  wire id_20;
  module_0(
      id_15, id_1, id_6, id_0, id_6, id_6, id_13, id_9, id_9, id_16, id_6
  );
  assign id_13 = 1'b0;
  id_21(
      .id_0(id_1), .id_1(1), .id_2(1'b0)
  );
  assign id_17 = 1;
  wire id_22;
endmodule
