5 18 1fda1 13 4 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always6.vcd) 2 -o (always6.cdd) 2 -v (always6.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always6.verilator.v 1 14 1 
2 1 6 6 6 90009 3 1 100c 0 0 2 1 a
2 2 6 6 6 90009 7 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 6 6 120012 3 0 1008 0 0 32 48 2 0
2 4 6 6 6 100013 3 23 100c 0 3 1 18 0 1 0 0 0 0 a
2 5 6 6 6 c000c 0 1 1410 0 0 1 1 b
2 6 6 6 6 c0013 3 37 1e 4 5
2 7 8 8 8 11001e c 1 100c 0 0 1 1 verilatorclock
2 8 8 8 8 9001e 12 27 100a 7 0 1 18 0 1 0 0 0 0
2 9 8 8 8 210025 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 verilatorclock 1 1 13 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 7000a 1 0 2 1 2 17 0 3 0 3 1 0
1 b 3 4 107000a 1 0 0 0 1 17 0 1 0 1 0 0
4 2 1 6 0 2
4 6 6 2 2 2
4 8 1 9 0 8
4 9 6 8 0 8
3 1 main.u$0 "TOP.v.u$0" 0 always6.verilator.v 8 12 1 
2 10 9 9 9 f000f 6 0 1008 0 0 32 48 1 0
2 11 9 9 9 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 12 9 9 9 6000f 6 11 10103c 10 11 1 18 0 1 1 1 0 0
2 13 9 9 9 20011 6 39 10002e 12 0
2 14 10 10 10 f000f 6 0 1008 0 0 32 48 5 0
2 15 10 10 10 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 16 10 10 10 6000f 6 11 10103c 14 15 1 18 0 1 1 1 0 0
2 17 10 10 10 20011 6 39 10002e 16 0
2 18 11 11 11 f0010 6 0 1008 0 0 32 48 b 0
2 19 11 11 11 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 20 11 11 11 60010 6 11 10103c 18 19 1 18 0 1 1 1 0 0
2 21 11 11 11 20012 6 39 10002e 20 0
2 22 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 23 10 10 10 19001d 1 0 21008 0 0 2 16 2 0
2 24 10 10 10 140014 0 1 1410 0 0 2 1 a
2 25 10 10 10 14001d 1 38 a 23 24
2 26 9 9 9 19001d 1 0 21008 0 0 2 16 1 0
2 27 9 9 9 140014 0 1 1410 0 0 2 1 a
2 28 9 9 9 14001d 1 38 1a 26 27
4 22 0 0 0 13
4 13 11 28 17 13
4 28 6 17 17 13
4 17 0 25 21 13
4 25 6 21 21 13
4 21 0 22 0 13
