Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pooler_tb_behav xil_defaultlib.pooler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'data_in' [C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/new/pooler_tb.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'data_out' [C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/new/pooler_tb.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_logic2(m=9'b0100)
Compiling module xil_defaultlib.comparator2
Compiling module xil_defaultlib.max_reg
Compiling module xil_defaultlib.variable_shift_reg(WIDTH=16,SIZE...
Compiling module xil_defaultlib.input_mux
Compiling module xil_defaultlib.qmult
Compiling module xil_defaultlib.pooler(m=9'b0100,p=9'b010)
Compiling module xil_defaultlib.pooler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pooler_tb_behav
