# ğŸ”Œ Gates100 â€“ 100-Input Logic Gate Reduction

## ğŸ” Overview

This exercise demonstrates how to use **Verilog reduction operators** to build large-scale combinational logic circuits efficiently. You are asked to implement a circuit that performs **AND**, **OR**, and **XOR** operations across a 100-bit input vector.

Instead of writing long expressions like `in[0] & in[1] & ...`, Verilog provides **reduction operators** to condense this logic into clean, one-line expressions.

---

## ğŸ“ Functional Requirements

- **Input:**  
  - `in`: 100-bit input vector

- **Outputs:**  
  - `out_and`: 1-bit result of AND-ing all bits in `in`  
  - `out_or` : 1-bit result of OR-ing all bits in `in`  
  - `out_xor`: 1-bit result of XOR-ing all bits in `in`

---

## ğŸ“¥ Port Definition

```verilog
input      [99:0] in;
output            out_and, out_or, out_xor;
```

---

## âœ… Implementation Example

```verilog
module top_module (
    input  [99:0] in,
    output        out_and,
    output        out_or,
    output        out_xor
);

    assign out_and = &in;   // AND reduction
    assign out_or  = |in;   // OR reduction
    assign out_xor = ^in;   // XOR reduction

endmodule
```

> âœ… These **unary reduction operators** work on the entire vector to produce a single-bit result.

---

## ğŸ“š Key Concepts

- **Reduction Operators**:
  - `&in`  â†’ AND all bits together
  - `|in`  â†’ OR all bits together
  - `^in`  â†’ XOR all bits together

- **Scalability**:
  - These constructs are **synthesizable** and **scale well**, even for wide vectors like `in[99:0]`.

- **Use Cases**:
  - Widely used in **parity checking**, **population count**, and **data validity flags**.

---

## ğŸ’¡ Applications

- Signal aggregation (e.g., â€œAre all inputs high?â€)  
- Fast combinational flag generation  
- Hardware reduction trees  
- Fault detection and voting systems

---

## ğŸ”‘ Keywords

Verilog, Reduction Operator, 100-Input Gate, AND OR XOR, Bitwise Logic, Combinational Circuit, HDLBits, Vector Reduction, Large-scale Logic
