verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/use_newinterrupt.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_if.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_ll.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_ll_tx.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_ll_tx_arb.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_plus_ll_tx.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_plus_ll_rx.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/tlm_rx_data_snk.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/tlm_rx_data_snk_mal.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/tlm_rx_data_snk_bar.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/tlm_rx_data_snk_pwr_mgmt.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_decoder.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_ll_oqbqfifo.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_ll_arb.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_ll_credit.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_cf.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_cf_mgmt.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_cf_int.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_cf_err.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_cf_pwr.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_blk_cf_arb.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_cnt_en.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_cnt_nfl_en.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_cor.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_cpl.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_ftl.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_nfl.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_ram4x26.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_errman_ram8x26.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/cmm_intr.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_soft_int.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/bram_common.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_clocking.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/tx_sync_gtx.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/tx_sync_gtp.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_gtx_wrapper.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_gt_wrapper.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_gt_wrapper_top.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_mim_wrapper.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_reset_logic.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_top.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/prod_fixes.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/sync_fifo.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/use_pll.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/extend_clk.v
verilog work ../../rtl/pcie_cc_endpoint/endpoint_blk_plus/source/pcie_ep.v

