#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr  1 14:40:03 2025
# Process ID: 17860
# Current directory: C:/Users/KTD/Desktop/example_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27660 C:\Users\KTD\Desktop\example_v2\project_uart.xpr
# Log file: C:/Users/KTD/Desktop/example_v2/vivado.log
# Journal file: C:/Users/KTD/Desktop/example_v2\vivado.jou
# Running On: LAPTOP-TNKPRGBT, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/KTD/Desktop/example_v2/project_uart.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/KTD/Desktop/example' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 1592.605 ; gain = 419.902
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {D:/fpga/new_project/project_uart.srcs/sources_1/new/seg7.sv D:/fpga/new_project/project_uart.srcs/sources_1/new/display_seg.v}
import_files -norecurse {D:/fpga/new_project/project_uart.srcs/sources_1/new/seg7.sv D:/fpga/new_project/project_uart.srcs/sources_1/new/display_seg.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/KTD/Desktop/example_v2/project_uart.srcs/utils_1/imports/synth_1/uart_top.dcp with file C:/Users/KTD/Desktop/example_v2/project_uart.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Tue Apr  1 14:45:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/KTD/Desktop/example_v2/project_uart.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KTD/Desktop/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL.dcp' for cell 'PLL_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2038.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/KTD/Desktop/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL_board.xdc] for cell 'PLL_inst/inst'
Finished Parsing XDC File [c:/Users/KTD/Desktop/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL_board.xdc] for cell 'PLL_inst/inst'
Parsing XDC File [c:/Users/KTD/Desktop/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL.xdc] for cell 'PLL_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/KTD/Desktop/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/KTD/Desktop/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL.xdc:54]
Finished Parsing XDC File [c:/Users/KTD/Desktop/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL.xdc] for cell 'PLL_inst/inst'
Parsing XDC File [C:/Users/KTD/Desktop/example_v2/project_uart.srcs/constrs_1/new/uart_xdc.xdc]
Finished Parsing XDC File [C:/Users/KTD/Desktop/example_v2/project_uart.srcs/constrs_1/new/uart_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2786.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2806.922 ; gain = 1195.684
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2821.191 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2821.426 ; gain = 0.234
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.426 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2821.426 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2821.426 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2821.426 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2821.426 ; gain = 0.234
[Tue Apr  1 14:52:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -url 192.168.3.8:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2831.547 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/C305BAD5ABCD]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/C305BAD5ABCD]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.3.8:3121/xilinx_tcf/Digilent/C305BAD5ABCD
set_property PROGRAM.FILE {C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2850.477 ; gain = 18.930
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: 192.168.3.8:3121
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/KTD/Desktop/example_v2/project_uart.srcs/utils_1/imports/synth_1/uart_top.dcp with file C:/Users/KTD/Desktop/example_v2/project_uart.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr  1 17:04:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/KTD/Desktop/example_v2/project_uart.runs/synth_1/runme.log
[Tue Apr  1 17:04:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/runme.log
connect_hw_server -url 192.168.3.8:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2873.605 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/C305BAD5ABCD]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/C305BAD5ABCD]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.3.8:3121/xilinx_tcf/Digilent/C305BAD5ABCD
set_property PROGRAM.FILE {C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2875.480 ; gain = 1.875
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/KTD/Desktop/example_v2/project_uart.srcs/utils_1/imports/synth_1/uart_top.dcp with file C:/Users/KTD/Desktop/example_v2/project_uart.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Tue Apr  1 17:16:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/KTD/Desktop/example_v2/project_uart.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr  1 17:17:53 2025] Launched impl_1...
Run output will be captured here: C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/KTD/Desktop/example_v2/project_uart.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2879.215 ; gain = 3.734
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 17:21:02 2025...
