Timing Analyzer report for cmos_sdram_vga
Fri Apr 08 22:57:27 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 14. Slow 1200mV 85C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 17. Slow 1200mV 85C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk'
 20. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 21. Slow 1200mV 85C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 33. Slow 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'clk'
 35. Slow 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 36. Slow 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'clk'
 39. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 40. Slow 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 41. Slow 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'cmos_pclk'
 51. Fast 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 53. Fast 1200mV 0C Model Setup: 'clk'
 54. Fast 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 56. Fast 1200mV 0C Model Hold: 'clk'
 57. Fast 1200mV 0C Model Hold: 'cmos_pclk'
 58. Fast 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 59. Fast 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; cmos_sdram_vga                                          ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.0%      ;
;     Processor 3            ;   6.4%      ;
;     Processor 4            ;   6.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                       ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------------+--------+--------------------------+
; cmos_sdram_vga.sdc                                                                                  ; OK     ; Fri Apr 08 22:57:26 2022 ;
; c:/users/tx/desktop/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc ; OK     ; Fri Apr 08 22:57:26 2022 ;
+-----------------------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                ;
; cmos_pclk                                          ; Base      ; 12.000 ; 83.33 MHz ; 0.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { cmos_pclk }                                          ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; 0.833 ; 5.833  ; 50.00      ; 1         ; 2           ; 30.0  ;        ;           ;            ; false    ; clk    ; u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll1|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll1|altpll_component|auto_generated|pll1|clk[2] } ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 13.333 ; 75.0 MHz  ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; clk    ; u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll1|altpll_component|auto_generated|pll1|clk[3] } ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 67.36 MHz  ; 67.36 MHz       ; clk                                                ;      ;
; 104.81 MHz ; 104.81 MHz      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 126.31 MHz ; 126.31 MHz      ; cmos_pclk                                          ;      ;
; 174.25 MHz ; 174.25 MHz      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -1.631 ; -55.576       ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.459  ; 0.000         ;
; clk                                                ; 5.155  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 7.594  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.434 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.435 ; 0.000         ;
; clk                                                ; 0.452 ; 0.000         ;
; cmos_pclk                                          ; 0.485 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 1.161 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5.747 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.778 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 3.777 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.693 ; 0.000         ;
; cmos_pclk                                          ; 5.528 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.367 ; 0.000         ;
; clk                                                ; 9.781 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                               ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.631 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.599      ; 6.141      ;
; -1.626 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.599      ; 6.136      ;
; -1.576 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.599      ; 6.086      ;
; -1.477 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.520      ; 5.908      ;
; -1.474 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.520      ; 5.905      ;
; -1.436 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.919      ; 6.313      ;
; -1.436 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.919      ; 6.313      ;
; -1.435 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.926      ; 6.319      ;
; -1.424 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.872      ; 6.254      ;
; -1.424 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.872      ; 6.254      ;
; -1.423 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.879      ; 6.260      ;
; -1.410 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.850      ; 6.218      ;
; -1.410 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.850      ; 6.218      ;
; -1.409 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.857      ; 6.224      ;
; -1.406 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.528      ; 5.845      ;
; -1.399 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.965      ; 6.322      ;
; -1.399 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.965      ; 6.322      ;
; -1.398 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.972      ; 6.328      ;
; -1.358 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.909      ; 6.225      ;
; -1.358 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.909      ; 6.225      ;
; -1.357 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.916      ; 6.231      ;
; -1.331 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.607      ; 5.849      ;
; -1.313 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.294      ; 5.518      ;
; -1.281 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.607      ; 5.799      ;
; -1.277 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.528      ; 5.716      ;
; -1.257 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.607      ; 5.775      ;
; -1.194 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.607      ; 5.712      ;
; -1.153 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.703      ; 5.767      ;
; -1.153 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.703      ; 5.767      ;
; -1.153 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.703      ; 5.767      ;
; -1.153 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.703      ; 5.767      ;
; -1.141 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.643      ; 5.695      ;
; -1.141 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.643      ; 5.695      ;
; -1.141 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.643      ; 5.695      ;
; -1.110 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.317      ; 5.338      ;
; -1.040 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.529      ; 5.480      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; -0.934 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.546      ; 5.391      ;
; 2.100  ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag                                                                                          ; capture:u_capture|flag                                                                                                                                                                ; clk                                                ; cmos_pclk   ; 4.000        ; 0.653      ; 2.574      ;
; 4.083  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.147      ; 8.132      ;
; 4.083  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.147      ; 8.132      ;
; 4.084  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.154      ; 8.138      ;
; 4.095  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.100      ; 8.073      ;
; 4.095  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.100      ; 8.073      ;
; 4.096  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.107      ; 8.079      ;
; 4.109  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 8.037      ;
; 4.109  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 8.037      ;
; 4.110  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.085      ; 8.043      ;
; 4.113  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.244     ; 7.664      ;
; 4.120  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.193      ; 8.141      ;
; 4.120  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.193      ; 8.141      ;
; 4.121  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.200      ; 8.147      ;
; 4.161  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.137      ; 8.044      ;
; 4.161  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.137      ; 8.044      ;
; 4.162  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.144      ; 8.050      ;
; 4.242  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.244     ; 7.535      ;
; 4.250  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.103     ; 7.668      ;
; 4.300  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.103     ; 7.618      ;
; 4.324  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.103     ; 7.594      ;
; 4.360  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.147      ; 7.855      ;
; 4.360  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.147      ; 7.855      ;
; 4.361  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.154      ; 7.861      ;
; 4.372  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.100      ; 7.796      ;
; 4.372  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.100      ; 7.796      ;
; 4.373  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.107      ; 7.802      ;
; 4.386  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 7.760      ;
; 4.386  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 7.760      ;
; 4.387  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.103     ; 7.531      ;
; 4.387  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.085      ; 7.766      ;
; 4.390  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.244     ; 7.387      ;
; 4.397  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.038     ; 7.586      ;
; 4.397  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.038     ; 7.586      ;
; 4.397  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.038     ; 7.586      ;
; 4.397  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.038     ; 7.586      ;
; 4.397  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.193      ; 7.864      ;
; 4.397  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.193      ; 7.864      ;
; 4.398  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.200      ; 7.870      ;
; 4.409  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.455     ; 7.157      ;
; 4.438  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.137      ; 7.767      ;
; 4.438  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.137      ; 7.767      ;
; 4.439  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.144      ; 7.773      ;
; 4.452  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.055     ; 7.514      ;
; 4.452  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.055     ; 7.514      ;
; 4.452  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.055     ; 7.514      ;
; 4.479  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.243     ; 7.299      ;
; 4.519  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.244     ; 7.258      ;
; 4.527  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.103     ; 7.391      ;
; 4.543  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.248      ; 7.773      ;
; 4.543  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.248      ; 7.773      ;
; 4.544  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.255      ; 7.779      ;
; 4.550  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.248      ; 7.766      ;
; 4.550  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.248      ; 7.766      ;
; 4.551  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.255      ; 7.772      ;
; 4.555  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.201      ; 7.714      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.459 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.329      ;
; 0.724 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 9.062      ;
; 0.728 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 9.061      ;
; 0.740 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.048      ;
; 0.744 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.047      ;
; 0.759 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.029      ;
; 0.776 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.015      ;
; 0.912 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.879      ;
; 0.985 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.801      ;
; 0.993 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.794      ;
; 1.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.789      ;
; 1.005 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.781      ;
; 1.005 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.781      ;
; 1.006 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.783      ;
; 1.024 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.762      ;
; 1.026 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.763      ;
; 1.033 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.756      ;
; 1.048 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.734      ;
; 1.056 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.732      ;
; 1.066 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.721      ;
; 1.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.697      ;
; 1.127 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.659      ;
; 1.149 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 8.621      ;
; 1.153 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.638      ;
; 1.153 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.616      ;
; 1.173 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.616      ;
; 1.174 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.612      ;
; 1.205 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.583      ;
; 1.207 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.580      ;
; 1.216 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.572      ;
; 1.226 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.561      ;
; 1.243 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.526      ;
; 1.245 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.544      ;
; 1.253 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.511      ;
; 1.254 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.533      ;
; 1.255 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.532      ;
; 1.256 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.532      ;
; 1.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.528      ;
; 1.265 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.521      ;
; 1.268 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.496      ;
; 1.272 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.517      ;
; 1.273 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.515      ;
; 1.274 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.513      ;
; 1.284 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.502      ;
; 1.284 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.505      ;
; 1.286 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.500      ;
; 1.291 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.496      ;
; 1.298 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.488      ;
; 1.305 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.481      ;
; 1.311 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.478      ;
; 1.313 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.467      ;
; 1.317 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.469      ;
; 1.331 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.454      ;
; 1.338 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[39] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.448      ;
; 1.353 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 8.405      ;
; 1.378 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.390      ;
; 1.383 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.384      ;
; 1.385 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.403      ;
; 1.387 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.402      ;
; 1.392 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.393      ;
; 1.396 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.391      ;
; 1.398 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.390      ;
; 1.407 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.379      ;
; 1.410 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.379      ;
; 1.412 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.377      ;
; 1.414 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.375      ;
; 1.425 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[35] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.361      ;
; 1.426 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.360      ;
; 1.433 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.352      ;
; 1.434 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.355      ;
; 1.443 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.344      ;
; 1.446 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.341      ;
; 1.447 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.339      ;
; 1.451 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.338      ;
; 1.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.332      ;
; 1.461 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.328      ;
; 1.462 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.323      ;
; 1.463 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.323      ;
; 1.465 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.326      ;
; 1.473 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.313      ;
; 1.473 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.294      ;
; 1.474 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.315      ;
; 1.477 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.309      ;
; 1.485 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.303      ;
; 1.485 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.302      ;
; 1.492 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.299      ;
; 1.504 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.284      ;
; 1.513 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.254      ;
; 1.522 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.243      ;
; 1.529 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.260      ;
; 1.533 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.231      ;
; 1.537 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.228      ;
; 1.537 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.249      ;
; 1.539 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.252      ;
; 1.540 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 8.227      ;
; 1.541 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.247      ;
; 1.542 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.247      ;
; 1.549 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.215      ;
; 1.552 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.212      ;
; 1.553 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.214      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                        ;
+-------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.155 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 14.756     ;
; 5.155 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 14.756     ;
; 5.516 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.090     ; 14.395     ;
; 5.559 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.353     ;
; 5.559 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.353     ;
; 5.591 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.321     ;
; 5.591 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.321     ;
; 5.695 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.090     ; 14.216     ;
; 5.762 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.150     ;
; 5.762 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.150     ;
; 5.779 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 14.132     ;
; 5.779 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 14.132     ;
; 5.797 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.115     ;
; 5.805 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 14.107     ;
; 5.846 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.091     ; 14.064     ;
; 5.936 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.976     ;
; 5.936 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.976     ;
; 5.968 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.944     ;
; 5.968 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.944     ;
; 5.990 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.922     ;
; 5.990 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.922     ;
; 6.036 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.875     ;
; 6.048 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.864     ;
; 6.064 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.848     ;
; 6.064 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.848     ;
; 6.087 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.825     ;
; 6.095 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.817     ;
; 6.100 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.811     ;
; 6.134 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.778     ;
; 6.134 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.778     ;
; 6.164 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.748     ;
; 6.182 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.730     ;
; 6.212 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.699     ;
; 6.220 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.691     ;
; 6.230 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.681     ;
; 6.242 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.669     ;
; 6.249 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.663     ;
; 6.254 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.657     ;
; 6.291 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.621     ;
; 6.291 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.621     ;
; 6.302 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.610     ;
; 6.313 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.599     ;
; 6.317 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.595     ;
; 6.319 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.592     ;
; 6.325 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.587     ;
; 6.355 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.556     ;
; 6.381 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.531     ;
; 6.435 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.477     ;
; 6.435 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.477     ;
; 6.453 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.458     ;
; 6.454 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.458     ;
; 6.470 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.091     ; 13.440     ;
; 6.472 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.440     ;
; 6.515 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.397     ;
; 6.530 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.382     ;
; 6.568 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.344     ;
; 6.579 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.332     ;
; 6.597 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.314     ;
; 6.603 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.309     ;
; 6.611 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.300     ;
; 6.620 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.291     ;
; 6.649 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.263     ;
; 6.664 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.247     ;
; 6.671 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.241     ;
; 6.684 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.228     ;
; 6.702 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.210     ;
; 6.728 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.183     ;
; 6.731 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.181     ;
; 6.734 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.177     ;
; 6.734 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.177     ;
; 6.739 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.173     ;
; 6.753 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.158     ;
; 6.765 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.146     ;
; 6.769 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.143     ;
; 6.777 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.134     ;
; 6.796 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 13.115     ;
; 6.805 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.107     ;
; 6.833 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.079     ;
; 6.901 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 13.011     ;
; 6.930 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.981     ;
; 6.939 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.973     ;
; 6.962 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.950     ;
; 6.979 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.932     ;
; 6.999 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.912     ;
; 6.999 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.912     ;
; 7.035 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.877     ;
; 7.064 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.847     ;
; 7.098 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.814     ;
; 7.102 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.809     ;
; 7.102 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.809     ;
; 7.110 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.801     ;
; 7.116 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.796     ;
; 7.134 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.777     ;
; 7.169 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.743     ;
; 7.183 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.729     ;
; 7.247 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.665     ;
; 7.274 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.637     ;
; 7.280 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.631     ;
; 7.315 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.089     ; 12.597     ;
; 7.390 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.090     ; 12.521     ;
+-------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 7.594 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.074     ; 5.666      ;
; 7.594 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.074     ; 5.666      ;
; 7.755 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.503      ;
; 7.755 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.503      ;
; 7.801 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.457      ;
; 7.801 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.457      ;
; 7.805 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.453      ;
; 7.805 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.453      ;
; 7.851 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.407      ;
; 7.851 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.407      ;
; 7.856 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.402      ;
; 7.856 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.402      ;
; 7.861 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.393      ;
; 7.865 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.902      ;
; 7.865 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.902      ;
; 7.906 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.348      ;
; 7.933 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.834      ;
; 7.933 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.834      ;
; 7.935 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.832      ;
; 7.935 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.832      ;
; 7.959 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.295      ;
; 8.004 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.250      ;
; 8.004 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.254      ;
; 8.004 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.254      ;
; 8.022 ; vga_interface:u_vga|cnt_h[10]                                                                                                                                                      ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.232      ;
; 8.022 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.074     ; 5.238      ;
; 8.049 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.718      ;
; 8.049 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.718      ;
; 8.049 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.209      ;
; 8.049 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.209      ;
; 8.066 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.400      ; 5.668      ;
; 8.075 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.179      ;
; 8.077 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.400      ; 5.657      ;
; 8.083 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.171      ;
; 8.112 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.074     ; 5.148      ;
; 8.112 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.074     ; 5.148      ;
; 8.120 ; vga_interface:u_vga|cnt_h[10]                                                                                                                                                      ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.134      ;
; 8.120 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.647      ;
; 8.120 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.647      ;
; 8.133 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.081     ; 5.120      ;
; 8.173 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.081      ;
; 8.181 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.073      ;
; 8.181 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 5.081      ;
; 8.181 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 5.081      ;
; 8.183 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.075      ;
; 8.192 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.066      ;
; 8.192 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.066      ;
; 8.195 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.063      ;
; 8.195 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.063      ;
; 8.199 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.568      ;
; 8.199 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.568      ;
; 8.227 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.505      ;
; 8.229 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.029      ;
; 8.230 ; vga_interface:u_vga|cnt_h[5]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 5.024      ;
; 8.231 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.081     ; 5.022      ;
; 8.233 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 5.025      ;
; 8.238 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.494      ;
; 8.269 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.498      ;
; 8.269 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.498      ;
; 8.273 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.459      ;
; 8.277 ; vga_interface:u_vga|cnt_h[4]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.081     ; 4.976      ;
; 8.277 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.455      ;
; 8.279 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 4.979      ;
; 8.284 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 4.974      ;
; 8.284 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.448      ;
; 8.288 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.444      ;
; 8.293 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.474      ;
; 8.323 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.409      ;
; 8.328 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.404      ;
; 8.334 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.398      ;
; 8.337 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.093     ; 4.904      ;
; 8.339 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.393      ;
; 8.342 ; vga_interface:u_vga|cnt_h[5]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.912      ;
; 8.348 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.093     ; 4.893      ;
; 8.361 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.406      ;
; 8.363 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.404      ;
; 8.375 ; vga_interface:u_vga|cnt_h[4]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.081     ; 4.878      ;
; 8.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.869      ;
; 8.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.869      ;
; 8.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[2]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.869      ;
; 8.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.869      ;
; 8.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.869      ;
; 8.405 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.568     ; 4.361      ;
; 8.405 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.568     ; 4.361      ;
; 8.405 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.093     ; 4.836      ;
; 8.406 ; vga_interface:u_vga|cnt_h[9]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.081     ; 4.847      ;
; 8.407 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.093     ; 4.834      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.093     ; 4.825      ;
; 8.418 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.093     ; 4.823      ;
; 8.423 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.831      ;
; 8.424 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.080     ; 4.830      ;
; 8.432 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 4.826      ;
; 8.474 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.568     ; 4.292      ;
; 8.474 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.568     ; 4.292      ;
; 8.476 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.256      ;
; 8.477 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.567     ; 4.290      ;
; 8.477 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.076     ; 4.781      ;
; 8.487 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.398      ; 5.245      ;
; 8.495 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.400      ; 5.239      ;
; 8.504 ; vga_interface:u_vga|cnt_h[9]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.081     ; 4.749      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|vsync                                                                                                                                                          ; vga_interface:u_vga|vsync                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|hsync                                                                                                                                                          ; vga_interface:u_vga|hsync                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|v_vld                                                                                                                                                          ; vga_interface:u_vga|v_vld                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|rd_req                                                                                                                                                         ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.458 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.477      ; 1.189      ;
; 0.465 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.477      ; 1.202      ;
; 0.473 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.477      ; 1.204      ;
; 0.482 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.794      ;
; 0.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.795      ;
; 0.503 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.534 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[2]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.826      ;
; 0.542 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.401      ; 1.197      ;
; 0.546 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[7]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.839      ;
; 0.554 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[6]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.847      ;
; 0.568 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.222      ;
; 0.582 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.231      ;
; 0.598 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.250      ;
; 0.603 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.401      ; 1.258      ;
; 0.625 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.918      ;
; 0.649 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.941      ;
; 0.650 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a8~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.399      ; 1.303      ;
; 0.658 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.950      ;
; 0.659 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.952      ;
; 0.659 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.397      ; 1.310      ;
; 0.679 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.991      ;
; 0.679 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.991      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.992      ;
; 0.681 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.993      ;
; 0.681 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.993      ;
; 0.690 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.477      ; 1.421      ;
; 0.700 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.992      ;
; 0.710 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.479      ; 1.443      ;
; 0.719 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.010      ;
; 0.719 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.013      ;
; 0.724 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.015      ;
; 0.726 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.375      ;
; 0.744 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.479      ; 1.480      ;
; 0.748 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.479      ; 1.482      ;
; 0.750 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.479      ; 1.485      ;
; 0.763 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.771 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.063      ;
; 0.773 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.085      ;
; 0.775 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.068      ;
; 0.781 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.073      ;
; 0.787 ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.442      ;
; 0.789 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.082      ;
; 0.803 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.095      ;
; 0.837 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.129      ;
; 0.852 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[5]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.145      ;
; 0.853 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[9]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.146      ;
; 0.856 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.148      ;
; 0.859 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.574      ; 1.645      ;
; 0.860 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[3]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.153      ;
; 0.865 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 1.510      ;
; 0.874 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.165      ;
; 0.890 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a8~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.398      ; 1.542      ;
; 0.892 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.184      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.397      ; 1.549      ;
; 0.915 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.400      ; 1.569      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.435 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.444 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[5]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.176      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.IDLE                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.IDLE                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.458 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[2]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.186      ;
; 0.465 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.479 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.793      ;
; 0.479 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.793      ;
; 0.480 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.794      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.795      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.795      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.795      ;
; 0.482 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.796      ;
; 0.493 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[4]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.225      ;
; 0.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.505 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.797      ;
; 0.509 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.511 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.536 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[3]                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.544 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.837      ;
; 0.551 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.202      ;
; 0.556 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.205      ;
; 0.566 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.214      ;
; 0.568 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.572 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.221      ;
; 0.583 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.584 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.877      ;
; 0.584 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.877      ;
; 0.584 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.877      ;
; 0.585 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.878      ;
; 0.586 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.879      ;
; 0.587 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.880      ;
; 0.621 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.935      ;
; 0.643 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.957      ;
; 0.644 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.958      ;
; 0.646 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.960      ;
; 0.658 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.662 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.954      ;
; 0.672 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[0]                                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.966      ;
; 0.679 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.993      ;
; 0.681 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.995      ;
; 0.681 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.995      ;
; 0.684 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.686 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.687 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.001      ;
; 0.689 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.508 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.524 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.818      ;
; 0.535 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_req      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.633 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.927      ;
; 0.667 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.697 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.991      ;
; 0.699 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.993      ;
; 0.715 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.009      ;
; 0.722 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.743 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.745 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.754 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.048      ;
; 0.756 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.050      ;
; 0.760 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.764 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.768 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.063      ;
; 0.772 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.782 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.076      ;
; 0.783 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.076      ;
; 0.785 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.082      ;
; 0.803 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.096      ;
; 0.803 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.096      ;
; 0.842 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.136      ;
; 0.849 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.142      ;
; 0.872 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.165      ;
; 0.945 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.239      ;
; 0.954 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.248      ;
; 0.973 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.081      ; 1.266      ;
; 1.019 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.313      ;
; 1.021 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.315      ;
; 1.027 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.321      ;
; 1.039 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.333      ;
; 1.043 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk         ; 0.000        ; 0.083      ; 1.338      ;
; 1.044 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|scl            ; clk          ; clk         ; 0.000        ; 0.082      ; 1.338      ;
; 1.045 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk         ; 0.000        ; 0.083      ; 1.340      ;
; 1.047 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.340      ;
; 1.055 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk         ; 0.000        ; 0.083      ; 1.350      ;
; 1.055 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk         ; 0.000        ; 0.083      ; 1.350      ;
; 1.056 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk         ; 0.000        ; 0.083      ; 1.351      ;
; 1.073 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.367      ;
; 1.080 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.374      ;
; 1.097 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk         ; 0.000        ; 0.083      ; 1.394      ;
; 1.106 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.400      ;
; 1.108 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.402      ;
; 1.115 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.427      ;
; 1.140 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.438      ;
; 1.145 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.438      ;
; 1.150 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.157 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.450      ;
; 1.159 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.452      ;
; 1.182 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.475      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; capture:u_capture|flag                                                                                                                                                                  ; capture:u_capture|flag                                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.528 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.795      ;
; 0.531 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.796      ;
; 0.551 ; capture:u_capture|data[5]                                                                                                                                                               ; capture:u_capture|data[13]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.057      ; 0.820      ;
; 0.553 ; capture:u_capture|data[7]                                                                                                                                                               ; capture:u_capture|data[15]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.821      ;
; 0.553 ; capture:u_capture|data[1]                                                                                                                                                               ; capture:u_capture|data[9]                                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; capture:u_capture|data[3]                                                                                                                                                               ; capture:u_capture|data[11]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.819      ;
; 0.558 ; capture:u_capture|data[4]                                                                                                                                                               ; capture:u_capture|data[12]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.823      ;
; 0.575 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.252      ; 1.039      ;
; 0.595 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.326      ; 1.175      ;
; 0.597 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.326      ; 1.177      ;
; 0.625 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.652      ; 1.531      ;
; 0.635 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.097      ; 0.944      ;
; 0.649 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.917      ;
; 0.655 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.132      ; 0.999      ;
; 0.658 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.266      ; 1.178      ;
; 0.676 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.944      ;
; 0.705 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.096      ; 1.013      ;
; 0.710 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.103      ; 1.025      ;
; 0.712 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.266      ; 1.232      ;
; 0.719 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.266      ; 1.239      ;
; 0.721 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.070      ; 1.003      ;
; 0.725 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.070      ; 1.007      ;
; 0.726 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.993      ;
; 0.726 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.993      ;
; 0.726 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.993      ;
; 0.727 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.992      ;
; 0.728 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.993      ;
; 0.734 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.125      ; 1.071      ;
; 0.741 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.113      ; 1.066      ;
; 0.757 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.097      ; 1.066      ;
; 0.764 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 1.032      ;
; 0.775 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.674      ; 1.703      ;
; 0.776 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 1.041      ;
; 0.776 ; capture:u_capture|cnt_v[5]                                                                                                                                                              ; capture:u_capture|cnt_v[5]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.037      ;
; 0.780 ; capture:u_capture|cnt_v[8]                                                                                                                                                              ; capture:u_capture|cnt_v[8]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.041      ;
; 0.783 ; capture:u_capture|cnt_h[3]                                                                                                                                                              ; capture:u_capture|cnt_h[3]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.044      ;
; 0.784 ; capture:u_capture|cnt_h[5]                                                                                                                                                              ; capture:u_capture|cnt_h[5]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.045      ;
; 0.785 ; capture:u_capture|cnt_h[2]                                                                                                                                                              ; capture:u_capture|cnt_h[2]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.046      ;
; 0.786 ; capture:u_capture|cnt_h[4]                                                                                                                                                              ; capture:u_capture|cnt_h[4]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.047      ;
; 0.786 ; capture:u_capture|cnt_h[6]                                                                                                                                                              ; capture:u_capture|cnt_h[6]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.047      ;
; 0.786 ; capture:u_capture|cnt_h[7]                                                                                                                                                              ; capture:u_capture|cnt_h[7]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.047      ;
; 0.787 ; capture:u_capture|data[0]                                                                                                                                                               ; capture:u_capture|data[8]                                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.345      ; 1.344      ;
; 0.787 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.423      ; 1.464      ;
; 0.787 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.450      ; 1.449      ;
; 0.788 ; capture:u_capture|cnt_h[8]                                                                                                                                                              ; capture:u_capture|cnt_h[8]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.049      ;
; 0.794 ; capture:u_capture|cnt_v[1]                                                                                                                                                              ; capture:u_capture|cnt_v[1]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.796 ; capture:u_capture|data[9]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.461      ; 1.511      ;
; 0.797 ; capture:u_capture|cnt_h[10]                                                                                                                                                             ; capture:u_capture|cnt_h[10]                                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; capture:u_capture|data[8]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.461      ; 1.512      ;
; 0.801 ; capture:u_capture|cnt_h[1]                                                                                                                                                              ; capture:u_capture|cnt_h[1]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.062      ;
; 0.807 ; capture:u_capture|data[10]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.461      ; 1.522      ;
; 0.808 ; capture:u_capture|data_eop                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.504      ; 1.566      ;
; 0.812 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 1.453      ;
; 0.813 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.306      ; 1.331      ;
; 0.813 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.713      ; 1.780      ;
; 0.814 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 1.455      ;
; 0.818 ; capture:u_capture|cnt_v[0]                                                                                                                                                              ; capture:u_capture|cnt_v[0]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.079      ;
; 0.818 ; capture:u_capture|cnt_h[0]                                                                                                                                                              ; capture:u_capture|cnt_h[0]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.079      ;
; 0.818 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.445      ; 1.517      ;
; 0.821 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 1.089      ;
; 0.844 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.059      ; 1.115      ;
; 0.847 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.445      ; 1.546      ;
; 0.847 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.724      ; 1.825      ;
; 0.871 ; capture:u_capture|data[5]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.705      ; 1.830      ;
; 0.879 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.348      ; 1.481      ;
; 0.881 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.398      ; 1.533      ;
; 0.892 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.385      ; 1.531      ;
; 0.903 ; capture:u_capture|data[0]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.802      ; 1.959      ;
; 0.910 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.423      ; 1.587      ;
; 0.914 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.327      ; 1.495      ;
; 0.917 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.070      ; 1.199      ;
; 0.921 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.197      ; 1.330      ;
; 0.921 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.197      ; 1.330      ;
; 0.930 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.338      ; 1.522      ;
; 0.933 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.327      ; 1.514      ;
; 0.934 ; capture:u_capture|data[6]                                                                                                                                                               ; capture:u_capture|data[14]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 1.201      ;
; 0.941 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.327      ; 1.522      ;
; 0.947 ; capture:u_capture|data[13]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.755      ; 1.956      ;
; 0.947 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.484      ; 1.685      ;
; 0.953 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.288      ; 1.495      ;
; 0.955 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.212      ;
; 0.963 ; capture:u_capture|data[11]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.461      ; 1.678      ;
; 0.967 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.064      ; 1.243      ;
; 0.968 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.385      ; 1.607      ;
; 0.968 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.542      ; 1.764      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 1.161 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.896      ;
; 1.161 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.896      ;
; 1.161 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.896      ;
; 1.161 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.896      ;
; 1.464 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.592      ;
; 1.464 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.592      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.485 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.631     ; 2.571      ;
; 1.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.556      ;
; 1.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.556      ;
; 1.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.556      ;
; 1.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.556      ;
; 1.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.556      ;
; 1.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.556      ;
; 1.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.630     ; 2.556      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.504 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.551      ;
; 1.830 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.633     ; 2.224      ;
; 1.830 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.633     ; 2.224      ;
; 1.830 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.633     ; 2.224      ;
; 1.830 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.633     ; 2.224      ;
; 1.830 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.633     ; 2.224      ;
; 1.830 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.633     ; 2.224      ;
; 1.830 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.633     ; 2.224      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
; 2.048 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.632     ; 2.007      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.747 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 3.990      ;
; 5.747 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 3.990      ;
; 5.789 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 3.870      ;
; 5.789 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 3.870      ;
; 5.849 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.811      ;
; 5.849 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.811      ;
; 5.849 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.811      ;
; 5.870 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.896      ;
; 5.870 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.896      ;
; 5.908 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.994      ;
; 5.908 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.994      ;
; 5.908 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.994      ;
; 5.908 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.994      ;
; 5.930 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.837      ;
; 5.930 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.837      ;
; 5.930 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.837      ;
; 5.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.808      ;
; 6.035 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.228     ; 3.596      ;
; 6.035 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.228     ; 3.596      ;
; 6.040 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 3.589      ;
; 6.041 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.619      ;
; 6.051 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.690      ;
; 6.051 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.690      ;
; 6.068 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.702      ;
; 6.068 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.702      ;
; 6.073 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.695      ;
; 6.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.631      ;
; 6.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.631      ;
; 6.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.631      ;
; 6.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.634      ;
; 6.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.634      ;
; 6.122 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.645      ;
; 6.122 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 3.627      ;
; 6.122 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 3.627      ;
; 6.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 3.613      ;
; 6.145 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.518      ;
; 6.145 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.518      ;
; 6.183 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.200     ; 3.478      ;
; 6.226 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.544      ;
; 6.226 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.544      ;
; 6.234 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.536      ;
; 6.264 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.504      ;
; 6.264 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.504      ;
; 6.271 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.448      ;
; 6.271 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.448      ;
; 6.276 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.441      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.292 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.609      ;
; 6.294 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.610      ;
; 6.294 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.610      ;
; 6.294 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.610      ;
; 6.294 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.610      ;
; 6.303 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.439      ;
; 6.381 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.279      ;
; 6.407 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.338      ;
; 6.407 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.338      ;
; 6.426 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.234      ;
; 6.426 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.234      ;
; 6.445 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.298      ;
; 6.462 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.305      ;
; 6.507 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.260      ;
; 6.507 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.260      ;
; 6.552 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.212      ;
; 6.552 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.212      ;
; 6.597 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.164      ;
; 6.597 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.164      ;
; 6.599 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 3.060      ;
; 6.638 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.127      ;
; 6.643 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.099      ;
; 6.672 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.237      ;
; 6.672 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.237      ;
; 6.672 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.237      ;
; 6.674 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.234      ;
; 6.674 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.234      ;
; 6.674 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.234      ;
; 6.680 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.086      ;
; 6.688 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.054      ;
; 6.688 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.054      ;
; 6.713 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.194      ;
; 6.713 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.194      ;
; 6.713 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.194      ;
; 6.713 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.194      ;
; 6.713 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.194      ;
; 6.834 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.100      ;
; 6.834 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.100      ;
; 6.834 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.100      ;
; 6.834 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.100      ;
; 6.834 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.100      ;
; 6.861 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.880      ;
; 6.862 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.903      ;
; 6.862 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.903      ;
; 6.865 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.035      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.778 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.048      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.049 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.346      ;
; 2.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.615      ;
; 2.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000001000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.615      ;
; 2.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.615      ;
; 2.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.615      ;
; 2.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.615      ;
; 2.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.615      ;
; 2.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.617      ;
; 2.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.617      ;
; 2.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.617      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.349 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.644      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000000001                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.665      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000100000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.638      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000010000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.665      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000001000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.665      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|f_pop                                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.638      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.100000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.638      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.665      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.638      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.665      ;
; 2.370 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.645      ;
; 2.370 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.645      ;
; 2.370 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.645      ;
; 2.370 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.645      ;
; 2.370 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.645      ;
; 2.370 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.645      ;
; 2.417 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.602      ;
; 2.421 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.578      ;
; 2.439 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.596      ;
; 2.439 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.596      ;
; 2.484 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.640      ;
; 2.487 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.795      ;
; 2.487 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.795      ;
; 2.487 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.795      ;
; 2.487 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.795      ;
; 2.487 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.795      ;
; 2.518 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.790      ;
; 2.544 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.731      ;
; 2.544 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.731      ;
; 2.589 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.775      ;
; 2.630 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.910      ;
; 2.630 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.910      ;
; 2.630 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.910      ;
; 2.630 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.910      ;
; 2.630 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.910      ;
; 2.684 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.965      ;
; 2.684 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.965      ;
; 2.684 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.965      ;
; 2.686 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.968      ;
; 2.686 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.968      ;
; 2.686 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.968      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.908      ;
; 2.769 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.926      ;
; 2.835 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 2.987      ;
; 2.835 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 2.987      ;
; 2.836 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.023      ;
; 2.869 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.058      ;
; 2.869 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.058      ;
; 2.871 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.057      ;
; 2.878 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.037      ;
; 2.878 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.037      ;
; 2.888 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 3.043      ;
; 2.888 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 3.043      ;
; 2.906 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 3.069      ;
; 2.909 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 3.074      ;
; 2.909 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 3.074      ;
; 2.911 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.068     ; 2.902      ;
; 2.923 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 3.081      ;
; 3.006 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.282      ;
; 3.006 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.282      ;
; 3.006 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.282      ;
; 3.006 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.282      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.027 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.301      ;
; 3.038 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.066     ; 3.031      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.777 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 1.878      ;
; 3.945 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.111     ; 2.045      ;
; 3.945 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.111     ; 2.045      ;
; 3.945 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.111     ; 2.045      ;
; 3.945 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.111     ; 2.045      ;
; 3.945 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.111     ; 2.045      ;
; 3.945 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.111     ; 2.045      ;
; 3.945 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.111     ; 2.045      ;
; 4.218 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.320      ;
; 4.218 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.320      ;
; 4.218 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.320      ;
; 4.218 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.320      ;
; 4.218 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.320      ;
; 4.218 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.320      ;
; 4.218 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.320      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.228 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.329      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.244 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.110     ; 2.345      ;
; 4.281 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.383      ;
; 4.281 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.109     ; 2.383      ;
; 4.513 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.108     ; 2.616      ;
; 4.513 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.108     ; 2.616      ;
; 4.513 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.108     ; 2.616      ;
; 4.513 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -2.108     ; 2.616      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.020
Worst Case Available Settling Time: 13.254 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 72.57 MHz  ; 72.57 MHz       ; clk                                                ;      ;
; 111.82 MHz ; 111.82 MHz      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 131.77 MHz ; 131.77 MHz      ; cmos_pclk                                          ;      ;
; 183.86 MHz ; 183.86 MHz      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -1.503 ; -49.452       ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.057  ; 0.000         ;
; clk                                                ; 6.221  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 7.894  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.384 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.385 ; 0.000         ;
; clk                                                ; 0.400 ; 0.000         ;
; cmos_pclk                                          ; 0.430 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 1.711 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5.988 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.591 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 3.351 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.670 ; 0.000         ;
; cmos_pclk                                          ; 5.382 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.339 ; 0.000         ;
; clk                                                ; 9.770 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.503 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.387      ; 5.802      ;
; -1.498 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.387      ; 5.797      ;
; -1.450 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.387      ; 5.749      ;
; -1.361 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.296      ; 5.569      ;
; -1.358 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.296      ; 5.566      ;
; -1.297 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.650      ; 5.896      ;
; -1.296 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.645      ; 5.890      ;
; -1.296 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.645      ; 5.890      ;
; -1.286 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.605      ; 5.840      ;
; -1.270 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.610      ; 5.829      ;
; -1.269 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.605      ; 5.823      ;
; -1.267 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.305      ; 5.484      ;
; -1.257 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.691      ; 5.897      ;
; -1.254 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.594      ; 5.797      ;
; -1.253 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.589      ; 5.791      ;
; -1.253 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.589      ; 5.791      ;
; -1.251 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.644      ; 5.844      ;
; -1.233 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.696      ; 5.878      ;
; -1.232 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.691      ; 5.872      ;
; -1.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.649      ; 5.799      ;
; -1.200 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.644      ; 5.793      ;
; -1.182 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.393      ; 5.487      ;
; -1.173 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.305      ; 5.390      ;
; -1.151 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.393      ; 5.456      ;
; -1.134 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.393      ; 5.439      ;
; -1.102 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.082      ; 5.096      ;
; -1.073 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.393      ; 5.378      ;
; -1.009 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.484      ; 5.405      ;
; -1.009 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.484      ; 5.405      ;
; -1.009 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.484      ; 5.405      ;
; -1.009 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.484      ; 5.405      ;
; -0.998 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.430      ; 5.340      ;
; -0.998 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.430      ; 5.340      ;
; -0.998 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.430      ; 5.340      ;
; -0.988 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.100      ; 5.000      ;
; -0.910 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.307      ; 5.129      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; -0.803 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 2.323      ; 5.038      ;
; 2.301  ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag                                                                                         ; capture:u_capture|flag                                                                                                                                                                ; clk                                                ; cmos_pclk   ; 4.000        ; 0.747      ; 2.468      ;
; 4.411  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.100      ; 7.748      ;
; 4.412  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.095      ; 7.742      ;
; 4.412  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.095      ; 7.742      ;
; 4.422  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.055      ; 7.692      ;
; 4.438  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.060      ; 7.681      ;
; 4.439  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.055      ; 7.675      ;
; 4.441  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.245     ; 7.336      ;
; 4.451  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.141      ; 7.749      ;
; 4.454  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.044      ; 7.649      ;
; 4.455  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.039      ; 7.643      ;
; 4.455  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.039      ; 7.643      ;
; 4.457  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.094      ; 7.696      ;
; 4.475  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.146      ; 7.730      ;
; 4.476  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.141      ; 7.724      ;
; 4.507  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.099      ; 7.651      ;
; 4.508  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.094      ; 7.645      ;
; 4.535  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.245     ; 7.242      ;
; 4.584  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.099     ; 7.339      ;
; 4.615  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.099     ; 7.308      ;
; 4.632  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.099     ; 7.291      ;
; 4.682  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.100      ; 7.477      ;
; 4.683  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.095      ; 7.471      ;
; 4.683  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.095      ; 7.471      ;
; 4.693  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.099     ; 7.230      ;
; 4.693  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.055      ; 7.421      ;
; 4.709  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.060      ; 7.410      ;
; 4.710  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.055      ; 7.404      ;
; 4.712  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.245     ; 7.065      ;
; 4.720  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.450     ; 6.852      ;
; 4.722  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.141      ; 7.478      ;
; 4.725  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.044      ; 7.378      ;
; 4.726  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.039      ; 7.372      ;
; 4.726  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.039      ; 7.372      ;
; 4.728  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.037     ; 7.257      ;
; 4.728  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.037     ; 7.257      ;
; 4.728  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.037     ; 7.257      ;
; 4.728  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.037     ; 7.257      ;
; 4.728  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.094      ; 7.425      ;
; 4.746  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.146      ; 7.459      ;
; 4.747  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.141      ; 7.453      ;
; 4.778  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.099      ; 7.380      ;
; 4.779  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.094      ; 7.374      ;
; 4.780  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.050     ; 7.192      ;
; 4.780  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.050     ; 7.192      ;
; 4.780  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.050     ; 7.192      ;
; 4.798  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.243     ; 6.981      ;
; 4.806  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.245     ; 6.971      ;
; 4.855  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.099     ; 7.068      ;
; 4.886  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.099     ; 7.037      ;
; 4.903  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.099     ; 7.020      ;
; 4.905  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.227     ; 6.890      ;
; 4.905  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.227     ; 6.890      ;
; 4.905  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.227     ; 6.890      ;
; 4.905  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.227     ; 6.890      ;
; 4.905  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.227     ; 6.890      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.057 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.742      ;
; 1.218 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.578      ;
; 1.338 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 8.467      ;
; 1.340 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.459      ;
; 1.343 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.463      ;
; 1.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.432      ;
; 1.368 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.430      ;
; 1.370 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.432      ;
; 1.408 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.388      ;
; 1.499 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.303      ;
; 1.501 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.295      ;
; 1.504 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.299      ;
; 1.509 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.297      ;
; 1.517 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.279      ;
; 1.529 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.266      ;
; 1.531 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.268      ;
; 1.534 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.265      ;
; 1.538 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.258      ;
; 1.607 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.192      ;
; 1.633 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.166      ;
; 1.645 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.157      ;
; 1.647 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.149      ;
; 1.650 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.153      ;
; 1.651 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.148      ;
; 1.663 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.136      ;
; 1.670 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.133      ;
; 1.673 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.125      ;
; 1.675 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.120      ;
; 1.677 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.122      ;
; 1.688 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.111      ;
; 1.689 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.113      ;
; 1.691 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.105      ;
; 1.694 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.109      ;
; 1.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.101      ;
; 1.697 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.095      ;
; 1.700 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.085      ;
; 1.704 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.081      ;
; 1.719 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.076      ;
; 1.719 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[39] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.077      ;
; 1.721 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.078      ;
; 1.733 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.069      ;
; 1.747 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.029      ;
; 1.753 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.045      ;
; 1.773 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.026      ;
; 1.777 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.999      ;
; 1.781 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.004      ;
; 1.784 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.015      ;
; 1.785 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.013      ;
; 1.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.013      ;
; 1.794 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.002      ;
; 1.798 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.001      ;
; 1.798 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.004      ;
; 1.799 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.000      ;
; 1.800 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.996      ;
; 1.803 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.000      ;
; 1.812 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.984      ;
; 1.816 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.987      ;
; 1.819 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.983      ;
; 1.821 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.975      ;
; 1.824 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.979      ;
; 1.824 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.972      ;
; 1.828 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.967      ;
; 1.830 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.969      ;
; 1.834 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.961      ;
; 1.840 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.956      ;
; 1.841 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.955      ;
; 1.849 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.946      ;
; 1.850 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[35] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.946      ;
; 1.851 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.948      ;
; 1.858 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.931      ;
; 1.860 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.943      ;
; 1.861 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 7.921      ;
; 1.865 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 7.917      ;
; 1.867 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 7.907      ;
; 1.885 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.911      ;
; 1.888 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.917      ;
; 1.890 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.909      ;
; 1.893 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.913      ;
; 1.894 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.905      ;
; 1.914 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.881      ;
; 1.918 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.880      ;
; 1.920 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.882      ;
; 1.940 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.856      ;
; 1.942 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 7.840      ;
; 1.946 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.849      ;
; 1.947 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.849      ;
; 1.958 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.838      ;
; 1.960 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.836      ;
; 1.964 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.812      ;
; 1.969 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.836      ;
; 1.969 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.834      ;
; 1.970 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.826      ;
; 1.971 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.828      ;
; 1.974 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.832      ;
; 1.980 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.815      ;
; 1.984 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.812      ;
; 1.990 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.813      ;
; 1.994 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.802      ;
; 1.999 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.799      ;
; 1.999 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[39] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.797      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                         ;
+-------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.221 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 13.704     ;
; 6.221 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 13.704     ;
; 6.459 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.077     ; 13.466     ;
; 6.633 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.293     ;
; 6.633 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.293     ;
; 6.658 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.268     ;
; 6.658 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.268     ;
; 6.692 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.234     ;
; 6.703 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.223     ;
; 6.715 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.077     ; 13.210     ;
; 6.796 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 13.129     ;
; 6.796 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 13.129     ;
; 6.812 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.114     ;
; 6.812 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 13.114     ;
; 6.851 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.078     ; 13.073     ;
; 6.928 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.998     ;
; 6.974 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.951     ;
; 6.982 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.944     ;
; 6.982 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.944     ;
; 6.991 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.934     ;
; 7.014 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.912     ;
; 7.014 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.912     ;
; 7.015 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.911     ;
; 7.028 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.898     ;
; 7.028 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.898     ;
; 7.033 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.893     ;
; 7.081 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.845     ;
; 7.081 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.845     ;
; 7.098 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.828     ;
; 7.127 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.799     ;
; 7.141 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.784     ;
; 7.152 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.774     ;
; 7.162 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.764     ;
; 7.162 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.764     ;
; 7.176 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.750     ;
; 7.207 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.719     ;
; 7.215 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.710     ;
; 7.218 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.708     ;
; 7.221 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.705     ;
; 7.231 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.694     ;
; 7.259 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.666     ;
; 7.270 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.655     ;
; 7.290 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.635     ;
; 7.298 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.628     ;
; 7.298 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.628     ;
; 7.306 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.620     ;
; 7.335 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.590     ;
; 7.346 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.580     ;
; 7.426 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.078     ; 12.498     ;
; 7.432 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.494     ;
; 7.432 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.494     ;
; 7.442 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.483     ;
; 7.443 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.483     ;
; 7.466 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.460     ;
; 7.466 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.459     ;
; 7.469 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.457     ;
; 7.484 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.442     ;
; 7.506 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.419     ;
; 7.522 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.404     ;
; 7.530 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.396     ;
; 7.540 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.385     ;
; 7.548 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.378     ;
; 7.556 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.369     ;
; 7.557 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.368     ;
; 7.575 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.351     ;
; 7.582 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.343     ;
; 7.600 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.325     ;
; 7.601 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.324     ;
; 7.601 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.324     ;
; 7.613 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.313     ;
; 7.656 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.270     ;
; 7.658 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.267     ;
; 7.691 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.235     ;
; 7.711 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.214     ;
; 7.717 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.209     ;
; 7.728 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.198     ;
; 7.736 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.190     ;
; 7.788 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.137     ;
; 7.792 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.134     ;
; 7.861 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.065     ;
; 7.867 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.058     ;
; 7.869 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.056     ;
; 7.869 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.056     ;
; 7.882 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.043     ;
; 7.910 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.015     ;
; 7.913 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 12.012     ;
; 7.920 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.006     ;
; 7.926 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.000     ;
; 7.984 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.942     ;
; 8.036 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.077     ; 11.889     ;
; 8.040 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.886     ;
; 8.042 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.077     ; 11.883     ;
; 8.042 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.077     ; 11.883     ;
; 8.058 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.868     ;
; 8.095 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.077     ; 11.830     ;
; 8.123 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.803     ;
; 8.195 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.731     ;
; 8.207 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7] ; clk          ; clk         ; 20.000       ; -0.077     ; 11.718     ;
; 8.222 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.077     ; 11.703     ;
; 8.231 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.078     ; 11.693     ;
+-------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 7.894 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.068     ; 5.373      ;
; 7.894 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.068     ; 5.373      ;
; 8.042 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.226      ;
; 8.042 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.226      ;
; 8.083 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.185      ;
; 8.083 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.185      ;
; 8.103 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.165      ;
; 8.103 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.165      ;
; 8.160 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.108      ;
; 8.160 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.108      ;
; 8.163 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.105      ;
; 8.163 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.105      ;
; 8.187 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 5.077      ;
; 8.193 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.613      ;
; 8.193 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.613      ;
; 8.228 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 5.036      ;
; 8.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.547      ;
; 8.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.547      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.546      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.546      ;
; 8.262 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.006      ;
; 8.262 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 5.006      ;
; 8.270 ; vga_interface:u_vga|cnt_h[10]                                                                                                                                                      ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.994      ;
; 8.283 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.981      ;
; 8.298 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.068     ; 4.969      ;
; 8.308 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.960      ;
; 8.308 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.960      ;
; 8.324 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.940      ;
; 8.340 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.379      ; 5.374      ;
; 8.348 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.379      ; 5.366      ;
; 8.361 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.068     ; 4.906      ;
; 8.361 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.068     ; 4.906      ;
; 8.366 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.440      ;
; 8.366 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.440      ;
; 8.366 ; vga_interface:u_vga|cnt_h[10]                                                                                                                                                      ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.898      ;
; 8.395 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.869      ;
; 8.401 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.863      ;
; 8.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.372      ;
; 8.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.372      ;
; 8.445 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.818      ;
; 8.446 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.822      ;
; 8.459 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.066     ; 4.810      ;
; 8.459 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.066     ; 4.810      ;
; 8.472 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.796      ;
; 8.472 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.796      ;
; 8.473 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.795      ;
; 8.473 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.795      ;
; 8.487 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.781      ;
; 8.488 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.227      ;
; 8.491 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.773      ;
; 8.496 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.219      ;
; 8.497 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.767      ;
; 8.503 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.303      ;
; 8.503 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.303      ;
; 8.507 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.761      ;
; 8.528 ; vga_interface:u_vga|cnt_h[4]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.735      ;
; 8.529 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.186      ;
; 8.530 ; vga_interface:u_vga|cnt_h[5]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.734      ;
; 8.537 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.178      ;
; 8.541 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.722      ;
; 8.549 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.166      ;
; 8.557 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.158      ;
; 8.564 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.704      ;
; 8.567 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.701      ;
; 8.570 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.236      ;
; 8.570 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.236      ;
; 8.597 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.209      ;
; 8.606 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.109      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.106      ;
; 8.614 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.101      ;
; 8.617 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.098      ;
; 8.624 ; vga_interface:u_vga|cnt_h[4]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.639      ;
; 8.626 ; vga_interface:u_vga|cnt_h[5]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.638      ;
; 8.639 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.082     ; 4.614      ;
; 8.647 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.082     ; 4.606      ;
; 8.650 ; vga_interface:u_vga|cnt_h[9]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.613      ;
; 8.652 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.611      ;
; 8.652 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.611      ;
; 8.652 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[2]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.611      ;
; 8.652 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.611      ;
; 8.652 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.611      ;
; 8.663 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.143      ;
; 8.664 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.529     ; 4.142      ;
; 8.666 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.602      ;
; 8.675 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.588      ;
; 8.683 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.530     ; 4.122      ;
; 8.683 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.530     ; 4.122      ;
; 8.685 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.071     ; 4.579      ;
; 8.705 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.082     ; 4.548      ;
; 8.706 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.082     ; 4.547      ;
; 8.708 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 5.007      ;
; 8.712 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.067     ; 4.556      ;
; 8.713 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.082     ; 4.540      ;
; 8.714 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.082     ; 4.539      ;
; 8.716 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 4.999      ;
; 8.744 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.379      ; 4.970      ;
; 8.746 ; vga_interface:u_vga|cnt_h[9]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.072     ; 4.517      ;
; 8.749 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.530     ; 4.056      ;
; 8.749 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.530     ; 4.056      ;
; 8.754 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.380      ; 4.961      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vsync                                                                                                                                                          ; vga_interface:u_vga|vsync                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|hsync                                                                                                                                                          ; vga_interface:u_vga|hsync                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|rd_req                                                                                                                                                         ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|v_vld                                                                                                                                                          ; vga_interface:u_vga|v_vld                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.433 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.422      ; 1.085      ;
; 0.443 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.422      ; 1.095      ;
; 0.448 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.422      ; 1.100      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.738      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.738      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.739      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.499 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[2]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.766      ;
; 0.506 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[7]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.774      ;
; 0.508 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.089      ;
; 0.514 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[6]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.782      ;
; 0.531 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.352      ; 1.113      ;
; 0.555 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.347      ; 1.132      ;
; 0.555 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.350      ; 1.135      ;
; 0.563 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.144      ;
; 0.580 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.847      ;
; 0.600 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a8~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.181      ;
; 0.605 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.872      ;
; 0.610 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.877      ;
; 0.610 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.349      ; 1.189      ;
; 0.616 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.883      ;
; 0.628 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.913      ;
; 0.628 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.913      ;
; 0.628 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.913      ;
; 0.628 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.914      ;
; 0.630 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.422      ; 1.282      ;
; 0.630 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.915      ;
; 0.638 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.906      ;
; 0.639 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.907      ;
; 0.645 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.911      ;
; 0.647 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.914      ;
; 0.651 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.305      ;
; 0.685 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.339      ;
; 0.686 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.340      ;
; 0.688 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.347      ; 1.265      ;
; 0.689 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.343      ;
; 0.693 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.968      ;
; 0.707 ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.981      ;
; 0.719 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.352      ; 1.301      ;
; 0.720 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.989      ;
; 0.722 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.007      ;
; 0.725 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.992      ;
; 0.731 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.537      ; 1.463      ;
; 0.734 ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.002      ;
; 0.737 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.004      ;
; 0.740 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.007      ;
; 0.747 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.014      ;
; 0.776 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.043      ;
; 0.789 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.345      ; 1.364      ;
; 0.791 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[5]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.059      ;
; 0.793 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[9]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.061      ;
; 0.800 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[3]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.068      ;
; 0.801 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.068      ;
; 0.810 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.078      ;
; 0.815 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.082      ;
; 0.819 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a8~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.352      ; 1.401      ;
; 0.827 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.408      ;
; 0.843 ; vga_interface:u_vga|h_vld                                                                                                                                                          ; vga_interface:u_vga|h_vld                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.110      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.IDLE                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.IDLE                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.418 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[5]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.071      ;
; 0.448 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[2]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.095      ;
; 0.450 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.737      ;
; 0.450 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.737      ;
; 0.451 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.738      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.739      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.739      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.739      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.739      ;
; 0.463 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[4]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.116      ;
; 0.470 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.478 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.503 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[3]                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.507 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.522 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.523 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.097      ;
; 0.523 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.100      ;
; 0.530 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.107      ;
; 0.536 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.113      ;
; 0.541 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.542 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.810      ;
; 0.543 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.543 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.543 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.545 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.813      ;
; 0.546 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.814      ;
; 0.579 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.866      ;
; 0.596 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.883      ;
; 0.597 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.884      ;
; 0.599 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.886      ;
; 0.607 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.610 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.611 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.611 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.612 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.899      ;
; 0.617 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.904      ;
; 0.624 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[0]                                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.627 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.914      ;
; 0.629 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.916      ;
; 0.630 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.637 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.906      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.463 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.730      ;
; 0.469 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.484 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.752      ;
; 0.499 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_req      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.588 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.857      ;
; 0.616 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.884      ;
; 0.624 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.892      ;
; 0.634 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.902      ;
; 0.643 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.911      ;
; 0.644 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.912      ;
; 0.646 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.914      ;
; 0.691 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.701 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.968      ;
; 0.704 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.718 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.987      ;
; 0.718 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.986      ;
; 0.726 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.994      ;
; 0.728 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.006      ;
; 0.746 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.014      ;
; 0.749 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.017      ;
; 0.778 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.047      ;
; 0.787 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.055      ;
; 0.793 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.061      ;
; 0.872 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.140      ;
; 0.884 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.152      ;
; 0.889 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.073      ; 1.157      ;
; 0.903 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.171      ;
; 0.924 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.193      ;
; 0.926 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk         ; 0.000        ; 0.075      ; 1.196      ;
; 0.928 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk         ; 0.000        ; 0.075      ; 1.198      ;
; 0.929 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|scl            ; clk          ; clk         ; 0.000        ; 0.074      ; 1.198      ;
; 0.939 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.208      ;
; 0.940 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.209      ;
; 0.940 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.209      ;
; 0.948 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.217      ;
; 0.971 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.240      ;
; 0.982 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.250      ;
; 0.983 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.252      ;
; 0.986 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk         ; 0.000        ; 0.075      ; 1.256      ;
; 1.013 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.016 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.284      ;
; 1.020 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.025 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.292      ;
; 1.027 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.035 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.302      ;
; 1.037 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.305      ;
; 1.039 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.308      ;
; 1.040 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.307      ;
; 1.043 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.311      ;
; 1.045 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.048 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.316      ;
; 1.048 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.316      ;
; 1.050 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.318      ;
; 1.052 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.320      ;
; 1.054 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.066 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.335      ;
; 1.067 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.335      ;
; 1.070 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.338      ;
; 1.070 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.338      ;
; 1.085 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.353      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; capture:u_capture|flag                                                                                                                                                                  ; capture:u_capture|flag                                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.478 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.254      ; 0.927      ;
; 0.493 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.738      ;
; 0.496 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.739      ;
; 0.513 ; capture:u_capture|data[1]                                                                                                                                                               ; capture:u_capture|data[9]                                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; capture:u_capture|data[3]                                                                                                                                                               ; capture:u_capture|data[11]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.759      ;
; 0.514 ; capture:u_capture|data[5]                                                                                                                                                               ; capture:u_capture|data[13]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.760      ;
; 0.518 ; capture:u_capture|data[4]                                                                                                                                                               ; capture:u_capture|data[12]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.763      ;
; 0.518 ; capture:u_capture|data[7]                                                                                                                                                               ; capture:u_capture|data[15]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.761      ;
; 0.562 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.596      ; 1.388      ;
; 0.577 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.125      ; 0.897      ;
; 0.577 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.266      ; 1.073      ;
; 0.577 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.266      ; 1.073      ;
; 0.583 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.090      ; 0.868      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.845      ;
; 0.626 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.869      ;
; 0.628 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.088      ; 0.911      ;
; 0.633 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.067      ; 0.895      ;
; 0.637 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.212      ; 1.079      ;
; 0.637 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.067      ; 0.899      ;
; 0.649 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.099      ; 0.943      ;
; 0.649 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.118      ; 0.962      ;
; 0.655 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.438      ; 1.288      ;
; 0.669 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.914      ;
; 0.669 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.914      ;
; 0.670 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.914      ;
; 0.670 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.914      ;
; 0.671 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.914      ;
; 0.677 ; capture:u_capture|data[0]                                                                                                                                                               ; capture:u_capture|data[8]                                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.330      ; 1.202      ;
; 0.683 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 0.986      ;
; 0.684 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.212      ; 1.126      ;
; 0.691 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.212      ; 1.133      ;
; 0.697 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.301      ; 1.193      ;
; 0.699 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.613      ; 1.542      ;
; 0.700 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.943      ;
; 0.700 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.090      ; 0.985      ;
; 0.711 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.955      ;
; 0.721 ; capture:u_capture|cnt_v[5]                                                                                                                                                              ; capture:u_capture|cnt_v[5]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.960      ;
; 0.726 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.373      ; 1.329      ;
; 0.727 ; capture:u_capture|cnt_v[8]                                                                                                                                                              ; capture:u_capture|cnt_v[8]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.966      ;
; 0.727 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.654      ; 1.611      ;
; 0.728 ; capture:u_capture|cnt_h[3]                                                                                                                                                              ; capture:u_capture|cnt_h[3]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.967      ;
; 0.728 ; capture:u_capture|cnt_h[5]                                                                                                                                                              ; capture:u_capture|cnt_h[5]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.967      ;
; 0.730 ; capture:u_capture|cnt_h[6]                                                                                                                                                              ; capture:u_capture|cnt_h[6]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.969      ;
; 0.732 ; capture:u_capture|cnt_h[2]                                                                                                                                                              ; capture:u_capture|cnt_h[2]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.971      ;
; 0.732 ; capture:u_capture|cnt_h[7]                                                                                                                                                              ; capture:u_capture|cnt_h[7]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.971      ;
; 0.733 ; capture:u_capture|cnt_h[4]                                                                                                                                                              ; capture:u_capture|cnt_h[4]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.972      ;
; 0.735 ; capture:u_capture|cnt_h[8]                                                                                                                                                              ; capture:u_capture|cnt_h[8]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; capture:u_capture|cnt_v[1]                                                                                                                                                              ; capture:u_capture|cnt_v[1]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.974      ;
; 0.737 ; capture:u_capture|data[9]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.401      ; 1.368      ;
; 0.740 ; capture:u_capture|cnt_h[10]                                                                                                                                                             ; capture:u_capture|cnt_h[10]                                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; capture:u_capture|data[10]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.401      ; 1.371      ;
; 0.741 ; capture:u_capture|cnt_h[1]                                                                                                                                                              ; capture:u_capture|cnt_h[1]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; capture:u_capture|data[8]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.401      ; 1.372      ;
; 0.754 ; capture:u_capture|data_eop                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.429      ; 1.413      ;
; 0.761 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.656      ; 1.647      ;
; 0.762 ; capture:u_capture|cnt_h[0]                                                                                                                                                              ; capture:u_capture|cnt_h[0]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 1.001      ;
; 0.762 ; capture:u_capture|cnt_v[0]                                                                                                                                                              ; capture:u_capture|cnt_v[0]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 1.001      ;
; 0.765 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.324      ; 1.319      ;
; 0.766 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 1.011      ;
; 0.769 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.324      ; 1.323      ;
; 0.773 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.373      ; 1.376      ;
; 0.782 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.031      ;
; 0.790 ; capture:u_capture|data[5]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.633      ; 1.653      ;
; 0.792 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.200      ; 1.187      ;
; 0.793 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.200      ; 1.188      ;
; 0.802 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.373      ; 1.405      ;
; 0.815 ; capture:u_capture|vsync_r[1]                                                                                                                                                            ; capture:u_capture|flag                                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.662      ; 1.672      ;
; 0.822 ; capture:u_capture|data[0]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.723      ; 1.775      ;
; 0.830 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.283      ; 1.343      ;
; 0.837 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.326      ; 1.393      ;
; 0.841 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.319      ; 1.390      ;
; 0.843 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.067      ; 1.105      ;
; 0.852 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.373      ; 1.455      ;
; 0.855 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 1.158      ;
; 0.857 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.028      ; 1.080      ;
; 0.858 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.270      ; 1.358      ;
; 0.865 ; capture:u_capture|data[13]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.676      ; 1.771      ;
; 0.866 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.106      ;
; 0.868 ; capture:u_capture|data[6]                                                                                                                                                               ; capture:u_capture|data[14]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 1.114      ;
; 0.869 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.431      ; 1.530      ;
; 0.879 ; capture:u_capture|cnt_v[2]                                                                                                                                                              ; capture:u_capture|cnt_v[2]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 1.118      ;
; 0.879 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.381      ;
; 0.879 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.270      ; 1.379      ;
; 0.883 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.270      ; 1.383      ;
; 0.885 ; capture:u_capture|data[11]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.401      ; 1.516      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 1.711 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.287     ; 2.690      ;
; 1.711 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.287     ; 2.690      ;
; 1.711 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.287     ; 2.690      ;
; 1.711 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.287     ; 2.690      ;
; 1.990 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.409      ;
; 1.990 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.409      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.020 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.379      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.364      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.364      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.364      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.364      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 2.363      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.364      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.364      ;
; 2.035 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.289     ; 2.364      ;
; 2.347 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.291     ; 2.050      ;
; 2.347 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.291     ; 2.050      ;
; 2.347 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.291     ; 2.050      ;
; 2.347 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.291     ; 2.050      ;
; 2.347 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.291     ; 2.050      ;
; 2.347 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.291     ; 2.050      ;
; 2.347 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.291     ; 2.050      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
; 2.568 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -2.290     ; 1.830      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.988 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.767      ;
; 5.988 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.767      ;
; 5.997 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 3.681      ;
; 5.997 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 3.681      ;
; 6.060 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.619      ;
; 6.060 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.619      ;
; 6.060 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.619      ;
; 6.076 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.703      ;
; 6.076 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.703      ;
; 6.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.801      ;
; 6.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.801      ;
; 6.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.801      ;
; 6.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.801      ;
; 6.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.641      ;
; 6.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.641      ;
; 6.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.641      ;
; 6.151 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.634      ;
; 6.215 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 3.440      ;
; 6.215 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 3.440      ;
; 6.222 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 3.432      ;
; 6.227 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.452      ;
; 6.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.515      ;
; 6.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.515      ;
; 6.253 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.534      ;
; 6.253 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.534      ;
; 6.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.526      ;
; 6.298 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.453      ;
; 6.298 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.453      ;
; 6.298 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.453      ;
; 6.306 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.474      ;
; 6.340 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 3.426      ;
; 6.340 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 3.426      ;
; 6.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 3.419      ;
; 6.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 3.419      ;
; 6.354 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.328      ;
; 6.354 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.328      ;
; 6.363 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.405      ;
; 6.392 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.287      ;
; 6.433 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.350      ;
; 6.433 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.350      ;
; 6.439 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.298      ;
; 6.439 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.298      ;
; 6.441 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.342      ;
; 6.446 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.290      ;
; 6.465 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.286      ;
; 6.471 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.309      ;
; 6.471 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.309      ;
; 6.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.412      ;
; 6.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.412      ;
; 6.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.412      ;
; 6.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.412      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.503 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.411      ;
; 6.556 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 3.122      ;
; 6.586 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.093      ;
; 6.586 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.093      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.162      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.162      ;
; 6.630 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.121      ;
; 6.635 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.144      ;
; 6.665 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.115      ;
; 6.665 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.115      ;
; 6.755 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.022      ;
; 6.755 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.022      ;
; 6.775 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 2.903      ;
; 6.794 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.956      ;
; 6.801 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.972      ;
; 6.801 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.972      ;
; 6.812 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.966      ;
; 6.824 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 2.927      ;
; 6.824 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 2.927      ;
; 6.854 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.925      ;
; 6.865 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.054      ;
; 6.865 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.054      ;
; 6.865 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.054      ;
; 6.868 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.050      ;
; 6.868 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.050      ;
; 6.868 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.050      ;
; 6.913 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.007      ;
; 6.913 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.007      ;
; 6.913 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.007      ;
; 6.913 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.007      ;
; 6.913 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.007      ;
; 6.998 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.944      ;
; 6.998 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.944      ;
; 6.998 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.944      ;
; 6.998 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.944      ;
; 6.998 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.944      ;
; 7.013 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.737      ;
; 7.019 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.759      ;
; 7.019 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.759      ;
; 7.048 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.863      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.838      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 1.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.098      ;
; 2.069 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.341      ;
; 2.069 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000001000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.341      ;
; 2.069 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.341      ;
; 2.069 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.341      ;
; 2.069 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.341      ;
; 2.069 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.341      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.091 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.361      ;
; 2.095 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.342      ;
; 2.095 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.342      ;
; 2.095 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.342      ;
; 2.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000000001                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.385      ;
; 2.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000010000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.385      ;
; 2.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000001000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.385      ;
; 2.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.385      ;
; 2.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.385      ;
; 2.119 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000100000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.368      ;
; 2.119 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|f_pop                                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.368      ;
; 2.119 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.100000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.368      ;
; 2.119 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.368      ;
; 2.123 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.375      ;
; 2.123 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.375      ;
; 2.123 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.375      ;
; 2.123 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.375      ;
; 2.123 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.375      ;
; 2.123 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.375      ;
; 2.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.344      ;
; 2.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.321      ;
; 2.203 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.337      ;
; 2.203 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.337      ;
; 2.232 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.513      ;
; 2.232 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.513      ;
; 2.232 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.513      ;
; 2.232 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.513      ;
; 2.232 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.513      ;
; 2.262 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.395      ;
; 2.270 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.518      ;
; 2.288 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.448      ;
; 2.288 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.448      ;
; 2.334 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.494      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.615      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.615      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.615      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.615      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.615      ;
; 2.406 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.661      ;
; 2.406 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.661      ;
; 2.406 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.661      ;
; 2.408 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.408 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.408 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.500 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.634      ;
; 2.516 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.650      ;
; 2.547 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.708      ;
; 2.562 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.690      ;
; 2.562 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.690      ;
; 2.573 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.737      ;
; 2.573 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.737      ;
; 2.583 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.743      ;
; 2.598 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.746      ;
; 2.602 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.751      ;
; 2.602 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.751      ;
; 2.603 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.738      ;
; 2.603 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.738      ;
; 2.615 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.747      ;
; 2.615 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.747      ;
; 2.647 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.071     ; 2.629      ;
; 2.649 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.784      ;
; 2.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.947      ;
; 2.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.947      ;
; 2.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.947      ;
; 2.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.947      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.962      ;
; 2.750 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.070     ; 2.733      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.351 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.831     ; 1.714      ;
; 3.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.832     ; 1.863      ;
; 3.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.832     ; 1.863      ;
; 3.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.832     ; 1.863      ;
; 3.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.832     ; 1.863      ;
; 3.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.832     ; 1.863      ;
; 3.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.832     ; 1.863      ;
; 3.501 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.832     ; 1.863      ;
; 3.742 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.106      ;
; 3.742 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.106      ;
; 3.742 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.106      ;
; 3.742 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.106      ;
; 3.742 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.106      ;
; 3.742 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.106      ;
; 3.742 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.106      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.753 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.117      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.764 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.128      ;
; 3.799 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.163      ;
; 3.799 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.830     ; 2.163      ;
; 4.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.828     ; 2.367      ;
; 4.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.828     ; 2.367      ;
; 4.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.828     ; 2.367      ;
; 4.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.828     ; 2.367      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.020
Worst Case Available Settling Time: 13.701 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; 0.344  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5.560  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 10.825 ; 0.000         ;
; clk                                                ; 13.537 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.164 ; 0.000         ;
; clk                                                ; 0.186 ; 0.000         ;
; cmos_pclk                                          ; 0.201 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 4.130 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8.028 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.748 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 1.795 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.733 ; 0.000         ;
; cmos_pclk                                          ; 5.306 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.401 ; 0.000         ;
; clk                                                ; 9.435 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                               ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 0.344 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.155      ; 2.708      ;
; 0.351 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.155      ; 2.701      ;
; 0.374 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.155      ; 2.678      ;
; 0.464 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.137      ; 2.570      ;
; 0.467 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.137      ; 2.567      ;
; 0.474 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.143      ; 2.566      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.035      ; 2.451      ;
; 0.497 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.327      ; 2.749      ;
; 0.497 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.327      ; 2.749      ;
; 0.499 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.330      ; 2.750      ;
; 0.514 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.319      ; 2.724      ;
; 0.514 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.319      ; 2.724      ;
; 0.516 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.322      ; 2.725      ;
; 0.519 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.304      ; 2.704      ;
; 0.519 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.304      ; 2.704      ;
; 0.521 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.307      ; 2.705      ;
; 0.523 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.283      ; 2.679      ;
; 0.523 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.283      ; 2.679      ;
; 0.525 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.286      ; 2.680      ;
; 0.527 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.349      ; 2.741      ;
; 0.532 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.349      ; 2.736      ;
; 0.534 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.352      ; 2.737      ;
; 0.545 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.143      ; 2.495      ;
; 0.547 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.158      ; 2.508      ;
; 0.569 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.158      ; 2.486      ;
; 0.578 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.158      ; 2.477      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.212      ; 2.508      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.212      ; 2.508      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.212      ; 2.508      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.212      ; 2.508      ;
; 0.620 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.158      ; 2.435      ;
; 0.624 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.171      ; 2.444      ;
; 0.624 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.171      ; 2.444      ;
; 0.624 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.171      ; 2.444      ;
; 0.640 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.053      ; 2.310      ;
; 0.665 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.143      ; 2.375      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 0.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 2.000        ; 1.150      ; 2.329      ;
; 2.916 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag                                                                                          ; capture:u_capture|flag                                                                                                                                                                ; clk                                                ; cmos_pclk   ; 4.000        ; 0.126      ; 1.217      ;
; 8.544 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.083     ; 3.380      ;
; 8.567 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.101      ; 3.563      ;
; 8.567 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.101      ; 3.563      ;
; 8.569 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.104      ; 3.564      ;
; 8.584 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.093      ; 3.538      ;
; 8.584 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.093      ; 3.538      ;
; 8.586 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.096      ; 3.539      ;
; 8.589 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 3.518      ;
; 8.589 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 3.518      ;
; 8.591 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.081      ; 3.519      ;
; 8.593 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.057      ; 3.493      ;
; 8.593 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.057      ; 3.493      ;
; 8.595 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.060      ; 3.494      ;
; 8.597 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.123      ; 3.555      ;
; 8.602 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.123      ; 3.550      ;
; 8.604 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.126      ; 3.551      ;
; 8.615 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.083     ; 3.309      ;
; 8.644 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.041     ; 3.322      ;
; 8.665 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.083     ; 3.259      ;
; 8.666 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.041     ; 3.300      ;
; 8.675 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.041     ; 3.291      ;
; 8.686 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.001      ; 3.322      ;
; 8.686 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.001      ; 3.322      ;
; 8.686 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.001      ; 3.322      ;
; 8.686 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.001      ; 3.322      ;
; 8.688 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.101      ; 3.442      ;
; 8.688 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.101      ; 3.442      ;
; 8.690 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.104      ; 3.443      ;
; 8.705 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.093      ; 3.417      ;
; 8.705 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.093      ; 3.417      ;
; 8.707 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.096      ; 3.418      ;
; 8.710 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.173     ; 3.124      ;
; 8.710 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 3.397      ;
; 8.710 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.078      ; 3.397      ;
; 8.712 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.081      ; 3.398      ;
; 8.714 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.057      ; 3.372      ;
; 8.714 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.057      ; 3.372      ;
; 8.716 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.060      ; 3.373      ;
; 8.717 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.041     ; 3.249      ;
; 8.718 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_we_reg        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.123      ; 3.434      ;
; 8.723 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.123      ; 3.429      ;
; 8.725 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.024     ; 3.258      ;
; 8.725 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.024     ; 3.258      ;
; 8.725 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.024     ; 3.258      ;
; 8.725 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0   ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.126      ; 3.430      ;
; 8.735 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.083     ; 3.189      ;
; 8.736 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.083     ; 3.188      ;
; 8.765 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.041     ; 3.201      ;
; 8.780 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.038     ; 3.189      ;
; 8.780 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.123      ; 3.372      ;
; 8.780 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_we_reg       ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.123      ; 3.372      ;
; 8.782 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0  ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; 0.126      ; 3.373      ;
; 8.787 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.041     ; 3.179      ;
; 8.788 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.076     ; 3.143      ;
; 8.788 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                 ; cmos_pclk                                          ; cmos_pclk   ; 12.000       ; -0.076     ; 3.143      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.560 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.344      ;
; 5.650 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.255      ;
; 5.672 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.235      ;
; 5.678 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.226      ;
; 5.681 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.222      ;
; 5.706 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.196      ;
; 5.726 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.181      ;
; 5.742 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.165      ;
; 5.796 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.107      ;
; 5.811 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.092      ;
; 5.818 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.087      ;
; 5.824 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.078      ;
; 5.827 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.074      ;
; 5.832 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.072      ;
; 5.850 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.054      ;
; 5.872 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.033      ;
; 5.873 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.031      ;
; 5.876 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.026      ;
; 5.888 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.017      ;
; 5.891 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.016      ;
; 5.895 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.996      ;
; 5.913 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.984      ;
; 5.919 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.983      ;
; 5.920 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.971      ;
; 5.939 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.964      ;
; 5.944 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.958      ;
; 5.948 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.956      ;
; 5.952 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.951      ;
; 5.955 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.949      ;
; 5.957 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.944      ;
; 5.961 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.943      ;
; 5.966 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.937      ;
; 5.969 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.935      ;
; 5.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.924      ;
; 5.982 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.922      ;
; 5.985 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.907      ;
; 5.988 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.917      ;
; 5.992 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.902      ;
; 5.994 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.908      ;
; 5.994 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.908      ;
; 5.996 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.898      ;
; 5.996 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.906      ;
; 5.997 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.904      ;
; 6.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.887      ;
; 6.009 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.894      ;
; 6.010 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.882      ;
; 6.013 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.878      ;
; 6.016 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.874      ;
; 6.019 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.883      ;
; 6.022 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.866      ;
; 6.031 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.874      ;
; 6.032 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.862      ;
; 6.034 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.869      ;
; 6.036 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.858      ;
; 6.037 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.868      ;
; 6.037 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.865      ;
; 6.038 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.853      ;
; 6.039 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.865      ;
; 6.040 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.861      ;
; 6.041 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.849      ;
; 6.042 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.863      ;
; 6.042 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[39] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.860      ;
; 6.051 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.854      ;
; 6.056 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.849      ;
; 6.058 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.847      ;
; 6.059 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.836      ;
; 6.061 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.833      ;
; 6.062 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.842      ;
; 6.062 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.840      ;
; 6.062 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[35] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.840      ;
; 6.065 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.836      ;
; 6.072 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.833      ;
; 6.073 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.834      ;
; 6.077 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.817      ;
; 6.079 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.825      ;
; 6.082 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.821      ;
; 6.084 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.819      ;
; 6.085 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.816      ;
; 6.085 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.820      ;
; 6.086 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.808      ;
; 6.094 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.813      ;
; 6.094 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.808      ;
; 6.096 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.806      ;
; 6.098 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.803      ;
; 6.100 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.804      ;
; 6.100 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.804      ;
; 6.101 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.801      ;
; 6.101 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.804      ;
; 6.102 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[34] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.792      ;
; 6.103 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.800      ;
; 6.106 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.799      ;
; 6.110 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.795      ;
; 6.112 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.790      ;
; 6.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.787      ;
; 6.115 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.787      ;
; 6.115 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.786      ;
; 6.126 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[31] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.779      ;
; 6.127 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.780      ;
; 6.127 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[37] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.774      ;
; 6.129 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.776      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 10.825 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.033     ; 2.462      ;
; 10.827 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.033     ; 2.460      ;
; 10.900 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.388      ;
; 10.902 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.386      ;
; 10.918 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.370      ;
; 10.919 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.369      ;
; 10.920 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.368      ;
; 10.921 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.367      ;
; 10.933 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.355      ;
; 10.935 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.353      ;
; 10.935 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.353      ;
; 10.937 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.351      ;
; 10.980 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.110      ;
; 10.982 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.108      ;
; 10.982 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.303      ;
; 10.982 ; vga_interface:u_vga|cnt_h[10]                                                                                                                                                      ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.303      ;
; 10.991 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.297      ;
; 10.993 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.097      ;
; 10.993 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.295      ;
; 10.994 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.291      ;
; 10.995 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.095      ;
; 10.996 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.094      ;
; 10.998 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.092      ;
; 11.004 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.284      ;
; 11.005 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.033     ; 2.282      ;
; 11.006 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.282      ;
; 11.016 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.159      ; 2.463      ;
; 11.021 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.159      ; 2.458      ;
; 11.026 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.259      ;
; 11.026 ; vga_interface:u_vga|cnt_h[10]                                                                                                                                                      ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.259      ;
; 11.032 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.253      ;
; 11.033 ; vga_interface:u_vga|cnt_h[5]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.252      ;
; 11.034 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.251      ;
; 11.038 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.247      ;
; 11.049 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.033     ; 2.238      ;
; 11.051 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.033     ; 2.236      ;
; 11.062 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.028      ;
; 11.064 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.026      ;
; 11.066 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.218      ;
; 11.076 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.209      ;
; 11.077 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.013      ;
; 11.077 ; vga_interface:u_vga|cnt_h[5]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.208      ;
; 11.077 ; vga_interface:u_vga|cnt_h[4]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.207      ;
; 11.078 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.207      ;
; 11.079 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 2.011      ;
; 11.080 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.208      ;
; 11.090 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.198      ;
; 11.091 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.389      ;
; 11.091 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.197      ;
; 11.092 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.196      ;
; 11.093 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.195      ;
; 11.095 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.031     ; 2.194      ;
; 11.096 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.384      ;
; 11.097 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.031     ; 2.192      ;
; 11.098 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.190      ;
; 11.099 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.189      ;
; 11.109 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.371      ;
; 11.110 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.370      ;
; 11.110 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.174      ;
; 11.111 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.174      ;
; 11.113 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.175      ;
; 11.114 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.366      ;
; 11.115 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.173      ;
; 11.115 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.365      ;
; 11.121 ; vga_interface:u_vga|cnt_h[4]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.163      ;
; 11.124 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.356      ;
; 11.126 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.354      ;
; 11.129 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.351      ;
; 11.131 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.349      ;
; 11.135 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 1.955      ;
; 11.137 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 1.953      ;
; 11.145 ; vga_interface:u_vga|cnt_h[9]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.139      ;
; 11.150 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 1.940      ;
; 11.152 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 1.938      ;
; 11.155 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.035     ; 2.130      ;
; 11.160 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 1.930      ;
; 11.171 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.117      ;
; 11.171 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.038     ; 2.111      ;
; 11.173 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 1.917      ;
; 11.176 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.038     ; 2.106      ;
; 11.176 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.230     ; 1.914      ;
; 11.182 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.298      ;
; 11.184 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.038     ; 2.098      ;
; 11.184 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.032     ; 2.104      ;
; 11.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.097      ;
; 11.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.097      ;
; 11.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[2]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.097      ;
; 11.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.097      ;
; 11.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.097      ;
; 11.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.293      ;
; 11.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.038     ; 2.095      ;
; 11.189 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.038     ; 2.093      ;
; 11.189 ; vga_interface:u_vga|cnt_h[9]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.095      ;
; 11.192 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.038     ; 2.090      ;
; 11.195 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.285      ;
; 11.196 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.159      ; 2.283      ;
; 11.196 ; vga_interface:u_vga|cnt_h[6]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.088      ;
; 11.199 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; -0.036     ; 2.085      ;
; 11.200 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.160      ; 2.280      ;
; 11.214 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 13.333       ; 0.159      ; 2.265      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                          ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.537 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.407      ;
; 13.537 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.407      ;
; 13.629 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.316      ;
; 13.696 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.248      ;
; 13.696 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.248      ;
; 13.712 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.232      ;
; 13.712 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.232      ;
; 13.755 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.190      ;
; 13.766 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.178      ;
; 13.782 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.163      ;
; 13.802 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.142      ;
; 13.802 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.142      ;
; 13.810 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.134      ;
; 13.810 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.134      ;
; 13.812 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 6.131      ;
; 13.858 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.087      ;
; 13.858 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.087      ;
; 13.858 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.086      ;
; 13.859 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.085      ;
; 13.885 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.059      ;
; 13.885 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.059      ;
; 13.895 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.049      ;
; 13.896 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.048      ;
; 13.900 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.044      ;
; 13.901 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.044      ;
; 13.909 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.036      ;
; 13.914 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.030      ;
; 13.914 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.030      ;
; 13.925 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.019      ;
; 13.939 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 6.006      ;
; 13.941 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.003      ;
; 13.946 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.999      ;
; 13.949 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.995      ;
; 13.949 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.995      ;
; 13.958 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.986      ;
; 13.963 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.981      ;
; 13.971 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.972      ;
; 13.984 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.961      ;
; 13.987 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.956      ;
; 13.997 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.948      ;
; 14.002 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.943      ;
; 14.011 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.934      ;
; 14.012 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.932      ;
; 14.012 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.932      ;
; 14.031 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.913      ;
; 14.038 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.906      ;
; 14.039 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.905      ;
; 14.063 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.881      ;
; 14.063 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.881      ;
; 14.077 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.866      ;
; 14.085 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.858      ;
; 14.085 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.860      ;
; 14.087 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.858      ;
; 14.092 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.852      ;
; 14.096 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.848      ;
; 14.101 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.843      ;
; 14.114 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.830      ;
; 14.119 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.825      ;
; 14.121 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.823      ;
; 14.121 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.823      ;
; 14.128 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.816      ;
; 14.130 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.815      ;
; 14.131 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.813      ;
; 14.138 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.805      ;
; 14.138 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.807      ;
; 14.142 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.803      ;
; 14.143 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.801      ;
; 14.160 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.783      ;
; 14.168 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.777      ;
; 14.174 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.769      ;
; 14.175 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.770      ;
; 14.178 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.766      ;
; 14.189 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.754      ;
; 14.224 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.719      ;
; 14.226 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.719      ;
; 14.231 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.714      ;
; 14.241 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.703      ;
; 14.243 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.702      ;
; 14.257 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.687      ;
; 14.259 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.685      ;
; 14.266 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.678      ;
; 14.266 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.678      ;
; 14.286 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.658      ;
; 14.287 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.656      ;
; 14.292 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.652      ;
; 14.314 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.631      ;
; 14.325 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.620      ;
; 14.338 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.605      ;
; 14.344 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.600      ;
; 14.345 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.599      ;
; 14.350 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.594      ;
; 14.362 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.582      ;
; 14.371 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.574      ;
; 14.396 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.044     ; 5.547      ;
; 14.404 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.540      ;
; 14.413 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.531      ;
; 14.443 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.501      ;
; 14.450 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.043     ; 5.494      ;
; 14.451 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15] ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.494      ;
; 14.472 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.042     ; 5.473      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.155 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[5]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.164 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[2]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.175 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[4]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.IDLE                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.IDLE                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.206 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.212 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[3]                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.498      ;
; 0.218 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.498      ;
; 0.222 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.502      ;
; 0.223 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.504      ;
; 0.234 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.234 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.237 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.357      ;
; 0.240 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.360      ;
; 0.245 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.374      ;
; 0.258 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[11]                                                                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~porta_address_reg0                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.582      ;
; 0.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.390      ;
; 0.262 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.391      ;
; 0.263 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.392      ;
; 0.265 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.394      ;
; 0.265 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.394      ;
; 0.266 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.395      ;
; 0.266 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[0] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_data[0]                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.164 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.223      ; 0.493      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; vga_interface:u_vga|vsync                                                                                                                                                          ; vga_interface:u_vga|vsync                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|hsync                                                                                                                                                          ; vga_interface:u_vga|hsync                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|rd_req                                                                                                                                                         ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|v_vld                                                                                                                                                          ; vga_interface:u_vga|v_vld                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.209 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[2]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.495      ;
; 0.216 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.502      ;
; 0.218 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.500      ;
; 0.229 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[7]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.514      ;
; 0.231 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.516      ;
; 0.236 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[6]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.356      ;
; 0.243 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a8~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.528      ;
; 0.252 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 0.535      ;
; 0.253 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.258 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.388      ;
; 0.261 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.223      ; 0.592      ;
; 0.267 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[3]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.396      ;
; 0.278 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.560      ;
; 0.286 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.226      ; 0.616      ;
; 0.298 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.226      ; 0.630      ;
; 0.301 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.226      ; 0.631      ;
; 0.301 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.226      ; 0.632      ;
; 0.302 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0  ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.597      ;
; 0.311 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.442      ;
; 0.315 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.321 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.236      ; 0.644      ;
; 0.337 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.176      ; 0.617      ;
; 0.345 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.467      ;
; 0.350 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[5]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.470      ;
; 0.352 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[9]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.472      ;
; 0.352 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.472      ;
; 0.357 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.476      ;
; 0.357 ; vga_interface:u_vga|h_vld                                                                                                                                                          ; vga_interface:u_vga|h_vld                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.477      ;
; 0.358 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[3]                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.478      ;
; 0.368 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a8~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.654      ;
; 0.368 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~portb_address_reg0   ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.652      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.205 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_req      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.217 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.338      ;
; 0.258 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.379      ;
; 0.264 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.296 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.302 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.315 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.441      ;
; 0.325 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.447      ;
; 0.331 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.452      ;
; 0.343 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.464      ;
; 0.347 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.469      ;
; 0.372 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.493      ;
; 0.375 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.037      ; 0.496      ;
; 0.397 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.517      ;
; 0.401 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.522      ;
; 0.403 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.525      ;
; 0.406 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk         ; 0.000        ; 0.039      ; 0.529      ;
; 0.407 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|scl            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.408 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.529      ;
; 0.409 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.530      ;
; 0.411 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.533      ;
; 0.412 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.534      ;
; 0.413 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.535      ;
; 0.423 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.544      ;
; 0.425 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.546      ;
; 0.440 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk         ; 0.000        ; 0.039      ; 0.563      ;
; 0.444 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.565      ;
; 0.445 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.568      ;
; 0.450 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.458 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.600      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; capture:u_capture|flag                                                                                                                                                                  ; capture:u_capture|flag                                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.173      ; 0.482      ;
; 0.205 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.173      ; 0.482      ;
; 0.208 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.315      ;
; 0.208 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.210 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.021      ; 0.315      ;
; 0.217 ; capture:u_capture|data[5]                                                                                                                                                               ; capture:u_capture|data[13]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; capture:u_capture|data[1]                                                                                                                                                               ; capture:u_capture|data[9]                                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.325      ;
; 0.218 ; capture:u_capture|data[3]                                                                                                                                                               ; capture:u_capture|data[11]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.325      ;
; 0.219 ; capture:u_capture|data[7]                                                                                                                                                               ; capture:u_capture|data[15]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.327      ;
; 0.220 ; capture:u_capture|data[4]                                                                                                                                                               ; capture:u_capture|data[12]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.025      ; 0.329      ;
; 0.233 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.089      ; 0.406      ;
; 0.242 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.291      ; 0.637      ;
; 0.244 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.386      ;
; 0.244 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.132      ; 0.480      ;
; 0.262 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.384      ;
; 0.267 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.132      ; 0.503      ;
; 0.267 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.021      ; 0.372      ;
; 0.268 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.132      ; 0.504      ;
; 0.270 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.392      ;
; 0.275 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.029      ; 0.388      ;
; 0.277 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.029      ; 0.390      ;
; 0.278 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.385      ;
; 0.279 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.041      ; 0.404      ;
; 0.280 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.387      ;
; 0.281 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.388      ;
; 0.282 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.388      ;
; 0.282 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.388      ;
; 0.283 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.021      ; 0.388      ;
; 0.284 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.417      ;
; 0.287 ; capture:u_capture|data_eop                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.260      ; 0.651      ;
; 0.291 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.241      ; 0.636      ;
; 0.296 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.431      ;
; 0.297 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.209      ; 0.610      ;
; 0.298 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.209      ; 0.611      ;
; 0.306 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.413      ;
; 0.306 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.241      ; 0.651      ;
; 0.306 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.312      ; 0.722      ;
; 0.309 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.194      ; 0.607      ;
; 0.309 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.021      ; 0.414      ;
; 0.310 ; capture:u_capture|data[0]                                                                                                                                                               ; capture:u_capture|data[8]                                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.149      ; 0.543      ;
; 0.312 ; capture:u_capture|cnt_v[5]                                                                                                                                                              ; capture:u_capture|cnt_v[5]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.418      ;
; 0.315 ; capture:u_capture|cnt_v[8]                                                                                                                                                              ; capture:u_capture|cnt_v[8]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.421      ;
; 0.316 ; capture:u_capture|cnt_h[5]                                                                                                                                                              ; capture:u_capture|cnt_h[5]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.422      ;
; 0.316 ; capture:u_capture|data[9]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.215      ; 0.635      ;
; 0.316 ; capture:u_capture|data[10]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.215      ; 0.635      ;
; 0.317 ; capture:u_capture|cnt_h[3]                                                                                                                                                              ; capture:u_capture|cnt_h[3]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.423      ;
; 0.317 ; capture:u_capture|cnt_h[6]                                                                                                                                                              ; capture:u_capture|cnt_h[6]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.423      ;
; 0.317 ; capture:u_capture|data[8]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.215      ; 0.636      ;
; 0.318 ; capture:u_capture|cnt_h[4]                                                                                                                                                              ; capture:u_capture|cnt_h[4]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; capture:u_capture|cnt_h[2]                                                                                                                                                              ; capture:u_capture|cnt_h[2]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; capture:u_capture|cnt_h[7]                                                                                                                                                              ; capture:u_capture|cnt_h[7]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.219      ; 0.641      ;
; 0.319 ; capture:u_capture|cnt_v[1]                                                                                                                                                              ; capture:u_capture|cnt_v[1]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; capture:u_capture|cnt_h[8]                                                                                                                                                              ; capture:u_capture|cnt_h[8]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.321 ; capture:u_capture|cnt_h[10]                                                                                                                                                             ; capture:u_capture|cnt_h[10]                                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; capture:u_capture|cnt_h[1]                                                                                                                                                              ; capture:u_capture|cnt_h[1]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.194      ; 0.620      ;
; 0.322 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.327      ; 0.753      ;
; 0.328 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.337      ; 0.769      ;
; 0.330 ; capture:u_capture|cnt_h[0]                                                                                                                                                              ; capture:u_capture|cnt_h[0]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.436      ;
; 0.331 ; capture:u_capture|cnt_v[0]                                                                                                                                                              ; capture:u_capture|cnt_v[0]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.437      ;
; 0.334 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.440      ;
; 0.337 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.200      ; 0.641      ;
; 0.339 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.126      ; 0.549      ;
; 0.340 ; capture:u_capture|data[5]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.332      ; 0.776      ;
; 0.345 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.452      ;
; 0.345 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.029      ; 0.458      ;
; 0.350 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.178      ; 0.632      ;
; 0.351 ; capture:u_capture|data[6]                                                                                                                                                               ; capture:u_capture|data[14]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.458      ;
; 0.357 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.168      ; 0.629      ;
; 0.358 ; capture:u_capture|data[0]                                                                                                                                                               ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_datain_reg0     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.379      ; 0.841      ;
; 0.358 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.153      ; 0.595      ;
; 0.361 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.484      ;
; 0.363 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.168      ; 0.635      ;
; 0.364 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.153      ; 0.621      ;
; 0.367 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.046      ; 0.497      ;
; 0.369 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.200      ; 0.673      ;
; 0.370 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.505      ;
; 0.370 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.168      ; 0.642      ;
; 0.372 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.046      ; 0.502      ;
; 0.372 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.194      ; 0.670      ;
; 0.374 ; capture:u_capture|data[13]                                                                                                                                                              ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.357      ; 0.835      ;
; 0.376 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.509      ;
; 0.376 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.153      ; 0.633      ;
; 0.380 ; capture:u_capture|cnt_v[2]                                                                                                                                                              ; capture:u_capture|cnt_v[2]                                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.486      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 4.130 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.228      ;
; 4.130 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.228      ;
; 4.130 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.228      ;
; 4.130 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.228      ;
; 4.237 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.120      ;
; 4.237 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.120      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.265 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.266 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.316     ; 1.091      ;
; 4.278 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.080      ;
; 4.278 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.080      ;
; 4.278 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.080      ;
; 4.278 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.080      ;
; 4.278 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.080      ;
; 4.278 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.080      ;
; 4.278 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.315     ; 1.080      ;
; 4.415 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.318     ; 0.940      ;
; 4.415 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.318     ; 0.940      ;
; 4.415 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.318     ; 0.940      ;
; 4.415 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.318     ; 0.940      ;
; 4.415 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.318     ; 0.940      ;
; 4.415 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.318     ; 0.940      ;
; 4.415 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.318     ; 0.940      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
; 4.492 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 6.666        ; -1.317     ; 0.864      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 8.028 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.851      ;
; 8.028 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.851      ;
; 8.062 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.784      ;
; 8.062 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.784      ;
; 8.086 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.860      ;
; 8.086 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.860      ;
; 8.086 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.860      ;
; 8.086 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.860      ;
; 8.090 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.757      ;
; 8.090 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.757      ;
; 8.090 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.757      ;
; 8.107 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.787      ;
; 8.107 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.787      ;
; 8.135 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.760      ;
; 8.135 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.760      ;
; 8.135 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.760      ;
; 8.173 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.722      ;
; 8.196 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 1.689      ;
; 8.196 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 1.689      ;
; 8.196 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.688      ;
; 8.196 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.688      ;
; 8.204 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 1.681      ;
; 8.204 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 1.681      ;
; 8.216 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.631      ;
; 8.221 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.666      ;
; 8.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.661      ;
; 8.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.661      ;
; 8.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.661      ;
; 8.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.626      ;
; 8.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.626      ;
; 8.231 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.667      ;
; 8.231 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.667      ;
; 8.233 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 1.609      ;
; 8.233 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 1.609      ;
; 8.236 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.660      ;
; 8.238 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 1.602      ;
; 8.243 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.604      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.685      ;
; 8.261 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.634      ;
; 8.269 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.629      ;
; 8.269 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.629      ;
; 8.270 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.675      ;
; 8.270 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.675      ;
; 8.270 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.675      ;
; 8.270 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.675      ;
; 8.272 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.626      ;
; 8.288 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.607      ;
; 8.288 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.607      ;
; 8.332 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.546      ;
; 8.332 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.546      ;
; 8.337 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.539      ;
; 8.350 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.535      ;
; 8.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.530      ;
; 8.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.530      ;
; 8.359 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.487      ;
; 8.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.508      ;
; 8.392 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.455      ;
; 8.392 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.455      ;
; 8.404 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.490      ;
; 8.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.465      ;
; 8.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.465      ;
; 8.437 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.458      ;
; 8.437 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.458      ;
; 8.447 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.399      ;
; 8.448 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.502      ;
; 8.448 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.502      ;
; 8.448 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.502      ;
; 8.449 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.499      ;
; 8.449 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.499      ;
; 8.449 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.499      ;
; 8.479 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.472      ;
; 8.479 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.472      ;
; 8.479 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.472      ;
; 8.479 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.472      ;
; 8.479 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.472      ;
; 8.487 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.401      ;
; 8.487 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.401      ;
; 8.492 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.402      ;
; 8.493 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.400      ;
; 8.493 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.391      ;
; 8.508 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.434      ;
; 8.526 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.359      ;
; 8.526 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.359      ;
; 8.548 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.417      ;
; 8.548 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.417      ;
; 8.548 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.417      ;
; 8.548 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.417      ;
; 8.548 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.417      ;
; 8.581 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.303      ;
; 8.602 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.292      ;
; 8.603 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.290      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.748 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.858      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.969      ;
; 0.976 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.102      ;
; 0.976 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000001000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.102      ;
; 0.976 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.102      ;
; 0.976 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.102      ;
; 0.976 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.102      ;
; 0.976 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.102      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.100      ;
; 0.983 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000000001                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.110      ;
; 0.983 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000010000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.110      ;
; 0.983 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000001000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.110      ;
; 0.983 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.110      ;
; 0.983 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.110      ;
; 0.994 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.104      ;
; 0.994 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.104      ;
; 0.994 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.104      ;
; 1.022 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000100000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.134      ;
; 1.022 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|f_pop                                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.134      ;
; 1.022 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.100000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.134      ;
; 1.022 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.134      ;
; 1.024 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.138      ;
; 1.024 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.138      ;
; 1.024 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.138      ;
; 1.024 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.138      ;
; 1.024 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.138      ;
; 1.024 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.138      ;
; 1.053 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.123      ;
; 1.057 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.129      ;
; 1.061 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.132      ;
; 1.061 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.132      ;
; 1.065 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.145      ;
; 1.073 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.208      ;
; 1.073 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.208      ;
; 1.073 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.208      ;
; 1.073 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.208      ;
; 1.073 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.208      ;
; 1.103 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.214      ;
; 1.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.192      ;
; 1.111 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.192      ;
; 1.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.259      ;
; 1.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.259      ;
; 1.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.259      ;
; 1.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.259      ;
; 1.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.259      ;
; 1.142 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.222      ;
; 1.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.271      ;
; 1.155 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.274      ;
; 1.155 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.274      ;
; 1.155 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.274      ;
; 1.170 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.242      ;
; 1.174 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.245      ;
; 1.183 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.249      ;
; 1.183 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.249      ;
; 1.216 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.289      ;
; 1.216 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.289      ;
; 1.228 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.298      ;
; 1.228 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.298      ;
; 1.236 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.032     ; 1.231      ;
; 1.240 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.322      ;
; 1.247 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.319      ;
; 1.250 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 1.323      ;
; 1.256 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 1.331      ;
; 1.256 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 1.331      ;
; 1.257 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.341      ;
; 1.257 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.341      ;
; 1.262 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.343      ;
; 1.282 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.031     ; 1.278      ;
; 1.282 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.031     ; 1.278      ;
; 1.312 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.426      ;
; 1.312 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.426      ;
; 1.312 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.426      ;
; 1.312 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.426      ;
; 1.313 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.032     ; 1.308      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
; 1.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.430      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.795 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 0.810      ;
; 1.880 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.069     ; 0.894      ;
; 1.880 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.069     ; 0.894      ;
; 1.880 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.069     ; 0.894      ;
; 1.880 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.069     ; 0.894      ;
; 1.880 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.069     ; 0.894      ;
; 1.880 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.069     ; 0.894      ;
; 1.880 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.069     ; 0.894      ;
; 2.015 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.032      ;
; 2.015 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.032      ;
; 2.015 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.032      ;
; 2.015 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.032      ;
; 2.015 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.032      ;
; 2.015 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.032      ;
; 2.015 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.032      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.023 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.067     ; 1.039      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.025 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.068     ; 1.040      ;
; 2.038 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.055      ;
; 2.038 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.066     ; 1.055      ;
; 2.141 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.065     ; 1.159      ;
; 2.141 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.065     ; 1.159      ;
; 2.141 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.065     ; 1.159      ;
; 2.141 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; -1.065     ; 1.159      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.020
Worst Case Available Settling Time: 17.097 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -1.631  ; 0.155 ; 1.161    ; 0.748   ; 4.670               ;
;  clk                                                ; 5.155   ; 0.186 ; N/A      ; N/A     ; 9.435               ;
;  cmos_pclk                                          ; -1.631  ; 0.201 ; N/A      ; N/A     ; 5.306               ;
;  u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.459   ; 0.155 ; 5.747    ; 0.748   ; 4.670               ;
;  u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 7.594   ; 0.164 ; 1.161    ; 1.795   ; 6.339               ;
; Design-wide TNS                                     ; -55.576 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cmos_pclk                                          ; -55.576 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_xclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_reset     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_csn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_rasn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_casn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wen      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cmos_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 50030    ; 0        ; 0        ; 0        ;
; clk                                                ; cmos_pclk                                          ; 1        ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; cmos_pclk                                          ; 1992     ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                          ; 61       ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 17805    ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 1815     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 50030    ; 0        ; 0        ; 0        ;
; clk                                                ; cmos_pclk                                          ; 1        ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; cmos_pclk                                          ; 1992     ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                          ; 61       ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 17805    ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 1815     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; clk                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 47       ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; clk                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; 47       ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 530   ; 530  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 106   ; 106  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; clk                                                ; clk                                                ; Base      ; Constrained ;
; cmos_pclk                                          ; cmos_pclk                                          ; Base      ; Constrained ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll1|altpll_component|auto_generated|pll1|clk[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u_pll1|altpll_component|auto_generated|pll1|clk[2] ; u_pll1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; u_pll1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_din[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; Partially constrained                                                                ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_csn      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_din[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; Partially constrained                                                                ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_csn      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Apr 08 22:57:25 2022
Info: Command: quartus_sta cmos_sdram_vga -c cmos_sdram_vga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_42l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_j2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: 'cmos_sdram_vga.sdc'
Info (332104): Reading SDC File: 'c:/users/tx/desktop/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_pll1|altpll_component|auto_generated|pll1|clk[1] was found on node: u_pll1|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 180.00, found: 30.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to u_pll1|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to u_pll1|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.631             -55.576 cmos_pclk 
    Info (332119):     0.459               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.155               0.000 clk 
    Info (332119):     7.594               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.435               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 clk 
    Info (332119):     0.485               0.000 cmos_pclk 
Info (332146): Worst-case recovery slack is 1.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.161               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.747               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.778               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.777               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.693               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.528               0.000 cmos_pclk 
    Info (332119):     6.367               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.781               0.000 clk 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.020
    Info (332114): Worst Case Available Settling Time: 13.254 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_pll1|altpll_component|auto_generated|pll1|clk[1] was found on node: u_pll1|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 180.00, found: 30.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to u_pll1|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to u_pll1|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.503             -49.452 cmos_pclk 
    Info (332119):     1.057               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.221               0.000 clk 
    Info (332119):     7.894               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.385               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 clk 
    Info (332119):     0.430               0.000 cmos_pclk 
Info (332146): Worst-case recovery slack is 1.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.711               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.988               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.591               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.351               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.670               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.382               0.000 cmos_pclk 
    Info (332119):     6.339               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.770               0.000 clk 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.020
    Info (332114): Worst Case Available Settling Time: 13.701 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_pll1|altpll_component|auto_generated|pll1|clk[1] was found on node: u_pll1|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 180.00, found: 30.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to u_pll1|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to u_pll1|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 cmos_pclk 
    Info (332119):     5.560               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.825               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.537               0.000 clk 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.164               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.186               0.000 clk 
    Info (332119):     0.201               0.000 cmos_pclk 
Info (332146): Worst-case recovery slack is 4.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.130               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     8.028               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.748               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.795               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.306               0.000 cmos_pclk 
    Info (332119):     6.401               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.435               0.000 clk 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.020
    Info (332114): Worst Case Available Settling Time: 17.097 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Fri Apr 08 22:57:27 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


