#include "soc_baseaddr_interface.h"
#ifndef __BBP_COMM_INTERFACE_H__
#define __BBP_COMM_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define BBPCOMM_C0_PRIMARY_MODE_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x0)
#define BBPCOMM_C0_SECOND_MODE_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x4)
#define BBPCOMM_AFC0_VALUE_INTER_RAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC)
#define BBPCOMM_C0_AFC_PDM_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x10)
#define BBPCOMM_C0_ANT_SWITCH_PA_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x14)
#define BBPCOMM_C0_RFIC_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x18)
#define BBPCOMM_C0_MIPI_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x1C)
#define BBPCOMM_C0_ABB_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x20)
#define BBPCOMM_C0_PMU_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x24)
#define BBPCOMM_DSP_C0_SEL_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x28)
#define BBPCOMM_DSP_RFIC0_RSTN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x2C)
#define BBPCOMM_C0_SECOND_AFC_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x30)
#define BBPCOMM_BBP_SYS_0CONTROL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x34)
#define BBPCOMM_MIPI0_RD_OVERTIME_FLAG_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x38)
#define BBPCOMM_SSI0_RD_OVERTIME_FLAG_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3C)
#define BBPCOMM_MIPI0_RD_OVERTIME_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x40)
#define BBPCOMM_SSI0_RD_OVERTIME_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x44)
#define BBPCOMM_RD_RESULT_RFIC0_1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x48)
#define BBPCOMM_RD_RESULT_RFIC0_2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x4C)
#define BBPCOMM_RD_RESULT_RFIC0_3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x50)
#define BBPCOMM_RD_RESULT_RFIC0_4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x54)
#define BBPCOMM_RD_RESULT_RFIC0_5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x58)
#define BBPCOMM_RD_RESULT_RFIC0_6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x5C)
#define BBPCOMM_RD_RESULT_RFIC0_7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x60)
#define BBPCOMM_RD_RESULT_RFIC0_8_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x64)
#define BBPCOMM_RD_RESULT_RFIC0_9_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x68)
#define BBPCOMM_RD_RESULT_RFIC0_10_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6C)
#define BBPCOMM_RD_RESULT_RFIC0_11_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x70)
#define BBPCOMM_RD_RESULT_RFIC0_12_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x74)
#define BBPCOMM_RD_RESULT_RFIC0_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x78)
#define BBPCOMM_RD_RESULT_RFIC0_14_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7C)
#define BBPCOMM_RD_RESULT_RFIC0_15_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x80)
#define BBPCOMM_RD_RESULT_RFIC0_16_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x84)
#define BBPCOMM_RD_RESULT_FLAG_RFIC0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x88)
#define BBPCOMM_RD_RESULT_FLAG_RFIC0_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8C)
#define BBPCOMM_RD_RESULT_MIPI0_1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x90)
#define BBPCOMM_RD_RESULT_MIPI0_2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x94)
#define BBPCOMM_RD_RESULT_MIPI0_3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x98)
#define BBPCOMM_RD_RESULT_MIPI0_4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9C)
#define BBPCOMM_RD_RESULT_MIPI0_5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA0)
#define BBPCOMM_RD_RESULT_MIPI0_6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA4)
#define BBPCOMM_RD_RESULT_MIPI0_7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA8)
#define BBPCOMM_RD_RESULT_MIPI0_8_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAC)
#define BBPCOMM_RD_RESULT_MIPI0_9_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB0)
#define BBPCOMM_RD_RESULT_MIPI0_10_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB4)
#define BBPCOMM_RD_RESULT_MIPI0_11_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB8)
#define BBPCOMM_RD_RESULT_MIPI0_12_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBC)
#define BBPCOMM_RD_RESULT_MIPI0_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC0)
#define BBPCOMM_RD_RESULT_MIPI0_14_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC4)
#define BBPCOMM_RD_RESULT_MIPI0_15_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC8)
#define BBPCOMM_RD_RESULT_MIPI0_16_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xCC)
#define BBPCOMM_RD_RESULT_FLAG_MIPI0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xD0)
#define BBPCOMM_RD_RESULT_FLAG_MIPI0_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xD4)
#define BBPCOMM_MIPI0_RD_DATA_LOW_SOFT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xD8)
#define BBPCOMM_MIPI0_RD_DATA_HIGH_SOFT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xDC)
#define BBPCOMM_RD_END_FLAG_MIPI0_SOFT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE0)
#define BBPCOMM_MIPI0_GRANT_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE4)
#define BBPCOMM_DSP_MIPI0_WDATA_LOW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE8)
#define BBPCOMM_DSP_MIPI0_WDATA_HIGH_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xEC)
#define BBPCOMM_DSP_MIPI0_EN_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF0)
#define BBPCOMM_DSP_MIPI0_CFG_IND_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF4)
#define BBPCOMM_DSP_MIPI0_RD_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF8)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xFC)
#define BBPCOMM_CH0_BBP_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x100)
#define BBPCOMM_CPU_MIPI0_FUNC_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x104)
#define BBPCOMM_CPU_MIPI0_TEST_FUNC_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x108)
#define BBPCOMM_CPU_MIPI0_SCLK_TEST_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x10C)
#define BBPCOMM_CPU_MIPI0_SDATA_TEST_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x110)
#define BBPCOMM_DSP_MIPI0_CLR_IND_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x114)
#define BBPCOMM_CPU_MIPI0_FIFO_CLR_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x118)
#define BBPCOMM_CPU_SSI0_FIFO_CLR_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x11C)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x120)
#define BBPCOMM_C1_PRIMARY_MODE_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x300)
#define BBPCOMM_C1_SECOND_MODE_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x304)
#define BBPCOMM_AFC1_VALUE_INTER_RAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x30C)
#define BBPCOMM_C1_AFC_PDM_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x310)
#define BBPCOMM_C1_ANT_SWITCH_PA_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x314)
#define BBPCOMM_C1_RFIC_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x318)
#define BBPCOMM_C1_MIPI_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x31C)
#define BBPCOMM_C1_ABB_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x320)
#define BBPCOMM_C1_PMU_SELECT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x324)
#define BBPCOMM_DSP_C1_SEL_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x328)
#define BBPCOMM_DSP_RFIC1_RSTN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x32C)
#define BBPCOMM_C1_SECOND_AFC_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x330)
#define BBPCOMM_BBP_SYS_1CONTROL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x334)
#define BBPCOMM_MIPI1_RD_OVERTIME_FLAG_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x338)
#define BBPCOMM_SSI1_RD_OVERTIME_FLAG_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x33C)
#define BBPCOMM_MIPI1_RD_OVERTIME_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x340)
#define BBPCOMM_SSI1_RD_OVERTIME_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x344)
#define BBPCOMM_RD_RESULT_RFIC1_1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x348)
#define BBPCOMM_RD_RESULT_RFIC1_2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x34C)
#define BBPCOMM_RD_RESULT_RFIC1_3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x350)
#define BBPCOMM_RD_RESULT_RFIC1_4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x354)
#define BBPCOMM_RD_RESULT_RFIC1_5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x358)
#define BBPCOMM_RD_RESULT_RFIC1_6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x35C)
#define BBPCOMM_RD_RESULT_RFIC1_7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x360)
#define BBPCOMM_RD_RESULT_RFIC1_8_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x364)
#define BBPCOMM_RD_RESULT_RFIC1_9_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x368)
#define BBPCOMM_RD_RESULT_RFIC1_10_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x36C)
#define BBPCOMM_RD_RESULT_RFIC1_11_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x370)
#define BBPCOMM_RD_RESULT_RFIC1_12_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x374)
#define BBPCOMM_RD_RESULT_RFIC1_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x378)
#define BBPCOMM_RD_RESULT_RFIC1_14_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x37C)
#define BBPCOMM_RD_RESULT_RFIC1_15_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x380)
#define BBPCOMM_RD_RESULT_RFIC1_16_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x384)
#define BBPCOMM_RD_RESULT_FLAG_RFIC1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x388)
#define BBPCOMM_RD_RESULT_FLAG_RFIC1_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x38C)
#define BBPCOMM_RD_RESULT_MIPI1_1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x390)
#define BBPCOMM_RD_RESULT_MIPI1_2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x394)
#define BBPCOMM_RD_RESULT_MIPI1_3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x398)
#define BBPCOMM_RD_RESULT_MIPI1_4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x39C)
#define BBPCOMM_RD_RESULT_MIPI1_5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3A0)
#define BBPCOMM_RD_RESULT_MIPI1_6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3A4)
#define BBPCOMM_RD_RESULT_MIPI1_7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3A8)
#define BBPCOMM_RD_RESULT_MIPI1_8_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3AC)
#define BBPCOMM_RD_RESULT_MIPI1_9_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3B0)
#define BBPCOMM_RD_RESULT_MIPI1_10_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3B4)
#define BBPCOMM_RD_RESULT_MIPI1_11_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3B8)
#define BBPCOMM_RD_RESULT_MIPI1_12_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3BC)
#define BBPCOMM_RD_RESULT_MIPI1_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3C0)
#define BBPCOMM_RD_RESULT_MIPI1_14_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3C4)
#define BBPCOMM_RD_RESULT_MIPI1_15_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3C8)
#define BBPCOMM_RD_RESULT_MIPI1_16_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3CC)
#define BBPCOMM_RD_RESULT_FLAG_MIPI1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3D0)
#define BBPCOMM_RD_RESULT_FLAG_MIPI1_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3D4)
#define BBPCOMM_MIPI1_RD_DATA_LOW_SOFT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3D8)
#define BBPCOMM_MIPI1_RD_DATA_HIGH_SOFT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3DC)
#define BBPCOMM_RD_END_FLAG_MIPI1_SOFT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3E0)
#define BBPCOMM_MIPI1_GRANT_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3E4)
#define BBPCOMM_DSP_MIPI1_WDATA_LOW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3E8)
#define BBPCOMM_DSP_MIPI1_WDATA_HIGH_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3EC)
#define BBPCOMM_DSP_MIPI1_EN_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3F0)
#define BBPCOMM_DSP_MIPI1_CFG_IND_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3F4)
#define BBPCOMM_DSP_MIPI1_RD_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3F8)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x3FC)
#define BBPCOMM_CH1_BBP_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x400)
#define BBPCOMM_CPU_MIPI1_FUNC_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x404)
#define BBPCOMM_CPU_MIPI1_TEST_FUNC_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x408)
#define BBPCOMM_CPU_MIPI1_SCLK_TEST_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x40C)
#define BBPCOMM_CPU_MIPI1_SDATA_TEST_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x410)
#define BBPCOMM_DSP_MIPI1_CLR_IND_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x414)
#define BBPCOMM_CPU_MIPI1_FIFO_CLR_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x418)
#define BBPCOMM_CPU_SSI1_FIFO_CLR_IMI_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x41C)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x420)
#define BBPCOMM_TIMING_GET_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x610)
#define BBPCOMM_TIMING_CLEAR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x614)
#define BBPCOMM_DELAY_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x618)
#define BBPCOMM_INT_WAIT_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x61C)
#define BBPCOMM_LTEBBP_INPUT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x620)
#define BBPCOMM_WBBP_INPUT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x624)
#define BBPCOMM_GMBBP_INPUT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x628)
#define BBPCOMM_GSBBP_INPUT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x62C)
#define BBPCOMM_TDSBBP_INPUT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x630)
#define BBPCOMM_LTE_MUX_FRAME_NUM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x634)
#define BBPCOMM_TDS_MUX_FRAME_NUM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x638)
#define BBPCOMM_W_MUX_FRAME_NUM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x63C)
#define BBPCOMM_MEAS_FLAG_L_RD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x640)
#define BBPCOMM_MEAS_FLAG_W_RD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x644)
#define BBPCOMM_MEAS_FLAG_T_RD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x648)
#define BBPCOMM_MEAS_FLAG_GM_RD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x64C)
#define BBPCOMM_MEAS_FLAG_GS_RD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x650)
#define BBPCOMM_WAKE_FLAG_L_WR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x654)
#define BBPCOMM_WAKE_FLAG_W_WR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x658)
#define BBPCOMM_WAKE_FLAG_T_WR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x65C)
#define BBPCOMM_WAKE_FLAG_GM_WR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x660)
#define BBPCOMM_WAKE_FLAG_GS_WR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x664)
#define BBPCOMM_TIMING_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x668)
#define BBPCOMM_W_TIMING_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x66C)
#define BBPCOMM_GM_FN_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x670)
#define BBPCOMM_GM_QB_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x674)
#define BBPCOMM_GS_FN_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x678)
#define BBPCOMM_GS_QB_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x67C)
#define BBPCOMM_LTE_TIMING_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x680)
#define BBPCOMM_TDS_TIMING1_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x684)
#define BBPCOMM_TDS_TIMING2_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x688)
#define BBPCOMM_CTU_TIMING_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x68C)
#define BBPCOMM_CTU_BASECNT1_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x690)
#define BBPCOMM_CTU_BASECNT2_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x694)
#define BBPCOMM_W_INTRASYS_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x698)
#define BBPCOMM_GM_INTRASYS_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x69C)
#define BBPCOMM_GS_INTRASYS_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6A0)
#define BBPCOMM_LTE_INTRASYS_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6A4)
#define BBPCOMM_TDS_INTRASYS_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6A8)
#define BBPCOMM_RFIC_CK_CFG_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6AC)
#define BBPCOMM_DSP_WAITTIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6B4)
#define BBPCOMM_CTU_BASECNT_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6B8)
#define BBPCOMM_DSP_CTU_TIMING_GET_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6BC)
#define BBPCOMM_CTU_TIMING_VALID_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6C0)
#define BBPCOMM_DSP_CTU_TIMING_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6C4)
#define BBPCOMM_W_INTERSYS_MEASURE_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6C8)
#define BBPCOMM_W_MEASURE_REPORT_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6CC)
#define BBPCOMM_W_PREINT_OFFSET_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6D0)
#define BBPCOMM_W_INTERSYS_MEASURE_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6D4)
#define BBPCOMM_INT_CLEAR_W_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6D8)
#define BBPCOMM_INT_CLEAR_W_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6DC)
#define BBPCOMM_INT_CLEAR_W_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6E0)
#define BBPCOMM_INT_CLEAR_W_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6E4)
#define BBPCOMM_INT_CLEAR_W_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6E8)
#define BBPCOMM_INT_CLEAR_W_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6EC)
#define BBPCOMM_INT_MASK_W_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6F0)
#define BBPCOMM_INT_MASK_W_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6F4)
#define BBPCOMM_INT_MASK_W_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6F8)
#define BBPCOMM_INT_MASK_W_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x6FC)
#define BBPCOMM_INT_MASK_W_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x700)
#define BBPCOMM_INT_MASK_W_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x704)
#define BBPCOMM_INT_TYPE_W_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x708)
#define BBPCOMM_INT_TYPE_W_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x70C)
#define BBPCOMM_INT_TYPE_W_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x710)
#define BBPCOMM_INT_TYPE_W_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x714)
#define BBPCOMM_INT_TYPE_W_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x718)
#define BBPCOMM_INT_TYPE_W_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x71C)
#define BBPCOMM_W_SND_LTE_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x720)
#define BBPCOMM_W_SND_TDS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x724)
#define BBPCOMM_W_SND_GM_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x728)
#define BBPCOMM_W_SND_GS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x72C)
#define BBPCOMM_W_SND_W_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x730)
#define BBPCOMM_LTE_INTERSYS_MEASURE_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x734)
#define BBPCOMM_LTE_MEASURE_REPORT_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x738)
#define BBPCOMM_LTE_PREINT_OFFSET_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x73C)
#define BBPCOMM_LTE_INTERSYS_MEASURE_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x740)
#define BBPCOMM_INT_CLEAR_LTE_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x744)
#define BBPCOMM_INT_CLEAR_LTE_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x748)
#define BBPCOMM_INT_CLEAR_LTE_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x74C)
#define BBPCOMM_INT_CLEAR_LTE_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x750)
#define BBPCOMM_INT_CLEAR_LTE_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x754)
#define BBPCOMM_INT_CLEAR_LTE_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x758)
#define BBPCOMM_INT_MASK_LTE_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x75C)
#define BBPCOMM_INT_MASK_LTE_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x760)
#define BBPCOMM_INT_MASK_LTE_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x764)
#define BBPCOMM_INT_MASK_LTE_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x768)
#define BBPCOMM_INT_MASK_LTE_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x76C)
#define BBPCOMM_INT_MASK_LTE_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x770)
#define BBPCOMM_INT_TYPE_LTE_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x774)
#define BBPCOMM_INT_TYPE_LTE_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x778)
#define BBPCOMM_INT_TYPE_LTE_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x77C)
#define BBPCOMM_INT_TYPE_LTE_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x780)
#define BBPCOMM_INT_TYPE_LTE_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x784)
#define BBPCOMM_INT_TYPE_LTE_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x788)
#define BBPCOMM_LTE_SND_LTE_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x78C)
#define BBPCOMM_LTE_SND_TDS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x790)
#define BBPCOMM_LTE_SND_GM_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x794)
#define BBPCOMM_LTE_SND_GS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x798)
#define BBPCOMM_LTE_SND_W_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x79C)
#define BBPCOMM_TDS_INTERSYS_MEASURE_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7A0)
#define BBPCOMM_TDS_MEASURE_REPORT_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7A4)
#define BBPCOMM_TDS_PREINT_OFFSET_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7A8)
#define BBPCOMM_TDS_INTERSYS_MEASURE_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7AC)
#define BBPCOMM_INT_CLEAR_TDS_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7B0)
#define BBPCOMM_INT_CLEAR_TDS_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7B4)
#define BBPCOMM_INT_CLEAR_TDS_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7B8)
#define BBPCOMM_INT_CLEAR_TDS_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7BC)
#define BBPCOMM_INT_CLEAR_TDS_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7C0)
#define BBPCOMM_INT_CLEAR_TDS_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7C4)
#define BBPCOMM_INT_MASK_TDS_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7C8)
#define BBPCOMM_INT_MASK_TDS_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7CC)
#define BBPCOMM_INT_MASK_TDS_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7D0)
#define BBPCOMM_INT_MASK_TDS_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7D4)
#define BBPCOMM_INT_MASK_TDS_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7D8)
#define BBPCOMM_INT_MASK_TDS_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7DC)
#define BBPCOMM_INT_TYPE_TDS_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7E0)
#define BBPCOMM_INT_TYPE_TDS_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7E4)
#define BBPCOMM_INT_TYPE_TDS_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7E8)
#define BBPCOMM_INT_TYPE_TDS_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7EC)
#define BBPCOMM_INT_TYPE_TDS_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7F0)
#define BBPCOMM_INT_TYPE_TDS_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7F4)
#define BBPCOMM_TDS_SND_LTE_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7F8)
#define BBPCOMM_TDS_SND_TDS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x7FC)
#define BBPCOMM_TDS_SND_GM_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x800)
#define BBPCOMM_TDS_SND_GS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x804)
#define BBPCOMM_TDS_SND_W_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x808)
#define BBPCOMM_GM_INTERSYS_MEASURE_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x80C)
#define BBPCOMM_GM_MEASURE_REPORT_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x810)
#define BBPCOMM_GM_PREINT_OFFSET_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x814)
#define BBPCOMM_GM_INTERSYS_MEASURE_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x818)
#define BBPCOMM_INT_CLEAR_GM_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x81C)
#define BBPCOMM_INT_CLEAR_GM_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x820)
#define BBPCOMM_INT_CLEAR_GM_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x824)
#define BBPCOMM_INT_CLEAR_GM_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x828)
#define BBPCOMM_INT_CLEAR_GM_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x82C)
#define BBPCOMM_INT_CLEAR_GM_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x830)
#define BBPCOMM_INT_MASK_GM_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x834)
#define BBPCOMM_INT_MASK_GM_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x838)
#define BBPCOMM_INT_MASK_GM_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x83C)
#define BBPCOMM_INT_MASK_GM_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x840)
#define BBPCOMM_INT_MASK_GM_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x844)
#define BBPCOMM_INT_MASK_GM_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x848)
#define BBPCOMM_INT_TYPE_GM_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x84C)
#define BBPCOMM_INT_TYPE_GM_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x850)
#define BBPCOMM_INT_TYPE_GM_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x854)
#define BBPCOMM_INT_TYPE_GM_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x858)
#define BBPCOMM_INT_TYPE_GM_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x85C)
#define BBPCOMM_INT_TYPE_GM_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x860)
#define BBPCOMM_GM_SND_LTE_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x864)
#define BBPCOMM_GM_SND_TDS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x868)
#define BBPCOMM_GM_SND_GM_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x86C)
#define BBPCOMM_GM_SND_GS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x870)
#define BBPCOMM_GM_SND_W_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x874)
#define BBPCOMM_GS_INTERSYS_MEASURE_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x878)
#define BBPCOMM_GS_MEASURE_REPORT_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x87C)
#define BBPCOMM_GS_PREINT_OFFSET_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x880)
#define BBPCOMM_GS_INTERSYS_MEASURE_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x884)
#define BBPCOMM_INT_CLEAR_GS_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x888)
#define BBPCOMM_INT_CLEAR_GS_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x88C)
#define BBPCOMM_INT_CLEAR_GS_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x890)
#define BBPCOMM_INT_CLEAR_GS_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x894)
#define BBPCOMM_INT_CLEAR_GS_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x898)
#define BBPCOMM_INT_CLEAR_GS_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x89C)
#define BBPCOMM_INT_MASK_GS_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8A0)
#define BBPCOMM_INT_MASK_GS_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8A4)
#define BBPCOMM_INT_MASK_GS_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8A8)
#define BBPCOMM_INT_MASK_GS_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8AC)
#define BBPCOMM_INT_MASK_GS_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8B0)
#define BBPCOMM_INT_MASK_GS_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8B4)
#define BBPCOMM_INT_TYPE_GS_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8B8)
#define BBPCOMM_INT_TYPE_GS_RCV_TDS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8BC)
#define BBPCOMM_INT_TYPE_GS_RCV_GM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8C0)
#define BBPCOMM_INT_TYPE_GS_RCV_GS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8C4)
#define BBPCOMM_INT_TYPE_GS_RCV_W_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8C8)
#define BBPCOMM_INT_TYPE_GS_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8CC)
#define BBPCOMM_GS_SND_LTE_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8D0)
#define BBPCOMM_GS_SND_TDS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8D4)
#define BBPCOMM_GS_SND_GM_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8D8)
#define BBPCOMM_GS_SND_GS_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8DC)
#define BBPCOMM_GS_SND_W_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8E0)
#define BBPCOMM_GBBP1_19M_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8E4)
#define BBPCOMM_GBBP2_19M_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8E8)
#define BBPCOMM_WBBP_19M_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8EC)
#define BBPCOMM_LBBP_19M_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8F0)
#define BBPCOMM_TBBP1_19M_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8F4)
#define BBPCOMM_GBBP1_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8F8)
#define BBPCOMM_GBBP2_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x8FC)
#define BBPCOMM_WBBP_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x900)
#define BBPCOMM_LBBP_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x904)
#define BBPCOMM_TBBP_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x908)
#define BBPCOMM_LTE_ABBIF_FMT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x90C)
#define BBPCOMM_W_ABBIF_FMT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x910)
#define BBPCOMM_TDS_ABBIF_FMT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x914)
#define BBPCOMM_GM_ABBIF_FMT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x918)
#define BBPCOMM_GS_ABBIF_FMT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x91C)
#define BBPCOMM_REG0_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x920)
#define BBPCOMM_REG1_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x924)
#define BBPCOMM_REG2_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x928)
#define BBPCOMM_REG3_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x92C)
#define BBPCOMM_REG4_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x930)
#define BBPCOMM_REG5_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x934)
#define BBPCOMM_REG6_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x938)
#define BBPCOMM_REG7_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x93C)
#define BBPCOMM_REG8_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x940)
#define BBPCOMM_REG9_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x944)
#define BBPCOMM_REG10_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x948)
#define BBPCOMM_REG11_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x94C)
#define BBPCOMM_REG12_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x950)
#define BBPCOMM_REG13_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x954)
#define BBPCOMM_REG14_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x958)
#define BBPCOMM_REG15_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x95C)
#define BBPCOMM_REG16_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x960)
#define BBPCOMM_REG17_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x964)
#define BBPCOMM_REG18_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x968)
#define BBPCOMM_REG19_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x96C)
#define BBPCOMM_REG20_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x970)
#define BBPCOMM_REG21_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x974)
#define BBPCOMM_REG22_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x978)
#define BBPCOMM_REG23_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x97C)
#define BBPCOMM_REG24_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x980)
#define BBPCOMM_REG25_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x984)
#define BBPCOMM_REG26_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x988)
#define BBPCOMM_REG27_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x98C)
#define BBPCOMM_REG28_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x990)
#define BBPCOMM_REG29_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x994)
#define BBPCOMM_REG30_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x998)
#define BBPCOMM_REG31_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x99C)
#define BBPCOMM_REG32_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9A0)
#define BBPCOMM_REG33_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9A4)
#define BBPCOMM_REG34_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9A8)
#define BBPCOMM_REG35_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9AC)
#define BBPCOMM_REG36_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9B0)
#define BBPCOMM_REG37_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9B4)
#define BBPCOMM_REG38_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9B8)
#define BBPCOMM_REG39_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9BC)
#define BBPCOMM_REG40_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9C0)
#define BBPCOMM_REG41_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9C4)
#define BBPCOMM_REG42_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9C8)
#define BBPCOMM_REG43_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9CC)
#define BBPCOMM_REG44_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9D0)
#define BBPCOMM_REG45_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9D4)
#define BBPCOMM_REG46_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9D8)
#define BBPCOMM_REG47_FOR_USE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9DC)
#define BBPCOMM_DBG_REG0_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9E0)
#define BBPCOMM_DBG_REG1_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9E4)
#define BBPCOMM_DBG_REG2_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9E8)
#define BBPCOMM_DBG_REG3_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9EC)
#define BBPCOMM_DBG_REG4_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9F0)
#define BBPCOMM_DBG_REG5_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9F4)
#define BBPCOMM_DBG_REG6_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9F8)
#define BBPCOMM_DBG_REG7_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0x9FC)
#define BBPCOMM_DBG_REG8_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA00)
#define BBPCOMM_DBG_REG9_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA04)
#define BBPCOMM_DBG_REG10_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA08)
#define BBPCOMM_DBG_REG11_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA0C)
#define BBPCOMM_DBG_REG12_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA10)
#define BBPCOMM_DBG_REG13_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA14)
#define BBPCOMM_DBG_REG14_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA18)
#define BBPCOMM_DBG_REG15_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA1C)
#define BBPCOMM_DBG_REG16_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA20)
#define BBPCOMM_DBG_REG17_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA24)
#define BBPCOMM_DBG_REG18_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA28)
#define BBPCOMM_DBG_REG19_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA2C)
#define BBPCOMM_DBG_CLK_GATE_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA30)
#define BBPCOMM_DBG_REG20_CPU_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA34)
#define BBPCOMM_DBG_COMM_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA38)
#define BBPCOMM_S_W_CH_NUM_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA40)
#define BBPCOMM_S_LTE_CH_NUM_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA44)
#define BBPCOMM_S_TDS_CH_NUM_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA48)
#define BBPCOMM_S_GM_CH_NUM_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA4C)
#define BBPCOMM_S_GS_CH_NUM_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA50)
#define BBPCOMM_L_CH_SW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB00)
#define BBPCOMM_W_CH_SW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB04)
#define BBPCOMM_T_CH_SW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB08)
#define BBPCOMM_GM_CH_SW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB0C)
#define BBPCOMM_GS_CH_SW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB10)
#define BBPCOMM_L_TCVR_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB20)
#define BBPCOMM_L_TCVR_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB24)
#define BBPCOMM_T_TCVR_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB28)
#define BBPCOMM_T_TCVR_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB2C)
#define BBPCOMM_W_TCVR_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB30)
#define BBPCOMM_W_TCVR_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB34)
#define BBPCOMM_GM_TCVR_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB38)
#define BBPCOMM_GM_TCVR_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB3C)
#define BBPCOMM_GS_TCVR_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB40)
#define BBPCOMM_GS_TCVR_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB44)
#define BBPCOMM_L_TCVR_VALUE0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB48)
#define BBPCOMM_L_TCVR_VALUE1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB4C)
#define BBPCOMM_T_TCVR_VALUE0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB50)
#define BBPCOMM_T_TCVR_VALUE1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB54)
#define BBPCOMM_W_TCVR_VALUE0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB58)
#define BBPCOMM_W_TCVR_VALUE1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB5C)
#define BBPCOMM_GM_TCVR_VALUE0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB60)
#define BBPCOMM_GM_TCVR_VALUE1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB64)
#define BBPCOMM_GS_TCVR_VALUE0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB68)
#define BBPCOMM_GS_TCVR_VALUE1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB6C)
#define BBPCOMM_RF_TCVR_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB70)
#define BBPCOMM_MIPI_UNBIND_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB90)
#define BBPCOMM_MIPI_CH_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB94)
#define BBPCOMM_MIPI_CH_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB98)
#define BBPCOMM_APT_CH_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB9C)
#define BBPCOMM_APT_CH_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBA0)
#define BBPCOMM_AFC_CH_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBA4)
#define BBPCOMM_AFC_CH_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBA8)
#define BBPCOMM_ABB_TX_CH_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBAC)
#define BBPCOMM_ABB_TX_CH_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBB0)
#define BBPCOMM_PMU_CH_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBB4)
#define BBPCOMM_PMU_CH_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBB8)
#define BBPCOMM_VALID_NUM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBC0)
#define BBPCOMM_VALID_NUM1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xBC4)
#define BBPCOMM_INT_CLEAR_LTE_RCV_C_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC00)
#define BBPCOMM_INT_MASK_LTE_RCV_C_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC04)
#define BBPCOMM_INT_TYPE_LTE_RCV_C_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC08)
#define BBPCOMM_LTE_SND_C_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC0C)
#define BBPCOMM_C_SND_C_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC10)
#define BBPCOMM_CBBP_INPUT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC14)
#define BBPCOMM_MEAS_FLAG_C_RD_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC18)
#define BBPCOMM_WAKE_FLAG_C_WR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC1C)
#define BBPCOMM_C_TIMING_DSP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC20)
#define BBPCOMM_C_INTRASYS_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC24)
#define BBPCOMM_C_INTERSYS_MEASURE_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC28)
#define BBPCOMM_C_MEASURE_REPORT_VALID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC2C)
#define BBPCOMM_C_PREINT_OFFSET_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC30)
#define BBPCOMM_C_INTERSYS_MEASURE_TIME_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC34)
#define BBPCOMM_INT_CLEAR_C_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC38)
#define BBPCOMM_INT_CLEAR_C_RCV_C_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC3C)
#define BBPCOMM_INT_CLEAR_C_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC40)
#define BBPCOMM_INT_MASK_C_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC44)
#define BBPCOMM_INT_MASK_C_RCV_C_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC48)
#define BBPCOMM_INT_MASK_C_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC4C)
#define BBPCOMM_INT_TYPE_C_RCV_LTE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC50)
#define BBPCOMM_INT_TYPE_C_RCV_C_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC54)
#define BBPCOMM_INT_TYPE_C_INT012_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC58)
#define BBPCOMM_C_SND_LTE_INT_13_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC5C)
#define BBPCOMM_C_ABBIF_FMT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC60)
#define BBPCOMM_TDS_C_CTU_INT_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC64)
#define BBPCOMM_S_C_CH_NUM_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC68)
#define BBPCOMM_C_CH_SW_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC6C)
#define BBPCOMM_C_TCVR_SEL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC70)
#define BBPCOMM_C_TCVR_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC74)
#define BBPCOMM_C_TCVR_VALUE0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC78)
#define BBPCOMM_C_TCVR_VALUE1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xC7C)
#define BBPCOMM_COMM_32K_TIMING_RPT1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF00)
#define BBPCOMM_COMM_32K_TIMING_RPT2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF04)
#define BBPCOMM_ABB_RXB_LOCK_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF08)
#define BBPCOMM_DBG_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF80)
#define BBPCOMM_DBG_ID_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF84)
#define BBPCOMM_DBG_FLT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF88)
#define BBPCOMM_DBG_REQ_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF8C)
#define BBPCOMM_MIPI_DYN_EXCHG_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF90)
#define BBPCOMM_TIMING_CLR_DELAY_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF94)
#define BBPCOMM_TIMING_GET_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF98)
#define BBPCOMM_TIMING_CLEAR1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF9C)
#define BBPCOMM_TIMING_GET_IND1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF10)
#define BBPCOMM_TINMG_VALID1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF14)
#define BBPCOMM_TIMING_GET_W_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF18)
#define BBPCOMM_TIMING_VALID_W_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF1C)
#define BBPCOMM_TIMING_GET_W_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF28)
#define BBPCOMM_TIMING_VALID_W_SEL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF2C)
#define BBPCOMM_CPU_CFG_SC_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF30)
#define BBPCOMM_CPU_INT1_CFG_SC_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF34)
#define BBPCOMM_CPU_INT2_CFG_SC_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF38)
#define BBPCOMM_CPU_PRO_SOFT_CFG_SC_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF3C)
#define BBPCOMM_CPU_SEC_SOFT_CFG_SC_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF40)
#define BBPCOMM_CPU_SC_CH_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF44)
#define BBPCOMM_CTU_TIMING_ROBIN_CLR_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xF4C)
#define BBPCOMM_BBC_REV0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xFE0)
#define BBPCOMM_BBC_REV1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xFE4)
#define BBPCOMM_BBC_REV2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xFE8)
#define BBPCOMM_BBC_REV3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xFEC)
#define BBPCOMM_BBC_REV4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xFF0)
#define BBPCOMM_GU_SDR_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xFFC)
#define BBPCOMM_BBPMST_WR_CH0_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA800)
#define BBPCOMM_BBPMST_WR_CH0_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA804)
#define BBPCOMM_BBPMST_WR_CH0_BASE_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA808)
#define BBPCOMM_BBPMST_WR_CH0_END_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA80C)
#define BBPCOMM_BBPMST_WR_CH0_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA810)
#define BBPCOMM_BBPMST_WR_CH0_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA814)
#define BBPCOMM_BBPMST_WR_CH1_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA820)
#define BBPCOMM_BBPMST_WR_CH1_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA824)
#define BBPCOMM_BBPMST_WR_CH1_BASE_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA828)
#define BBPCOMM_BBPMST_WR_CH1_END_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA82C)
#define BBPCOMM_BBPMST_WR_CH1_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA830)
#define BBPCOMM_BBPMST_WR_CH1_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA834)
#define BBPCOMM_BBPMST_WR_CH2_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA840)
#define BBPCOMM_BBPMST_WR_CH2_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA844)
#define BBPCOMM_BBPMST_WR_CH2_BASE_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA848)
#define BBPCOMM_BBPMST_WR_CH2_END_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA84C)
#define BBPCOMM_BBPMST_WR_CH2_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA850)
#define BBPCOMM_BBPMST_WR_CH2_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA854)
#define BBPCOMM_BBPMST_WR_CH3_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA860)
#define BBPCOMM_BBPMST_WR_CH3_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA864)
#define BBPCOMM_BBPMST_WR_CH3_BASE_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA868)
#define BBPCOMM_BBPMST_WR_CH3_END_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA86C)
#define BBPCOMM_BBPMST_WR_CH3_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA870)
#define BBPCOMM_BBPMST_WR_CH3_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA874)
#define BBPCOMM_BBPMST_WR_CH4_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA880)
#define BBPCOMM_BBPMST_WR_CH4_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA884)
#define BBPCOMM_BBPMST_WR_CH4_BASE_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA888)
#define BBPCOMM_BBPMST_WR_CH4_END_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA88C)
#define BBPCOMM_BBPMST_WR_CH4_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA890)
#define BBPCOMM_BBPMST_WR_CH4_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA894)
#define BBPCOMM_BBPMST_CH_BUSY_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA898)
#define BBPCOMM_BBPMST_RD_CH0_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA900)
#define BBPCOMM_BBPMST_RD_CH0_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA904)
#define BBPCOMM_BBPMST_RD_CH0_INIT_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA908)
#define BBPCOMM_BBPMST_RD_CH0_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA90C)
#define BBPCOMM_BBPMST_RD_CH0_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA910)
#define BBPCOMM_BBPMST_RD_CH1_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA920)
#define BBPCOMM_BBPMST_RD_CH1_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA924)
#define BBPCOMM_BBPMST_RD_CH1_INIT_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA928)
#define BBPCOMM_BBPMST_RD_CH1_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA92C)
#define BBPCOMM_BBPMST_RD_CH1_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA930)
#define BBPCOMM_BBPMST_RD_CH2_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA940)
#define BBPCOMM_BBPMST_RD_CH2_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA944)
#define BBPCOMM_BBPMST_RD_CH2_INIT_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA948)
#define BBPCOMM_BBPMST_RD_CH2_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA94C)
#define BBPCOMM_BBPMST_RD_CH2_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA950)
#define BBPCOMM_BBPMST_RD_CH3_MODE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA960)
#define BBPCOMM_BBPMST_RD_CH3_CLK_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA964)
#define BBPCOMM_BBPMST_RD_CH3_INIT_ADDR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA968)
#define BBPCOMM_BBPMST_RD_CH3_BURST_BEAT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA96C)
#define BBPCOMM_BBPMST_RD_CH3_AXI_SEL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA970)
#define BBPCOMM_BBPMST_RD_CH0_BIT_WIDTH_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA974)
#define BBPCOMM_BBPMST_RD_CH1_BIT_WIDTH_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA978)
#define BBPCOMM_BBPMST_RD_CH2_BIT_WIDTH_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA97C)
#define BBPCOMM_BBPMST_RD_CH3_BIT_WIDTH_IND_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA980)
#define BBPCOMM_BBPMST_AXI0_STATUS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB00)
#define BBPCOMM_BBPMST_AXI1_STATUS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB04)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB08)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB0C)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB10)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB14)
#define BBPCOMM_BBPMST_BURST_ERROR_INIT_ADDR0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB18)
#define BBPCOMM_BBPMST_BURST_ERROR_INIT_ADDR1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB1C)
#define BBPCOMM_BBPMST_BURST_ERROR_INIT_ADDR2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB20)
#define BBPCOMM_BBPMST_BURST_ERROR_INIT_ADDR3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB24)
#define BBPCOMM_BBPMST_ERROR_INT_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB28)
#define BBPCOMM_MEM_CTRL0_BBPMST_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB2C)
#define BBPCOMM_MEM_CTRL1_BBPMST_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB30)
#define BBPCOMM_AXI_WR0_ACK_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB34)
#define BBPCOMM_AXI_RD0_ACK_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB38)
#define BBPCOMM_AXI_WR1_ACK_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB3C)
#define BBPCOMM_AXI_RD1_ACK_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB40)
#define BBPCOMM_AXI_WR0_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB44)
#define BBPCOMM_AXI_RD0_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB48)
#define BBPCOMM_AXI_WR1_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB4C)
#define BBPCOMM_AXI_RD1_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB50)
#define BBPCOMM_AXI_WR0_DATA_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB54)
#define BBPCOMM_AXI_RD0_DATA_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB58)
#define BBPCOMM_AXI_WR1_DATA_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB5C)
#define BBPCOMM_AXI_RD1_DATA_CNT_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB60)
#define BBPCOMM_BBPMST_ERROR_INT_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB64)
#define BBPCOMM_BBPMST_ERROR_INT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xAB68)
#define BBPCOMM_IRM_CS_RAM_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA000)
#define BBPCOMM_IRM_CS_CLK_BYPASS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA004)
#define BBPCOMM_MEM_CTRL0_CS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA00C)
#define BBPCOMM_MEM_CTRL1_CS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xA010)
#define BBPCOMM_IRM_PS_RAM_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB000)
#define BBPCOMM_IRM_PS_GSM2_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB004)
#define BBPCOMM_IRM_PS_CLK_BYPASS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB008)
#define BBPCOMM_MEM_CTRL0_TURBO_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB010)
#define BBPCOMM_MEM_CTRL1_TURBO_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB014)
#define BBPCOMM_MEM_CTRL0_PS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB020)
#define BBPCOMM_MEM_CTRL1_PS_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB024)
#define BBPCOMM_TUBO_CKG_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB028)
#define BBPCOMM_U_L_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB02C)
#define BBPCOMM_U_T_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB030)
#define BBPCOMM_U_C_TYPE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB034)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB038)
#define BBPCOMM_PS_W_SDR_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xB03C)
#define BBPCOMM_SOFT_RST_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE000)
#define BBPCOMM_CFG_CTRL0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE004)
#define BBPCOMM_CFG_CTRL1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE008)
#define BBPCOMM_CFG_CTRL2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE00C)
#define BBPCOMM_CFG_DATA_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE010)
#define BBPCOMM_CFG_INT_MASK_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE030)
#define BBPCOMM_CFG_INT_CLR_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE034)
#define BBPCOMM_CFG_INT_ALM_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE038)
#define BBPCOMM_MEM_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE03C)
#define BBPCOMM_BBP_CFG_EN_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE0FC)
#define BBPCOMM_L_CFG_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE100)
#define BBPCOMM_T_CFG_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE104)
#define BBPCOMM_W_CFG_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE108)
#define BBPCOMM_G1_CFG_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE10C)
#define BBPCOMM_G2_CFG_CTRL_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE110)
#define BBPCOMM_L_CFG_DATA0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE160)
#define BBPCOMM_L_CFG_DATA1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE164)
#define BBPCOMM_L_CFG_DATA2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE168)
#define BBPCOMM_L_CFG_DATA3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE16C)
#define BBPCOMM_L_CFG_DATA4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE170)
#define BBPCOMM_L_CFG_DATA5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE174)
#define BBPCOMM_L_CFG_DATA6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE178)
#define BBPCOMM_L_CFG_DATA7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE17C)
#define BBPCOMM_T_CFG_DATA0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE180)
#define BBPCOMM_T_CFG_DATA1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE184)
#define BBPCOMM_T_CFG_DATA2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE188)
#define BBPCOMM_T_CFG_DATA3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE18C)
#define BBPCOMM_T_CFG_DATA4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE190)
#define BBPCOMM_T_CFG_DATA5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE194)
#define BBPCOMM_T_CFG_DATA6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE198)
#define BBPCOMM_T_CFG_DATA7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE19C)
#define BBPCOMM_W_CFG_DATA0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1A0)
#define BBPCOMM_W_CFG_DATA1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1A4)
#define BBPCOMM_W_CFG_DATA2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1A8)
#define BBPCOMM_W_CFG_DATA3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1AC)
#define BBPCOMM_W_CFG_DATA4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1B0)
#define BBPCOMM_W_CFG_DATA5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1B4)
#define BBPCOMM_W_CFG_DATA6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1B8)
#define BBPCOMM_W_CFG_DATA7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1BC)
#define BBPCOMM_G1_CFG_DATA0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1C0)
#define BBPCOMM_G1_CFG_DATA1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1C4)
#define BBPCOMM_G1_CFG_DATA2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1C8)
#define BBPCOMM_G1_CFG_DATA3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1CC)
#define BBPCOMM_G1_CFG_DATA4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1D0)
#define BBPCOMM_G1_CFG_DATA5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1D4)
#define BBPCOMM_G1_CFG_DATA6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1D8)
#define BBPCOMM_G1_CFG_DATA7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1DC)
#define BBPCOMM_G2_CFG_DATA0_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1E0)
#define BBPCOMM_G2_CFG_DATA1_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1E4)
#define BBPCOMM_G2_CFG_DATA2_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1E8)
#define BBPCOMM_G2_CFG_DATA3_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1EC)
#define BBPCOMM_G2_CFG_DATA4_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1F0)
#define BBPCOMM_G2_CFG_DATA5_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1F4)
#define BBPCOMM_G2_CFG_DATA6_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1F8)
#define BBPCOMM_G2_CFG_DATA7_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE1FC)
#define BBPCOMM_CFG_INT_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE200)
#define BBPCOMM_FIFO_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE204)
#define BBPCOMM_BBP_RW_STATE_ADDR (SOC_BBP_COMM_BASE_ADDR + 0xE208)
typedef union
{
    unsigned long c0_primary_mode_ind_reg;
    struct
    {
        unsigned long c0_primary_mode_ind : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_PRIMARY_MODE_IND_UNION;
#define BBPCOMM_C0_PRIMARY_MODE_IND_c0_primary_mode_ind_START (0)
#define BBPCOMM_C0_PRIMARY_MODE_IND_c0_primary_mode_ind_END (2)
typedef union
{
    unsigned long c0_second_mode_ind_reg;
    struct
    {
        unsigned long c0_second_mode_ind : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_SECOND_MODE_IND_UNION;
#define BBPCOMM_C0_SECOND_MODE_IND_c0_second_mode_ind_START (0)
#define BBPCOMM_C0_SECOND_MODE_IND_c0_second_mode_ind_END (2)
typedef union
{
    unsigned long c0_afc_pdm_select_mask_reg;
    struct
    {
        unsigned long c0_afc_pdm_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_AFC_PDM_SELECT_MASK_UNION;
#define BBPCOMM_C0_AFC_PDM_SELECT_MASK_c0_afc_pdm_select_mask_START (0)
#define BBPCOMM_C0_AFC_PDM_SELECT_MASK_c0_afc_pdm_select_mask_END (2)
typedef union
{
    unsigned long c0_ant_switch_pa_select_mask_reg;
    struct
    {
        unsigned long c0_ant_switch_pa_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_ANT_SWITCH_PA_SELECT_MASK_UNION;
#define BBPCOMM_C0_ANT_SWITCH_PA_SELECT_MASK_c0_ant_switch_pa_select_mask_START (0)
#define BBPCOMM_C0_ANT_SWITCH_PA_SELECT_MASK_c0_ant_switch_pa_select_mask_END (2)
typedef union
{
    unsigned long c0_rfic_select_mask_reg;
    struct
    {
        unsigned long c0_rfic_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_RFIC_SELECT_MASK_UNION;
#define BBPCOMM_C0_RFIC_SELECT_MASK_c0_rfic_select_mask_START (0)
#define BBPCOMM_C0_RFIC_SELECT_MASK_c0_rfic_select_mask_END (2)
typedef union
{
    unsigned long c0_mipi_select_mask_reg;
    struct
    {
        unsigned long c0_mipi_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_MIPI_SELECT_MASK_UNION;
#define BBPCOMM_C0_MIPI_SELECT_MASK_c0_mipi_select_mask_START (0)
#define BBPCOMM_C0_MIPI_SELECT_MASK_c0_mipi_select_mask_END (2)
typedef union
{
    unsigned long c0_abb_select_mask_reg;
    struct
    {
        unsigned long c0_abb_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_ABB_SELECT_MASK_UNION;
#define BBPCOMM_C0_ABB_SELECT_MASK_c0_abb_select_mask_START (0)
#define BBPCOMM_C0_ABB_SELECT_MASK_c0_abb_select_mask_END (2)
typedef union
{
    unsigned long c0_pmu_select_mask_reg;
    struct
    {
        unsigned long c0_pmu_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C0_PMU_SELECT_MASK_UNION;
#define BBPCOMM_C0_PMU_SELECT_MASK_c0_pmu_select_mask_START (0)
#define BBPCOMM_C0_PMU_SELECT_MASK_c0_pmu_select_mask_END (2)
typedef union
{
    unsigned long dsp_c0_sel_mask_reg;
    struct
    {
        unsigned long dsp_c0_sel_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_DSP_C0_SEL_MASK_UNION;
#define BBPCOMM_DSP_C0_SEL_MASK_dsp_c0_sel_mask_START (0)
#define BBPCOMM_DSP_C0_SEL_MASK_dsp_c0_sel_mask_END (2)
typedef union
{
    unsigned long dsp_rfic0_rstn_reg;
    struct
    {
        unsigned long dsp_rfic0_rstn : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_RFIC0_RSTN_UNION;
#define BBPCOMM_DSP_RFIC0_RSTN_dsp_rfic0_rstn_START (0)
#define BBPCOMM_DSP_RFIC0_RSTN_dsp_rfic0_rstn_END (0)
typedef union
{
    unsigned long c0_second_afc_mode_reg;
    struct
    {
        unsigned long c0_second_afc_mode : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_C0_SECOND_AFC_MODE_UNION;
#define BBPCOMM_C0_SECOND_AFC_MODE_c0_second_afc_mode_START (0)
#define BBPCOMM_C0_SECOND_AFC_MODE_c0_second_afc_mode_END (0)
typedef union
{
    unsigned long mipi0_rd_overtime_flag_dsp_reg;
    struct
    {
        unsigned long mipi0_rd_overtime_flag_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI0_RD_OVERTIME_FLAG_DSP_UNION;
#define BBPCOMM_MIPI0_RD_OVERTIME_FLAG_DSP_mipi0_rd_overtime_flag_dsp_START (0)
#define BBPCOMM_MIPI0_RD_OVERTIME_FLAG_DSP_mipi0_rd_overtime_flag_dsp_END (0)
typedef union
{
    unsigned long ssi0_rd_overtime_flag_dsp_reg;
    struct
    {
        unsigned long ssi0_rd_overtime_flag_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_SSI0_RD_OVERTIME_FLAG_DSP_UNION;
#define BBPCOMM_SSI0_RD_OVERTIME_FLAG_DSP_ssi0_rd_overtime_flag_dsp_START (0)
#define BBPCOMM_SSI0_RD_OVERTIME_FLAG_DSP_ssi0_rd_overtime_flag_dsp_END (0)
typedef union
{
    unsigned long mipi0_rd_overtime_clr_reg;
    struct
    {
        unsigned long mipi0_rd_overtime_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI0_RD_OVERTIME_CLR_UNION;
#define BBPCOMM_MIPI0_RD_OVERTIME_CLR_mipi0_rd_overtime_clr_imi_START (0)
#define BBPCOMM_MIPI0_RD_OVERTIME_CLR_mipi0_rd_overtime_clr_imi_END (0)
typedef union
{
    unsigned long ssi0_rd_overtime_clr_reg;
    struct
    {
        unsigned long ssi0_rd_overtime_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_SSI0_RD_OVERTIME_CLR_UNION;
#define BBPCOMM_SSI0_RD_OVERTIME_CLR_ssi0_rd_overtime_clr_imi_START (0)
#define BBPCOMM_SSI0_RD_OVERTIME_CLR_ssi0_rd_overtime_clr_imi_END (0)
typedef union
{
    unsigned long rd_result_flag_rfic0_reg;
    struct
    {
        unsigned long rd_result_flag_rfic0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_RFIC0_UNION;
#define BBPCOMM_RD_RESULT_FLAG_RFIC0_rd_result_flag_rfic0_START (0)
#define BBPCOMM_RD_RESULT_FLAG_RFIC0_rd_result_flag_rfic0_END (0)
typedef union
{
    unsigned long rd_result_flag_rfic0_clr_reg;
    struct
    {
        unsigned long rd_result_flag_rfic0_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_RFIC0_CLR_UNION;
#define BBPCOMM_RD_RESULT_FLAG_RFIC0_CLR_rd_result_flag_rfic0_clr_START (0)
#define BBPCOMM_RD_RESULT_FLAG_RFIC0_CLR_rd_result_flag_rfic0_clr_END (0)
typedef union
{
    unsigned long rd_result_flag_mipi0_reg;
    struct
    {
        unsigned long rd_result_flag_mipi0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_MIPI0_UNION;
#define BBPCOMM_RD_RESULT_FLAG_MIPI0_rd_result_flag_mipi0_START (0)
#define BBPCOMM_RD_RESULT_FLAG_MIPI0_rd_result_flag_mipi0_END (0)
typedef union
{
    unsigned long rd_result_flag_mipi0_clr_reg;
    struct
    {
        unsigned long rd_result_flag_mipi0_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_MIPI0_CLR_UNION;
#define BBPCOMM_RD_RESULT_FLAG_MIPI0_CLR_rd_result_flag_mipi0_clr_START (0)
#define BBPCOMM_RD_RESULT_FLAG_MIPI0_CLR_rd_result_flag_mipi0_clr_END (0)
typedef union
{
    unsigned long rd_end_flag_mipi0_soft_reg;
    struct
    {
        unsigned long rd_end_flag_mipi0_soft : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_END_FLAG_MIPI0_SOFT_UNION;
#define BBPCOMM_RD_END_FLAG_MIPI0_SOFT_rd_end_flag_mipi0_soft_START (0)
#define BBPCOMM_RD_END_FLAG_MIPI0_SOFT_rd_end_flag_mipi0_soft_END (0)
typedef union
{
    unsigned long mipi0_grant_dsp_reg;
    struct
    {
        unsigned long mipi0_grant_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI0_GRANT_DSP_UNION;
#define BBPCOMM_MIPI0_GRANT_DSP_mipi0_grant_dsp_START (0)
#define BBPCOMM_MIPI0_GRANT_DSP_mipi0_grant_dsp_END (0)
typedef union
{
    unsigned long dsp_mipi0_en_imi_reg;
    struct
    {
        unsigned long dsp_mipi0_en_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI0_EN_IMI_UNION;
#define BBPCOMM_DSP_MIPI0_EN_IMI_dsp_mipi0_en_imi_START (0)
#define BBPCOMM_DSP_MIPI0_EN_IMI_dsp_mipi0_en_imi_END (0)
typedef union
{
    unsigned long dsp_mipi0_cfg_ind_imi_reg;
    struct
    {
        unsigned long dsp_mipi0_cfg_ind_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI0_CFG_IND_IMI_UNION;
#define BBPCOMM_DSP_MIPI0_CFG_IND_IMI_dsp_mipi0_cfg_ind_imi_START (0)
#define BBPCOMM_DSP_MIPI0_CFG_IND_IMI_dsp_mipi0_cfg_ind_imi_END (0)
typedef union
{
    unsigned long dsp_mipi0_rd_clr_reg;
    struct
    {
        unsigned long dsp_mipi0_rd_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI0_RD_CLR_UNION;
#define BBPCOMM_DSP_MIPI0_RD_CLR_dsp_mipi0_rd_clr_START (0)
#define BBPCOMM_DSP_MIPI0_RD_CLR_dsp_mipi0_rd_clr_END (0)
typedef union
{
    unsigned long abb0_line_control_cmd_reg;
    struct
    {
        unsigned long abb0_line_control_cmd_sel : 1;
        unsigned long abb0_mode_sel_cmd : 3;
        unsigned long abb0_tx_en_cmd : 1;
        unsigned long abb0_rxa_en_cmd : 1;
        unsigned long abb0_rxb_en_cmd : 1;
        unsigned long abb0_blka_en_cmd : 1;
        unsigned long abb0_blkb_en_cmd : 1;
        unsigned long reserved : 23;
    } reg;
} BBPCOMM_ABB0_LINE_CONTROL_CMD_UNION;
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_line_control_cmd_sel_START (0)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_line_control_cmd_sel_END (0)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_mode_sel_cmd_START (1)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_mode_sel_cmd_END (3)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_tx_en_cmd_START (4)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_tx_en_cmd_END (4)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_rxa_en_cmd_START (5)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_rxa_en_cmd_END (5)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_rxb_en_cmd_START (6)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_rxb_en_cmd_END (6)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_blka_en_cmd_START (7)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_blka_en_cmd_END (7)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_blkb_en_cmd_START (8)
#define BBPCOMM_ABB0_LINE_CONTROL_CMD_abb0_blkb_en_cmd_END (8)
typedef union
{
    unsigned long ch0_bbp_sel_reg;
    struct
    {
        unsigned long ch0_bbp_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_CH0_BBP_SEL_UNION;
#define BBPCOMM_CH0_BBP_SEL_ch0_bbp_sel_START (0)
#define BBPCOMM_CH0_BBP_SEL_ch0_bbp_sel_END (2)
typedef union
{
    unsigned long cpu_mipi0_func_sel_reg;
    struct
    {
        unsigned long cpu_mipi0_func_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI0_FUNC_SEL_UNION;
#define BBPCOMM_CPU_MIPI0_FUNC_SEL_cpu_mipi0_func_sel_START (0)
#define BBPCOMM_CPU_MIPI0_FUNC_SEL_cpu_mipi0_func_sel_END (0)
typedef union
{
    unsigned long cpu_mipi0_test_func_reg;
    struct
    {
        unsigned long cpu_mipi0_test_func : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI0_TEST_FUNC_UNION;
#define BBPCOMM_CPU_MIPI0_TEST_FUNC_cpu_mipi0_test_func_START (0)
#define BBPCOMM_CPU_MIPI0_TEST_FUNC_cpu_mipi0_test_func_END (0)
typedef union
{
    unsigned long cpu_mipi0_sclk_test_reg;
    struct
    {
        unsigned long cpu_mipi0_sclk_test : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI0_SCLK_TEST_UNION;
#define BBPCOMM_CPU_MIPI0_SCLK_TEST_cpu_mipi0_sclk_test_START (0)
#define BBPCOMM_CPU_MIPI0_SCLK_TEST_cpu_mipi0_sclk_test_END (0)
typedef union
{
    unsigned long cpu_mipi0_sdata_test_reg;
    struct
    {
        unsigned long cpu_mipi0_sdata_test : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI0_SDATA_TEST_UNION;
#define BBPCOMM_CPU_MIPI0_SDATA_TEST_cpu_mipi0_sdata_test_START (0)
#define BBPCOMM_CPU_MIPI0_SDATA_TEST_cpu_mipi0_sdata_test_END (0)
typedef union
{
    unsigned long dsp_mipi0_clr_ind_imi_reg;
    struct
    {
        unsigned long dsp_mipi0_clr_ind_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI0_CLR_IND_IMI_UNION;
#define BBPCOMM_DSP_MIPI0_CLR_IND_IMI_dsp_mipi0_clr_ind_imi_START (0)
#define BBPCOMM_DSP_MIPI0_CLR_IND_IMI_dsp_mipi0_clr_ind_imi_END (0)
typedef union
{
    unsigned long cpu_mipi0_fifo_clr_imi_reg;
    struct
    {
        unsigned long cpu_mipi0_fifo_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI0_FIFO_CLR_IMI_UNION;
#define BBPCOMM_CPU_MIPI0_FIFO_CLR_IMI_cpu_mipi0_fifo_clr_imi_START (0)
#define BBPCOMM_CPU_MIPI0_FIFO_CLR_IMI_cpu_mipi0_fifo_clr_imi_END (0)
typedef union
{
    unsigned long cpu_ssi0_fifo_clr_imi_reg;
    struct
    {
        unsigned long cpu_ssi0_fifo_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_SSI0_FIFO_CLR_IMI_UNION;
#define BBPCOMM_CPU_SSI0_FIFO_CLR_IMI_cpu_ssi0_fifo_clr_imi_START (0)
#define BBPCOMM_CPU_SSI0_FIFO_CLR_IMI_cpu_ssi0_fifo_clr_imi_END (0)
typedef union
{
    unsigned long cpu_rx0_tx0_ckg_bypass_reg;
    struct
    {
        unsigned long cpu_rx0_lte_ckg_bypass : 1;
        unsigned long cpu_rx0_tds_ckg_bypass : 1;
        unsigned long cpu_rx0_w_ckg_bypass : 1;
        unsigned long cpu_rx0_g1_ckg_bypass : 1;
        unsigned long cpu_rx0_g2_ckg_bypass : 1;
        unsigned long cpu_tx0_lte_ckg_bypass : 1;
        unsigned long cpu_tx0_tds_ckg_bypass : 1;
        unsigned long cpu_tx0_w_ckg_bypass : 1;
        unsigned long cpu_tx0_g1_ckg_bypass : 1;
        unsigned long cpu_tx0_g2_ckg_bypass : 1;
        unsigned long cpu_rx0_c_ckg_bypass : 1;
        unsigned long cpu_tx0_c_ckg_bypass : 1;
        unsigned long reserved : 20;
    } reg;
} BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_UNION;
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_lte_ckg_bypass_START (0)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_lte_ckg_bypass_END (0)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_tds_ckg_bypass_START (1)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_tds_ckg_bypass_END (1)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_w_ckg_bypass_START (2)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_w_ckg_bypass_END (2)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_g1_ckg_bypass_START (3)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_g1_ckg_bypass_END (3)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_g2_ckg_bypass_START (4)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_g2_ckg_bypass_END (4)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_lte_ckg_bypass_START (5)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_lte_ckg_bypass_END (5)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_tds_ckg_bypass_START (6)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_tds_ckg_bypass_END (6)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_w_ckg_bypass_START (7)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_w_ckg_bypass_END (7)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_g1_ckg_bypass_START (8)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_g1_ckg_bypass_END (8)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_g2_ckg_bypass_START (9)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_g2_ckg_bypass_END (9)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_c_ckg_bypass_START (10)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_rx0_c_ckg_bypass_END (10)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_c_ckg_bypass_START (11)
#define BBPCOMM_CPU_RX0_TX0_CKG_BYPASS_cpu_tx0_c_ckg_bypass_END (11)
typedef union
{
    unsigned long c1_primary_mode_ind_reg;
    struct
    {
        unsigned long c1_primary_mode_ind : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_PRIMARY_MODE_IND_UNION;
#define BBPCOMM_C1_PRIMARY_MODE_IND_c1_primary_mode_ind_START (0)
#define BBPCOMM_C1_PRIMARY_MODE_IND_c1_primary_mode_ind_END (2)
typedef union
{
    unsigned long c1_second_mode_ind_reg;
    struct
    {
        unsigned long c1_second_mode_ind : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_SECOND_MODE_IND_UNION;
#define BBPCOMM_C1_SECOND_MODE_IND_c1_second_mode_ind_START (0)
#define BBPCOMM_C1_SECOND_MODE_IND_c1_second_mode_ind_END (2)
typedef union
{
    unsigned long c1_afc_pdm_select_mask_reg;
    struct
    {
        unsigned long c1_afc_pdm_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_AFC_PDM_SELECT_MASK_UNION;
#define BBPCOMM_C1_AFC_PDM_SELECT_MASK_c1_afc_pdm_select_mask_START (0)
#define BBPCOMM_C1_AFC_PDM_SELECT_MASK_c1_afc_pdm_select_mask_END (2)
typedef union
{
    unsigned long c1_ant_switch_pa_select_mask_reg;
    struct
    {
        unsigned long c1_ant_switch_pa_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_ANT_SWITCH_PA_SELECT_MASK_UNION;
#define BBPCOMM_C1_ANT_SWITCH_PA_SELECT_MASK_c1_ant_switch_pa_select_mask_START (0)
#define BBPCOMM_C1_ANT_SWITCH_PA_SELECT_MASK_c1_ant_switch_pa_select_mask_END (2)
typedef union
{
    unsigned long c1_rfic_select_mask_reg;
    struct
    {
        unsigned long c1_rfic_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_RFIC_SELECT_MASK_UNION;
#define BBPCOMM_C1_RFIC_SELECT_MASK_c1_rfic_select_mask_START (0)
#define BBPCOMM_C1_RFIC_SELECT_MASK_c1_rfic_select_mask_END (2)
typedef union
{
    unsigned long c1_mipi_select_mask_reg;
    struct
    {
        unsigned long c1_mipi_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_MIPI_SELECT_MASK_UNION;
#define BBPCOMM_C1_MIPI_SELECT_MASK_c1_mipi_select_mask_START (0)
#define BBPCOMM_C1_MIPI_SELECT_MASK_c1_mipi_select_mask_END (2)
typedef union
{
    unsigned long c1_abb_select_mask_reg;
    struct
    {
        unsigned long c1_abb_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_ABB_SELECT_MASK_UNION;
#define BBPCOMM_C1_ABB_SELECT_MASK_c1_abb_select_mask_START (0)
#define BBPCOMM_C1_ABB_SELECT_MASK_c1_abb_select_mask_END (2)
typedef union
{
    unsigned long c1_pmu_select_mask_reg;
    struct
    {
        unsigned long c1_pmu_select_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_C1_PMU_SELECT_MASK_UNION;
#define BBPCOMM_C1_PMU_SELECT_MASK_c1_pmu_select_mask_START (0)
#define BBPCOMM_C1_PMU_SELECT_MASK_c1_pmu_select_mask_END (2)
typedef union
{
    unsigned long dsp_c1_sel_mask_reg;
    struct
    {
        unsigned long dsp_c1_sel_mask : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_DSP_C1_SEL_MASK_UNION;
#define BBPCOMM_DSP_C1_SEL_MASK_dsp_c1_sel_mask_START (0)
#define BBPCOMM_DSP_C1_SEL_MASK_dsp_c1_sel_mask_END (2)
typedef union
{
    unsigned long dsp_rfic1_rstn_reg;
    struct
    {
        unsigned long dsp_rfic1_rstn : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_RFIC1_RSTN_UNION;
#define BBPCOMM_DSP_RFIC1_RSTN_dsp_rfic1_rstn_START (0)
#define BBPCOMM_DSP_RFIC1_RSTN_dsp_rfic1_rstn_END (0)
typedef union
{
    unsigned long c1_second_afc_mode_reg;
    struct
    {
        unsigned long c1_second_afc_mode : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_C1_SECOND_AFC_MODE_UNION;
#define BBPCOMM_C1_SECOND_AFC_MODE_c1_second_afc_mode_START (0)
#define BBPCOMM_C1_SECOND_AFC_MODE_c1_second_afc_mode_END (0)
typedef union
{
    unsigned long mipi1_rd_overtime_flag_dsp_reg;
    struct
    {
        unsigned long mipi1_rd_overtime_flag_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI1_RD_OVERTIME_FLAG_DSP_UNION;
#define BBPCOMM_MIPI1_RD_OVERTIME_FLAG_DSP_mipi1_rd_overtime_flag_dsp_START (0)
#define BBPCOMM_MIPI1_RD_OVERTIME_FLAG_DSP_mipi1_rd_overtime_flag_dsp_END (0)
typedef union
{
    unsigned long ssi1_rd_overtime_flag_dsp_reg;
    struct
    {
        unsigned long ssi1_rd_overtime_flag_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_SSI1_RD_OVERTIME_FLAG_DSP_UNION;
#define BBPCOMM_SSI1_RD_OVERTIME_FLAG_DSP_ssi1_rd_overtime_flag_dsp_START (0)
#define BBPCOMM_SSI1_RD_OVERTIME_FLAG_DSP_ssi1_rd_overtime_flag_dsp_END (0)
typedef union
{
    unsigned long mipi1_rd_overtime_clr_reg;
    struct
    {
        unsigned long mipi1_rd_overtime_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI1_RD_OVERTIME_CLR_UNION;
#define BBPCOMM_MIPI1_RD_OVERTIME_CLR_mipi1_rd_overtime_clr_imi_START (0)
#define BBPCOMM_MIPI1_RD_OVERTIME_CLR_mipi1_rd_overtime_clr_imi_END (0)
typedef union
{
    unsigned long ssi1_rd_overtime_clr_reg;
    struct
    {
        unsigned long ssi1_rd_overtime_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_SSI1_RD_OVERTIME_CLR_UNION;
#define BBPCOMM_SSI1_RD_OVERTIME_CLR_ssi1_rd_overtime_clr_imi_START (0)
#define BBPCOMM_SSI1_RD_OVERTIME_CLR_ssi1_rd_overtime_clr_imi_END (0)
typedef union
{
    unsigned long rd_result_flag_rfic1_reg;
    struct
    {
        unsigned long rd_result_flag_rfic1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_RFIC1_UNION;
#define BBPCOMM_RD_RESULT_FLAG_RFIC1_rd_result_flag_rfic1_START (0)
#define BBPCOMM_RD_RESULT_FLAG_RFIC1_rd_result_flag_rfic1_END (0)
typedef union
{
    unsigned long rd_result_flag_rfic1_clr_reg;
    struct
    {
        unsigned long rd_result_flag_rfic1_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_RFIC1_CLR_UNION;
#define BBPCOMM_RD_RESULT_FLAG_RFIC1_CLR_rd_result_flag_rfic1_clr_START (0)
#define BBPCOMM_RD_RESULT_FLAG_RFIC1_CLR_rd_result_flag_rfic1_clr_END (0)
typedef union
{
    unsigned long rd_result_flag_mipi1_reg;
    struct
    {
        unsigned long rd_result_flag_mipi1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_MIPI1_UNION;
#define BBPCOMM_RD_RESULT_FLAG_MIPI1_rd_result_flag_mipi1_START (0)
#define BBPCOMM_RD_RESULT_FLAG_MIPI1_rd_result_flag_mipi1_END (0)
typedef union
{
    unsigned long rd_result_flag_mipi1_clr_reg;
    struct
    {
        unsigned long rd_result_flag_mipi1_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_RESULT_FLAG_MIPI1_CLR_UNION;
#define BBPCOMM_RD_RESULT_FLAG_MIPI1_CLR_rd_result_flag_mipi1_clr_START (0)
#define BBPCOMM_RD_RESULT_FLAG_MIPI1_CLR_rd_result_flag_mipi1_clr_END (0)
typedef union
{
    unsigned long rd_end_flag_mipi1_soft_reg;
    struct
    {
        unsigned long rd_end_flag_mipi1_soft : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_RD_END_FLAG_MIPI1_SOFT_UNION;
#define BBPCOMM_RD_END_FLAG_MIPI1_SOFT_rd_end_flag_mipi1_soft_START (0)
#define BBPCOMM_RD_END_FLAG_MIPI1_SOFT_rd_end_flag_mipi1_soft_END (0)
typedef union
{
    unsigned long mipi1_grant_dsp_reg;
    struct
    {
        unsigned long mipi1_grant_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI1_GRANT_DSP_UNION;
#define BBPCOMM_MIPI1_GRANT_DSP_mipi1_grant_dsp_START (0)
#define BBPCOMM_MIPI1_GRANT_DSP_mipi1_grant_dsp_END (0)
typedef union
{
    unsigned long dsp_mipi1_en_imi_reg;
    struct
    {
        unsigned long dsp_mipi1_en_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI1_EN_IMI_UNION;
#define BBPCOMM_DSP_MIPI1_EN_IMI_dsp_mipi1_en_imi_START (0)
#define BBPCOMM_DSP_MIPI1_EN_IMI_dsp_mipi1_en_imi_END (0)
typedef union
{
    unsigned long dsp_mipi1_cfg_ind_imi_reg;
    struct
    {
        unsigned long dsp_mipi1_cfg_ind_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI1_CFG_IND_IMI_UNION;
#define BBPCOMM_DSP_MIPI1_CFG_IND_IMI_dsp_mipi1_cfg_ind_imi_START (0)
#define BBPCOMM_DSP_MIPI1_CFG_IND_IMI_dsp_mipi1_cfg_ind_imi_END (0)
typedef union
{
    unsigned long dsp_mipi1_rd_clr_reg;
    struct
    {
        unsigned long dsp_mipi1_rd_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI1_RD_CLR_UNION;
#define BBPCOMM_DSP_MIPI1_RD_CLR_dsp_mipi1_rd_clr_START (0)
#define BBPCOMM_DSP_MIPI1_RD_CLR_dsp_mipi1_rd_clr_END (0)
typedef union
{
    unsigned long abb1_line_control_cmd_reg;
    struct
    {
        unsigned long abb1_line_control_cmd_sel : 1;
        unsigned long abb1_mode_sel_cmd : 3;
        unsigned long abb1_tx_en_cmd : 1;
        unsigned long abb1_rxa_en_cmd : 1;
        unsigned long abb1_rxb_en_cmd : 1;
        unsigned long abb1_blka_en_cmd : 1;
        unsigned long abb1_blkb_en_cmd : 1;
        unsigned long reserved : 23;
    } reg;
} BBPCOMM_ABB1_LINE_CONTROL_CMD_UNION;
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_line_control_cmd_sel_START (0)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_line_control_cmd_sel_END (0)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_mode_sel_cmd_START (1)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_mode_sel_cmd_END (3)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_tx_en_cmd_START (4)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_tx_en_cmd_END (4)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_rxa_en_cmd_START (5)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_rxa_en_cmd_END (5)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_rxb_en_cmd_START (6)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_rxb_en_cmd_END (6)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_blka_en_cmd_START (7)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_blka_en_cmd_END (7)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_blkb_en_cmd_START (8)
#define BBPCOMM_ABB1_LINE_CONTROL_CMD_abb1_blkb_en_cmd_END (8)
typedef union
{
    unsigned long ch1_bbp_sel_reg;
    struct
    {
        unsigned long ch1_bbp_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_CH1_BBP_SEL_UNION;
#define BBPCOMM_CH1_BBP_SEL_ch1_bbp_sel_START (0)
#define BBPCOMM_CH1_BBP_SEL_ch1_bbp_sel_END (2)
typedef union
{
    unsigned long cpu_mipi1_func_sel_reg;
    struct
    {
        unsigned long cpu_mipi1_func_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI1_FUNC_SEL_UNION;
#define BBPCOMM_CPU_MIPI1_FUNC_SEL_cpu_mipi1_func_sel_START (0)
#define BBPCOMM_CPU_MIPI1_FUNC_SEL_cpu_mipi1_func_sel_END (0)
typedef union
{
    unsigned long cpu_mipi1_test_func_reg;
    struct
    {
        unsigned long cpu_mipi1_test_func : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI1_TEST_FUNC_UNION;
#define BBPCOMM_CPU_MIPI1_TEST_FUNC_cpu_mipi1_test_func_START (0)
#define BBPCOMM_CPU_MIPI1_TEST_FUNC_cpu_mipi1_test_func_END (0)
typedef union
{
    unsigned long cpu_mipi1_sclk_test_reg;
    struct
    {
        unsigned long cpu_mipi1_sclk_test : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI1_SCLK_TEST_UNION;
#define BBPCOMM_CPU_MIPI1_SCLK_TEST_cpu_mipi1_sclk_test_START (0)
#define BBPCOMM_CPU_MIPI1_SCLK_TEST_cpu_mipi1_sclk_test_END (0)
typedef union
{
    unsigned long cpu_mipi1_sdata_test_reg;
    struct
    {
        unsigned long cpu_mipi1_sdata_test : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI1_SDATA_TEST_UNION;
#define BBPCOMM_CPU_MIPI1_SDATA_TEST_cpu_mipi1_sdata_test_START (0)
#define BBPCOMM_CPU_MIPI1_SDATA_TEST_cpu_mipi1_sdata_test_END (0)
typedef union
{
    unsigned long dsp_mipi1_clr_ind_imi_reg;
    struct
    {
        unsigned long dsp_mipi1_clr_ind_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_MIPI1_CLR_IND_IMI_UNION;
#define BBPCOMM_DSP_MIPI1_CLR_IND_IMI_dsp_mipi1_clr_ind_imi_START (0)
#define BBPCOMM_DSP_MIPI1_CLR_IND_IMI_dsp_mipi1_clr_ind_imi_END (0)
typedef union
{
    unsigned long cpu_mipi1_fifo_clr_imi_reg;
    struct
    {
        unsigned long cpu_mipi1_fifo_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_MIPI1_FIFO_CLR_IMI_UNION;
#define BBPCOMM_CPU_MIPI1_FIFO_CLR_IMI_cpu_mipi1_fifo_clr_imi_START (0)
#define BBPCOMM_CPU_MIPI1_FIFO_CLR_IMI_cpu_mipi1_fifo_clr_imi_END (0)
typedef union
{
    unsigned long cpu_ssi1_fifo_clr_imi_reg;
    struct
    {
        unsigned long cpu_ssi1_fifo_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_SSI1_FIFO_CLR_IMI_UNION;
#define BBPCOMM_CPU_SSI1_FIFO_CLR_IMI_cpu_ssi1_fifo_clr_imi_START (0)
#define BBPCOMM_CPU_SSI1_FIFO_CLR_IMI_cpu_ssi1_fifo_clr_imi_END (0)
typedef union
{
    unsigned long cpu_rx1_tx1_ckg_bypass_reg;
    struct
    {
        unsigned long cpu_rx1_lte_ckg_bypass : 1;
        unsigned long cpu_rx1_tds_ckg_bypass : 1;
        unsigned long cpu_rx1_w_ckg_bypass : 1;
        unsigned long cpu_rx1_g1_ckg_bypass : 1;
        unsigned long cpu_rx1_g2_ckg_bypass : 1;
        unsigned long cpu_tx1_lte_ckg_bypass : 1;
        unsigned long cpu_tx1_tds_ckg_bypass : 1;
        unsigned long cpu_tx1_w_ckg_bypass : 1;
        unsigned long cpu_tx1_g1_ckg_bypass : 1;
        unsigned long cpu_tx1_g2_ckg_bypass : 1;
        unsigned long cpu_rx1_c_ckg_bypass : 1;
        unsigned long cpu_tx1_c_ckg_bypass : 1;
        unsigned long reserved : 20;
    } reg;
} BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_UNION;
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_lte_ckg_bypass_START (0)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_lte_ckg_bypass_END (0)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_tds_ckg_bypass_START (1)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_tds_ckg_bypass_END (1)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_w_ckg_bypass_START (2)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_w_ckg_bypass_END (2)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_g1_ckg_bypass_START (3)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_g1_ckg_bypass_END (3)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_g2_ckg_bypass_START (4)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_g2_ckg_bypass_END (4)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_lte_ckg_bypass_START (5)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_lte_ckg_bypass_END (5)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_tds_ckg_bypass_START (6)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_tds_ckg_bypass_END (6)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_w_ckg_bypass_START (7)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_w_ckg_bypass_END (7)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_g1_ckg_bypass_START (8)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_g1_ckg_bypass_END (8)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_g2_ckg_bypass_START (9)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_g2_ckg_bypass_END (9)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_c_ckg_bypass_START (10)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_rx1_c_ckg_bypass_END (10)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_c_ckg_bypass_START (11)
#define BBPCOMM_CPU_RX1_TX1_CKG_BYPASS_cpu_tx1_c_ckg_bypass_END (11)
typedef union
{
    unsigned long timing_get_ind_reg;
    struct
    {
        unsigned long timing_get_ind : 1;
        unsigned long reserved_0 : 3;
        unsigned long timing_get_c_sel : 2;
        unsigned long reserved_1 : 26;
    } reg;
} BBPCOMM_TIMING_GET_IND_UNION;
#define BBPCOMM_TIMING_GET_IND_timing_get_ind_START (0)
#define BBPCOMM_TIMING_GET_IND_timing_get_ind_END (0)
#define BBPCOMM_TIMING_GET_IND_timing_get_c_sel_START (4)
#define BBPCOMM_TIMING_GET_IND_timing_get_c_sel_END (5)
typedef union
{
    unsigned long timing_clear_reg;
    struct
    {
        unsigned long timing_clear : 1;
        unsigned long comm_32k_timing_clear : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TIMING_CLEAR_UNION;
#define BBPCOMM_TIMING_CLEAR_timing_clear_START (0)
#define BBPCOMM_TIMING_CLEAR_timing_clear_END (0)
#define BBPCOMM_TIMING_CLEAR_comm_32k_timing_clear_START (1)
#define BBPCOMM_TIMING_CLEAR_comm_32k_timing_clear_END (1)
typedef union
{
    unsigned long delay_cnt_reg;
    struct
    {
        unsigned long delay_cnt : 5;
        unsigned long reserved : 27;
    } reg;
} BBPCOMM_DELAY_CNT_UNION;
#define BBPCOMM_DELAY_CNT_delay_cnt_START (0)
#define BBPCOMM_DELAY_CNT_delay_cnt_END (4)
typedef union
{
    unsigned long int_wait_cnt_reg;
    struct
    {
        unsigned long int_wait_cnt : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_WAIT_CNT_UNION;
#define BBPCOMM_INT_WAIT_CNT_int_wait_cnt_START (0)
#define BBPCOMM_INT_WAIT_CNT_int_wait_cnt_END (15)
typedef union
{
    unsigned long ltebbp_input_mask_reg;
    struct
    {
        unsigned long ltebbp_input_mask : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_LTEBBP_INPUT_MASK_UNION;
#define BBPCOMM_LTEBBP_INPUT_MASK_ltebbp_input_mask_START (0)
#define BBPCOMM_LTEBBP_INPUT_MASK_ltebbp_input_mask_END (1)
typedef union
{
    unsigned long wbbp_input_mask_reg;
    struct
    {
        unsigned long wbbp_input_mask : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_WBBP_INPUT_MASK_UNION;
#define BBPCOMM_WBBP_INPUT_MASK_wbbp_input_mask_START (0)
#define BBPCOMM_WBBP_INPUT_MASK_wbbp_input_mask_END (1)
typedef union
{
    unsigned long gmbbp_input_mask_reg;
    struct
    {
        unsigned long gmbbp_input_mask : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GMBBP_INPUT_MASK_UNION;
#define BBPCOMM_GMBBP_INPUT_MASK_gmbbp_input_mask_START (0)
#define BBPCOMM_GMBBP_INPUT_MASK_gmbbp_input_mask_END (1)
typedef union
{
    unsigned long gsbbp_input_mask_reg;
    struct
    {
        unsigned long gsbbp_input_mask : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GSBBP_INPUT_MASK_UNION;
#define BBPCOMM_GSBBP_INPUT_MASK_gsbbp_input_mask_START (0)
#define BBPCOMM_GSBBP_INPUT_MASK_gsbbp_input_mask_END (1)
typedef union
{
    unsigned long tdsbbp_input_mask_reg;
    struct
    {
        unsigned long tdsbbp_input_mask : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TDSBBP_INPUT_MASK_UNION;
#define BBPCOMM_TDSBBP_INPUT_MASK_tdsbbp_input_mask_START (0)
#define BBPCOMM_TDSBBP_INPUT_MASK_tdsbbp_input_mask_END (1)
typedef union
{
    unsigned long timing_valid_reg;
    struct
    {
        unsigned long o_timing_valid : 1;
        unsigned long comm_32k_timing_valid : 1;
        unsigned long overtime_ind : 1;
        unsigned long reserved_0 : 1;
        unsigned long timing_valid_c_sel : 2;
        unsigned long reserved_1 : 26;
    } reg;
} BBPCOMM_TIMING_VALID_UNION;
#define BBPCOMM_TIMING_VALID_o_timing_valid_START (0)
#define BBPCOMM_TIMING_VALID_o_timing_valid_END (0)
#define BBPCOMM_TIMING_VALID_comm_32k_timing_valid_START (1)
#define BBPCOMM_TIMING_VALID_comm_32k_timing_valid_END (1)
#define BBPCOMM_TIMING_VALID_overtime_ind_START (2)
#define BBPCOMM_TIMING_VALID_overtime_ind_END (2)
#define BBPCOMM_TIMING_VALID_timing_valid_c_sel_START (4)
#define BBPCOMM_TIMING_VALID_timing_valid_c_sel_END (5)
typedef union
{
    unsigned long w_timing_dsp_reg;
    struct
    {
        unsigned long w_clk_cnt_dsp : 4;
        unsigned long w_chip_cnt_dsp : 12;
        unsigned long w_slot_cnt_dsp : 4;
        unsigned long w_sfn_dsp : 12;
    } reg;
} BBPCOMM_W_TIMING_DSP_UNION;
#define BBPCOMM_W_TIMING_DSP_w_clk_cnt_dsp_START (0)
#define BBPCOMM_W_TIMING_DSP_w_clk_cnt_dsp_END (3)
#define BBPCOMM_W_TIMING_DSP_w_chip_cnt_dsp_START (4)
#define BBPCOMM_W_TIMING_DSP_w_chip_cnt_dsp_END (15)
#define BBPCOMM_W_TIMING_DSP_w_slot_cnt_dsp_START (16)
#define BBPCOMM_W_TIMING_DSP_w_slot_cnt_dsp_END (19)
#define BBPCOMM_W_TIMING_DSP_w_sfn_dsp_START (20)
#define BBPCOMM_W_TIMING_DSP_w_sfn_dsp_END (31)
typedef union
{
    unsigned long gm_fn_dsp_reg;
    struct
    {
        unsigned long o_gm_fn_dsp : 22;
        unsigned long reserved : 10;
    } reg;
} BBPCOMM_GM_FN_DSP_UNION;
#define BBPCOMM_GM_FN_DSP_o_gm_fn_dsp_START (0)
#define BBPCOMM_GM_FN_DSP_o_gm_fn_dsp_END (21)
typedef union
{
    unsigned long gm_qb_dsp_reg;
    struct
    {
        unsigned long o_gm_qb_dsp : 13;
        unsigned long reserved : 19;
    } reg;
} BBPCOMM_GM_QB_DSP_UNION;
#define BBPCOMM_GM_QB_DSP_o_gm_qb_dsp_START (0)
#define BBPCOMM_GM_QB_DSP_o_gm_qb_dsp_END (12)
typedef union
{
    unsigned long gs_fn_dsp_reg;
    struct
    {
        unsigned long gs_fn_dsp : 22;
        unsigned long reserved : 10;
    } reg;
} BBPCOMM_GS_FN_DSP_UNION;
#define BBPCOMM_GS_FN_DSP_gs_fn_dsp_START (0)
#define BBPCOMM_GS_FN_DSP_gs_fn_dsp_END (21)
typedef union
{
    unsigned long gs_qb_dsp_reg;
    struct
    {
        unsigned long o_gs_qb_dsp : 13;
        unsigned long reserved : 19;
    } reg;
} BBPCOMM_GS_QB_DSP_UNION;
#define BBPCOMM_GS_QB_DSP_o_gs_qb_dsp_START (0)
#define BBPCOMM_GS_QB_DSP_o_gs_qb_dsp_END (12)
typedef union
{
    unsigned long lte_timing_dsp_reg;
    struct
    {
        unsigned long o_lte_sys_ts_cnt_dsp : 15;
        unsigned long reserved_0 : 1;
        unsigned long o_lte_sys_subfrm_cnt_dsp : 4;
        unsigned long o_lte_sfn_dsp : 10;
        unsigned long reserved_1 : 2;
    } reg;
} BBPCOMM_LTE_TIMING_DSP_UNION;
#define BBPCOMM_LTE_TIMING_DSP_o_lte_sys_ts_cnt_dsp_START (0)
#define BBPCOMM_LTE_TIMING_DSP_o_lte_sys_ts_cnt_dsp_END (14)
#define BBPCOMM_LTE_TIMING_DSP_o_lte_sys_subfrm_cnt_dsp_START (16)
#define BBPCOMM_LTE_TIMING_DSP_o_lte_sys_subfrm_cnt_dsp_END (19)
#define BBPCOMM_LTE_TIMING_DSP_o_lte_sfn_dsp_START (20)
#define BBPCOMM_LTE_TIMING_DSP_o_lte_sfn_dsp_END (29)
typedef union
{
    unsigned long tds_timing1_dsp_reg;
    struct
    {
        unsigned long o_tds_timing1_dsp : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_TDS_TIMING1_DSP_UNION;
#define BBPCOMM_TDS_TIMING1_DSP_o_tds_timing1_dsp_START (0)
#define BBPCOMM_TDS_TIMING1_DSP_o_tds_timing1_dsp_END (15)
typedef union
{
    unsigned long tds_timing2_dsp_reg;
    struct
    {
        unsigned long o_tds_timing2_dsp : 20;
        unsigned long reserved : 12;
    } reg;
} BBPCOMM_TDS_TIMING2_DSP_UNION;
#define BBPCOMM_TDS_TIMING2_DSP_o_tds_timing2_dsp_START (0)
#define BBPCOMM_TDS_TIMING2_DSP_o_tds_timing2_dsp_END (19)
typedef union
{
    unsigned long w_intrasys_valid_reg;
    struct
    {
        unsigned long o_w_intrasys_valid : 1;
        unsigned long o_w_intrasys_valid_delay : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_W_INTRASYS_VALID_UNION;
#define BBPCOMM_W_INTRASYS_VALID_o_w_intrasys_valid_START (0)
#define BBPCOMM_W_INTRASYS_VALID_o_w_intrasys_valid_END (0)
#define BBPCOMM_W_INTRASYS_VALID_o_w_intrasys_valid_delay_START (1)
#define BBPCOMM_W_INTRASYS_VALID_o_w_intrasys_valid_delay_END (1)
typedef union
{
    unsigned long gm_intrasys_valid_reg;
    struct
    {
        unsigned long o_gm_intrasys_valid : 1;
        unsigned long o_gm_intrasys_valid_delay : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GM_INTRASYS_VALID_UNION;
#define BBPCOMM_GM_INTRASYS_VALID_o_gm_intrasys_valid_START (0)
#define BBPCOMM_GM_INTRASYS_VALID_o_gm_intrasys_valid_END (0)
#define BBPCOMM_GM_INTRASYS_VALID_o_gm_intrasys_valid_delay_START (1)
#define BBPCOMM_GM_INTRASYS_VALID_o_gm_intrasys_valid_delay_END (1)
typedef union
{
    unsigned long gs_intrasys_valid_reg;
    struct
    {
        unsigned long o_gs_intrasys_valid : 1;
        unsigned long o_gs_intrasys_valid_delay : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GS_INTRASYS_VALID_UNION;
#define BBPCOMM_GS_INTRASYS_VALID_o_gs_intrasys_valid_START (0)
#define BBPCOMM_GS_INTRASYS_VALID_o_gs_intrasys_valid_END (0)
#define BBPCOMM_GS_INTRASYS_VALID_o_gs_intrasys_valid_delay_START (1)
#define BBPCOMM_GS_INTRASYS_VALID_o_gs_intrasys_valid_delay_END (1)
typedef union
{
    unsigned long lte_intrasys_valid_reg;
    struct
    {
        unsigned long o_lte_intrasys_valid : 1;
        unsigned long o_lte_intrasys_valid_delay : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_LTE_INTRASYS_VALID_UNION;
#define BBPCOMM_LTE_INTRASYS_VALID_o_lte_intrasys_valid_START (0)
#define BBPCOMM_LTE_INTRASYS_VALID_o_lte_intrasys_valid_END (0)
#define BBPCOMM_LTE_INTRASYS_VALID_o_lte_intrasys_valid_delay_START (1)
#define BBPCOMM_LTE_INTRASYS_VALID_o_lte_intrasys_valid_delay_END (1)
typedef union
{
    unsigned long tds_intrasys_valid_reg;
    struct
    {
        unsigned long o_tds_intrasys_valid : 1;
        unsigned long o_tds_intrasys_valid_delay : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TDS_INTRASYS_VALID_UNION;
#define BBPCOMM_TDS_INTRASYS_VALID_o_tds_intrasys_valid_START (0)
#define BBPCOMM_TDS_INTRASYS_VALID_o_tds_intrasys_valid_END (0)
#define BBPCOMM_TDS_INTRASYS_VALID_o_tds_intrasys_valid_delay_START (1)
#define BBPCOMM_TDS_INTRASYS_VALID_o_tds_intrasys_valid_delay_END (1)
typedef union
{
    unsigned long rfic_ck_cfg_reg;
    struct
    {
        unsigned long cpu_rfic0_ck_cfg : 3;
        unsigned long cpu_rfic1_ck_cfg : 3;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_RFIC_CK_CFG_UNION;
#define BBPCOMM_RFIC_CK_CFG_cpu_rfic0_ck_cfg_START (0)
#define BBPCOMM_RFIC_CK_CFG_cpu_rfic0_ck_cfg_END (2)
#define BBPCOMM_RFIC_CK_CFG_cpu_rfic1_ck_cfg_START (3)
#define BBPCOMM_RFIC_CK_CFG_cpu_rfic1_ck_cfg_END (5)
typedef union
{
    unsigned long dsp_waittime_reg;
    struct
    {
        unsigned long dsp_mipi_wait_time : 8;
        unsigned long dsp_ssi_wait_time : 8;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_DSP_WAITTIME_UNION;
#define BBPCOMM_DSP_WAITTIME_dsp_mipi_wait_time_START (0)
#define BBPCOMM_DSP_WAITTIME_dsp_mipi_wait_time_END (7)
#define BBPCOMM_DSP_WAITTIME_dsp_ssi_wait_time_START (8)
#define BBPCOMM_DSP_WAITTIME_dsp_ssi_wait_time_END (15)
typedef union
{
    unsigned long dsp_ctu_timing_get_ind_reg;
    struct
    {
        unsigned long dsp_ctu_timing_get_ind : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_CTU_TIMING_GET_IND_UNION;
#define BBPCOMM_DSP_CTU_TIMING_GET_IND_dsp_ctu_timing_get_ind_START (0)
#define BBPCOMM_DSP_CTU_TIMING_GET_IND_dsp_ctu_timing_get_ind_END (0)
typedef union
{
    unsigned long ctu_timing_valid_dsp_reg;
    struct
    {
        unsigned long ctu_timing_valid_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CTU_TIMING_VALID_DSP_UNION;
#define BBPCOMM_CTU_TIMING_VALID_DSP_ctu_timing_valid_dsp_START (0)
#define BBPCOMM_CTU_TIMING_VALID_DSP_ctu_timing_valid_dsp_END (0)
typedef union
{
    unsigned long dsp_ctu_timing_clr_reg;
    struct
    {
        unsigned long dsp_ctu_timing_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DSP_CTU_TIMING_CLR_UNION;
#define BBPCOMM_DSP_CTU_TIMING_CLR_dsp_ctu_timing_clr_START (0)
#define BBPCOMM_DSP_CTU_TIMING_CLR_dsp_ctu_timing_clr_END (0)
typedef union
{
    unsigned long w_intersys_measure_type_reg;
    struct
    {
        unsigned long w_intersys_measure_type : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_W_INTERSYS_MEASURE_TYPE_UNION;
#define BBPCOMM_W_INTERSYS_MEASURE_TYPE_w_intersys_measure_type_START (0)
#define BBPCOMM_W_INTERSYS_MEASURE_TYPE_w_intersys_measure_type_END (3)
typedef union
{
    unsigned long w_measure_report_valid_reg;
    struct
    {
        unsigned long w_measure_report_valid : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_W_MEASURE_REPORT_VALID_UNION;
#define BBPCOMM_W_MEASURE_REPORT_VALID_w_measure_report_valid_START (0)
#define BBPCOMM_W_MEASURE_REPORT_VALID_w_measure_report_valid_END (0)
typedef union
{
    unsigned long int_clear_w_rcv_lte_reg;
    struct
    {
        unsigned long int_clear_w_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_W_RCV_LTE_UNION;
#define BBPCOMM_INT_CLEAR_W_RCV_LTE_int_clear_w_rcv_lte_START (0)
#define BBPCOMM_INT_CLEAR_W_RCV_LTE_int_clear_w_rcv_lte_END (15)
typedef union
{
    unsigned long int_clear_w_rcv_tds_reg;
    struct
    {
        unsigned long int_clear_w_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_W_RCV_TDS_UNION;
#define BBPCOMM_INT_CLEAR_W_RCV_TDS_int_clear_w_rcv_tds_START (0)
#define BBPCOMM_INT_CLEAR_W_RCV_TDS_int_clear_w_rcv_tds_END (15)
typedef union
{
    unsigned long int_clear_w_rcv_gm_reg;
    struct
    {
        unsigned long int_clear_w_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_W_RCV_GM_UNION;
#define BBPCOMM_INT_CLEAR_W_RCV_GM_int_clear_w_rcv_gm_START (0)
#define BBPCOMM_INT_CLEAR_W_RCV_GM_int_clear_w_rcv_gm_END (15)
typedef union
{
    unsigned long int_clear_w_rcv_gs_reg;
    struct
    {
        unsigned long int_clear_w_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_W_RCV_GS_UNION;
#define BBPCOMM_INT_CLEAR_W_RCV_GS_int_clear_w_rcv_gs_START (0)
#define BBPCOMM_INT_CLEAR_W_RCV_GS_int_clear_w_rcv_gs_END (15)
typedef union
{
    unsigned long int_clear_w_rcv_w_reg;
    struct
    {
        unsigned long int_clear_w_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_W_RCV_W_UNION;
#define BBPCOMM_INT_CLEAR_W_RCV_W_int_clear_w_rcv_w_START (0)
#define BBPCOMM_INT_CLEAR_W_RCV_W_int_clear_w_rcv_w_END (15)
typedef union
{
    unsigned long int_clear_w_int012_reg;
    struct
    {
        unsigned long int_clear_w_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_CLEAR_W_INT012_UNION;
#define BBPCOMM_INT_CLEAR_W_INT012_int_clear_w_int012_START (0)
#define BBPCOMM_INT_CLEAR_W_INT012_int_clear_w_int012_END (2)
typedef union
{
    unsigned long int_mask_w_rcv_lte_reg;
    struct
    {
        unsigned long int_mask_w_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_W_RCV_LTE_UNION;
#define BBPCOMM_INT_MASK_W_RCV_LTE_int_mask_w_rcv_lte_START (0)
#define BBPCOMM_INT_MASK_W_RCV_LTE_int_mask_w_rcv_lte_END (15)
typedef union
{
    unsigned long int_mask_w_rcv_tds_reg;
    struct
    {
        unsigned long int_mask_w_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_W_RCV_TDS_UNION;
#define BBPCOMM_INT_MASK_W_RCV_TDS_int_mask_w_rcv_tds_START (0)
#define BBPCOMM_INT_MASK_W_RCV_TDS_int_mask_w_rcv_tds_END (15)
typedef union
{
    unsigned long int_mask_w_rcv_gm_reg;
    struct
    {
        unsigned long int_mask_w_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_W_RCV_GM_UNION;
#define BBPCOMM_INT_MASK_W_RCV_GM_int_mask_w_rcv_gm_START (0)
#define BBPCOMM_INT_MASK_W_RCV_GM_int_mask_w_rcv_gm_END (15)
typedef union
{
    unsigned long int_mask_w_rcv_gs_reg;
    struct
    {
        unsigned long int_mask_w_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_W_RCV_GS_UNION;
#define BBPCOMM_INT_MASK_W_RCV_GS_int_mask_w_rcv_gs_START (0)
#define BBPCOMM_INT_MASK_W_RCV_GS_int_mask_w_rcv_gs_END (15)
typedef union
{
    unsigned long int_mask_w_rcv_w_reg;
    struct
    {
        unsigned long int_mask_w_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_W_RCV_W_UNION;
#define BBPCOMM_INT_MASK_W_RCV_W_int_mask_w_rcv_w_START (0)
#define BBPCOMM_INT_MASK_W_RCV_W_int_mask_w_rcv_w_END (15)
typedef union
{
    unsigned long int_mask_w_int012_reg;
    struct
    {
        unsigned long int_mask_w_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_MASK_W_INT012_UNION;
#define BBPCOMM_INT_MASK_W_INT012_int_mask_w_int012_START (0)
#define BBPCOMM_INT_MASK_W_INT012_int_mask_w_int012_END (2)
typedef union
{
    unsigned long int_type_w_rcv_lte_reg;
    struct
    {
        unsigned long o_int_type_w_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_W_RCV_LTE_UNION;
#define BBPCOMM_INT_TYPE_W_RCV_LTE_o_int_type_w_rcv_lte_START (0)
#define BBPCOMM_INT_TYPE_W_RCV_LTE_o_int_type_w_rcv_lte_END (15)
typedef union
{
    unsigned long int_type_w_rcv_tds_reg;
    struct
    {
        unsigned long o_int_type_w_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_W_RCV_TDS_UNION;
#define BBPCOMM_INT_TYPE_W_RCV_TDS_o_int_type_w_rcv_tds_START (0)
#define BBPCOMM_INT_TYPE_W_RCV_TDS_o_int_type_w_rcv_tds_END (15)
typedef union
{
    unsigned long int_type_w_rcv_gm_reg;
    struct
    {
        unsigned long o_int_type_w_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_W_RCV_GM_UNION;
#define BBPCOMM_INT_TYPE_W_RCV_GM_o_int_type_w_rcv_gm_START (0)
#define BBPCOMM_INT_TYPE_W_RCV_GM_o_int_type_w_rcv_gm_END (15)
typedef union
{
    unsigned long int_type_w_rcv_gs_reg;
    struct
    {
        unsigned long o_int_type_w_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_W_RCV_GS_UNION;
#define BBPCOMM_INT_TYPE_W_RCV_GS_o_int_type_w_rcv_gs_START (0)
#define BBPCOMM_INT_TYPE_W_RCV_GS_o_int_type_w_rcv_gs_END (15)
typedef union
{
    unsigned long int_type_w_rcv_w_reg;
    struct
    {
        unsigned long o_int_type_w_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_W_RCV_W_UNION;
#define BBPCOMM_INT_TYPE_W_RCV_W_o_int_type_w_rcv_w_START (0)
#define BBPCOMM_INT_TYPE_W_RCV_W_o_int_type_w_rcv_w_END (15)
typedef union
{
    unsigned long int_type_w_int012_reg;
    struct
    {
        unsigned long o_int_type_w_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_TYPE_W_INT012_UNION;
#define BBPCOMM_INT_TYPE_W_INT012_o_int_type_w_int012_START (0)
#define BBPCOMM_INT_TYPE_W_INT012_o_int_type_w_int012_END (2)
typedef union
{
    unsigned long w_snd_lte_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long w_snd_lte_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_W_SND_LTE_INT_13_UNION;
#define BBPCOMM_W_SND_LTE_INT_13_w_snd_lte_int_13_START (3)
#define BBPCOMM_W_SND_LTE_INT_13_w_snd_lte_int_13_END (15)
typedef union
{
    unsigned long w_snd_tds_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long w_snd_tds_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_W_SND_TDS_INT_13_UNION;
#define BBPCOMM_W_SND_TDS_INT_13_w_snd_tds_int_13_START (3)
#define BBPCOMM_W_SND_TDS_INT_13_w_snd_tds_int_13_END (15)
typedef union
{
    unsigned long w_snd_gm_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long w_snd_gm_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_W_SND_GM_INT_13_UNION;
#define BBPCOMM_W_SND_GM_INT_13_w_snd_gm_int_13_START (3)
#define BBPCOMM_W_SND_GM_INT_13_w_snd_gm_int_13_END (15)
typedef union
{
    unsigned long w_snd_gs_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long w_snd_gs_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_W_SND_GS_INT_13_UNION;
#define BBPCOMM_W_SND_GS_INT_13_w_snd_gs_int_13_START (3)
#define BBPCOMM_W_SND_GS_INT_13_w_snd_gs_int_13_END (15)
typedef union
{
    unsigned long w_snd_w_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long w_snd_w_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_W_SND_W_INT_13_UNION;
#define BBPCOMM_W_SND_W_INT_13_w_snd_w_int_13_START (3)
#define BBPCOMM_W_SND_W_INT_13_w_snd_w_int_13_END (15)
typedef union
{
    unsigned long lte_intersys_measure_type_reg;
    struct
    {
        unsigned long lte_intersys_measure_type : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_LTE_INTERSYS_MEASURE_TYPE_UNION;
#define BBPCOMM_LTE_INTERSYS_MEASURE_TYPE_lte_intersys_measure_type_START (0)
#define BBPCOMM_LTE_INTERSYS_MEASURE_TYPE_lte_intersys_measure_type_END (3)
typedef union
{
    unsigned long lte_measure_report_valid_reg;
    struct
    {
        unsigned long lte_measure_report_valid : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_LTE_MEASURE_REPORT_VALID_UNION;
#define BBPCOMM_LTE_MEASURE_REPORT_VALID_lte_measure_report_valid_START (0)
#define BBPCOMM_LTE_MEASURE_REPORT_VALID_lte_measure_report_valid_END (0)
typedef union
{
    unsigned long int_clear_lte_rcv_lte_reg;
    struct
    {
        unsigned long int_clear_lte_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_LTE_RCV_LTE_UNION;
#define BBPCOMM_INT_CLEAR_LTE_RCV_LTE_int_clear_lte_rcv_lte_START (0)
#define BBPCOMM_INT_CLEAR_LTE_RCV_LTE_int_clear_lte_rcv_lte_END (15)
typedef union
{
    unsigned long int_clear_lte_rcv_tds_reg;
    struct
    {
        unsigned long int_clear_lte_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_LTE_RCV_TDS_UNION;
#define BBPCOMM_INT_CLEAR_LTE_RCV_TDS_int_clear_lte_rcv_tds_START (0)
#define BBPCOMM_INT_CLEAR_LTE_RCV_TDS_int_clear_lte_rcv_tds_END (15)
typedef union
{
    unsigned long int_clear_lte_rcv_gm_reg;
    struct
    {
        unsigned long int_clear_lte_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_LTE_RCV_GM_UNION;
#define BBPCOMM_INT_CLEAR_LTE_RCV_GM_int_clear_lte_rcv_gm_START (0)
#define BBPCOMM_INT_CLEAR_LTE_RCV_GM_int_clear_lte_rcv_gm_END (15)
typedef union
{
    unsigned long int_clear_lte_rcv_gs_reg;
    struct
    {
        unsigned long int_clear_lte_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_LTE_RCV_GS_UNION;
#define BBPCOMM_INT_CLEAR_LTE_RCV_GS_int_clear_lte_rcv_gs_START (0)
#define BBPCOMM_INT_CLEAR_LTE_RCV_GS_int_clear_lte_rcv_gs_END (15)
typedef union
{
    unsigned long int_clear_lte_rcv_w_reg;
    struct
    {
        unsigned long int_clear_lte_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_LTE_RCV_W_UNION;
#define BBPCOMM_INT_CLEAR_LTE_RCV_W_int_clear_lte_rcv_w_START (0)
#define BBPCOMM_INT_CLEAR_LTE_RCV_W_int_clear_lte_rcv_w_END (15)
typedef union
{
    unsigned long int_clear_lte_int012_reg;
    struct
    {
        unsigned long int_clear_lte_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_CLEAR_LTE_INT012_UNION;
#define BBPCOMM_INT_CLEAR_LTE_INT012_int_clear_lte_int012_START (0)
#define BBPCOMM_INT_CLEAR_LTE_INT012_int_clear_lte_int012_END (2)
typedef union
{
    unsigned long int_mask_lte_rcv_lte_reg;
    struct
    {
        unsigned long int_mask_lte_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_LTE_RCV_LTE_UNION;
#define BBPCOMM_INT_MASK_LTE_RCV_LTE_int_mask_lte_rcv_lte_START (0)
#define BBPCOMM_INT_MASK_LTE_RCV_LTE_int_mask_lte_rcv_lte_END (15)
typedef union
{
    unsigned long int_mask_lte_rcv_tds_reg;
    struct
    {
        unsigned long int_mask_lte_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_LTE_RCV_TDS_UNION;
#define BBPCOMM_INT_MASK_LTE_RCV_TDS_int_mask_lte_rcv_tds_START (0)
#define BBPCOMM_INT_MASK_LTE_RCV_TDS_int_mask_lte_rcv_tds_END (15)
typedef union
{
    unsigned long int_mask_lte_rcv_gm_reg;
    struct
    {
        unsigned long int_mask_lte_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_LTE_RCV_GM_UNION;
#define BBPCOMM_INT_MASK_LTE_RCV_GM_int_mask_lte_rcv_gm_START (0)
#define BBPCOMM_INT_MASK_LTE_RCV_GM_int_mask_lte_rcv_gm_END (15)
typedef union
{
    unsigned long int_mask_lte_rcv_gs_reg;
    struct
    {
        unsigned long int_mask_lte_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_LTE_RCV_GS_UNION;
#define BBPCOMM_INT_MASK_LTE_RCV_GS_int_mask_lte_rcv_gs_START (0)
#define BBPCOMM_INT_MASK_LTE_RCV_GS_int_mask_lte_rcv_gs_END (15)
typedef union
{
    unsigned long int_mask_lte_rcv_w_reg;
    struct
    {
        unsigned long int_mask_lte_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_LTE_RCV_W_UNION;
#define BBPCOMM_INT_MASK_LTE_RCV_W_int_mask_lte_rcv_w_START (0)
#define BBPCOMM_INT_MASK_LTE_RCV_W_int_mask_lte_rcv_w_END (15)
typedef union
{
    unsigned long int_mask_lte_int012_reg;
    struct
    {
        unsigned long int_mask_lte_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_MASK_LTE_INT012_UNION;
#define BBPCOMM_INT_MASK_LTE_INT012_int_mask_lte_int012_START (0)
#define BBPCOMM_INT_MASK_LTE_INT012_int_mask_lte_int012_END (2)
typedef union
{
    unsigned long int_type_lte_rcv_w_reg;
    struct
    {
        unsigned long o_int_type_lte_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_LTE_RCV_W_UNION;
#define BBPCOMM_INT_TYPE_LTE_RCV_W_o_int_type_lte_rcv_w_START (0)
#define BBPCOMM_INT_TYPE_LTE_RCV_W_o_int_type_lte_rcv_w_END (15)
typedef union
{
    unsigned long int_type_lte_rcv_tds_reg;
    struct
    {
        unsigned long o_int_type_lte_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_LTE_RCV_TDS_UNION;
#define BBPCOMM_INT_TYPE_LTE_RCV_TDS_o_int_type_lte_rcv_tds_START (0)
#define BBPCOMM_INT_TYPE_LTE_RCV_TDS_o_int_type_lte_rcv_tds_END (15)
typedef union
{
    unsigned long int_type_lte_rcv_gm_reg;
    struct
    {
        unsigned long o_int_type_lte_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_LTE_RCV_GM_UNION;
#define BBPCOMM_INT_TYPE_LTE_RCV_GM_o_int_type_lte_rcv_gm_START (0)
#define BBPCOMM_INT_TYPE_LTE_RCV_GM_o_int_type_lte_rcv_gm_END (15)
typedef union
{
    unsigned long int_type_lte_rcv_gs_reg;
    struct
    {
        unsigned long o_int_type_lte_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_LTE_RCV_GS_UNION;
#define BBPCOMM_INT_TYPE_LTE_RCV_GS_o_int_type_lte_rcv_gs_START (0)
#define BBPCOMM_INT_TYPE_LTE_RCV_GS_o_int_type_lte_rcv_gs_END (15)
typedef union
{
    unsigned long int_type_lte_rcv_lte_reg;
    struct
    {
        unsigned long o_int_type_lte_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_LTE_RCV_LTE_UNION;
#define BBPCOMM_INT_TYPE_LTE_RCV_LTE_o_int_type_lte_rcv_lte_START (0)
#define BBPCOMM_INT_TYPE_LTE_RCV_LTE_o_int_type_lte_rcv_lte_END (15)
typedef union
{
    unsigned long int_type_lte_int012_reg;
    struct
    {
        unsigned long o_int_type_lte_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_TYPE_LTE_INT012_UNION;
#define BBPCOMM_INT_TYPE_LTE_INT012_o_int_type_lte_int012_START (0)
#define BBPCOMM_INT_TYPE_LTE_INT012_o_int_type_lte_int012_END (2)
typedef union
{
    unsigned long lte_snd_lte_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long lte_snd_lte_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_LTE_SND_LTE_INT_13_UNION;
#define BBPCOMM_LTE_SND_LTE_INT_13_lte_snd_lte_int_13_START (3)
#define BBPCOMM_LTE_SND_LTE_INT_13_lte_snd_lte_int_13_END (15)
typedef union
{
    unsigned long lte_snd_tds_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long lte_snd_tds_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_LTE_SND_TDS_INT_13_UNION;
#define BBPCOMM_LTE_SND_TDS_INT_13_lte_snd_tds_int_13_START (3)
#define BBPCOMM_LTE_SND_TDS_INT_13_lte_snd_tds_int_13_END (15)
typedef union
{
    unsigned long lte_snd_gm_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long lte_snd_gm_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_LTE_SND_GM_INT_13_UNION;
#define BBPCOMM_LTE_SND_GM_INT_13_lte_snd_gm_int_13_START (3)
#define BBPCOMM_LTE_SND_GM_INT_13_lte_snd_gm_int_13_END (15)
typedef union
{
    unsigned long lte_snd_gs_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long lte_snd_gs_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_LTE_SND_GS_INT_13_UNION;
#define BBPCOMM_LTE_SND_GS_INT_13_lte_snd_gs_int_13_START (3)
#define BBPCOMM_LTE_SND_GS_INT_13_lte_snd_gs_int_13_END (15)
typedef union
{
    unsigned long lte_snd_w_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long lte_snd_w_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_LTE_SND_W_INT_13_UNION;
#define BBPCOMM_LTE_SND_W_INT_13_lte_snd_w_int_13_START (3)
#define BBPCOMM_LTE_SND_W_INT_13_lte_snd_w_int_13_END (15)
typedef union
{
    unsigned long tds_intersys_measure_type_reg;
    struct
    {
        unsigned long tds_intersys_measure_type : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_TDS_INTERSYS_MEASURE_TYPE_UNION;
#define BBPCOMM_TDS_INTERSYS_MEASURE_TYPE_tds_intersys_measure_type_START (0)
#define BBPCOMM_TDS_INTERSYS_MEASURE_TYPE_tds_intersys_measure_type_END (3)
typedef union
{
    unsigned long tds_measure_report_valid_reg;
    struct
    {
        unsigned long tds_measure_report_valid : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_TDS_MEASURE_REPORT_VALID_UNION;
#define BBPCOMM_TDS_MEASURE_REPORT_VALID_tds_measure_report_valid_START (0)
#define BBPCOMM_TDS_MEASURE_REPORT_VALID_tds_measure_report_valid_END (0)
typedef union
{
    unsigned long int_clear_tds_rcv_lte_reg;
    struct
    {
        unsigned long int_clear_tds_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_TDS_RCV_LTE_UNION;
#define BBPCOMM_INT_CLEAR_TDS_RCV_LTE_int_clear_tds_rcv_lte_START (0)
#define BBPCOMM_INT_CLEAR_TDS_RCV_LTE_int_clear_tds_rcv_lte_END (15)
typedef union
{
    unsigned long int_clear_tds_rcv_tds_reg;
    struct
    {
        unsigned long int_clear_tds_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_TDS_RCV_TDS_UNION;
#define BBPCOMM_INT_CLEAR_TDS_RCV_TDS_int_clear_tds_rcv_tds_START (0)
#define BBPCOMM_INT_CLEAR_TDS_RCV_TDS_int_clear_tds_rcv_tds_END (15)
typedef union
{
    unsigned long int_clear_tds_rcv_gm_reg;
    struct
    {
        unsigned long int_clear_tds_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_TDS_RCV_GM_UNION;
#define BBPCOMM_INT_CLEAR_TDS_RCV_GM_int_clear_tds_rcv_gm_START (0)
#define BBPCOMM_INT_CLEAR_TDS_RCV_GM_int_clear_tds_rcv_gm_END (15)
typedef union
{
    unsigned long int_clear_tds_rcv_gs_reg;
    struct
    {
        unsigned long int_clear_tds_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_TDS_RCV_GS_UNION;
#define BBPCOMM_INT_CLEAR_TDS_RCV_GS_int_clear_tds_rcv_gs_START (0)
#define BBPCOMM_INT_CLEAR_TDS_RCV_GS_int_clear_tds_rcv_gs_END (15)
typedef union
{
    unsigned long int_clear_tds_rcv_w_reg;
    struct
    {
        unsigned long int_clear_tds_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_TDS_RCV_W_UNION;
#define BBPCOMM_INT_CLEAR_TDS_RCV_W_int_clear_tds_rcv_w_START (0)
#define BBPCOMM_INT_CLEAR_TDS_RCV_W_int_clear_tds_rcv_w_END (15)
typedef union
{
    unsigned long int_clear_tds_int012_reg;
    struct
    {
        unsigned long int_clear_tds_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_CLEAR_TDS_INT012_UNION;
#define BBPCOMM_INT_CLEAR_TDS_INT012_int_clear_tds_int012_START (0)
#define BBPCOMM_INT_CLEAR_TDS_INT012_int_clear_tds_int012_END (2)
typedef union
{
    unsigned long int_mask_tds_rcv_lte_reg;
    struct
    {
        unsigned long int_mask_tds_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_TDS_RCV_LTE_UNION;
#define BBPCOMM_INT_MASK_TDS_RCV_LTE_int_mask_tds_rcv_lte_START (0)
#define BBPCOMM_INT_MASK_TDS_RCV_LTE_int_mask_tds_rcv_lte_END (15)
typedef union
{
    unsigned long int_mask_tds_rcv_tds_reg;
    struct
    {
        unsigned long int_mask_tds_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_TDS_RCV_TDS_UNION;
#define BBPCOMM_INT_MASK_TDS_RCV_TDS_int_mask_tds_rcv_tds_START (0)
#define BBPCOMM_INT_MASK_TDS_RCV_TDS_int_mask_tds_rcv_tds_END (15)
typedef union
{
    unsigned long int_mask_tds_rcv_gm_reg;
    struct
    {
        unsigned long int_mask_tds_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_TDS_RCV_GM_UNION;
#define BBPCOMM_INT_MASK_TDS_RCV_GM_int_mask_tds_rcv_gm_START (0)
#define BBPCOMM_INT_MASK_TDS_RCV_GM_int_mask_tds_rcv_gm_END (15)
typedef union
{
    unsigned long int_mask_tds_rcv_gs_reg;
    struct
    {
        unsigned long int_mask_tds_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_TDS_RCV_GS_UNION;
#define BBPCOMM_INT_MASK_TDS_RCV_GS_int_mask_tds_rcv_gs_START (0)
#define BBPCOMM_INT_MASK_TDS_RCV_GS_int_mask_tds_rcv_gs_END (15)
typedef union
{
    unsigned long int_mask_tds_rcv_w_reg;
    struct
    {
        unsigned long int_mask_tds_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_TDS_RCV_W_UNION;
#define BBPCOMM_INT_MASK_TDS_RCV_W_int_mask_tds_rcv_w_START (0)
#define BBPCOMM_INT_MASK_TDS_RCV_W_int_mask_tds_rcv_w_END (15)
typedef union
{
    unsigned long int_mask_tds_int012_reg;
    struct
    {
        unsigned long int_mask_tds_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_MASK_TDS_INT012_UNION;
#define BBPCOMM_INT_MASK_TDS_INT012_int_mask_tds_int012_START (0)
#define BBPCOMM_INT_MASK_TDS_INT012_int_mask_tds_int012_END (2)
typedef union
{
    unsigned long int_type_tds_rcv_lte_reg;
    struct
    {
        unsigned long o_int_type_tds_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_TDS_RCV_LTE_UNION;
#define BBPCOMM_INT_TYPE_TDS_RCV_LTE_o_int_type_tds_rcv_lte_START (0)
#define BBPCOMM_INT_TYPE_TDS_RCV_LTE_o_int_type_tds_rcv_lte_END (15)
typedef union
{
    unsigned long int_type_tds_rcv_w_reg;
    struct
    {
        unsigned long o_int_type_tds_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_TDS_RCV_W_UNION;
#define BBPCOMM_INT_TYPE_TDS_RCV_W_o_int_type_tds_rcv_w_START (0)
#define BBPCOMM_INT_TYPE_TDS_RCV_W_o_int_type_tds_rcv_w_END (15)
typedef union
{
    unsigned long int_type_tds_rcv_gm_reg;
    struct
    {
        unsigned long o_int_type_tds_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_TDS_RCV_GM_UNION;
#define BBPCOMM_INT_TYPE_TDS_RCV_GM_o_int_type_tds_rcv_gm_START (0)
#define BBPCOMM_INT_TYPE_TDS_RCV_GM_o_int_type_tds_rcv_gm_END (15)
typedef union
{
    unsigned long int_type_tds_rcv_gs_reg;
    struct
    {
        unsigned long o_int_type_tds_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_TDS_RCV_GS_UNION;
#define BBPCOMM_INT_TYPE_TDS_RCV_GS_o_int_type_tds_rcv_gs_START (0)
#define BBPCOMM_INT_TYPE_TDS_RCV_GS_o_int_type_tds_rcv_gs_END (15)
typedef union
{
    unsigned long int_type_tds_rcv_tds_reg;
    struct
    {
        unsigned long o_int_type_tds_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_TDS_RCV_TDS_UNION;
#define BBPCOMM_INT_TYPE_TDS_RCV_TDS_o_int_type_tds_rcv_tds_START (0)
#define BBPCOMM_INT_TYPE_TDS_RCV_TDS_o_int_type_tds_rcv_tds_END (15)
typedef union
{
    unsigned long int_type_tds_int012_reg;
    struct
    {
        unsigned long o_int_type_tds_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_TYPE_TDS_INT012_UNION;
#define BBPCOMM_INT_TYPE_TDS_INT012_o_int_type_tds_int012_START (0)
#define BBPCOMM_INT_TYPE_TDS_INT012_o_int_type_tds_int012_END (2)
typedef union
{
    unsigned long tds_snd_lte_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long tds_snd_lte_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_TDS_SND_LTE_INT_13_UNION;
#define BBPCOMM_TDS_SND_LTE_INT_13_tds_snd_lte_int_13_START (3)
#define BBPCOMM_TDS_SND_LTE_INT_13_tds_snd_lte_int_13_END (15)
typedef union
{
    unsigned long tds_snd_tds_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long tds_snd_tds_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_TDS_SND_TDS_INT_13_UNION;
#define BBPCOMM_TDS_SND_TDS_INT_13_tds_snd_tds_int_13_START (3)
#define BBPCOMM_TDS_SND_TDS_INT_13_tds_snd_tds_int_13_END (15)
typedef union
{
    unsigned long tds_snd_gm_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long tds_snd_gm_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_TDS_SND_GM_INT_13_UNION;
#define BBPCOMM_TDS_SND_GM_INT_13_tds_snd_gm_int_13_START (3)
#define BBPCOMM_TDS_SND_GM_INT_13_tds_snd_gm_int_13_END (15)
typedef union
{
    unsigned long tds_snd_gs_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long tds_snd_gs_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_TDS_SND_GS_INT_13_UNION;
#define BBPCOMM_TDS_SND_GS_INT_13_tds_snd_gs_int_13_START (3)
#define BBPCOMM_TDS_SND_GS_INT_13_tds_snd_gs_int_13_END (15)
typedef union
{
    unsigned long tds_snd_w_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long tds_snd_w_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_TDS_SND_W_INT_13_UNION;
#define BBPCOMM_TDS_SND_W_INT_13_tds_snd_w_int_13_START (3)
#define BBPCOMM_TDS_SND_W_INT_13_tds_snd_w_int_13_END (15)
typedef union
{
    unsigned long gm_intersys_measure_type_reg;
    struct
    {
        unsigned long gm_intersys_measure_type : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_GM_INTERSYS_MEASURE_TYPE_UNION;
#define BBPCOMM_GM_INTERSYS_MEASURE_TYPE_gm_intersys_measure_type_START (0)
#define BBPCOMM_GM_INTERSYS_MEASURE_TYPE_gm_intersys_measure_type_END (3)
typedef union
{
    unsigned long gm_measure_report_valid_reg;
    struct
    {
        unsigned long gm_measure_report_valid : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GM_MEASURE_REPORT_VALID_UNION;
#define BBPCOMM_GM_MEASURE_REPORT_VALID_gm_measure_report_valid_START (0)
#define BBPCOMM_GM_MEASURE_REPORT_VALID_gm_measure_report_valid_END (0)
typedef union
{
    unsigned long int_clear_gm_rcv_lte_reg;
    struct
    {
        unsigned long int_clear_gm_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GM_RCV_LTE_UNION;
#define BBPCOMM_INT_CLEAR_GM_RCV_LTE_int_clear_gm_rcv_lte_START (0)
#define BBPCOMM_INT_CLEAR_GM_RCV_LTE_int_clear_gm_rcv_lte_END (15)
typedef union
{
    unsigned long int_clear_gm_rcv_tds_reg;
    struct
    {
        unsigned long int_clear_gm_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GM_RCV_TDS_UNION;
#define BBPCOMM_INT_CLEAR_GM_RCV_TDS_int_clear_gm_rcv_tds_START (0)
#define BBPCOMM_INT_CLEAR_GM_RCV_TDS_int_clear_gm_rcv_tds_END (15)
typedef union
{
    unsigned long int_clear_gm_rcv_gm_reg;
    struct
    {
        unsigned long int_clear_gm_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GM_RCV_GM_UNION;
#define BBPCOMM_INT_CLEAR_GM_RCV_GM_int_clear_gm_rcv_gm_START (0)
#define BBPCOMM_INT_CLEAR_GM_RCV_GM_int_clear_gm_rcv_gm_END (15)
typedef union
{
    unsigned long int_clear_gm_rcv_gs_reg;
    struct
    {
        unsigned long int_clear_gm_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GM_RCV_GS_UNION;
#define BBPCOMM_INT_CLEAR_GM_RCV_GS_int_clear_gm_rcv_gs_START (0)
#define BBPCOMM_INT_CLEAR_GM_RCV_GS_int_clear_gm_rcv_gs_END (15)
typedef union
{
    unsigned long int_clear_gm_rcv_w_reg;
    struct
    {
        unsigned long int_clear_gm_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GM_RCV_W_UNION;
#define BBPCOMM_INT_CLEAR_GM_RCV_W_int_clear_gm_rcv_w_START (0)
#define BBPCOMM_INT_CLEAR_GM_RCV_W_int_clear_gm_rcv_w_END (15)
typedef union
{
    unsigned long int_clear_gm_int012_reg;
    struct
    {
        unsigned long int_clear_gm_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_CLEAR_GM_INT012_UNION;
#define BBPCOMM_INT_CLEAR_GM_INT012_int_clear_gm_int012_START (0)
#define BBPCOMM_INT_CLEAR_GM_INT012_int_clear_gm_int012_END (2)
typedef union
{
    unsigned long int_mask_gm_rcv_lte_reg;
    struct
    {
        unsigned long int_mask_gm_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GM_RCV_LTE_UNION;
#define BBPCOMM_INT_MASK_GM_RCV_LTE_int_mask_gm_rcv_lte_START (0)
#define BBPCOMM_INT_MASK_GM_RCV_LTE_int_mask_gm_rcv_lte_END (15)
typedef union
{
    unsigned long int_mask_gm_rcv_tds_reg;
    struct
    {
        unsigned long int_mask_gm_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GM_RCV_TDS_UNION;
#define BBPCOMM_INT_MASK_GM_RCV_TDS_int_mask_gm_rcv_tds_START (0)
#define BBPCOMM_INT_MASK_GM_RCV_TDS_int_mask_gm_rcv_tds_END (15)
typedef union
{
    unsigned long int_mask_gm_rcv_gm_reg;
    struct
    {
        unsigned long int_mask_gm_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GM_RCV_GM_UNION;
#define BBPCOMM_INT_MASK_GM_RCV_GM_int_mask_gm_rcv_gm_START (0)
#define BBPCOMM_INT_MASK_GM_RCV_GM_int_mask_gm_rcv_gm_END (15)
typedef union
{
    unsigned long int_mask_gm_rcv_gs_reg;
    struct
    {
        unsigned long int_mask_gm_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GM_RCV_GS_UNION;
#define BBPCOMM_INT_MASK_GM_RCV_GS_int_mask_gm_rcv_gs_START (0)
#define BBPCOMM_INT_MASK_GM_RCV_GS_int_mask_gm_rcv_gs_END (15)
typedef union
{
    unsigned long int_mask_gm_rcv_w_reg;
    struct
    {
        unsigned long int_mask_gm_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GM_RCV_W_UNION;
#define BBPCOMM_INT_MASK_GM_RCV_W_int_mask_gm_rcv_w_START (0)
#define BBPCOMM_INT_MASK_GM_RCV_W_int_mask_gm_rcv_w_END (15)
typedef union
{
    unsigned long int_mask_gm_int012_reg;
    struct
    {
        unsigned long int_mask_gm_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_MASK_GM_INT012_UNION;
#define BBPCOMM_INT_MASK_GM_INT012_int_mask_gm_int012_START (0)
#define BBPCOMM_INT_MASK_GM_INT012_int_mask_gm_int012_END (2)
typedef union
{
    unsigned long int_type_gm_rcv_lte_reg;
    struct
    {
        unsigned long o_int_type_gm_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GM_RCV_LTE_UNION;
#define BBPCOMM_INT_TYPE_GM_RCV_LTE_o_int_type_gm_rcv_lte_START (0)
#define BBPCOMM_INT_TYPE_GM_RCV_LTE_o_int_type_gm_rcv_lte_END (15)
typedef union
{
    unsigned long int_type_gm_rcv_tds_reg;
    struct
    {
        unsigned long o_int_type_gm_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GM_RCV_TDS_UNION;
#define BBPCOMM_INT_TYPE_GM_RCV_TDS_o_int_type_gm_rcv_tds_START (0)
#define BBPCOMM_INT_TYPE_GM_RCV_TDS_o_int_type_gm_rcv_tds_END (15)
typedef union
{
    unsigned long int_type_gm_rcv_w_reg;
    struct
    {
        unsigned long o_int_type_gm_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GM_RCV_W_UNION;
#define BBPCOMM_INT_TYPE_GM_RCV_W_o_int_type_gm_rcv_w_START (0)
#define BBPCOMM_INT_TYPE_GM_RCV_W_o_int_type_gm_rcv_w_END (15)
typedef union
{
    unsigned long int_type_gm_rcv_gs_reg;
    struct
    {
        unsigned long o_int_type_gm_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GM_RCV_GS_UNION;
#define BBPCOMM_INT_TYPE_GM_RCV_GS_o_int_type_gm_rcv_gs_START (0)
#define BBPCOMM_INT_TYPE_GM_RCV_GS_o_int_type_gm_rcv_gs_END (15)
typedef union
{
    unsigned long int_type_gm_rcv_gm_reg;
    struct
    {
        unsigned long o_int_type_gm_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GM_RCV_GM_UNION;
#define BBPCOMM_INT_TYPE_GM_RCV_GM_o_int_type_gm_rcv_gm_START (0)
#define BBPCOMM_INT_TYPE_GM_RCV_GM_o_int_type_gm_rcv_gm_END (15)
typedef union
{
    unsigned long int_type_gm_int012_reg;
    struct
    {
        unsigned long o_int_type_gm_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_TYPE_GM_INT012_UNION;
#define BBPCOMM_INT_TYPE_GM_INT012_o_int_type_gm_int012_START (0)
#define BBPCOMM_INT_TYPE_GM_INT012_o_int_type_gm_int012_END (2)
typedef union
{
    unsigned long gm_snd_lte_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gm_snd_lte_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GM_SND_LTE_INT_13_UNION;
#define BBPCOMM_GM_SND_LTE_INT_13_gm_snd_lte_int_13_START (3)
#define BBPCOMM_GM_SND_LTE_INT_13_gm_snd_lte_int_13_END (15)
typedef union
{
    unsigned long gm_snd_tds_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gm_snd_tds_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GM_SND_TDS_INT_13_UNION;
#define BBPCOMM_GM_SND_TDS_INT_13_gm_snd_tds_int_13_START (3)
#define BBPCOMM_GM_SND_TDS_INT_13_gm_snd_tds_int_13_END (15)
typedef union
{
    unsigned long gm_snd_gm_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gm_snd_gm_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GM_SND_GM_INT_13_UNION;
#define BBPCOMM_GM_SND_GM_INT_13_gm_snd_gm_int_13_START (3)
#define BBPCOMM_GM_SND_GM_INT_13_gm_snd_gm_int_13_END (15)
typedef union
{
    unsigned long gm_snd_gs_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gm_snd_gs_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GM_SND_GS_INT_13_UNION;
#define BBPCOMM_GM_SND_GS_INT_13_gm_snd_gs_int_13_START (3)
#define BBPCOMM_GM_SND_GS_INT_13_gm_snd_gs_int_13_END (15)
typedef union
{
    unsigned long gm_snd_w_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gm_snd_w_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GM_SND_W_INT_13_UNION;
#define BBPCOMM_GM_SND_W_INT_13_gm_snd_w_int_13_START (3)
#define BBPCOMM_GM_SND_W_INT_13_gm_snd_w_int_13_END (15)
typedef union
{
    unsigned long gs_intersys_measure_type_reg;
    struct
    {
        unsigned long gs_intersys_measure_type : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_GS_INTERSYS_MEASURE_TYPE_UNION;
#define BBPCOMM_GS_INTERSYS_MEASURE_TYPE_gs_intersys_measure_type_START (0)
#define BBPCOMM_GS_INTERSYS_MEASURE_TYPE_gs_intersys_measure_type_END (3)
typedef union
{
    unsigned long gs_measure_report_valid_reg;
    struct
    {
        unsigned long gs_measure_report_valid : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GS_MEASURE_REPORT_VALID_UNION;
#define BBPCOMM_GS_MEASURE_REPORT_VALID_gs_measure_report_valid_START (0)
#define BBPCOMM_GS_MEASURE_REPORT_VALID_gs_measure_report_valid_END (0)
typedef union
{
    unsigned long int_clear_gs_rcv_lte_reg;
    struct
    {
        unsigned long int_clear_gs_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GS_RCV_LTE_UNION;
#define BBPCOMM_INT_CLEAR_GS_RCV_LTE_int_clear_gs_rcv_lte_START (0)
#define BBPCOMM_INT_CLEAR_GS_RCV_LTE_int_clear_gs_rcv_lte_END (15)
typedef union
{
    unsigned long int_clear_gs_rcv_tds_reg;
    struct
    {
        unsigned long int_clear_gs_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GS_RCV_TDS_UNION;
#define BBPCOMM_INT_CLEAR_GS_RCV_TDS_int_clear_gs_rcv_tds_START (0)
#define BBPCOMM_INT_CLEAR_GS_RCV_TDS_int_clear_gs_rcv_tds_END (15)
typedef union
{
    unsigned long int_clear_gs_rcv_gm_reg;
    struct
    {
        unsigned long int_clear_gs_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GS_RCV_GM_UNION;
#define BBPCOMM_INT_CLEAR_GS_RCV_GM_int_clear_gs_rcv_gm_START (0)
#define BBPCOMM_INT_CLEAR_GS_RCV_GM_int_clear_gs_rcv_gm_END (15)
typedef union
{
    unsigned long int_clear_gs_rcv_gs_reg;
    struct
    {
        unsigned long int_clear_gs_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GS_RCV_GS_UNION;
#define BBPCOMM_INT_CLEAR_GS_RCV_GS_int_clear_gs_rcv_gs_START (0)
#define BBPCOMM_INT_CLEAR_GS_RCV_GS_int_clear_gs_rcv_gs_END (15)
typedef union
{
    unsigned long int_clear_gs_rcv_w_reg;
    struct
    {
        unsigned long int_clear_gs_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_GS_RCV_W_UNION;
#define BBPCOMM_INT_CLEAR_GS_RCV_W_int_clear_gs_rcv_w_START (0)
#define BBPCOMM_INT_CLEAR_GS_RCV_W_int_clear_gs_rcv_w_END (15)
typedef union
{
    unsigned long int_clear_gs_int012_reg;
    struct
    {
        unsigned long int_clear_gs_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_CLEAR_GS_INT012_UNION;
#define BBPCOMM_INT_CLEAR_GS_INT012_int_clear_gs_int012_START (0)
#define BBPCOMM_INT_CLEAR_GS_INT012_int_clear_gs_int012_END (2)
typedef union
{
    unsigned long int_mask_gs_rcv_lte_reg;
    struct
    {
        unsigned long int_mask_gs_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GS_RCV_LTE_UNION;
#define BBPCOMM_INT_MASK_GS_RCV_LTE_int_mask_gs_rcv_lte_START (0)
#define BBPCOMM_INT_MASK_GS_RCV_LTE_int_mask_gs_rcv_lte_END (15)
typedef union
{
    unsigned long int_mask_gs_rcv_tds_reg;
    struct
    {
        unsigned long int_mask_gs_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GS_RCV_TDS_UNION;
#define BBPCOMM_INT_MASK_GS_RCV_TDS_int_mask_gs_rcv_tds_START (0)
#define BBPCOMM_INT_MASK_GS_RCV_TDS_int_mask_gs_rcv_tds_END (15)
typedef union
{
    unsigned long int_mask_gs_rcv_gm_reg;
    struct
    {
        unsigned long int_mask_gs_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GS_RCV_GM_UNION;
#define BBPCOMM_INT_MASK_GS_RCV_GM_int_mask_gs_rcv_gm_START (0)
#define BBPCOMM_INT_MASK_GS_RCV_GM_int_mask_gs_rcv_gm_END (15)
typedef union
{
    unsigned long int_mask_gs_rcv_gs_reg;
    struct
    {
        unsigned long int_mask_gs_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GS_RCV_GS_UNION;
#define BBPCOMM_INT_MASK_GS_RCV_GS_int_mask_gs_rcv_gs_START (0)
#define BBPCOMM_INT_MASK_GS_RCV_GS_int_mask_gs_rcv_gs_END (15)
typedef union
{
    unsigned long int_mask_gs_rcv_w_reg;
    struct
    {
        unsigned long int_mask_gs_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_GS_RCV_W_UNION;
#define BBPCOMM_INT_MASK_GS_RCV_W_int_mask_gs_rcv_w_START (0)
#define BBPCOMM_INT_MASK_GS_RCV_W_int_mask_gs_rcv_w_END (15)
typedef union
{
    unsigned long int_mask_gs_int012_reg;
    struct
    {
        unsigned long int_mask_gs_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_MASK_GS_INT012_UNION;
#define BBPCOMM_INT_MASK_GS_INT012_int_mask_gs_int012_START (0)
#define BBPCOMM_INT_MASK_GS_INT012_int_mask_gs_int012_END (2)
typedef union
{
    unsigned long int_type_gs_rcv_lte_reg;
    struct
    {
        unsigned long o_int_type_gs_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GS_RCV_LTE_UNION;
#define BBPCOMM_INT_TYPE_GS_RCV_LTE_o_int_type_gs_rcv_lte_START (0)
#define BBPCOMM_INT_TYPE_GS_RCV_LTE_o_int_type_gs_rcv_lte_END (15)
typedef union
{
    unsigned long int_type_gs_rcv_tds_reg;
    struct
    {
        unsigned long o_int_type_gs_rcv_tds : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GS_RCV_TDS_UNION;
#define BBPCOMM_INT_TYPE_GS_RCV_TDS_o_int_type_gs_rcv_tds_START (0)
#define BBPCOMM_INT_TYPE_GS_RCV_TDS_o_int_type_gs_rcv_tds_END (15)
typedef union
{
    unsigned long int_type_gs_rcv_gm_reg;
    struct
    {
        unsigned long o_int_type_gs_rcv_gm : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GS_RCV_GM_UNION;
#define BBPCOMM_INT_TYPE_GS_RCV_GM_o_int_type_gs_rcv_gm_START (0)
#define BBPCOMM_INT_TYPE_GS_RCV_GM_o_int_type_gs_rcv_gm_END (15)
typedef union
{
    unsigned long int_type_gs_rcv_gs_reg;
    struct
    {
        unsigned long o_int_type_gs_rcv_gs : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GS_RCV_GS_UNION;
#define BBPCOMM_INT_TYPE_GS_RCV_GS_o_int_type_gs_rcv_gs_START (0)
#define BBPCOMM_INT_TYPE_GS_RCV_GS_o_int_type_gs_rcv_gs_END (15)
typedef union
{
    unsigned long int_type_gs_rcv_w_reg;
    struct
    {
        unsigned long o_int_type_gs_rcv_w : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_GS_RCV_W_UNION;
#define BBPCOMM_INT_TYPE_GS_RCV_W_o_int_type_gs_rcv_w_START (0)
#define BBPCOMM_INT_TYPE_GS_RCV_W_o_int_type_gs_rcv_w_END (15)
typedef union
{
    unsigned long int_type_gs_int012_reg;
    struct
    {
        unsigned long o_int_type_gs_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_TYPE_GS_INT012_UNION;
#define BBPCOMM_INT_TYPE_GS_INT012_o_int_type_gs_int012_START (0)
#define BBPCOMM_INT_TYPE_GS_INT012_o_int_type_gs_int012_END (2)
typedef union
{
    unsigned long gs_snd_lte_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gs_snd_lte_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GS_SND_LTE_INT_13_UNION;
#define BBPCOMM_GS_SND_LTE_INT_13_gs_snd_lte_int_13_START (3)
#define BBPCOMM_GS_SND_LTE_INT_13_gs_snd_lte_int_13_END (15)
typedef union
{
    unsigned long gs_snd_tds_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gs_snd_tds_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GS_SND_TDS_INT_13_UNION;
#define BBPCOMM_GS_SND_TDS_INT_13_gs_snd_tds_int_13_START (3)
#define BBPCOMM_GS_SND_TDS_INT_13_gs_snd_tds_int_13_END (15)
typedef union
{
    unsigned long gs_snd_gm_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gs_snd_gm_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GS_SND_GM_INT_13_UNION;
#define BBPCOMM_GS_SND_GM_INT_13_gs_snd_gm_int_13_START (3)
#define BBPCOMM_GS_SND_GM_INT_13_gs_snd_gm_int_13_END (15)
typedef union
{
    unsigned long gs_snd_gs_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gs_snd_gs_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GS_SND_GS_INT_13_UNION;
#define BBPCOMM_GS_SND_GS_INT_13_gs_snd_gs_int_13_START (3)
#define BBPCOMM_GS_SND_GS_INT_13_gs_snd_gs_int_13_END (15)
typedef union
{
    unsigned long gs_snd_w_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long gs_snd_w_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_GS_SND_W_INT_13_UNION;
#define BBPCOMM_GS_SND_W_INT_13_gs_snd_w_int_13_START (3)
#define BBPCOMM_GS_SND_W_INT_13_gs_snd_w_int_13_END (15)
typedef union
{
    unsigned long gbbp1_19m_sel_reg;
    struct
    {
        unsigned long gbbp1_19m_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GBBP1_19M_SEL_UNION;
#define BBPCOMM_GBBP1_19M_SEL_gbbp1_19m_sel_START (0)
#define BBPCOMM_GBBP1_19M_SEL_gbbp1_19m_sel_END (1)
typedef union
{
    unsigned long gbbp2_19m_sel_reg;
    struct
    {
        unsigned long gbbp2_19m_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GBBP2_19M_SEL_UNION;
#define BBPCOMM_GBBP2_19M_SEL_gbbp2_19m_sel_START (0)
#define BBPCOMM_GBBP2_19M_SEL_gbbp2_19m_sel_END (1)
typedef union
{
    unsigned long wbbp_19m_sel_reg;
    struct
    {
        unsigned long wbbp_19m_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_WBBP_19M_SEL_UNION;
#define BBPCOMM_WBBP_19M_SEL_wbbp_19m_sel_START (0)
#define BBPCOMM_WBBP_19M_SEL_wbbp_19m_sel_END (1)
typedef union
{
    unsigned long lbbp_19m_sel_reg;
    struct
    {
        unsigned long lbbp_19m_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_LBBP_19M_SEL_UNION;
#define BBPCOMM_LBBP_19M_SEL_lbbp_19m_sel_START (0)
#define BBPCOMM_LBBP_19M_SEL_lbbp_19m_sel_END (1)
typedef union
{
    unsigned long tbbp1_19m_sel_reg;
    struct
    {
        unsigned long tbbp_19m_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TBBP1_19M_SEL_UNION;
#define BBPCOMM_TBBP1_19M_SEL_tbbp_19m_sel_START (0)
#define BBPCOMM_TBBP1_19M_SEL_tbbp_19m_sel_END (1)
typedef union
{
    unsigned long gbbp1_clk_sel_reg;
    struct
    {
        unsigned long gbbp1_clk_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GBBP1_CLK_SEL_UNION;
#define BBPCOMM_GBBP1_CLK_SEL_gbbp1_clk_sel_START (0)
#define BBPCOMM_GBBP1_CLK_SEL_gbbp1_clk_sel_END (1)
typedef union
{
    unsigned long gbbp2_clk_sel_reg;
    struct
    {
        unsigned long gbbp2_clk_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_GBBP2_CLK_SEL_UNION;
#define BBPCOMM_GBBP2_CLK_SEL_gbbp2_clk_sel_START (0)
#define BBPCOMM_GBBP2_CLK_SEL_gbbp2_clk_sel_END (1)
typedef union
{
    unsigned long wbbp_clk_sel_reg;
    struct
    {
        unsigned long wbbp_clk_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_WBBP_CLK_SEL_UNION;
#define BBPCOMM_WBBP_CLK_SEL_wbbp_clk_sel_START (0)
#define BBPCOMM_WBBP_CLK_SEL_wbbp_clk_sel_END (1)
typedef union
{
    unsigned long lbbp_clk_sel_reg;
    struct
    {
        unsigned long lbbp_clk_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_LBBP_CLK_SEL_UNION;
#define BBPCOMM_LBBP_CLK_SEL_lbbp_clk_sel_START (0)
#define BBPCOMM_LBBP_CLK_SEL_lbbp_clk_sel_END (1)
typedef union
{
    unsigned long tbbp_clk_sel_reg;
    struct
    {
        unsigned long tbbp_clk_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TBBP_CLK_SEL_UNION;
#define BBPCOMM_TBBP_CLK_SEL_tbbp_clk_sel_START (0)
#define BBPCOMM_TBBP_CLK_SEL_tbbp_clk_sel_END (1)
typedef union
{
    unsigned long lte_abbif_fmt_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long lte_rxb_iq_exchange : 1;
        unsigned long lte_rxb_q_inv : 1;
        unsigned long lte_rxb_i_inv : 1;
        unsigned long lte_rxa_iq_exchange : 1;
        unsigned long lte_rxa_q_inv : 1;
        unsigned long lte_rxa_i_inv : 1;
        unsigned long lte_tx_iq_exchange : 1;
        unsigned long lte_tx_q_inv : 1;
        unsigned long lte_tx_i_inv : 1;
        unsigned long reserved_1 : 22;
    } reg;
} BBPCOMM_LTE_ABBIF_FMT_UNION;
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxb_iq_exchange_START (1)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxb_iq_exchange_END (1)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxb_q_inv_START (2)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxb_q_inv_END (2)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxb_i_inv_START (3)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxb_i_inv_END (3)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxa_iq_exchange_START (4)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxa_iq_exchange_END (4)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxa_q_inv_START (5)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxa_q_inv_END (5)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxa_i_inv_START (6)
#define BBPCOMM_LTE_ABBIF_FMT_lte_rxa_i_inv_END (6)
#define BBPCOMM_LTE_ABBIF_FMT_lte_tx_iq_exchange_START (7)
#define BBPCOMM_LTE_ABBIF_FMT_lte_tx_iq_exchange_END (7)
#define BBPCOMM_LTE_ABBIF_FMT_lte_tx_q_inv_START (8)
#define BBPCOMM_LTE_ABBIF_FMT_lte_tx_q_inv_END (8)
#define BBPCOMM_LTE_ABBIF_FMT_lte_tx_i_inv_START (9)
#define BBPCOMM_LTE_ABBIF_FMT_lte_tx_i_inv_END (9)
typedef union
{
    unsigned long w_abbif_fmt_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long w_rxb_iq_exchange : 1;
        unsigned long w_rxb_q_inv : 1;
        unsigned long w_rxb_i_inv : 1;
        unsigned long w_rxa_iq_exchange : 1;
        unsigned long w_rxa_q_inv : 1;
        unsigned long w_rxa_i_inv : 1;
        unsigned long w_tx_iq_exchange : 1;
        unsigned long w_tx_q_inv : 1;
        unsigned long w_tx_i_inv : 1;
        unsigned long reserved_1 : 22;
    } reg;
} BBPCOMM_W_ABBIF_FMT_UNION;
#define BBPCOMM_W_ABBIF_FMT_w_rxb_iq_exchange_START (1)
#define BBPCOMM_W_ABBIF_FMT_w_rxb_iq_exchange_END (1)
#define BBPCOMM_W_ABBIF_FMT_w_rxb_q_inv_START (2)
#define BBPCOMM_W_ABBIF_FMT_w_rxb_q_inv_END (2)
#define BBPCOMM_W_ABBIF_FMT_w_rxb_i_inv_START (3)
#define BBPCOMM_W_ABBIF_FMT_w_rxb_i_inv_END (3)
#define BBPCOMM_W_ABBIF_FMT_w_rxa_iq_exchange_START (4)
#define BBPCOMM_W_ABBIF_FMT_w_rxa_iq_exchange_END (4)
#define BBPCOMM_W_ABBIF_FMT_w_rxa_q_inv_START (5)
#define BBPCOMM_W_ABBIF_FMT_w_rxa_q_inv_END (5)
#define BBPCOMM_W_ABBIF_FMT_w_rxa_i_inv_START (6)
#define BBPCOMM_W_ABBIF_FMT_w_rxa_i_inv_END (6)
#define BBPCOMM_W_ABBIF_FMT_w_tx_iq_exchange_START (7)
#define BBPCOMM_W_ABBIF_FMT_w_tx_iq_exchange_END (7)
#define BBPCOMM_W_ABBIF_FMT_w_tx_q_inv_START (8)
#define BBPCOMM_W_ABBIF_FMT_w_tx_q_inv_END (8)
#define BBPCOMM_W_ABBIF_FMT_w_tx_i_inv_START (9)
#define BBPCOMM_W_ABBIF_FMT_w_tx_i_inv_END (9)
typedef union
{
    unsigned long tds_abbif_fmt_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long tds_rxb_iq_exchange : 1;
        unsigned long tds_rxb_q_inv : 1;
        unsigned long tds_rxb_i_inv : 1;
        unsigned long tds_rxa_iq_exchange : 1;
        unsigned long tds_rxa_q_inv : 1;
        unsigned long tds_rxa_i_inv : 1;
        unsigned long tds_tx_iq_exchange : 1;
        unsigned long tds_tx_q_inv : 1;
        unsigned long tds_tx_i_inv : 1;
        unsigned long reserved_1 : 22;
    } reg;
} BBPCOMM_TDS_ABBIF_FMT_UNION;
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxb_iq_exchange_START (1)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxb_iq_exchange_END (1)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxb_q_inv_START (2)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxb_q_inv_END (2)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxb_i_inv_START (3)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxb_i_inv_END (3)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxa_iq_exchange_START (4)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxa_iq_exchange_END (4)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxa_q_inv_START (5)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxa_q_inv_END (5)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxa_i_inv_START (6)
#define BBPCOMM_TDS_ABBIF_FMT_tds_rxa_i_inv_END (6)
#define BBPCOMM_TDS_ABBIF_FMT_tds_tx_iq_exchange_START (7)
#define BBPCOMM_TDS_ABBIF_FMT_tds_tx_iq_exchange_END (7)
#define BBPCOMM_TDS_ABBIF_FMT_tds_tx_q_inv_START (8)
#define BBPCOMM_TDS_ABBIF_FMT_tds_tx_q_inv_END (8)
#define BBPCOMM_TDS_ABBIF_FMT_tds_tx_i_inv_START (9)
#define BBPCOMM_TDS_ABBIF_FMT_tds_tx_i_inv_END (9)
typedef union
{
    unsigned long gm_abbif_fmt_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long gm_rxb_iq_exchange : 1;
        unsigned long gm_rxb_q_inv : 1;
        unsigned long gm_rxb_i_inv : 1;
        unsigned long gm_rxa_iq_exchange : 1;
        unsigned long gm_rxa_q_inv : 1;
        unsigned long gm_rxa_i_inv : 1;
        unsigned long gm_tx_iq_exchange : 1;
        unsigned long gm_tx_q_inv : 1;
        unsigned long gm_tx_i_inv : 1;
        unsigned long reserved_1 : 22;
    } reg;
} BBPCOMM_GM_ABBIF_FMT_UNION;
#define BBPCOMM_GM_ABBIF_FMT_gm_rxb_iq_exchange_START (1)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxb_iq_exchange_END (1)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxb_q_inv_START (2)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxb_q_inv_END (2)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxb_i_inv_START (3)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxb_i_inv_END (3)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxa_iq_exchange_START (4)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxa_iq_exchange_END (4)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxa_q_inv_START (5)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxa_q_inv_END (5)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxa_i_inv_START (6)
#define BBPCOMM_GM_ABBIF_FMT_gm_rxa_i_inv_END (6)
#define BBPCOMM_GM_ABBIF_FMT_gm_tx_iq_exchange_START (7)
#define BBPCOMM_GM_ABBIF_FMT_gm_tx_iq_exchange_END (7)
#define BBPCOMM_GM_ABBIF_FMT_gm_tx_q_inv_START (8)
#define BBPCOMM_GM_ABBIF_FMT_gm_tx_q_inv_END (8)
#define BBPCOMM_GM_ABBIF_FMT_gm_tx_i_inv_START (9)
#define BBPCOMM_GM_ABBIF_FMT_gm_tx_i_inv_END (9)
typedef union
{
    unsigned long gs_abbif_fmt_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long gs_rxb_iq_exchange : 1;
        unsigned long gs_rxb_q_inv : 1;
        unsigned long gs_rxb_i_inv : 1;
        unsigned long gs_rxa_iq_exchange : 1;
        unsigned long gs_rxa_q_inv : 1;
        unsigned long gs_rxa_i_inv : 1;
        unsigned long gs_tx_iq_exchange : 1;
        unsigned long gs_tx_q_inv : 1;
        unsigned long gs_tx_i_inv : 1;
        unsigned long reserved_1 : 22;
    } reg;
} BBPCOMM_GS_ABBIF_FMT_UNION;
#define BBPCOMM_GS_ABBIF_FMT_gs_rxb_iq_exchange_START (1)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxb_iq_exchange_END (1)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxb_q_inv_START (2)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxb_q_inv_END (2)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxb_i_inv_START (3)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxb_i_inv_END (3)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxa_iq_exchange_START (4)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxa_iq_exchange_END (4)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxa_q_inv_START (5)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxa_q_inv_END (5)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxa_i_inv_START (6)
#define BBPCOMM_GS_ABBIF_FMT_gs_rxa_i_inv_END (6)
#define BBPCOMM_GS_ABBIF_FMT_gs_tx_iq_exchange_START (7)
#define BBPCOMM_GS_ABBIF_FMT_gs_tx_iq_exchange_END (7)
#define BBPCOMM_GS_ABBIF_FMT_gs_tx_q_inv_START (8)
#define BBPCOMM_GS_ABBIF_FMT_gs_tx_q_inv_END (8)
#define BBPCOMM_GS_ABBIF_FMT_gs_tx_i_inv_START (9)
#define BBPCOMM_GS_ABBIF_FMT_gs_tx_i_inv_END (9)
typedef union
{
    unsigned long reg24_for_use_reg;
    struct
    {
        unsigned long g1_overch_inter_meas_en : 1;
        unsigned long reg24_for_use : 31;
    } reg;
} BBPCOMM_REG24_FOR_USE_UNION;
#define BBPCOMM_REG24_FOR_USE_g1_overch_inter_meas_en_START (0)
#define BBPCOMM_REG24_FOR_USE_g1_overch_inter_meas_en_END (0)
#define BBPCOMM_REG24_FOR_USE_reg24_for_use_START (1)
#define BBPCOMM_REG24_FOR_USE_reg24_for_use_END (31)
typedef union
{
    unsigned long reg25_for_use_reg;
    struct
    {
        unsigned long g2_overch_inter_meas_en : 1;
        unsigned long reg25_for_use : 31;
    } reg;
} BBPCOMM_REG25_FOR_USE_UNION;
#define BBPCOMM_REG25_FOR_USE_g2_overch_inter_meas_en_START (0)
#define BBPCOMM_REG25_FOR_USE_g2_overch_inter_meas_en_END (0)
#define BBPCOMM_REG25_FOR_USE_reg25_for_use_START (1)
#define BBPCOMM_REG25_FOR_USE_reg25_for_use_END (31)
typedef union
{
    unsigned long reg26_for_use_reg;
    struct
    {
        unsigned long ssi_unbind_en : 1;
        unsigned long ssi_ch_sel0 : 1;
        unsigned long ssi_ch_sel1 : 1;
        unsigned long reg26_for_use : 29;
    } reg;
} BBPCOMM_REG26_FOR_USE_UNION;
#define BBPCOMM_REG26_FOR_USE_ssi_unbind_en_START (0)
#define BBPCOMM_REG26_FOR_USE_ssi_unbind_en_END (0)
#define BBPCOMM_REG26_FOR_USE_ssi_ch_sel0_START (1)
#define BBPCOMM_REG26_FOR_USE_ssi_ch_sel0_END (1)
#define BBPCOMM_REG26_FOR_USE_ssi_ch_sel1_START (2)
#define BBPCOMM_REG26_FOR_USE_ssi_ch_sel1_END (2)
#define BBPCOMM_REG26_FOR_USE_reg26_for_use_START (3)
#define BBPCOMM_REG26_FOR_USE_reg26_for_use_END (31)
typedef union
{
    unsigned long reg27_for_use_reg;
    struct
    {
        unsigned long rf_tcvr_on_or_en : 1;
        unsigned long reg27_for_use : 31;
    } reg;
} BBPCOMM_REG27_FOR_USE_UNION;
#define BBPCOMM_REG27_FOR_USE_rf_tcvr_on_or_en_START (0)
#define BBPCOMM_REG27_FOR_USE_rf_tcvr_on_or_en_END (0)
#define BBPCOMM_REG27_FOR_USE_reg27_for_use_START (1)
#define BBPCOMM_REG27_FOR_USE_reg27_for_use_END (31)
typedef union
{
    unsigned long reg28_for_use_reg;
    struct
    {
        unsigned long ch0_abb_sel_force_en : 1;
        unsigned long ch0_abb_sel_force_value : 3;
        unsigned long reg28_for_use : 28;
    } reg;
} BBPCOMM_REG28_FOR_USE_UNION;
#define BBPCOMM_REG28_FOR_USE_ch0_abb_sel_force_en_START (0)
#define BBPCOMM_REG28_FOR_USE_ch0_abb_sel_force_en_END (0)
#define BBPCOMM_REG28_FOR_USE_ch0_abb_sel_force_value_START (1)
#define BBPCOMM_REG28_FOR_USE_ch0_abb_sel_force_value_END (3)
#define BBPCOMM_REG28_FOR_USE_reg28_for_use_START (4)
#define BBPCOMM_REG28_FOR_USE_reg28_for_use_END (31)
typedef union
{
    unsigned long reg29_for_use_reg;
    struct
    {
        unsigned long ch1_abb_sel_force_en : 1;
        unsigned long ch1_abb_sel_force_value : 3;
        unsigned long reg29_for_use : 28;
    } reg;
} BBPCOMM_REG29_FOR_USE_UNION;
#define BBPCOMM_REG29_FOR_USE_ch1_abb_sel_force_en_START (0)
#define BBPCOMM_REG29_FOR_USE_ch1_abb_sel_force_en_END (0)
#define BBPCOMM_REG29_FOR_USE_ch1_abb_sel_force_value_START (1)
#define BBPCOMM_REG29_FOR_USE_ch1_abb_sel_force_value_END (3)
#define BBPCOMM_REG29_FOR_USE_reg29_for_use_START (4)
#define BBPCOMM_REG29_FOR_USE_reg29_for_use_END (31)
typedef union
{
    unsigned long reg30_for_use_reg;
    struct
    {
        unsigned long ch0_rx_en_force_low_cnt : 12;
        unsigned long reg30_for_use : 20;
    } reg;
} BBPCOMM_REG30_FOR_USE_UNION;
#define BBPCOMM_REG30_FOR_USE_ch0_rx_en_force_low_cnt_START (0)
#define BBPCOMM_REG30_FOR_USE_ch0_rx_en_force_low_cnt_END (11)
#define BBPCOMM_REG30_FOR_USE_reg30_for_use_START (12)
#define BBPCOMM_REG30_FOR_USE_reg30_for_use_END (31)
typedef union
{
    unsigned long reg31_for_use_reg;
    struct
    {
        unsigned long ch1_rx_en_force_low_cnt : 12;
        unsigned long reg31_for_use : 20;
    } reg;
} BBPCOMM_REG31_FOR_USE_UNION;
#define BBPCOMM_REG31_FOR_USE_ch1_rx_en_force_low_cnt_START (0)
#define BBPCOMM_REG31_FOR_USE_ch1_rx_en_force_low_cnt_END (11)
#define BBPCOMM_REG31_FOR_USE_reg31_for_use_START (12)
#define BBPCOMM_REG31_FOR_USE_reg31_for_use_END (31)
typedef union
{
    unsigned long reg32_for_use_reg;
    struct
    {
        unsigned long ssi_cnt_sel : 1;
        unsigned long reserved : 3;
        unsigned long mipi_cnt_sel : 1;
        unsigned long reg32_for_use : 27;
    } reg;
} BBPCOMM_REG32_FOR_USE_UNION;
#define BBPCOMM_REG32_FOR_USE_ssi_cnt_sel_START (0)
#define BBPCOMM_REG32_FOR_USE_ssi_cnt_sel_END (0)
#define BBPCOMM_REG32_FOR_USE_mipi_cnt_sel_START (4)
#define BBPCOMM_REG32_FOR_USE_mipi_cnt_sel_END (4)
#define BBPCOMM_REG32_FOR_USE_reg32_for_use_START (5)
#define BBPCOMM_REG32_FOR_USE_reg32_for_use_END (31)
typedef union
{
    unsigned long reg33_for_use_reg;
    struct
    {
        unsigned long ch_tx_clk_debug : 1;
        unsigned long reg33_for_use : 31;
    } reg;
} BBPCOMM_REG33_FOR_USE_UNION;
#define BBPCOMM_REG33_FOR_USE_ch_tx_clk_debug_START (0)
#define BBPCOMM_REG33_FOR_USE_ch_tx_clk_debug_END (0)
#define BBPCOMM_REG33_FOR_USE_reg33_for_use_START (1)
#define BBPCOMM_REG33_FOR_USE_reg33_for_use_END (31)
typedef union
{
    unsigned long dbg_clk_gate_en_reg;
    struct
    {
        unsigned long dsp_dbg_clk_gate_en : 1;
        unsigned long dsp_dbg_clk_bypass : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_DBG_CLK_GATE_EN_UNION;
#define BBPCOMM_DBG_CLK_GATE_EN_dsp_dbg_clk_gate_en_START (0)
#define BBPCOMM_DBG_CLK_GATE_EN_dsp_dbg_clk_gate_en_END (0)
#define BBPCOMM_DBG_CLK_GATE_EN_dsp_dbg_clk_bypass_START (1)
#define BBPCOMM_DBG_CLK_GATE_EN_dsp_dbg_clk_bypass_END (1)
typedef union
{
    unsigned long dbg_reg20_cpu_reg;
    struct
    {
        unsigned long com2tds_busy_rf_ssi1 : 1;
        unsigned long com2tds_busy_rf_ssi0 : 1;
        unsigned long com2w_busy_rf_ssi1 : 1;
        unsigned long com2w_busy_rf_ssi0 : 1;
        unsigned long com2lte_busy_rf_ssi1 : 1;
        unsigned long com2lte_busy_rf_ssi0 : 1;
        unsigned long com2g2_busy_rf_ssi1 : 1;
        unsigned long com2g2_busy_rf_ssi0 : 1;
        unsigned long com2g1_busy_rf_ssi1 : 1;
        unsigned long com2g1_busy_rf_ssi0 : 1;
        unsigned long com2tds_busy_mipi1 : 1;
        unsigned long com2tds_busy_mipi0 : 1;
        unsigned long com2w_busy_mipi1 : 1;
        unsigned long com2w_busy_mipi0 : 1;
        unsigned long com2lte_busy_mipi1 : 1;
        unsigned long com2lte_busy_mipi0 : 1;
        unsigned long com2g2_busy_mipi1 : 1;
        unsigned long com2g2_busy_mipi0 : 1;
        unsigned long com2g1_busy_mipi1 : 1;
        unsigned long com2g1_busy_mipi0 : 1;
        unsigned long com2c_busy_rf_ssi1 : 1;
        unsigned long com2c_busy_rf_ssi0 : 1;
        unsigned long com2c_busy_mipi1 : 1;
        unsigned long com2c_busy_mipi0 : 1;
        unsigned long reserved : 8;
    } reg;
} BBPCOMM_DBG_REG20_CPU_UNION;
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_rf_ssi1_START (0)
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_rf_ssi1_END (0)
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_rf_ssi0_START (1)
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_rf_ssi0_END (1)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_rf_ssi1_START (2)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_rf_ssi1_END (2)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_rf_ssi0_START (3)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_rf_ssi0_END (3)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_rf_ssi1_START (4)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_rf_ssi1_END (4)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_rf_ssi0_START (5)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_rf_ssi0_END (5)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_rf_ssi1_START (6)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_rf_ssi1_END (6)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_rf_ssi0_START (7)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_rf_ssi0_END (7)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_rf_ssi1_START (8)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_rf_ssi1_END (8)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_rf_ssi0_START (9)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_rf_ssi0_END (9)
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_mipi1_START (10)
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_mipi1_END (10)
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_mipi0_START (11)
#define BBPCOMM_DBG_REG20_CPU_com2tds_busy_mipi0_END (11)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_mipi1_START (12)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_mipi1_END (12)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_mipi0_START (13)
#define BBPCOMM_DBG_REG20_CPU_com2w_busy_mipi0_END (13)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_mipi1_START (14)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_mipi1_END (14)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_mipi0_START (15)
#define BBPCOMM_DBG_REG20_CPU_com2lte_busy_mipi0_END (15)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_mipi1_START (16)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_mipi1_END (16)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_mipi0_START (17)
#define BBPCOMM_DBG_REG20_CPU_com2g2_busy_mipi0_END (17)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_mipi1_START (18)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_mipi1_END (18)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_mipi0_START (19)
#define BBPCOMM_DBG_REG20_CPU_com2g1_busy_mipi0_END (19)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_rf_ssi1_START (20)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_rf_ssi1_END (20)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_rf_ssi0_START (21)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_rf_ssi0_END (21)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_mipi1_START (22)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_mipi1_END (22)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_mipi0_START (23)
#define BBPCOMM_DBG_REG20_CPU_com2c_busy_mipi0_END (23)
typedef union
{
    unsigned long dbg_comm_en_reg;
    struct
    {
        unsigned long dbg_comm_en : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_DBG_COMM_EN_UNION;
#define BBPCOMM_DBG_COMM_EN_dbg_comm_en_START (0)
#define BBPCOMM_DBG_COMM_EN_dbg_comm_en_END (0)
typedef union
{
    unsigned long s_w_ch_num_ind_reg;
    struct
    {
        unsigned long s_w_ch_num_ind : 1;
        unsigned long s_w_ch_num_ind_sel : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_S_W_CH_NUM_IND_UNION;
#define BBPCOMM_S_W_CH_NUM_IND_s_w_ch_num_ind_START (0)
#define BBPCOMM_S_W_CH_NUM_IND_s_w_ch_num_ind_END (0)
#define BBPCOMM_S_W_CH_NUM_IND_s_w_ch_num_ind_sel_START (1)
#define BBPCOMM_S_W_CH_NUM_IND_s_w_ch_num_ind_sel_END (1)
typedef union
{
    unsigned long s_lte_ch_num_ind_reg;
    struct
    {
        unsigned long s_lte_ch_num_ind : 1;
        unsigned long s_lte_ch_num_ind_sel : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_S_LTE_CH_NUM_IND_UNION;
#define BBPCOMM_S_LTE_CH_NUM_IND_s_lte_ch_num_ind_START (0)
#define BBPCOMM_S_LTE_CH_NUM_IND_s_lte_ch_num_ind_END (0)
#define BBPCOMM_S_LTE_CH_NUM_IND_s_lte_ch_num_ind_sel_START (1)
#define BBPCOMM_S_LTE_CH_NUM_IND_s_lte_ch_num_ind_sel_END (1)
typedef union
{
    unsigned long s_tds_ch_num_ind_reg;
    struct
    {
        unsigned long s_tds_ch_num_ind : 1;
        unsigned long s_tds_ch_num_ind_sel : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_S_TDS_CH_NUM_IND_UNION;
#define BBPCOMM_S_TDS_CH_NUM_IND_s_tds_ch_num_ind_START (0)
#define BBPCOMM_S_TDS_CH_NUM_IND_s_tds_ch_num_ind_END (0)
#define BBPCOMM_S_TDS_CH_NUM_IND_s_tds_ch_num_ind_sel_START (1)
#define BBPCOMM_S_TDS_CH_NUM_IND_s_tds_ch_num_ind_sel_END (1)
typedef union
{
    unsigned long s_gm_ch_num_ind_reg;
    struct
    {
        unsigned long s_gm_ch_num_ind : 1;
        unsigned long s_gm_ch_num_ind_sel : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_S_GM_CH_NUM_IND_UNION;
#define BBPCOMM_S_GM_CH_NUM_IND_s_gm_ch_num_ind_START (0)
#define BBPCOMM_S_GM_CH_NUM_IND_s_gm_ch_num_ind_END (0)
#define BBPCOMM_S_GM_CH_NUM_IND_s_gm_ch_num_ind_sel_START (1)
#define BBPCOMM_S_GM_CH_NUM_IND_s_gm_ch_num_ind_sel_END (1)
typedef union
{
    unsigned long s_gs_ch_num_ind_reg;
    struct
    {
        unsigned long s_gs_ch_num_ind : 1;
        unsigned long s_gs_ch_num_ind_sel : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_S_GS_CH_NUM_IND_UNION;
#define BBPCOMM_S_GS_CH_NUM_IND_s_gs_ch_num_ind_START (0)
#define BBPCOMM_S_GS_CH_NUM_IND_s_gs_ch_num_ind_END (0)
#define BBPCOMM_S_GS_CH_NUM_IND_s_gs_ch_num_ind_sel_START (1)
#define BBPCOMM_S_GS_CH_NUM_IND_s_gs_ch_num_ind_sel_END (1)
typedef union
{
    unsigned long l_ch_sw_reg;
    struct
    {
        unsigned long l_ch_sw_rf : 1;
        unsigned long l_ch_sw_mipi : 1;
        unsigned long l_ch_sw_abb_tx : 1;
        unsigned long l_ch_sw_abb_rx : 1;
        unsigned long l_ch_sw_pmu : 1;
        unsigned long l_ch_sw_apt : 1;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_L_CH_SW_UNION;
#define BBPCOMM_L_CH_SW_l_ch_sw_rf_START (0)
#define BBPCOMM_L_CH_SW_l_ch_sw_rf_END (0)
#define BBPCOMM_L_CH_SW_l_ch_sw_mipi_START (1)
#define BBPCOMM_L_CH_SW_l_ch_sw_mipi_END (1)
#define BBPCOMM_L_CH_SW_l_ch_sw_abb_tx_START (2)
#define BBPCOMM_L_CH_SW_l_ch_sw_abb_tx_END (2)
#define BBPCOMM_L_CH_SW_l_ch_sw_abb_rx_START (3)
#define BBPCOMM_L_CH_SW_l_ch_sw_abb_rx_END (3)
#define BBPCOMM_L_CH_SW_l_ch_sw_pmu_START (4)
#define BBPCOMM_L_CH_SW_l_ch_sw_pmu_END (4)
#define BBPCOMM_L_CH_SW_l_ch_sw_apt_START (5)
#define BBPCOMM_L_CH_SW_l_ch_sw_apt_END (5)
typedef union
{
    unsigned long w_ch_sw_reg;
    struct
    {
        unsigned long w_ch_sw_rf : 1;
        unsigned long w_ch_sw_mipi : 1;
        unsigned long w_ch_sw_abb_tx : 1;
        unsigned long w_ch_sw_abb_rx : 1;
        unsigned long w_ch_sw_pmu : 1;
        unsigned long w_ch_sw_apt : 1;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_W_CH_SW_UNION;
#define BBPCOMM_W_CH_SW_w_ch_sw_rf_START (0)
#define BBPCOMM_W_CH_SW_w_ch_sw_rf_END (0)
#define BBPCOMM_W_CH_SW_w_ch_sw_mipi_START (1)
#define BBPCOMM_W_CH_SW_w_ch_sw_mipi_END (1)
#define BBPCOMM_W_CH_SW_w_ch_sw_abb_tx_START (2)
#define BBPCOMM_W_CH_SW_w_ch_sw_abb_tx_END (2)
#define BBPCOMM_W_CH_SW_w_ch_sw_abb_rx_START (3)
#define BBPCOMM_W_CH_SW_w_ch_sw_abb_rx_END (3)
#define BBPCOMM_W_CH_SW_w_ch_sw_pmu_START (4)
#define BBPCOMM_W_CH_SW_w_ch_sw_pmu_END (4)
#define BBPCOMM_W_CH_SW_w_ch_sw_apt_START (5)
#define BBPCOMM_W_CH_SW_w_ch_sw_apt_END (5)
typedef union
{
    unsigned long t_ch_sw_reg;
    struct
    {
        unsigned long t_ch_sw_rf : 1;
        unsigned long t_ch_sw_mipi : 1;
        unsigned long t_ch_sw_abb_tx : 1;
        unsigned long t_ch_sw_abb_rx : 1;
        unsigned long t_ch_sw_pmu : 1;
        unsigned long t_ch_sw_apt : 1;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_T_CH_SW_UNION;
#define BBPCOMM_T_CH_SW_t_ch_sw_rf_START (0)
#define BBPCOMM_T_CH_SW_t_ch_sw_rf_END (0)
#define BBPCOMM_T_CH_SW_t_ch_sw_mipi_START (1)
#define BBPCOMM_T_CH_SW_t_ch_sw_mipi_END (1)
#define BBPCOMM_T_CH_SW_t_ch_sw_abb_tx_START (2)
#define BBPCOMM_T_CH_SW_t_ch_sw_abb_tx_END (2)
#define BBPCOMM_T_CH_SW_t_ch_sw_abb_rx_START (3)
#define BBPCOMM_T_CH_SW_t_ch_sw_abb_rx_END (3)
#define BBPCOMM_T_CH_SW_t_ch_sw_pmu_START (4)
#define BBPCOMM_T_CH_SW_t_ch_sw_pmu_END (4)
#define BBPCOMM_T_CH_SW_t_ch_sw_apt_START (5)
#define BBPCOMM_T_CH_SW_t_ch_sw_apt_END (5)
typedef union
{
    unsigned long gm_ch_sw_reg;
    struct
    {
        unsigned long gm_ch_sw_rf : 1;
        unsigned long gm_ch_sw_mipi : 1;
        unsigned long gm_ch_sw_abb_tx : 1;
        unsigned long gm_ch_sw_abb_rx : 1;
        unsigned long gm_ch_sw_pmu : 1;
        unsigned long gm_ch_sw_apt : 1;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_GM_CH_SW_UNION;
#define BBPCOMM_GM_CH_SW_gm_ch_sw_rf_START (0)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_rf_END (0)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_mipi_START (1)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_mipi_END (1)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_abb_tx_START (2)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_abb_tx_END (2)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_abb_rx_START (3)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_abb_rx_END (3)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_pmu_START (4)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_pmu_END (4)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_apt_START (5)
#define BBPCOMM_GM_CH_SW_gm_ch_sw_apt_END (5)
typedef union
{
    unsigned long gs_ch_sw_reg;
    struct
    {
        unsigned long gs_ch_sw_rf : 1;
        unsigned long gs_ch_sw_mipi : 1;
        unsigned long gs_ch_sw_abb_tx : 1;
        unsigned long gs_ch_sw_abb_rx : 1;
        unsigned long gs_ch_sw_pmu : 1;
        unsigned long gs_ch_sw_apt : 1;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_GS_CH_SW_UNION;
#define BBPCOMM_GS_CH_SW_gs_ch_sw_rf_START (0)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_rf_END (0)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_mipi_START (1)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_mipi_END (1)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_abb_tx_START (2)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_abb_tx_END (2)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_abb_rx_START (3)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_abb_rx_END (3)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_pmu_START (4)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_pmu_END (4)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_apt_START (5)
#define BBPCOMM_GS_CH_SW_gs_ch_sw_apt_END (5)
typedef union
{
    unsigned long l_tcvr_sel0_reg;
    struct
    {
        unsigned long l_tcvr_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_L_TCVR_SEL0_UNION;
#define BBPCOMM_L_TCVR_SEL0_l_tcvr_sel0_START (0)
#define BBPCOMM_L_TCVR_SEL0_l_tcvr_sel0_END (0)
typedef union
{
    unsigned long l_tcvr_sel1_reg;
    struct
    {
        unsigned long l_tcvr_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_L_TCVR_SEL1_UNION;
#define BBPCOMM_L_TCVR_SEL1_l_tcvr_sel1_START (0)
#define BBPCOMM_L_TCVR_SEL1_l_tcvr_sel1_END (0)
typedef union
{
    unsigned long t_tcvr_sel0_reg;
    struct
    {
        unsigned long t_tcvr_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_T_TCVR_SEL0_UNION;
#define BBPCOMM_T_TCVR_SEL0_t_tcvr_sel0_START (0)
#define BBPCOMM_T_TCVR_SEL0_t_tcvr_sel0_END (0)
typedef union
{
    unsigned long t_tcvr_sel1_reg;
    struct
    {
        unsigned long t_tcvr_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_T_TCVR_SEL1_UNION;
#define BBPCOMM_T_TCVR_SEL1_t_tcvr_sel1_START (0)
#define BBPCOMM_T_TCVR_SEL1_t_tcvr_sel1_END (0)
typedef union
{
    unsigned long w_tcvr_sel0_reg;
    struct
    {
        unsigned long w_tcvr_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_W_TCVR_SEL0_UNION;
#define BBPCOMM_W_TCVR_SEL0_w_tcvr_sel0_START (0)
#define BBPCOMM_W_TCVR_SEL0_w_tcvr_sel0_END (0)
typedef union
{
    unsigned long w_tcvr_sel1_reg;
    struct
    {
        unsigned long w_tcvr_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_W_TCVR_SEL1_UNION;
#define BBPCOMM_W_TCVR_SEL1_w_tcvr_sel1_START (0)
#define BBPCOMM_W_TCVR_SEL1_w_tcvr_sel1_END (0)
typedef union
{
    unsigned long gm_tcvr_sel0_reg;
    struct
    {
        unsigned long gm_tcvr_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GM_TCVR_SEL0_UNION;
#define BBPCOMM_GM_TCVR_SEL0_gm_tcvr_sel0_START (0)
#define BBPCOMM_GM_TCVR_SEL0_gm_tcvr_sel0_END (0)
typedef union
{
    unsigned long gm_tcvr_sel1_reg;
    struct
    {
        unsigned long gm_tcvr_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GM_TCVR_SEL1_UNION;
#define BBPCOMM_GM_TCVR_SEL1_gm_tcvr_sel1_START (0)
#define BBPCOMM_GM_TCVR_SEL1_gm_tcvr_sel1_END (0)
typedef union
{
    unsigned long gs_tcvr_sel0_reg;
    struct
    {
        unsigned long gs_tcvr_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GS_TCVR_SEL0_UNION;
#define BBPCOMM_GS_TCVR_SEL0_gs_tcvr_sel0_START (0)
#define BBPCOMM_GS_TCVR_SEL0_gs_tcvr_sel0_END (0)
typedef union
{
    unsigned long gs_tcvr_sel1_reg;
    struct
    {
        unsigned long gs_tcvr_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GS_TCVR_SEL1_UNION;
#define BBPCOMM_GS_TCVR_SEL1_gs_tcvr_sel1_START (0)
#define BBPCOMM_GS_TCVR_SEL1_gs_tcvr_sel1_END (0)
typedef union
{
    unsigned long l_tcvr_value0_reg;
    struct
    {
        unsigned long l_tcvr_value0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_L_TCVR_VALUE0_UNION;
#define BBPCOMM_L_TCVR_VALUE0_l_tcvr_value0_START (0)
#define BBPCOMM_L_TCVR_VALUE0_l_tcvr_value0_END (0)
typedef union
{
    unsigned long l_tcvr_value1_reg;
    struct
    {
        unsigned long l_tcvr_value1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_L_TCVR_VALUE1_UNION;
#define BBPCOMM_L_TCVR_VALUE1_l_tcvr_value1_START (0)
#define BBPCOMM_L_TCVR_VALUE1_l_tcvr_value1_END (0)
typedef union
{
    unsigned long t_tcvr_value0_reg;
    struct
    {
        unsigned long t_tcvr_value0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_T_TCVR_VALUE0_UNION;
#define BBPCOMM_T_TCVR_VALUE0_t_tcvr_value0_START (0)
#define BBPCOMM_T_TCVR_VALUE0_t_tcvr_value0_END (0)
typedef union
{
    unsigned long t_tcvr_value1_reg;
    struct
    {
        unsigned long t_tcvr_value1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_T_TCVR_VALUE1_UNION;
#define BBPCOMM_T_TCVR_VALUE1_t_tcvr_value1_START (0)
#define BBPCOMM_T_TCVR_VALUE1_t_tcvr_value1_END (0)
typedef union
{
    unsigned long w_tcvr_value0_reg;
    struct
    {
        unsigned long w_tcvr_value0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_W_TCVR_VALUE0_UNION;
#define BBPCOMM_W_TCVR_VALUE0_w_tcvr_value0_START (0)
#define BBPCOMM_W_TCVR_VALUE0_w_tcvr_value0_END (0)
typedef union
{
    unsigned long w_tcvr_value1_reg;
    struct
    {
        unsigned long w_tcvr_value1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_W_TCVR_VALUE1_UNION;
#define BBPCOMM_W_TCVR_VALUE1_w_tcvr_value1_START (0)
#define BBPCOMM_W_TCVR_VALUE1_w_tcvr_value1_END (0)
typedef union
{
    unsigned long gm_tcvr_value0_reg;
    struct
    {
        unsigned long gm_tcvr_value0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GM_TCVR_VALUE0_UNION;
#define BBPCOMM_GM_TCVR_VALUE0_gm_tcvr_value0_START (0)
#define BBPCOMM_GM_TCVR_VALUE0_gm_tcvr_value0_END (0)
typedef union
{
    unsigned long gm_tcvr_value1_reg;
    struct
    {
        unsigned long gm_tcvr_value1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GM_TCVR_VALUE1_UNION;
#define BBPCOMM_GM_TCVR_VALUE1_gm_tcvr_value1_START (0)
#define BBPCOMM_GM_TCVR_VALUE1_gm_tcvr_value1_END (0)
typedef union
{
    unsigned long gs_tcvr_value0_reg;
    struct
    {
        unsigned long gs_tcvr_value0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GS_TCVR_VALUE0_UNION;
#define BBPCOMM_GS_TCVR_VALUE0_gs_tcvr_value0_START (0)
#define BBPCOMM_GS_TCVR_VALUE0_gs_tcvr_value0_END (0)
typedef union
{
    unsigned long gs_tcvr_value1_reg;
    struct
    {
        unsigned long gs_tcvr_value1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_GS_TCVR_VALUE1_UNION;
#define BBPCOMM_GS_TCVR_VALUE1_gs_tcvr_value1_START (0)
#define BBPCOMM_GS_TCVR_VALUE1_gs_tcvr_value1_END (0)
typedef union
{
    unsigned long rf_tcvr_state_reg;
    struct
    {
        unsigned long l_tcvr_state0 : 1;
        unsigned long l_tcvr_state1 : 1;
        unsigned long t_tcvr_state0 : 1;
        unsigned long reserved_0 : 1;
        unsigned long w_tcvr_state0 : 1;
        unsigned long reserved_1 : 1;
        unsigned long gm_tcvr_state0 : 1;
        unsigned long reserved_2 : 1;
        unsigned long gs_tcvr_state0 : 1;
        unsigned long reserved_3 : 1;
        unsigned long c_tcvr_state0 : 1;
        unsigned long reserved_4 : 5;
        unsigned long ch_tcvr_state0 : 1;
        unsigned long ch_tcvr_state1 : 1;
        unsigned long reserved_5 : 14;
    } reg;
} BBPCOMM_RF_TCVR_STATE_UNION;
#define BBPCOMM_RF_TCVR_STATE_l_tcvr_state0_START (0)
#define BBPCOMM_RF_TCVR_STATE_l_tcvr_state0_END (0)
#define BBPCOMM_RF_TCVR_STATE_l_tcvr_state1_START (1)
#define BBPCOMM_RF_TCVR_STATE_l_tcvr_state1_END (1)
#define BBPCOMM_RF_TCVR_STATE_t_tcvr_state0_START (2)
#define BBPCOMM_RF_TCVR_STATE_t_tcvr_state0_END (2)
#define BBPCOMM_RF_TCVR_STATE_w_tcvr_state0_START (4)
#define BBPCOMM_RF_TCVR_STATE_w_tcvr_state0_END (4)
#define BBPCOMM_RF_TCVR_STATE_gm_tcvr_state0_START (6)
#define BBPCOMM_RF_TCVR_STATE_gm_tcvr_state0_END (6)
#define BBPCOMM_RF_TCVR_STATE_gs_tcvr_state0_START (8)
#define BBPCOMM_RF_TCVR_STATE_gs_tcvr_state0_END (8)
#define BBPCOMM_RF_TCVR_STATE_c_tcvr_state0_START (10)
#define BBPCOMM_RF_TCVR_STATE_c_tcvr_state0_END (10)
#define BBPCOMM_RF_TCVR_STATE_ch_tcvr_state0_START (16)
#define BBPCOMM_RF_TCVR_STATE_ch_tcvr_state0_END (16)
#define BBPCOMM_RF_TCVR_STATE_ch_tcvr_state1_START (17)
#define BBPCOMM_RF_TCVR_STATE_ch_tcvr_state1_END (17)
typedef union
{
    unsigned long mipi_unbind_en_reg;
    struct
    {
        unsigned long mipi_unbind_en : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI_UNBIND_EN_UNION;
#define BBPCOMM_MIPI_UNBIND_EN_mipi_unbind_en_START (0)
#define BBPCOMM_MIPI_UNBIND_EN_mipi_unbind_en_END (0)
typedef union
{
    unsigned long mipi_ch_sel0_reg;
    struct
    {
        unsigned long mipi_ch_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI_CH_SEL0_UNION;
#define BBPCOMM_MIPI_CH_SEL0_mipi_ch_sel0_START (0)
#define BBPCOMM_MIPI_CH_SEL0_mipi_ch_sel0_END (0)
typedef union
{
    unsigned long mipi_ch_sel1_reg;
    struct
    {
        unsigned long mipi_ch_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MIPI_CH_SEL1_UNION;
#define BBPCOMM_MIPI_CH_SEL1_mipi_ch_sel1_START (0)
#define BBPCOMM_MIPI_CH_SEL1_mipi_ch_sel1_END (0)
typedef union
{
    unsigned long apt_ch_sel0_reg;
    struct
    {
        unsigned long apt_ch_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_APT_CH_SEL0_UNION;
#define BBPCOMM_APT_CH_SEL0_apt_ch_sel0_START (0)
#define BBPCOMM_APT_CH_SEL0_apt_ch_sel0_END (0)
typedef union
{
    unsigned long apt_ch_sel1_reg;
    struct
    {
        unsigned long apt_ch_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_APT_CH_SEL1_UNION;
#define BBPCOMM_APT_CH_SEL1_apt_ch_sel1_START (0)
#define BBPCOMM_APT_CH_SEL1_apt_ch_sel1_END (0)
typedef union
{
    unsigned long afc_ch_sel0_reg;
    struct
    {
        unsigned long afc_ch_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_AFC_CH_SEL0_UNION;
#define BBPCOMM_AFC_CH_SEL0_afc_ch_sel0_START (0)
#define BBPCOMM_AFC_CH_SEL0_afc_ch_sel0_END (0)
typedef union
{
    unsigned long afc_ch_sel1_reg;
    struct
    {
        unsigned long afc_ch_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_AFC_CH_SEL1_UNION;
#define BBPCOMM_AFC_CH_SEL1_afc_ch_sel1_START (0)
#define BBPCOMM_AFC_CH_SEL1_afc_ch_sel1_END (0)
typedef union
{
    unsigned long abb_tx_ch_sel0_reg;
    struct
    {
        unsigned long abb_tx_ch_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_ABB_TX_CH_SEL0_UNION;
#define BBPCOMM_ABB_TX_CH_SEL0_abb_tx_ch_sel0_START (0)
#define BBPCOMM_ABB_TX_CH_SEL0_abb_tx_ch_sel0_END (0)
typedef union
{
    unsigned long abb_tx_ch_sel1_reg;
    struct
    {
        unsigned long abb_tx_ch_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_ABB_TX_CH_SEL1_UNION;
#define BBPCOMM_ABB_TX_CH_SEL1_abb_tx_ch_sel1_START (0)
#define BBPCOMM_ABB_TX_CH_SEL1_abb_tx_ch_sel1_END (0)
typedef union
{
    unsigned long pmu_ch_sel0_reg;
    struct
    {
        unsigned long pmu_ch_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_PMU_CH_SEL0_UNION;
#define BBPCOMM_PMU_CH_SEL0_pmu_ch_sel0_START (0)
#define BBPCOMM_PMU_CH_SEL0_pmu_ch_sel0_END (0)
typedef union
{
    unsigned long pmu_ch_sel1_reg;
    struct
    {
        unsigned long pmu_ch_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_PMU_CH_SEL1_UNION;
#define BBPCOMM_PMU_CH_SEL1_pmu_ch_sel1_START (0)
#define BBPCOMM_PMU_CH_SEL1_pmu_ch_sel1_END (0)
typedef union
{
    unsigned long valid_num_reg;
    struct
    {
        unsigned long valid_num : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_VALID_NUM_UNION;
#define BBPCOMM_VALID_NUM_valid_num_START (0)
#define BBPCOMM_VALID_NUM_valid_num_END (15)
typedef union
{
    unsigned long valid_num1_reg;
    struct
    {
        unsigned long valid_num1 : 16;
        unsigned long valid_num2 : 16;
    } reg;
} BBPCOMM_VALID_NUM1_UNION;
#define BBPCOMM_VALID_NUM1_valid_num1_START (0)
#define BBPCOMM_VALID_NUM1_valid_num1_END (15)
#define BBPCOMM_VALID_NUM1_valid_num2_START (16)
#define BBPCOMM_VALID_NUM1_valid_num2_END (31)
typedef union
{
    unsigned long int_clear_lte_rcv_c_reg;
    struct
    {
        unsigned long int_clear_lte_rcv_c : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_LTE_RCV_C_UNION;
#define BBPCOMM_INT_CLEAR_LTE_RCV_C_int_clear_lte_rcv_c_START (0)
#define BBPCOMM_INT_CLEAR_LTE_RCV_C_int_clear_lte_rcv_c_END (15)
typedef union
{
    unsigned long int_mask_lte_rcv_c_reg;
    struct
    {
        unsigned long int_mask_lte_rcv_c : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_LTE_RCV_C_UNION;
#define BBPCOMM_INT_MASK_LTE_RCV_C_int_mask_lte_rcv_c_START (0)
#define BBPCOMM_INT_MASK_LTE_RCV_C_int_mask_lte_rcv_c_END (15)
typedef union
{
    unsigned long int_type_lte_rcv_c_reg;
    struct
    {
        unsigned long o_int_type_lte_rcv_c : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_LTE_RCV_C_UNION;
#define BBPCOMM_INT_TYPE_LTE_RCV_C_o_int_type_lte_rcv_c_START (0)
#define BBPCOMM_INT_TYPE_LTE_RCV_C_o_int_type_lte_rcv_c_END (15)
typedef union
{
    unsigned long lte_snd_c_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long lte_snd_c_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_LTE_SND_C_INT_13_UNION;
#define BBPCOMM_LTE_SND_C_INT_13_lte_snd_c_int_13_START (3)
#define BBPCOMM_LTE_SND_C_INT_13_lte_snd_c_int_13_END (15)
typedef union
{
    unsigned long c_snd_c_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long c_snd_c_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_C_SND_C_INT_13_UNION;
#define BBPCOMM_C_SND_C_INT_13_c_snd_c_int_13_START (3)
#define BBPCOMM_C_SND_C_INT_13_c_snd_c_int_13_END (15)
typedef union
{
    unsigned long cbbp_input_mask_reg;
    struct
    {
        unsigned long cbbp_input_mask : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_CBBP_INPUT_MASK_UNION;
#define BBPCOMM_CBBP_INPUT_MASK_cbbp_input_mask_START (0)
#define BBPCOMM_CBBP_INPUT_MASK_cbbp_input_mask_END (1)
typedef union
{
    unsigned long c_timing_dsp_reg;
    struct
    {
        unsigned long o_c_timing1_dsp : 30;
        unsigned long reserved : 2;
    } reg;
} BBPCOMM_C_TIMING_DSP_UNION;
#define BBPCOMM_C_TIMING_DSP_o_c_timing1_dsp_START (0)
#define BBPCOMM_C_TIMING_DSP_o_c_timing1_dsp_END (29)
typedef union
{
    unsigned long c_intrasys_valid_reg;
    struct
    {
        unsigned long o_c_intrasys_valid : 1;
        unsigned long o_c_intrasys_valid_delay : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_C_INTRASYS_VALID_UNION;
#define BBPCOMM_C_INTRASYS_VALID_o_c_intrasys_valid_START (0)
#define BBPCOMM_C_INTRASYS_VALID_o_c_intrasys_valid_END (0)
#define BBPCOMM_C_INTRASYS_VALID_o_c_intrasys_valid_delay_START (1)
#define BBPCOMM_C_INTRASYS_VALID_o_c_intrasys_valid_delay_END (1)
typedef union
{
    unsigned long c_intersys_measure_type_reg;
    struct
    {
        unsigned long c_intersys_measure_type : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_C_INTERSYS_MEASURE_TYPE_UNION;
#define BBPCOMM_C_INTERSYS_MEASURE_TYPE_c_intersys_measure_type_START (0)
#define BBPCOMM_C_INTERSYS_MEASURE_TYPE_c_intersys_measure_type_END (3)
typedef union
{
    unsigned long c_measure_report_valid_reg;
    struct
    {
        unsigned long c_measure_report_valid : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_C_MEASURE_REPORT_VALID_UNION;
#define BBPCOMM_C_MEASURE_REPORT_VALID_c_measure_report_valid_START (0)
#define BBPCOMM_C_MEASURE_REPORT_VALID_c_measure_report_valid_END (0)
typedef union
{
    unsigned long int_clear_c_rcv_lte_reg;
    struct
    {
        unsigned long int_clear_c_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_C_RCV_LTE_UNION;
#define BBPCOMM_INT_CLEAR_C_RCV_LTE_int_clear_c_rcv_lte_START (0)
#define BBPCOMM_INT_CLEAR_C_RCV_LTE_int_clear_c_rcv_lte_END (15)
typedef union
{
    unsigned long int_clear_c_rcv_c_reg;
    struct
    {
        unsigned long int_clear_c_rcv_c : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_CLEAR_C_RCV_C_UNION;
#define BBPCOMM_INT_CLEAR_C_RCV_C_int_clear_c_rcv_c_START (0)
#define BBPCOMM_INT_CLEAR_C_RCV_C_int_clear_c_rcv_c_END (15)
typedef union
{
    unsigned long int_clear_c_int012_reg;
    struct
    {
        unsigned long int_clear_c_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_CLEAR_C_INT012_UNION;
#define BBPCOMM_INT_CLEAR_C_INT012_int_clear_c_int012_START (0)
#define BBPCOMM_INT_CLEAR_C_INT012_int_clear_c_int012_END (2)
typedef union
{
    unsigned long int_mask_c_rcv_lte_reg;
    struct
    {
        unsigned long int_mask_c_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_C_RCV_LTE_UNION;
#define BBPCOMM_INT_MASK_C_RCV_LTE_int_mask_c_rcv_lte_START (0)
#define BBPCOMM_INT_MASK_C_RCV_LTE_int_mask_c_rcv_lte_END (15)
typedef union
{
    unsigned long int_mask_c_rcv_c_reg;
    struct
    {
        unsigned long int_mask_c_rcv_c : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_MASK_C_RCV_C_UNION;
#define BBPCOMM_INT_MASK_C_RCV_C_int_mask_c_rcv_c_START (0)
#define BBPCOMM_INT_MASK_C_RCV_C_int_mask_c_rcv_c_END (15)
typedef union
{
    unsigned long int_mask_c_int012_reg;
    struct
    {
        unsigned long int_mask_c_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_MASK_C_INT012_UNION;
#define BBPCOMM_INT_MASK_C_INT012_int_mask_c_int012_START (0)
#define BBPCOMM_INT_MASK_C_INT012_int_mask_c_int012_END (2)
typedef union
{
    unsigned long int_type_c_rcv_lte_reg;
    struct
    {
        unsigned long o_int_type_c_rcv_lte : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_C_RCV_LTE_UNION;
#define BBPCOMM_INT_TYPE_C_RCV_LTE_o_int_type_c_rcv_lte_START (0)
#define BBPCOMM_INT_TYPE_C_RCV_LTE_o_int_type_c_rcv_lte_END (15)
typedef union
{
    unsigned long int_type_c_rcv_c_reg;
    struct
    {
        unsigned long o_int_type_c_rcv_c : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_INT_TYPE_C_RCV_C_UNION;
#define BBPCOMM_INT_TYPE_C_RCV_C_o_int_type_c_rcv_c_START (0)
#define BBPCOMM_INT_TYPE_C_RCV_C_o_int_type_c_rcv_c_END (15)
typedef union
{
    unsigned long int_type_c_int012_reg;
    struct
    {
        unsigned long o_int_type_c_int012 : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_INT_TYPE_C_INT012_UNION;
#define BBPCOMM_INT_TYPE_C_INT012_o_int_type_c_int012_START (0)
#define BBPCOMM_INT_TYPE_C_INT012_o_int_type_c_int012_END (2)
typedef union
{
    unsigned long c_snd_lte_int_13_reg;
    struct
    {
        unsigned long reserved_0 : 3;
        unsigned long c_snd_lte_int_13 : 13;
        unsigned long reserved_1 : 16;
    } reg;
} BBPCOMM_C_SND_LTE_INT_13_UNION;
#define BBPCOMM_C_SND_LTE_INT_13_c_snd_lte_int_13_START (3)
#define BBPCOMM_C_SND_LTE_INT_13_c_snd_lte_int_13_END (15)
typedef union
{
    unsigned long c_abbif_fmt_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long c_rxb_iq_exchange : 1;
        unsigned long c_rxb_q_inv : 1;
        unsigned long c_rxb_i_inv : 1;
        unsigned long c_rxa_iq_exchange : 1;
        unsigned long c_rxa_q_inv : 1;
        unsigned long c_rxa_i_inv : 1;
        unsigned long c_tx_iq_exchange : 1;
        unsigned long c_tx_q_inv : 1;
        unsigned long c_tx_i_inv : 1;
        unsigned long reserved_1 : 22;
    } reg;
} BBPCOMM_C_ABBIF_FMT_UNION;
#define BBPCOMM_C_ABBIF_FMT_c_rxb_iq_exchange_START (1)
#define BBPCOMM_C_ABBIF_FMT_c_rxb_iq_exchange_END (1)
#define BBPCOMM_C_ABBIF_FMT_c_rxb_q_inv_START (2)
#define BBPCOMM_C_ABBIF_FMT_c_rxb_q_inv_END (2)
#define BBPCOMM_C_ABBIF_FMT_c_rxb_i_inv_START (3)
#define BBPCOMM_C_ABBIF_FMT_c_rxb_i_inv_END (3)
#define BBPCOMM_C_ABBIF_FMT_c_rxa_iq_exchange_START (4)
#define BBPCOMM_C_ABBIF_FMT_c_rxa_iq_exchange_END (4)
#define BBPCOMM_C_ABBIF_FMT_c_rxa_q_inv_START (5)
#define BBPCOMM_C_ABBIF_FMT_c_rxa_q_inv_END (5)
#define BBPCOMM_C_ABBIF_FMT_c_rxa_i_inv_START (6)
#define BBPCOMM_C_ABBIF_FMT_c_rxa_i_inv_END (6)
#define BBPCOMM_C_ABBIF_FMT_c_tx_iq_exchange_START (7)
#define BBPCOMM_C_ABBIF_FMT_c_tx_iq_exchange_END (7)
#define BBPCOMM_C_ABBIF_FMT_c_tx_q_inv_START (8)
#define BBPCOMM_C_ABBIF_FMT_c_tx_q_inv_END (8)
#define BBPCOMM_C_ABBIF_FMT_c_tx_i_inv_START (9)
#define BBPCOMM_C_ABBIF_FMT_c_tx_i_inv_END (9)
typedef union
{
    unsigned long tds_c_ctu_int_sel_reg;
    struct
    {
        unsigned long tds_c_ctu_int_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_TDS_C_CTU_INT_SEL_UNION;
#define BBPCOMM_TDS_C_CTU_INT_SEL_tds_c_ctu_int_sel_START (0)
#define BBPCOMM_TDS_C_CTU_INT_SEL_tds_c_ctu_int_sel_END (0)
typedef union
{
    unsigned long s_c_ch_num_ind_reg;
    struct
    {
        unsigned long s_c_ch_num_ind : 1;
        unsigned long s_c_ch_num_ind_sel : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_S_C_CH_NUM_IND_UNION;
#define BBPCOMM_S_C_CH_NUM_IND_s_c_ch_num_ind_START (0)
#define BBPCOMM_S_C_CH_NUM_IND_s_c_ch_num_ind_END (0)
#define BBPCOMM_S_C_CH_NUM_IND_s_c_ch_num_ind_sel_START (1)
#define BBPCOMM_S_C_CH_NUM_IND_s_c_ch_num_ind_sel_END (1)
typedef union
{
    unsigned long c_ch_sw_reg;
    struct
    {
        unsigned long c_ch_sw_rf : 1;
        unsigned long c_ch_sw_mipi : 1;
        unsigned long c_ch_sw_abb_tx : 1;
        unsigned long c_ch_sw_abb_rx : 1;
        unsigned long c_ch_sw_pmu : 1;
        unsigned long c_ch_sw_apt : 1;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_C_CH_SW_UNION;
#define BBPCOMM_C_CH_SW_c_ch_sw_rf_START (0)
#define BBPCOMM_C_CH_SW_c_ch_sw_rf_END (0)
#define BBPCOMM_C_CH_SW_c_ch_sw_mipi_START (1)
#define BBPCOMM_C_CH_SW_c_ch_sw_mipi_END (1)
#define BBPCOMM_C_CH_SW_c_ch_sw_abb_tx_START (2)
#define BBPCOMM_C_CH_SW_c_ch_sw_abb_tx_END (2)
#define BBPCOMM_C_CH_SW_c_ch_sw_abb_rx_START (3)
#define BBPCOMM_C_CH_SW_c_ch_sw_abb_rx_END (3)
#define BBPCOMM_C_CH_SW_c_ch_sw_pmu_START (4)
#define BBPCOMM_C_CH_SW_c_ch_sw_pmu_END (4)
#define BBPCOMM_C_CH_SW_c_ch_sw_apt_START (5)
#define BBPCOMM_C_CH_SW_c_ch_sw_apt_END (5)
typedef union
{
    unsigned long c_tcvr_sel0_reg;
    struct
    {
        unsigned long c_tcvr_sel0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_C_TCVR_SEL0_UNION;
#define BBPCOMM_C_TCVR_SEL0_c_tcvr_sel0_START (0)
#define BBPCOMM_C_TCVR_SEL0_c_tcvr_sel0_END (0)
typedef union
{
    unsigned long c_tcvr_sel1_reg;
    struct
    {
        unsigned long c_tcvr_sel1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_C_TCVR_SEL1_UNION;
#define BBPCOMM_C_TCVR_SEL1_c_tcvr_sel1_START (0)
#define BBPCOMM_C_TCVR_SEL1_c_tcvr_sel1_END (0)
typedef union
{
    unsigned long c_tcvr_value0_reg;
    struct
    {
        unsigned long c_tcvr_value0 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_C_TCVR_VALUE0_UNION;
#define BBPCOMM_C_TCVR_VALUE0_c_tcvr_value0_START (0)
#define BBPCOMM_C_TCVR_VALUE0_c_tcvr_value0_END (0)
typedef union
{
    unsigned long c_tcvr_value1_reg;
    struct
    {
        unsigned long c_tcvr_value1 : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_C_TCVR_VALUE1_UNION;
#define BBPCOMM_C_TCVR_VALUE1_c_tcvr_value1_START (0)
#define BBPCOMM_C_TCVR_VALUE1_c_tcvr_value1_END (0)
typedef union
{
    unsigned long comm_32k_timing_rpt2_reg;
    struct
    {
        unsigned long o_adjust_timing : 24;
        unsigned long reserved : 8;
    } reg;
} BBPCOMM_COMM_32K_TIMING_RPT2_UNION;
#define BBPCOMM_COMM_32K_TIMING_RPT2_o_adjust_timing_START (0)
#define BBPCOMM_COMM_32K_TIMING_RPT2_o_adjust_timing_END (23)
typedef union
{
    unsigned long abb_rxb_lock_mode_reg;
    struct
    {
        unsigned long cpu_abb_mask_cnt_num : 16;
        unsigned long cpu_abb_lock_en : 1;
        unsigned long reserved : 15;
    } reg;
} BBPCOMM_ABB_RXB_LOCK_MODE_UNION;
#define BBPCOMM_ABB_RXB_LOCK_MODE_cpu_abb_mask_cnt_num_START (0)
#define BBPCOMM_ABB_RXB_LOCK_MODE_cpu_abb_mask_cnt_num_END (15)
#define BBPCOMM_ABB_RXB_LOCK_MODE_cpu_abb_lock_en_START (16)
#define BBPCOMM_ABB_RXB_LOCK_MODE_cpu_abb_lock_en_END (16)
typedef union
{
    unsigned long dbg_en_reg;
    struct
    {
        unsigned long dbg_en : 1;
        unsigned long dbg_rpt_mode : 1;
        unsigned long reserved : 14;
        unsigned long dbg_pkg_num : 16;
    } reg;
} BBPCOMM_DBG_EN_UNION;
#define BBPCOMM_DBG_EN_dbg_en_START (0)
#define BBPCOMM_DBG_EN_dbg_en_END (0)
#define BBPCOMM_DBG_EN_dbg_rpt_mode_START (1)
#define BBPCOMM_DBG_EN_dbg_rpt_mode_END (1)
#define BBPCOMM_DBG_EN_dbg_pkg_num_START (16)
#define BBPCOMM_DBG_EN_dbg_pkg_num_END (31)
typedef union
{
    unsigned long dbg_flt_reg;
    struct
    {
        unsigned long dbg_flt : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_DBG_FLT_UNION;
#define BBPCOMM_DBG_FLT_dbg_flt_START (0)
#define BBPCOMM_DBG_FLT_dbg_flt_END (15)
typedef union
{
    unsigned long dbg_req_en_reg;
    struct
    {
        unsigned long dbg_req_en : 20;
        unsigned long reserved : 12;
    } reg;
} BBPCOMM_DBG_REQ_EN_UNION;
#define BBPCOMM_DBG_REQ_EN_dbg_req_en_START (0)
#define BBPCOMM_DBG_REQ_EN_dbg_req_en_END (19)
typedef union
{
    unsigned long mipi_dyn_exchg_reg;
    struct
    {
        unsigned long mipi_dyn_exchg_en : 1;
        unsigned long mipi_robin_clr_ind_imi : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_MIPI_DYN_EXCHG_UNION;
#define BBPCOMM_MIPI_DYN_EXCHG_mipi_dyn_exchg_en_START (0)
#define BBPCOMM_MIPI_DYN_EXCHG_mipi_dyn_exchg_en_END (0)
#define BBPCOMM_MIPI_DYN_EXCHG_mipi_robin_clr_ind_imi_START (1)
#define BBPCOMM_MIPI_DYN_EXCHG_mipi_robin_clr_ind_imi_END (1)
typedef union
{
    unsigned long timing_clr_delay_cnt_reg;
    struct
    {
        unsigned long timing_clr_delay_cnt : 16;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_TIMING_CLR_DELAY_CNT_UNION;
#define BBPCOMM_TIMING_CLR_DELAY_CNT_timing_clr_delay_cnt_START (0)
#define BBPCOMM_TIMING_CLR_DELAY_CNT_timing_clr_delay_cnt_END (15)
typedef union
{
    unsigned long timing_get_mode_reg;
    struct
    {
        unsigned long timing_get_mode : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_TIMING_GET_MODE_UNION;
#define BBPCOMM_TIMING_GET_MODE_timing_get_mode_START (0)
#define BBPCOMM_TIMING_GET_MODE_timing_get_mode_END (0)
typedef union
{
    unsigned long timing_clear1_reg;
    struct
    {
        unsigned long timing_clear1 : 1;
        unsigned long comm_32k_timing_clear1 : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TIMING_CLEAR1_UNION;
#define BBPCOMM_TIMING_CLEAR1_timing_clear1_START (0)
#define BBPCOMM_TIMING_CLEAR1_timing_clear1_END (0)
#define BBPCOMM_TIMING_CLEAR1_comm_32k_timing_clear1_START (1)
#define BBPCOMM_TIMING_CLEAR1_comm_32k_timing_clear1_END (1)
typedef union
{
    unsigned long timing_get_ind1_reg;
    struct
    {
        unsigned long timing_get_ind1 : 1;
        unsigned long reserved_0 : 3;
        unsigned long timing_get_c_sel1 : 2;
        unsigned long reserved_1 : 26;
    } reg;
} BBPCOMM_TIMING_GET_IND1_UNION;
#define BBPCOMM_TIMING_GET_IND1_timing_get_ind1_START (0)
#define BBPCOMM_TIMING_GET_IND1_timing_get_ind1_END (0)
#define BBPCOMM_TIMING_GET_IND1_timing_get_c_sel1_START (4)
#define BBPCOMM_TIMING_GET_IND1_timing_get_c_sel1_END (5)
typedef union
{
    unsigned long tinmg_valid1_reg;
    struct
    {
        unsigned long o_timing_valid1 : 1;
        unsigned long comm_32k_timing_valid1 : 1;
        unsigned long overtime_ind1 : 1;
        unsigned long reserved_0 : 1;
        unsigned long timing_valid_c_sel1 : 2;
        unsigned long reserved_1 : 26;
    } reg;
} BBPCOMM_TINMG_VALID1_UNION;
#define BBPCOMM_TINMG_VALID1_o_timing_valid1_START (0)
#define BBPCOMM_TINMG_VALID1_o_timing_valid1_END (0)
#define BBPCOMM_TINMG_VALID1_comm_32k_timing_valid1_START (1)
#define BBPCOMM_TINMG_VALID1_comm_32k_timing_valid1_END (1)
#define BBPCOMM_TINMG_VALID1_overtime_ind1_START (2)
#define BBPCOMM_TINMG_VALID1_overtime_ind1_END (2)
#define BBPCOMM_TINMG_VALID1_timing_valid_c_sel1_START (4)
#define BBPCOMM_TINMG_VALID1_timing_valid_c_sel1_END (5)
typedef union
{
    unsigned long timing_get_w_sel_reg;
    struct
    {
        unsigned long timing_get_w_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TIMING_GET_W_SEL_UNION;
#define BBPCOMM_TIMING_GET_W_SEL_timing_get_w_sel_START (0)
#define BBPCOMM_TIMING_GET_W_SEL_timing_get_w_sel_END (1)
typedef union
{
    unsigned long timing_valid_w_sel_reg;
    struct
    {
        unsigned long timing_valid_w_sel : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TIMING_VALID_W_SEL_UNION;
#define BBPCOMM_TIMING_VALID_W_SEL_timing_valid_w_sel_START (0)
#define BBPCOMM_TIMING_VALID_W_SEL_timing_valid_w_sel_END (1)
typedef union
{
    unsigned long timing_get_w_sel1_reg;
    struct
    {
        unsigned long timing_get_w_sel1 : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TIMING_GET_W_SEL1_UNION;
#define BBPCOMM_TIMING_GET_W_SEL1_timing_get_w_sel1_START (0)
#define BBPCOMM_TIMING_GET_W_SEL1_timing_get_w_sel1_END (1)
typedef union
{
    unsigned long timing_valid_w_sel1_reg;
    struct
    {
        unsigned long timing_valid_w_sel1 : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_TIMING_VALID_W_SEL1_UNION;
#define BBPCOMM_TIMING_VALID_W_SEL1_timing_valid_w_sel1_START (0)
#define BBPCOMM_TIMING_VALID_W_SEL1_timing_valid_w_sel1_END (1)
typedef union
{
    unsigned long cpu_cfg_sc_en_reg;
    struct
    {
        unsigned long cpu_cfg_sc_en : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_CFG_SC_EN_UNION;
#define BBPCOMM_CPU_CFG_SC_EN_cpu_cfg_sc_en_START (0)
#define BBPCOMM_CPU_CFG_SC_EN_cpu_cfg_sc_en_END (0)
typedef union
{
    unsigned long cpu_int1_cfg_sc_en_reg;
    struct
    {
        unsigned long cpu_int1_cfg_sc_en : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_INT1_CFG_SC_EN_UNION;
#define BBPCOMM_CPU_INT1_CFG_SC_EN_cpu_int1_cfg_sc_en_START (0)
#define BBPCOMM_CPU_INT1_CFG_SC_EN_cpu_int1_cfg_sc_en_END (0)
typedef union
{
    unsigned long cpu_int2_cfg_sc_en_reg;
    struct
    {
        unsigned long cpu_int2_cfg_sc_en : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_INT2_CFG_SC_EN_UNION;
#define BBPCOMM_CPU_INT2_CFG_SC_EN_cpu_int2_cfg_sc_en_START (0)
#define BBPCOMM_CPU_INT2_CFG_SC_EN_cpu_int2_cfg_sc_en_END (0)
typedef union
{
    unsigned long cpu_pro_soft_cfg_sc_ind_reg;
    struct
    {
        unsigned long cpu_pro_sfot_cfg_sc_ind : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_PRO_SOFT_CFG_SC_IND_UNION;
#define BBPCOMM_CPU_PRO_SOFT_CFG_SC_IND_cpu_pro_sfot_cfg_sc_ind_START (0)
#define BBPCOMM_CPU_PRO_SOFT_CFG_SC_IND_cpu_pro_sfot_cfg_sc_ind_END (0)
typedef union
{
    unsigned long cpu_sec_soft_cfg_sc_ind_reg;
    struct
    {
        unsigned long cpu_sec_sfot_cfg_sc_ind : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_SEC_SOFT_CFG_SC_IND_UNION;
#define BBPCOMM_CPU_SEC_SOFT_CFG_SC_IND_cpu_sec_sfot_cfg_sc_ind_START (0)
#define BBPCOMM_CPU_SEC_SOFT_CFG_SC_IND_cpu_sec_sfot_cfg_sc_ind_END (0)
typedef union
{
    unsigned long cpu_sc_ch_sel_reg;
    struct
    {
        unsigned long cpu_sc_ch_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CPU_SC_CH_SEL_UNION;
#define BBPCOMM_CPU_SC_CH_SEL_cpu_sc_ch_sel_START (0)
#define BBPCOMM_CPU_SC_CH_SEL_cpu_sc_ch_sel_END (0)
typedef union
{
    unsigned long ctu_timing_robin_clr_ind_reg;
    struct
    {
        unsigned long ctu_timing_robin_clr_ind : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CTU_TIMING_ROBIN_CLR_IND_UNION;
#define BBPCOMM_CTU_TIMING_ROBIN_CLR_IND_ctu_timing_robin_clr_ind_START (0)
#define BBPCOMM_CTU_TIMING_ROBIN_CLR_IND_ctu_timing_robin_clr_ind_END (0)
typedef union
{
    unsigned long gu_sdr_en_reg;
    struct
    {
        unsigned long g_sdr_en : 1;
        unsigned long w_sdr_en : 1;
        unsigned long w_sdr_dec_clk_sel : 1;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_GU_SDR_EN_UNION;
#define BBPCOMM_GU_SDR_EN_g_sdr_en_START (0)
#define BBPCOMM_GU_SDR_EN_g_sdr_en_END (0)
#define BBPCOMM_GU_SDR_EN_w_sdr_en_START (1)
#define BBPCOMM_GU_SDR_EN_w_sdr_en_END (1)
#define BBPCOMM_GU_SDR_EN_w_sdr_dec_clk_sel_START (2)
#define BBPCOMM_GU_SDR_EN_w_sdr_dec_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch0_mode_reg;
    struct
    {
        unsigned long bbpmst_wr_ch0_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH0_MODE_UNION;
#define BBPCOMM_BBPMST_WR_CH0_MODE_bbpmst_wr_ch0_mode_START (0)
#define BBPCOMM_BBPMST_WR_CH0_MODE_bbpmst_wr_ch0_mode_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch0_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch0_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH0_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH0_CLK_SEL_bbpmst_wr_ch0_clk_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH0_CLK_SEL_bbpmst_wr_ch0_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch0_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_wr_ch0_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_WR_CH0_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_WR_CH0_BURST_BEAT_bbpmst_wr_ch0_burst_beat_START (0)
#define BBPCOMM_BBPMST_WR_CH0_BURST_BEAT_bbpmst_wr_ch0_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_wr_ch0_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch0_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_WR_CH0_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH0_AXI_SEL_bbpmst_wr_ch0_axi_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH0_AXI_SEL_bbpmst_wr_ch0_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_wr_ch1_mode_reg;
    struct
    {
        unsigned long bbpmst_wr_ch1_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH1_MODE_UNION;
#define BBPCOMM_BBPMST_WR_CH1_MODE_bbpmst_wr_ch1_mode_START (0)
#define BBPCOMM_BBPMST_WR_CH1_MODE_bbpmst_wr_ch1_mode_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch1_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch1_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH1_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH1_CLK_SEL_bbpmst_wr_ch1_clk_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH1_CLK_SEL_bbpmst_wr_ch1_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch1_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_wr_ch1_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_WR_CH1_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_WR_CH1_BURST_BEAT_bbpmst_wr_ch1_burst_beat_START (0)
#define BBPCOMM_BBPMST_WR_CH1_BURST_BEAT_bbpmst_wr_ch1_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_wr_ch1_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch1_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_WR_CH1_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH1_AXI_SEL_bbpmst_wr_ch1_axi_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH1_AXI_SEL_bbpmst_wr_ch1_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_wr_ch2_mode_reg;
    struct
    {
        unsigned long bbpmst_wr_ch2_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH2_MODE_UNION;
#define BBPCOMM_BBPMST_WR_CH2_MODE_bbpmst_wr_ch2_mode_START (0)
#define BBPCOMM_BBPMST_WR_CH2_MODE_bbpmst_wr_ch2_mode_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch2_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch2_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH2_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH2_CLK_SEL_bbpmst_wr_ch2_clk_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH2_CLK_SEL_bbpmst_wr_ch2_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch2_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_wr_ch2_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_WR_CH2_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_WR_CH2_BURST_BEAT_bbpmst_wr_ch2_burst_beat_START (0)
#define BBPCOMM_BBPMST_WR_CH2_BURST_BEAT_bbpmst_wr_ch2_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_wr_ch2_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch2_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_WR_CH2_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH2_AXI_SEL_bbpmst_wr_ch2_axi_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH2_AXI_SEL_bbpmst_wr_ch2_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_wr_ch3_mode_reg;
    struct
    {
        unsigned long bbpmst_wr_ch3_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH3_MODE_UNION;
#define BBPCOMM_BBPMST_WR_CH3_MODE_bbpmst_wr_ch3_mode_START (0)
#define BBPCOMM_BBPMST_WR_CH3_MODE_bbpmst_wr_ch3_mode_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch3_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch3_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH3_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH3_CLK_SEL_bbpmst_wr_ch3_clk_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH3_CLK_SEL_bbpmst_wr_ch3_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch3_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_wr_ch3_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_WR_CH3_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_WR_CH3_BURST_BEAT_bbpmst_wr_ch3_burst_beat_START (0)
#define BBPCOMM_BBPMST_WR_CH3_BURST_BEAT_bbpmst_wr_ch3_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_wr_ch3_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch3_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_WR_CH3_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH3_AXI_SEL_bbpmst_wr_ch3_axi_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH3_AXI_SEL_bbpmst_wr_ch3_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_wr_ch4_mode_reg;
    struct
    {
        unsigned long bbpmst_wr_ch4_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH4_MODE_UNION;
#define BBPCOMM_BBPMST_WR_CH4_MODE_bbpmst_wr_ch4_mode_START (0)
#define BBPCOMM_BBPMST_WR_CH4_MODE_bbpmst_wr_ch4_mode_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch4_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch4_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_WR_CH4_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH4_CLK_SEL_bbpmst_wr_ch4_clk_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH4_CLK_SEL_bbpmst_wr_ch4_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_wr_ch4_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_wr_ch4_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_WR_CH4_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_WR_CH4_BURST_BEAT_bbpmst_wr_ch4_burst_beat_START (0)
#define BBPCOMM_BBPMST_WR_CH4_BURST_BEAT_bbpmst_wr_ch4_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_wr_ch4_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_wr_ch4_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_WR_CH4_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_WR_CH4_AXI_SEL_bbpmst_wr_ch4_axi_sel_START (0)
#define BBPCOMM_BBPMST_WR_CH4_AXI_SEL_bbpmst_wr_ch4_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_ch_busy_reg;
    struct
    {
        unsigned long wr_ch0_busy : 1;
        unsigned long wr_ch1_busy : 1;
        unsigned long wr_ch2_busy : 1;
        unsigned long wr_ch3_busy : 1;
        unsigned long wr_ch4_busy : 1;
        unsigned long reserved_0 : 11;
        unsigned long rd_ch0_busy : 1;
        unsigned long rd_ch1_busy : 1;
        unsigned long rd_ch2_busy : 1;
        unsigned long rd_ch3_busy : 1;
        unsigned long reserved_1 : 12;
    } reg;
} BBPCOMM_BBPMST_CH_BUSY_UNION;
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch0_busy_START (0)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch0_busy_END (0)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch1_busy_START (1)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch1_busy_END (1)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch2_busy_START (2)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch2_busy_END (2)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch3_busy_START (3)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch3_busy_END (3)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch4_busy_START (4)
#define BBPCOMM_BBPMST_CH_BUSY_wr_ch4_busy_END (4)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch0_busy_START (16)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch0_busy_END (16)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch1_busy_START (17)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch1_busy_END (17)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch2_busy_START (18)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch2_busy_END (18)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch3_busy_START (19)
#define BBPCOMM_BBPMST_CH_BUSY_rd_ch3_busy_END (19)
typedef union
{
    unsigned long bbpmst_rd_ch0_mode_reg;
    struct
    {
        unsigned long bbpmst_rd_ch0_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH0_MODE_UNION;
#define BBPCOMM_BBPMST_RD_CH0_MODE_bbpmst_rd_ch0_mode_START (0)
#define BBPCOMM_BBPMST_RD_CH0_MODE_bbpmst_rd_ch0_mode_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch0_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch0_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH0_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH0_CLK_SEL_bbpmst_rd_ch0_clk_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH0_CLK_SEL_bbpmst_rd_ch0_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch0_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_rd_ch0_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_RD_CH0_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_RD_CH0_BURST_BEAT_bbpmst_rd_ch0_burst_beat_START (0)
#define BBPCOMM_BBPMST_RD_CH0_BURST_BEAT_bbpmst_rd_ch0_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_rd_ch0_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch0_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_RD_CH0_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH0_AXI_SEL_bbpmst_rd_ch0_axi_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH0_AXI_SEL_bbpmst_rd_ch0_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_rd_ch1_mode_reg;
    struct
    {
        unsigned long bbpmst_rd_ch1_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH1_MODE_UNION;
#define BBPCOMM_BBPMST_RD_CH1_MODE_bbpmst_rd_ch1_mode_START (0)
#define BBPCOMM_BBPMST_RD_CH1_MODE_bbpmst_rd_ch1_mode_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch1_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch1_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH1_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH1_CLK_SEL_bbpmst_rd_ch1_clk_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH1_CLK_SEL_bbpmst_rd_ch1_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch1_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_rd_ch1_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_RD_CH1_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_RD_CH1_BURST_BEAT_bbpmst_rd_ch1_burst_beat_START (0)
#define BBPCOMM_BBPMST_RD_CH1_BURST_BEAT_bbpmst_rd_ch1_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_rd_ch1_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch1_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_RD_CH1_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH1_AXI_SEL_bbpmst_rd_ch1_axi_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH1_AXI_SEL_bbpmst_rd_ch1_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_rd_ch2_mode_reg;
    struct
    {
        unsigned long bbpmst_rd_ch2_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH2_MODE_UNION;
#define BBPCOMM_BBPMST_RD_CH2_MODE_bbpmst_rd_ch2_mode_START (0)
#define BBPCOMM_BBPMST_RD_CH2_MODE_bbpmst_rd_ch2_mode_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch2_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch2_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH2_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH2_CLK_SEL_bbpmst_rd_ch2_clk_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH2_CLK_SEL_bbpmst_rd_ch2_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch2_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_rd_ch2_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_RD_CH2_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_RD_CH2_BURST_BEAT_bbpmst_rd_ch2_burst_beat_START (0)
#define BBPCOMM_BBPMST_RD_CH2_BURST_BEAT_bbpmst_rd_ch2_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_rd_ch2_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch2_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_RD_CH2_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH2_AXI_SEL_bbpmst_rd_ch2_axi_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH2_AXI_SEL_bbpmst_rd_ch2_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_rd_ch3_mode_reg;
    struct
    {
        unsigned long bbpmst_rd_ch3_mode : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH3_MODE_UNION;
#define BBPCOMM_BBPMST_RD_CH3_MODE_bbpmst_rd_ch3_mode_START (0)
#define BBPCOMM_BBPMST_RD_CH3_MODE_bbpmst_rd_ch3_mode_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch3_clk_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch3_clk_sel : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_RD_CH3_CLK_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH3_CLK_SEL_bbpmst_rd_ch3_clk_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH3_CLK_SEL_bbpmst_rd_ch3_clk_sel_END (2)
typedef union
{
    unsigned long bbpmst_rd_ch3_burst_beat_reg;
    struct
    {
        unsigned long bbpmst_rd_ch3_burst_beat : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_RD_CH3_BURST_BEAT_UNION;
#define BBPCOMM_BBPMST_RD_CH3_BURST_BEAT_bbpmst_rd_ch3_burst_beat_START (0)
#define BBPCOMM_BBPMST_RD_CH3_BURST_BEAT_bbpmst_rd_ch3_burst_beat_END (3)
typedef union
{
    unsigned long bbpmst_rd_ch3_axi_sel_reg;
    struct
    {
        unsigned long bbpmst_rd_ch3_axi_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_RD_CH3_AXI_SEL_UNION;
#define BBPCOMM_BBPMST_RD_CH3_AXI_SEL_bbpmst_rd_ch3_axi_sel_START (0)
#define BBPCOMM_BBPMST_RD_CH3_AXI_SEL_bbpmst_rd_ch3_axi_sel_END (0)
typedef union
{
    unsigned long bbpmst_rd_ch0_bit_width_ind_reg;
    struct
    {
        unsigned long bbpmst_rd_ch0_bit_width_ind : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_BBPMST_RD_CH0_BIT_WIDTH_IND_UNION;
#define BBPCOMM_BBPMST_RD_CH0_BIT_WIDTH_IND_bbpmst_rd_ch0_bit_width_ind_START (0)
#define BBPCOMM_BBPMST_RD_CH0_BIT_WIDTH_IND_bbpmst_rd_ch0_bit_width_ind_END (1)
typedef union
{
    unsigned long bbpmst_rd_ch1_bit_width_ind_reg;
    struct
    {
        unsigned long bbpmst_rd_ch1_bit_width_ind : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_BBPMST_RD_CH1_BIT_WIDTH_IND_UNION;
#define BBPCOMM_BBPMST_RD_CH1_BIT_WIDTH_IND_bbpmst_rd_ch1_bit_width_ind_START (0)
#define BBPCOMM_BBPMST_RD_CH1_BIT_WIDTH_IND_bbpmst_rd_ch1_bit_width_ind_END (1)
typedef union
{
    unsigned long bbpmst_rd_ch2_bit_width_ind_reg;
    struct
    {
        unsigned long bbpmst_rd_ch2_bit_width_ind : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_BBPMST_RD_CH2_BIT_WIDTH_IND_UNION;
#define BBPCOMM_BBPMST_RD_CH2_BIT_WIDTH_IND_bbpmst_rd_ch2_bit_width_ind_START (0)
#define BBPCOMM_BBPMST_RD_CH2_BIT_WIDTH_IND_bbpmst_rd_ch2_bit_width_ind_END (1)
typedef union
{
    unsigned long bbpmst_rd_ch3_bit_width_ind_reg;
    struct
    {
        unsigned long bbpmst_rd_ch3_bit_width_ind : 2;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_BBPMST_RD_CH3_BIT_WIDTH_IND_UNION;
#define BBPCOMM_BBPMST_RD_CH3_BIT_WIDTH_IND_bbpmst_rd_ch3_bit_width_ind_START (0)
#define BBPCOMM_BBPMST_RD_CH3_BIT_WIDTH_IND_bbpmst_rd_ch3_bit_width_ind_END (1)
typedef union
{
    unsigned long bbpmst_axi0_status_reg;
    struct
    {
        unsigned long bbpmst_axi0_status : 1;
        unsigned long bbpmst_axi0_rd_status : 1;
        unsigned long bbpmst_axi0_wr_status : 1;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_AXI0_STATUS_UNION;
#define BBPCOMM_BBPMST_AXI0_STATUS_bbpmst_axi0_status_START (0)
#define BBPCOMM_BBPMST_AXI0_STATUS_bbpmst_axi0_status_END (0)
#define BBPCOMM_BBPMST_AXI0_STATUS_bbpmst_axi0_rd_status_START (1)
#define BBPCOMM_BBPMST_AXI0_STATUS_bbpmst_axi0_rd_status_END (1)
#define BBPCOMM_BBPMST_AXI0_STATUS_bbpmst_axi0_wr_status_START (2)
#define BBPCOMM_BBPMST_AXI0_STATUS_bbpmst_axi0_wr_status_END (2)
typedef union
{
    unsigned long bbpmst_axi1_status_reg;
    struct
    {
        unsigned long bbpmst_axi1_status : 1;
        unsigned long bbpmst_axi1_rd_status : 1;
        unsigned long bbpmst_axi1_wr_status : 1;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_BBPMST_AXI1_STATUS_UNION;
#define BBPCOMM_BBPMST_AXI1_STATUS_bbpmst_axi1_status_START (0)
#define BBPCOMM_BBPMST_AXI1_STATUS_bbpmst_axi1_status_END (0)
#define BBPCOMM_BBPMST_AXI1_STATUS_bbpmst_axi1_rd_status_START (1)
#define BBPCOMM_BBPMST_AXI1_STATUS_bbpmst_axi1_rd_status_END (1)
#define BBPCOMM_BBPMST_AXI1_STATUS_bbpmst_axi1_wr_status_START (2)
#define BBPCOMM_BBPMST_AXI1_STATUS_bbpmst_axi1_wr_status_END (2)
typedef union
{
    unsigned long bbpmst_error_burst_beat0_reg;
    struct
    {
        unsigned long bbpmst_error_burst_beat0 : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_ERROR_BURST_BEAT0_UNION;
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT0_bbpmst_error_burst_beat0_START (0)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT0_bbpmst_error_burst_beat0_END (3)
typedef union
{
    unsigned long bbpmst_error_burst_beat1_reg;
    struct
    {
        unsigned long bbpmst_error_burst_beat1 : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_ERROR_BURST_BEAT1_UNION;
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT1_bbpmst_error_burst_beat1_START (0)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT1_bbpmst_error_burst_beat1_END (3)
typedef union
{
    unsigned long bbpmst_error_burst_beat2_reg;
    struct
    {
        unsigned long bbpmst_error_burst_beat2 : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_ERROR_BURST_BEAT2_UNION;
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT2_bbpmst_error_burst_beat2_START (0)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT2_bbpmst_error_burst_beat2_END (3)
typedef union
{
    unsigned long bbpmst_error_burst_beat3_reg;
    struct
    {
        unsigned long bbpmst_error_burst_beat3 : 4;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_BBPMST_ERROR_BURST_BEAT3_UNION;
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT3_bbpmst_error_burst_beat3_START (0)
#define BBPCOMM_BBPMST_ERROR_BURST_BEAT3_bbpmst_error_burst_beat3_END (3)
typedef union
{
    unsigned long bbpmst_error_int_clr_reg;
    struct
    {
        unsigned long bbpmst_error_int_clr : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_ERROR_INT_CLR_UNION;
#define BBPCOMM_BBPMST_ERROR_INT_CLR_bbpmst_error_int_clr_START (0)
#define BBPCOMM_BBPMST_ERROR_INT_CLR_bbpmst_error_int_clr_END (0)
typedef union
{
    unsigned long mem_ctrl0_bbpmst_reg;
    struct
    {
        unsigned long mem_ctrl_s_bbpmst : 16;
        unsigned long mem_ctrl_d_1w2r_bbpmst : 16;
    } reg;
} BBPCOMM_MEM_CTRL0_BBPMST_UNION;
#define BBPCOMM_MEM_CTRL0_BBPMST_mem_ctrl_s_bbpmst_START (0)
#define BBPCOMM_MEM_CTRL0_BBPMST_mem_ctrl_s_bbpmst_END (15)
#define BBPCOMM_MEM_CTRL0_BBPMST_mem_ctrl_d_1w2r_bbpmst_START (16)
#define BBPCOMM_MEM_CTRL0_BBPMST_mem_ctrl_d_1w2r_bbpmst_END (31)
typedef union
{
    unsigned long mem_ctrl1_bbpmst_reg;
    struct
    {
        unsigned long mem_ctrl_d_1rw2rw_bbpmst : 16;
        unsigned long rom_ctrl_bbpmst : 8;
        unsigned long reserved : 8;
    } reg;
} BBPCOMM_MEM_CTRL1_BBPMST_UNION;
#define BBPCOMM_MEM_CTRL1_BBPMST_mem_ctrl_d_1rw2rw_bbpmst_START (0)
#define BBPCOMM_MEM_CTRL1_BBPMST_mem_ctrl_d_1rw2rw_bbpmst_END (15)
#define BBPCOMM_MEM_CTRL1_BBPMST_rom_ctrl_bbpmst_START (16)
#define BBPCOMM_MEM_CTRL1_BBPMST_rom_ctrl_bbpmst_END (23)
typedef union
{
    unsigned long axi_wr0_state_reg;
    struct
    {
        unsigned long axi_wr0_ready : 1;
        unsigned long reserved_0 : 3;
        unsigned long axi_wr0_valid : 1;
        unsigned long reserved_1 : 3;
        unsigned long axi_wr0_cur_id : 3;
        unsigned long reserved_2 : 21;
    } reg;
} BBPCOMM_AXI_WR0_STATE_UNION;
#define BBPCOMM_AXI_WR0_STATE_axi_wr0_ready_START (0)
#define BBPCOMM_AXI_WR0_STATE_axi_wr0_ready_END (0)
#define BBPCOMM_AXI_WR0_STATE_axi_wr0_valid_START (4)
#define BBPCOMM_AXI_WR0_STATE_axi_wr0_valid_END (4)
#define BBPCOMM_AXI_WR0_STATE_axi_wr0_cur_id_START (8)
#define BBPCOMM_AXI_WR0_STATE_axi_wr0_cur_id_END (10)
typedef union
{
    unsigned long axi_rd0_state_reg;
    struct
    {
        unsigned long axi_rd0_ready : 1;
        unsigned long reserved_0 : 3;
        unsigned long axi_rd0_valid : 1;
        unsigned long reserved_1 : 3;
        unsigned long axi_rd0_cur_id : 3;
        unsigned long reserved_2 : 21;
    } reg;
} BBPCOMM_AXI_RD0_STATE_UNION;
#define BBPCOMM_AXI_RD0_STATE_axi_rd0_ready_START (0)
#define BBPCOMM_AXI_RD0_STATE_axi_rd0_ready_END (0)
#define BBPCOMM_AXI_RD0_STATE_axi_rd0_valid_START (4)
#define BBPCOMM_AXI_RD0_STATE_axi_rd0_valid_END (4)
#define BBPCOMM_AXI_RD0_STATE_axi_rd0_cur_id_START (8)
#define BBPCOMM_AXI_RD0_STATE_axi_rd0_cur_id_END (10)
typedef union
{
    unsigned long axi_wr1_state_reg;
    struct
    {
        unsigned long axi_wr1_ready : 1;
        unsigned long reserved_0 : 3;
        unsigned long axi_wr1_valid : 1;
        unsigned long reserved_1 : 3;
        unsigned long axi_wr1_cur_id : 3;
        unsigned long reserved_2 : 21;
    } reg;
} BBPCOMM_AXI_WR1_STATE_UNION;
#define BBPCOMM_AXI_WR1_STATE_axi_wr1_ready_START (0)
#define BBPCOMM_AXI_WR1_STATE_axi_wr1_ready_END (0)
#define BBPCOMM_AXI_WR1_STATE_axi_wr1_valid_START (4)
#define BBPCOMM_AXI_WR1_STATE_axi_wr1_valid_END (4)
#define BBPCOMM_AXI_WR1_STATE_axi_wr1_cur_id_START (8)
#define BBPCOMM_AXI_WR1_STATE_axi_wr1_cur_id_END (10)
typedef union
{
    unsigned long axi_rd1_state_reg;
    struct
    {
        unsigned long axi_rd1_ready : 1;
        unsigned long reserved_0 : 3;
        unsigned long axi_rd1_valid : 1;
        unsigned long reserved_1 : 3;
        unsigned long axi_rd1_cur_id : 3;
        unsigned long reserved_2 : 21;
    } reg;
} BBPCOMM_AXI_RD1_STATE_UNION;
#define BBPCOMM_AXI_RD1_STATE_axi_rd1_ready_START (0)
#define BBPCOMM_AXI_RD1_STATE_axi_rd1_ready_END (0)
#define BBPCOMM_AXI_RD1_STATE_axi_rd1_valid_START (4)
#define BBPCOMM_AXI_RD1_STATE_axi_rd1_valid_END (4)
#define BBPCOMM_AXI_RD1_STATE_axi_rd1_cur_id_START (8)
#define BBPCOMM_AXI_RD1_STATE_axi_rd1_cur_id_END (10)
typedef union
{
    unsigned long bbpmst_error_int_en_reg;
    struct
    {
        unsigned long bbpmst_error_int_en : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_ERROR_INT_EN_UNION;
#define BBPCOMM_BBPMST_ERROR_INT_EN_bbpmst_error_int_en_START (0)
#define BBPCOMM_BBPMST_ERROR_INT_EN_bbpmst_error_int_en_END (0)
typedef union
{
    unsigned long bbpmst_error_int_mask_reg;
    struct
    {
        unsigned long bbpmst_error_int_mask : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_BBPMST_ERROR_INT_MASK_UNION;
#define BBPCOMM_BBPMST_ERROR_INT_MASK_bbpmst_error_int_mask_START (0)
#define BBPCOMM_BBPMST_ERROR_INT_MASK_bbpmst_error_int_mask_END (0)
typedef union
{
    unsigned long irm_cs_ram_ctrl_reg;
    struct
    {
        unsigned long irm_cs_ram_ctrl : 3;
        unsigned long reserved : 29;
    } reg;
} BBPCOMM_IRM_CS_RAM_CTRL_UNION;
#define BBPCOMM_IRM_CS_RAM_CTRL_irm_cs_ram_ctrl_START (0)
#define BBPCOMM_IRM_CS_RAM_CTRL_irm_cs_ram_ctrl_END (2)
typedef union
{
    unsigned long irm_cs_clk_bypass_reg;
    struct
    {
        unsigned long irm_cs_clk_bypass : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_IRM_CS_CLK_BYPASS_UNION;
#define BBPCOMM_IRM_CS_CLK_BYPASS_irm_cs_clk_bypass_START (0)
#define BBPCOMM_IRM_CS_CLK_BYPASS_irm_cs_clk_bypass_END (0)
typedef union
{
    unsigned long mem_ctrl0_cs_reg;
    struct
    {
        unsigned long mem_ctrl_s_cs : 16;
        unsigned long mem_ctrl_d_1w2r_cs : 16;
    } reg;
} BBPCOMM_MEM_CTRL0_CS_UNION;
#define BBPCOMM_MEM_CTRL0_CS_mem_ctrl_s_cs_START (0)
#define BBPCOMM_MEM_CTRL0_CS_mem_ctrl_s_cs_END (15)
#define BBPCOMM_MEM_CTRL0_CS_mem_ctrl_d_1w2r_cs_START (16)
#define BBPCOMM_MEM_CTRL0_CS_mem_ctrl_d_1w2r_cs_END (31)
typedef union
{
    unsigned long mem_ctrl1_cs_reg;
    struct
    {
        unsigned long mem_ctrl_d_1rw2rw_cs : 16;
        unsigned long rom_ctrl_cs : 8;
        unsigned long reserved : 8;
    } reg;
} BBPCOMM_MEM_CTRL1_CS_UNION;
#define BBPCOMM_MEM_CTRL1_CS_mem_ctrl_d_1rw2rw_cs_START (0)
#define BBPCOMM_MEM_CTRL1_CS_mem_ctrl_d_1rw2rw_cs_END (15)
#define BBPCOMM_MEM_CTRL1_CS_rom_ctrl_cs_START (16)
#define BBPCOMM_MEM_CTRL1_CS_rom_ctrl_cs_END (23)
typedef union
{
    unsigned long irm_ps_ram_ctrl_reg;
    struct
    {
        unsigned long irm_ps_ram_ctrl : 6;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_IRM_PS_RAM_CTRL_UNION;
#define BBPCOMM_IRM_PS_RAM_CTRL_irm_ps_ram_ctrl_START (0)
#define BBPCOMM_IRM_PS_RAM_CTRL_irm_ps_ram_ctrl_END (5)
typedef union
{
    unsigned long irm_ps_gsm2_ctrl_reg;
    struct
    {
        unsigned long irm_ps_gsm2_ctrl : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_IRM_PS_GSM2_CTRL_UNION;
#define BBPCOMM_IRM_PS_GSM2_CTRL_irm_ps_gsm2_ctrl_START (0)
#define BBPCOMM_IRM_PS_GSM2_CTRL_irm_ps_gsm2_ctrl_END (0)
typedef union
{
    unsigned long irm_ps_clk_bypass_reg;
    struct
    {
        unsigned long irm_ps_clk_bypass : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_IRM_PS_CLK_BYPASS_UNION;
#define BBPCOMM_IRM_PS_CLK_BYPASS_irm_ps_clk_bypass_START (0)
#define BBPCOMM_IRM_PS_CLK_BYPASS_irm_ps_clk_bypass_END (0)
typedef union
{
    unsigned long mem_ctrl0_turbo_reg;
    struct
    {
        unsigned long mem_ctrl_s_turbo : 16;
        unsigned long mem_ctrl_d_1w2r_turbo : 16;
    } reg;
} BBPCOMM_MEM_CTRL0_TURBO_UNION;
#define BBPCOMM_MEM_CTRL0_TURBO_mem_ctrl_s_turbo_START (0)
#define BBPCOMM_MEM_CTRL0_TURBO_mem_ctrl_s_turbo_END (15)
#define BBPCOMM_MEM_CTRL0_TURBO_mem_ctrl_d_1w2r_turbo_START (16)
#define BBPCOMM_MEM_CTRL0_TURBO_mem_ctrl_d_1w2r_turbo_END (31)
typedef union
{
    unsigned long mem_ctrl1_turbo_reg;
    struct
    {
        unsigned long mem_ctrl_d_1rw2rw_turbo : 16;
        unsigned long rom_ctrl_turbo : 8;
        unsigned long reserved : 8;
    } reg;
} BBPCOMM_MEM_CTRL1_TURBO_UNION;
#define BBPCOMM_MEM_CTRL1_TURBO_mem_ctrl_d_1rw2rw_turbo_START (0)
#define BBPCOMM_MEM_CTRL1_TURBO_mem_ctrl_d_1rw2rw_turbo_END (15)
#define BBPCOMM_MEM_CTRL1_TURBO_rom_ctrl_turbo_START (16)
#define BBPCOMM_MEM_CTRL1_TURBO_rom_ctrl_turbo_END (23)
typedef union
{
    unsigned long mem_ctrl0_ps_reg;
    struct
    {
        unsigned long mem_ctrl_s_ps : 16;
        unsigned long mem_ctrl_d_1w2r_ps : 16;
    } reg;
} BBPCOMM_MEM_CTRL0_PS_UNION;
#define BBPCOMM_MEM_CTRL0_PS_mem_ctrl_s_ps_START (0)
#define BBPCOMM_MEM_CTRL0_PS_mem_ctrl_s_ps_END (15)
#define BBPCOMM_MEM_CTRL0_PS_mem_ctrl_d_1w2r_ps_START (16)
#define BBPCOMM_MEM_CTRL0_PS_mem_ctrl_d_1w2r_ps_END (31)
typedef union
{
    unsigned long mem_ctrl1_ps_reg;
    struct
    {
        unsigned long mem_ctrl_d_1rw2rw_ps : 16;
        unsigned long rom_ctrl_ps : 8;
        unsigned long reserved : 8;
    } reg;
} BBPCOMM_MEM_CTRL1_PS_UNION;
#define BBPCOMM_MEM_CTRL1_PS_mem_ctrl_d_1rw2rw_ps_START (0)
#define BBPCOMM_MEM_CTRL1_PS_mem_ctrl_d_1rw2rw_ps_END (15)
#define BBPCOMM_MEM_CTRL1_PS_rom_ctrl_ps_START (16)
#define BBPCOMM_MEM_CTRL1_PS_rom_ctrl_ps_END (23)
typedef union
{
    unsigned long tubo_ckg_reg;
    struct
    {
        unsigned long tubo_ram_ckg_en : 16;
        unsigned long tubo_mod_ckg_en : 16;
    } reg;
} BBPCOMM_TUBO_CKG_UNION;
#define BBPCOMM_TUBO_CKG_tubo_ram_ckg_en_START (0)
#define BBPCOMM_TUBO_CKG_tubo_ram_ckg_en_END (15)
#define BBPCOMM_TUBO_CKG_tubo_mod_ckg_en_START (16)
#define BBPCOMM_TUBO_CKG_tubo_mod_ckg_en_END (31)
typedef union
{
    unsigned long u_l_type_reg;
    struct
    {
        unsigned long u_l_type : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_U_L_TYPE_UNION;
#define BBPCOMM_U_L_TYPE_u_l_type_START (0)
#define BBPCOMM_U_L_TYPE_u_l_type_END (0)
typedef union
{
    unsigned long u_t_type_reg;
    struct
    {
        unsigned long u_t_type : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_U_T_TYPE_UNION;
#define BBPCOMM_U_T_TYPE_u_t_type_START (0)
#define BBPCOMM_U_T_TYPE_u_t_type_END (0)
typedef union
{
    unsigned long u_c_type_reg;
    struct
    {
        unsigned long u_c_type : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_U_C_TYPE_UNION;
#define BBPCOMM_U_C_TYPE_u_c_type_START (0)
#define BBPCOMM_U_C_TYPE_u_c_type_END (0)
typedef union
{
    unsigned long soc_ap_occupy_grp_reg;
    struct
    {
        unsigned long soc_ap_occupy_grp1 : 2;
        unsigned long soc_ap_occupy_grp2 : 2;
        unsigned long soc_ap_occupy_grp3 : 2;
        unsigned long soc_ap_occupy_grp4 : 2;
        unsigned long soc_ap_occupy_grp5 : 2;
        unsigned long soc_ap_occupy_grp6 : 2;
        unsigned long soc_ap_occupy_grp7 : 2;
        unsigned long soc_ap_occupy_grp8 : 2;
        unsigned long reserved : 16;
    } reg;
} BBPCOMM_SOC_AP_OCCUPY_GRP_UNION;
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp1_START (0)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp1_END (1)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp2_START (2)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp2_END (3)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp3_START (4)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp3_END (5)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp4_START (6)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp4_END (7)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp5_START (8)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp5_END (9)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp6_START (10)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp6_END (11)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp7_START (12)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp7_END (13)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp8_START (14)
#define BBPCOMM_SOC_AP_OCCUPY_GRP_soc_ap_occupy_grp8_END (15)
typedef union
{
    unsigned long ps_w_sdr_en_reg;
    struct
    {
        unsigned long ps_w_sdr_en : 1;
        unsigned long ps_w_sdr_dec_clk_sel : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_PS_W_SDR_EN_UNION;
#define BBPCOMM_PS_W_SDR_EN_ps_w_sdr_en_START (0)
#define BBPCOMM_PS_W_SDR_EN_ps_w_sdr_en_END (0)
#define BBPCOMM_PS_W_SDR_EN_ps_w_sdr_dec_clk_sel_START (1)
#define BBPCOMM_PS_W_SDR_EN_ps_w_sdr_dec_clk_sel_END (1)
typedef union
{
    unsigned long soft_rst_reg;
    struct
    {
        unsigned long soft_rst : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_SOFT_RST_UNION;
#define BBPCOMM_SOFT_RST_soft_rst_START (0)
#define BBPCOMM_SOFT_RST_soft_rst_END (0)
typedef union
{
    unsigned long cfg_ctrl0_reg;
    struct
    {
        unsigned long abt_en : 1;
        unsigned long cfg_mode : 1;
        unsigned long reserved : 30;
    } reg;
} BBPCOMM_CFG_CTRL0_UNION;
#define BBPCOMM_CFG_CTRL0_abt_en_START (0)
#define BBPCOMM_CFG_CTRL0_abt_en_END (0)
#define BBPCOMM_CFG_CTRL0_cfg_mode_START (1)
#define BBPCOMM_CFG_CTRL0_cfg_mode_END (1)
typedef union
{
    unsigned long cfg_ctrl1_reg;
    struct
    {
        unsigned long cfg_rw : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_CFG_CTRL1_UNION;
#define BBPCOMM_CFG_CTRL1_cfg_rw_START (0)
#define BBPCOMM_CFG_CTRL1_cfg_rw_END (0)
typedef union
{
    unsigned long cfg_ctrl2_reg;
    struct
    {
        unsigned long txfifo_wl : 3;
        unsigned long rxfifo_wl : 3;
        unsigned long reserved : 26;
    } reg;
} BBPCOMM_CFG_CTRL2_UNION;
#define BBPCOMM_CFG_CTRL2_txfifo_wl_START (0)
#define BBPCOMM_CFG_CTRL2_txfifo_wl_END (2)
#define BBPCOMM_CFG_CTRL2_rxfifo_wl_START (3)
#define BBPCOMM_CFG_CTRL2_rxfifo_wl_END (5)
typedef union
{
    unsigned long cfg_int_mask_reg;
    struct
    {
        unsigned long rorim : 1;
        unsigned long reserved_0: 1;
        unsigned long rxim : 1;
        unsigned long txim : 1;
        unsigned long reserved_1: 28;
    } reg;
} BBPCOMM_CFG_INT_MASK_UNION;
#define BBPCOMM_CFG_INT_MASK_rorim_START (0)
#define BBPCOMM_CFG_INT_MASK_rorim_END (0)
#define BBPCOMM_CFG_INT_MASK_rxim_START (2)
#define BBPCOMM_CFG_INT_MASK_rxim_END (2)
#define BBPCOMM_CFG_INT_MASK_txim_START (3)
#define BBPCOMM_CFG_INT_MASK_txim_END (3)
typedef union
{
    unsigned long cfg_int_clr_reg;
    struct
    {
        unsigned long roric : 1;
        unsigned long reserved_0: 1;
        unsigned long rxic : 1;
        unsigned long txic : 1;
        unsigned long reserved_1: 28;
    } reg;
} BBPCOMM_CFG_INT_CLR_UNION;
#define BBPCOMM_CFG_INT_CLR_roric_START (0)
#define BBPCOMM_CFG_INT_CLR_roric_END (0)
#define BBPCOMM_CFG_INT_CLR_rxic_START (2)
#define BBPCOMM_CFG_INT_CLR_rxic_END (2)
#define BBPCOMM_CFG_INT_CLR_txic_START (3)
#define BBPCOMM_CFG_INT_CLR_txic_END (3)
typedef union
{
    unsigned long cfg_int_alm_reg;
    struct
    {
        unsigned long roria : 1;
        unsigned long reserved_0: 1;
        unsigned long rxia : 1;
        unsigned long txia : 1;
        unsigned long reserved_1: 28;
    } reg;
} BBPCOMM_CFG_INT_ALM_UNION;
#define BBPCOMM_CFG_INT_ALM_roria_START (0)
#define BBPCOMM_CFG_INT_ALM_roria_END (0)
#define BBPCOMM_CFG_INT_ALM_rxia_START (2)
#define BBPCOMM_CFG_INT_ALM_rxia_END (2)
#define BBPCOMM_CFG_INT_ALM_txia_START (3)
#define BBPCOMM_CFG_INT_ALM_txia_END (3)
typedef union
{
    unsigned long mem_ctrl_reg;
    struct
    {
        unsigned long clk_sel : 1;
        unsigned long reserved : 31;
    } reg;
} BBPCOMM_MEM_CTRL_UNION;
#define BBPCOMM_MEM_CTRL_clk_sel_START (0)
#define BBPCOMM_MEM_CTRL_clk_sel_END (0)
typedef union
{
    unsigned long bbp_cfg_en_reg;
    struct
    {
        unsigned long bbp_cfg_en : 5;
        unsigned long reserved : 27;
    } reg;
} BBPCOMM_BBP_CFG_EN_UNION;
#define BBPCOMM_BBP_CFG_EN_bbp_cfg_en_START (0)
#define BBPCOMM_BBP_CFG_EN_bbp_cfg_en_END (4)
typedef union
{
    unsigned long l_cfg_ctrl_reg;
    struct
    {
        unsigned long l_cfg_rw : 1;
        unsigned long l_cfg_num : 3;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_L_CFG_CTRL_UNION;
#define BBPCOMM_L_CFG_CTRL_l_cfg_rw_START (0)
#define BBPCOMM_L_CFG_CTRL_l_cfg_rw_END (0)
#define BBPCOMM_L_CFG_CTRL_l_cfg_num_START (1)
#define BBPCOMM_L_CFG_CTRL_l_cfg_num_END (3)
typedef union
{
    unsigned long t_cfg_ctrl_reg;
    struct
    {
        unsigned long t_cfg_rw : 1;
        unsigned long t_cfg_num : 3;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_T_CFG_CTRL_UNION;
#define BBPCOMM_T_CFG_CTRL_t_cfg_rw_START (0)
#define BBPCOMM_T_CFG_CTRL_t_cfg_rw_END (0)
#define BBPCOMM_T_CFG_CTRL_t_cfg_num_START (1)
#define BBPCOMM_T_CFG_CTRL_t_cfg_num_END (3)
typedef union
{
    unsigned long w_cfg_ctrl_reg;
    struct
    {
        unsigned long w_cfg_rw : 1;
        unsigned long w_cfg_num : 3;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_W_CFG_CTRL_UNION;
#define BBPCOMM_W_CFG_CTRL_w_cfg_rw_START (0)
#define BBPCOMM_W_CFG_CTRL_w_cfg_rw_END (0)
#define BBPCOMM_W_CFG_CTRL_w_cfg_num_START (1)
#define BBPCOMM_W_CFG_CTRL_w_cfg_num_END (3)
typedef union
{
    unsigned long g1_cfg_ctrl_reg;
    struct
    {
        unsigned long g1_cfg_rw : 1;
        unsigned long g1_cfg_num : 3;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_G1_CFG_CTRL_UNION;
#define BBPCOMM_G1_CFG_CTRL_g1_cfg_rw_START (0)
#define BBPCOMM_G1_CFG_CTRL_g1_cfg_rw_END (0)
#define BBPCOMM_G1_CFG_CTRL_g1_cfg_num_START (1)
#define BBPCOMM_G1_CFG_CTRL_g1_cfg_num_END (3)
typedef union
{
    unsigned long g2_cfg_ctrl_reg;
    struct
    {
        unsigned long g2_cfg_rw : 1;
        unsigned long g2_cfg_num : 3;
        unsigned long reserved : 28;
    } reg;
} BBPCOMM_G2_CFG_CTRL_UNION;
#define BBPCOMM_G2_CFG_CTRL_g2_cfg_rw_START (0)
#define BBPCOMM_G2_CFG_CTRL_g2_cfg_rw_END (0)
#define BBPCOMM_G2_CFG_CTRL_g2_cfg_num_START (1)
#define BBPCOMM_G2_CFG_CTRL_g2_cfg_num_END (3)
typedef union
{
    unsigned long cfg_int_state_reg;
    struct
    {
        unsigned long roris : 1;
        unsigned long reserved_0: 1;
        unsigned long rxis : 1;
        unsigned long txis : 1;
        unsigned long reserved_1: 28;
    } reg;
} BBPCOMM_CFG_INT_STATE_UNION;
#define BBPCOMM_CFG_INT_STATE_roris_START (0)
#define BBPCOMM_CFG_INT_STATE_roris_END (0)
#define BBPCOMM_CFG_INT_STATE_rxis_START (2)
#define BBPCOMM_CFG_INT_STATE_rxis_END (2)
#define BBPCOMM_CFG_INT_STATE_txis_START (3)
#define BBPCOMM_CFG_INT_STATE_txis_END (3)
typedef union
{
    unsigned long fifo_state_reg;
    struct
    {
        unsigned long txfifo_empty : 1;
        unsigned long txfifo_full : 1;
        unsigned long rxfifo_empty : 1;
        unsigned long rxfifo_full : 1;
        unsigned long txfifo_cnt : 4;
        unsigned long rxfifo_cnt : 4;
        unsigned long reserved : 20;
    } reg;
} BBPCOMM_FIFO_STATE_UNION;
#define BBPCOMM_FIFO_STATE_txfifo_empty_START (0)
#define BBPCOMM_FIFO_STATE_txfifo_empty_END (0)
#define BBPCOMM_FIFO_STATE_txfifo_full_START (1)
#define BBPCOMM_FIFO_STATE_txfifo_full_END (1)
#define BBPCOMM_FIFO_STATE_rxfifo_empty_START (2)
#define BBPCOMM_FIFO_STATE_rxfifo_empty_END (2)
#define BBPCOMM_FIFO_STATE_rxfifo_full_START (3)
#define BBPCOMM_FIFO_STATE_rxfifo_full_END (3)
#define BBPCOMM_FIFO_STATE_txfifo_cnt_START (4)
#define BBPCOMM_FIFO_STATE_txfifo_cnt_END (7)
#define BBPCOMM_FIFO_STATE_rxfifo_cnt_START (8)
#define BBPCOMM_FIFO_STATE_rxfifo_cnt_END (11)
typedef union
{
    unsigned long bbp_rw_state_reg;
    struct
    {
        unsigned long l_rw_state : 1;
        unsigned long w_rw_state : 1;
        unsigned long t_rw_state : 1;
        unsigned long g1_rw_state : 1;
        unsigned long g2_rw_state : 1;
        unsigned long reserved : 27;
    } reg;
} BBPCOMM_BBP_RW_STATE_UNION;
#define BBPCOMM_BBP_RW_STATE_l_rw_state_START (0)
#define BBPCOMM_BBP_RW_STATE_l_rw_state_END (0)
#define BBPCOMM_BBP_RW_STATE_w_rw_state_START (1)
#define BBPCOMM_BBP_RW_STATE_w_rw_state_END (1)
#define BBPCOMM_BBP_RW_STATE_t_rw_state_START (2)
#define BBPCOMM_BBP_RW_STATE_t_rw_state_END (2)
#define BBPCOMM_BBP_RW_STATE_g1_rw_state_START (3)
#define BBPCOMM_BBP_RW_STATE_g1_rw_state_END (3)
#define BBPCOMM_BBP_RW_STATE_g2_rw_state_START (4)
#define BBPCOMM_BBP_RW_STATE_g2_rw_state_END (4)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
