# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Mar 14 01:45:54 2025


##### DESIGN INFO #######################################################

Top View:                "Toplevel"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock        Clock                   Clock
Clock                               Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------
DAC_SET|ADR_inferred_clock[1]       32.0 MHz      31.250        inferred     Inferred_clkgroup_1     39   
Timing|s_time_inferred_clock[5]     32.0 MHz      31.250        inferred     Inferred_clkgroup_2     5    
Toplevel|CLOCK                      32.0 MHz      31.250        inferred     Inferred_clkgroup_0     1063 
Toplevel|FMC_CLK                    32.0 MHz      31.250        inferred     Inferred_clkgroup_3     54   
==========================================================================================================
