
Cadence Tempus(TM) Timing Signoff Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.20-p001_1, built Wed Dec 2 16:07:28 PST 2020
Options:	
Date:		Tue Apr 22 12:14:39 2025
Host:		APL2.kletech.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		tpsxl	Tempus Timing Signoff Solution XL	20.2	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_12285_XfoEVy'.
<CMD> read_lib ../lib/NangateOpenCellLibrary_slow_conditional_ccs.lib
<CMD> read_verilog ../netlist/mcrb_netlist.v
<CMD> set_top_module
#% Begin Load MMMC data ... (date=04/22 12:16:15, mem=763.3M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=04/22 12:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=763.7M, current mem=763.7M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner
Loading view definition file from .ssv_emulate_view_definition_12285.tcl
Reading default_emulate_libset_max timing library '/home/01fe21bec241/DFT/Work/Scan_insertion/lib/NangateOpenCellLibrary_slow_conditional_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=43.0M, fe_cpu=0.21min, fe_real=1.62min, fe_mem=809.8M) ***
#% Begin Load netlist data ... (date=04/22 12:16:16, mem=775.3M)
*** Begin netlist parsing (mem=809.8M) ***
Reading verilog netlist '../netlist/mcrb_netlist.v'

*** Memory Usage v#1 (Current mem = 961.902M, initial mem = 299.711M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=961.9M) ***
#% End Load netlist data ... (date=04/22 12:16:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=879.0M, current mem=871.1M)
Top level cell is mcrb.
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Building hierarchical netlist for Cell mcrb ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 22 stdCell insts.

*** Memory Usage v#1 (Current mem = 1169.848M, initial mem = 299.711M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
/dev/null
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Reading timing constraints file '/dev/null' ...
Current (total cpu=0:00:12.8, real=0:01:37, peak res=1221.1M, current mem=1221.1M)
Total number of combinational cells: 92
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X16 INV_X2 INV_X32 INV_X8 INV_X4
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X16 BUF_X32
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_constraint_mode
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
default_emulate_libset_max default_emulate_libset_min
Loading  (mcrb)
Traverse HInst (mcrb)
skew_addr_cntr_reg[4] skew_addr_cntr_reg[1] skew_addr_cntr_reg[3] skew_addr_cntr_reg[2] skew_addr_cntr_reg[0] g478__2398 g485__5107 g486__6260 g487__4319 g483__8428 g480__5526 g488__6783 g489__3680 g490__1617 g491__2802 g493__1705 g494__5122 g496__8246 g495__7098 g492__6131 mc_rb_fuse_vld_q_reg g498__1881
missing close-bracket
invalid command name "list0x6"
invalid command name "write_file"
skew_addr_cntr_reg[4]/D skew_addr_cntr_reg[4]/RN skew_addr_cntr_reg[4]/CK skew_addr_cntr_reg[4]/Q skew_addr_cntr_reg[4]/QN skew_addr_cntr_reg[1]/D skew_addr_cntr_reg[1]/RN skew_addr_cntr_reg[1]/CK skew_addr_cntr_reg[1]/Q skew_addr_cntr_reg[1]/QN skew_addr_cntr_reg[3]/D skew_addr_cntr_reg[3]/RN skew_addr_cntr_reg[3]/CK skew_addr_cntr_reg[3]/Q skew_addr_cntr_reg[3]/QN skew_addr_cntr_reg[2]/D skew_addr_cntr_reg[2]/RN skew_addr_cntr_reg[2]/CK skew_addr_cntr_reg[2]/Q skew_addr_cntr_reg[2]/QN skew_addr_cntr_reg[0]/D skew_addr_cntr_reg[0]/RN skew_addr_cntr_reg[0]/CK skew_addr_cntr_reg[0]/Q skew_addr_cntr_reg[0]/QN g478__2398/A1 g478__2398/A2 g478__2398/ZN g485__5107/A1 g485__5107/A2 g485__5107/ZN g486__6260/A1 g486__6260/A2 g486__6260/ZN g487__4319/A1 g487__4319/A2 g487__4319/ZN g483__8428/A1 g483__8428/A2 g483__8428/ZN g480__5526/A g480__5526/B g480__5526/ZN g488__6783/A1 g488__6783/A2 g488__6783/ZN g489__3680/A g489__3680/B g489__3680/ZN g490__1617/A1 g490__1617/A2 g490__1617/ZN g491__2802/A1 g491__2802/A2 g491__2802/B1 g491__2802/B2 g491__2802/ZN g493__1705/A g493__1705/B g493__1705/ZN g494__5122/A1 g494__5122/A2 g494__5122/ZN g496__8246/A g496__8246/B g496__8246/ZN g495__7098/A1 g495__7098/A2 g495__7098/A3 g495__7098/ZN g492__6131/A1 g492__6131/A2 g492__6131/A3 g492__6131/A4 g492__6131/ZN mc_rb_fuse_vld_q_reg/D mc_rb_fuse_vld_q_reg/RN mc_rb_fuse_vld_q_reg/CK mc_rb_fuse_vld_q_reg/Q mc_rb_fuse_vld_q_reg/QN g498__1881/A1 g498__1881/A2 g498__1881/ZN
<CMD> stop_gui
