Command: ./simv -l run.log -assert filter+success -assert maxsuccess=3
Chronologic VCS simulator copyright 1991-2004
Contains Synopsys proprietary information.
Compiler version X-2005.06-B; Runtime version X-2005.06-B;  Apr 14 09:18 2005

VCD+ Writer X-2005.06-B Copyright 1993-2004 Synopsys Inc.

Resetting the design at 75

Reset finished at 175

Waiting for Master Requests

Valid request from a master available at 225: 100

Master 1 is Requesting the bus at 275

Master1 Acquired the bus at 425

Bus Occupied at 425

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 475ns covered at 475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 475ns covered at 475ns
"fsm2_w.sva", 30: tb.u4.u1.a_req_gnt_w: started at 325ns succeeded at 475ns
"fsm2_w.sva", 31: tb.u4.u1.c_req_gnt_w: started at 325ns covered at 475ns
Bus is free at 875

Valid request from a master available at 875: 001

Master 3 is Requesting the bus at 925

Master3 Acquired the bus at 1175

Bus Occupied at 1175

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 1225ns covered at 1225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 1225ns covered at 1225ns
"fsm2_w.sva", 30: tb.u4.u1.a_req_gnt_w: started at 975ns succeeded at 1225ns
"fsm2_w.sva", 31: tb.u4.u1.c_req_gnt_w: started at 975ns covered at 1225ns
Bus is free at 1625

Valid request from a master available at 1625: 101

Master 1 is Requesting the bus at 1675

Master 3 is Requesting the bus at 1675

Master1 Acquired the bus at 1825

Bus Occupied at 1825

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 1875ns covered at 1875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 1875ns covered at 1875ns
"fsm2_w.sva", 30: tb.u4.u1.a_req_gnt_w: started at 1725ns succeeded at 1875ns
"fsm2_w.sva", 31: tb.u4.u1.c_req_gnt_w: started at 1725ns covered at 1875ns
Bus is free at 2275

Valid request from a master available at 2275: 101

Master 1 is Requesting the bus at 2325

Master 3 is Requesting the bus at 2325

Master3 Acquired the bus at 2525

Bus Occupied at 2525

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 2575ns covered at 2575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 2575ns covered at 2575ns
Bus is free at 2975

Valid request from a master available at 2975: 001

Master 3 is Requesting the bus at 3025

Master3 Acquired the bus at 3175

Bus Occupied at 3175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 3225ns covered at 3225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 3225ns covered at 3225ns
Bus is free at 3625

Valid request from a master available at 3625: 110

Master 1 is Requesting the bus at 3675

Master 2 is Requesting the bus at 3675

Master1 Acquired the bus at 3825

Bus Occupied at 3825

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 3875ns covered at 3875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 3875ns covered at 3875ns
Bus is free at 4275

Valid request from a master available at 4275: 101

Master 1 is Requesting the bus at 4325

Master 3 is Requesting the bus at 4325

Master3 Acquired the bus at 4425

Bus Occupied at 4425

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 4475ns covered at 4475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 4475ns covered at 4475ns
Bus is free at 4875

Valid request from a master available at 4875: 001

Master 3 is Requesting the bus at 4925

Master3 Acquired the bus at 5125

Bus Occupied at 5125

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 5175ns covered at 5175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 5175ns covered at 5175ns
Bus is free at 5575

Valid request from a master available at 5575: 101

Master 1 is Requesting the bus at 5625

Master 3 is Requesting the bus at 5625

Master1 Acquired the bus at 5825

Bus Occupied at 5825

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 5875ns covered at 5875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 5875ns covered at 5875ns
Bus is free at 6275

Valid request from a master available at 6275: 101

Master 1 is Requesting the bus at 6325

Master 3 is Requesting the bus at 6325

Master3 Acquired the bus at 6575

Bus Occupied at 6575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 6625ns covered at 6625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 6625ns covered at 6625ns
Bus is free at 7025

Valid request from a master available at 7025: 010

Master 2 is Requesting the bus at 7075

Master2 Acquired the bus at 7325

Bus Occupied at 7325

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 7375ns covered at 7375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 7375ns covered at 7375ns
Bus is free at 7775

Valid request from a master available at 7775: 010

Master 2 is Requesting the bus at 7825

Master2 Acquired the bus at 8025

Bus Occupied at 8025

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 8075ns covered at 8075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 8075ns covered at 8075ns
Bus is free at 8475

No valid requests from any master at 8475

Valid request from a master available at 8475: 101

Master 1 is Requesting the bus at 8525

Master 3 is Requesting the bus at 8525

Master3 Acquired the bus at 8625

Bus Occupied at 8625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 8675ns covered at 8675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 8675ns covered at 8675ns
Bus is free at 9075

Valid request from a master available at 9075: 101

Master 1 is Requesting the bus at 9125

Master 3 is Requesting the bus at 9125

Master1 Acquired the bus at 9275

Bus Occupied at 9275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 9325ns covered at 9325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 9325ns covered at 9325ns
Bus is free at 9725

Valid request from a master available at 9725: 101

Master 1 is Requesting the bus at 9775

Master 3 is Requesting the bus at 9775

Master3 Acquired the bus at 10025

Bus Occupied at 10025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 10075ns covered at 10075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 10075ns covered at 10075ns
Bus is free at 10475

Valid request from a master available at 10475: 010

Master 2 is Requesting the bus at 10525

Master2 Acquired the bus at 10625

Bus Occupied at 10625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 10675ns covered at 10675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 10675ns covered at 10675ns
Bus is free at 11075

No valid requests from any master at 11075

Valid request from a master available at 11075: 010

Master 2 is Requesting the bus at 11125

Master2 Acquired the bus at 11275

Bus Occupied at 11275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 11325ns covered at 11325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 11325ns covered at 11325ns
Bus is free at 11725

Valid request from a master available at 11725: 110

Master 1 is Requesting the bus at 11775

Master 2 is Requesting the bus at 11775

Master1 Acquired the bus at 12025

Bus Occupied at 12025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 12075ns covered at 12075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 12075ns covered at 12075ns
Bus is free at 12475

Valid request from a master available at 12475: 101

Master 1 is Requesting the bus at 12525

Master 3 is Requesting the bus at 12525

Master3 Acquired the bus at 12775

Bus Occupied at 12775

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 12825ns covered at 12825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 12825ns covered at 12825ns
Bus is free at 13225

Valid request from a master available at 13225: 011

Master 2 is Requesting the bus at 13275

Master 3 is Requesting the bus at 13275

Master2 Acquired the bus at 13425

Bus Occupied at 13425

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 13475ns covered at 13475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 13475ns covered at 13475ns
Bus is free at 13875

Valid request from a master available at 13875: 010

Master 2 is Requesting the bus at 13925

Master2 Acquired the bus at 14125

Bus Occupied at 14125

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 14175ns covered at 14175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 14175ns covered at 14175ns
Bus is free at 14575

Valid request from a master available at 14575: 101

Master 1 is Requesting the bus at 14625

Master 3 is Requesting the bus at 14625

Master3 Acquired the bus at 14875

Bus Occupied at 14875

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 14925ns covered at 14925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 14925ns covered at 14925ns
Bus is free at 15325

Valid request from a master available at 15325: 011

Master 2 is Requesting the bus at 15375

Master 3 is Requesting the bus at 15375

Master2 Acquired the bus at 15575

Bus Occupied at 15575

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 15625ns covered at 15625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 15625ns covered at 15625ns
Bus is free at 16025

Valid request from a master available at 16025: 010

Master 2 is Requesting the bus at 16075

Master2 Acquired the bus at 16175

Bus Occupied at 16175

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 16225ns covered at 16225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 16225ns covered at 16225ns
Bus is free at 16625

Valid request from a master available at 16625: 010

Master 2 is Requesting the bus at 16675

Master2 Acquired the bus at 16875

Bus Occupied at 16875

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 16925ns covered at 16925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 16925ns covered at 16925ns
Bus is free at 17325

Valid request from a master available at 17325: 001

Master 3 is Requesting the bus at 17375

Master3 Acquired the bus at 17475

Bus Occupied at 17475

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 17525ns covered at 17525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 17525ns covered at 17525ns
Bus is free at 17925

No valid requests from any master at 17925

Valid request from a master available at 17925: 001

Master 3 is Requesting the bus at 17975

Master3 Acquired the bus at 18225

Bus Occupied at 18225

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 18275ns covered at 18275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 18275ns covered at 18275ns
Bus is free at 18675

Valid request from a master available at 18675: 110

Master 1 is Requesting the bus at 18725

Master 2 is Requesting the bus at 18725

Master1 Acquired the bus at 18925

Bus Occupied at 18925

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 18975ns covered at 18975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 18975ns covered at 18975ns
Bus is free at 19375

Valid request from a master available at 19375: 110

Master 1 is Requesting the bus at 19425

Master 2 is Requesting the bus at 19425

Master2 Acquired the bus at 19525

Bus Occupied at 19525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 19575ns covered at 19575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 19575ns covered at 19575ns
Bus is free at 19975

Valid request from a master available at 19975: 010

Master 2 is Requesting the bus at 20025

Master2 Acquired the bus at 20275

Bus Occupied at 20275

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 20325ns covered at 20325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 20325ns covered at 20325ns
Bus is free at 20725

Valid request from a master available at 20725: 001

Master 3 is Requesting the bus at 20775

Master3 Acquired the bus at 20925

Bus Occupied at 20925

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 20975ns covered at 20975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 20975ns covered at 20975ns
Bus is free at 21375

Valid request from a master available at 21375: 111

Master 1 is Requesting the bus at 21425

Master 2 is Requesting the bus at 21425

Master 3 is Requesting the bus at 21425

Master1 Acquired the bus at 21675

Bus Occupied at 21675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 21725ns covered at 21725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 21725ns covered at 21725ns
Bus is free at 22125

Valid request from a master available at 22125: 010

Master 2 is Requesting the bus at 22175

Master2 Acquired the bus at 22375

Bus Occupied at 22375

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 22425ns covered at 22425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 22425ns covered at 22425ns
Bus is free at 22825

Valid request from a master available at 22825: 101

Master 1 is Requesting the bus at 22875

Master 3 is Requesting the bus at 22875

Master3 Acquired the bus at 23025

Bus Occupied at 23025

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 23075ns covered at 23075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 23075ns covered at 23075ns
Bus is free at 23475

Valid request from a master available at 23475: 001

Master 3 is Requesting the bus at 23525

Master3 Acquired the bus at 23725

Bus Occupied at 23725

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 23775ns covered at 23775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 23775ns covered at 23775ns
Bus is free at 24175

Valid request from a master available at 24175: 100

Master 1 is Requesting the bus at 24225

Master1 Acquired the bus at 24475

Bus Occupied at 24475

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 24525ns covered at 24525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 24525ns covered at 24525ns
Bus is free at 24925

Valid request from a master available at 24925: 111

Master 1 is Requesting the bus at 24975

Master 2 is Requesting the bus at 24975

Master 3 is Requesting the bus at 24975

Master2 Acquired the bus at 25075

Bus Occupied at 25075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 25125ns covered at 25125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 25125ns covered at 25125ns
Bus is free at 25525

Valid request from a master available at 25525: 111

Master 1 is Requesting the bus at 25575

Master 2 is Requesting the bus at 25575

Master 3 is Requesting the bus at 25575

Master3 Acquired the bus at 25825

Bus Occupied at 25825

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 25875ns covered at 25875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 25875ns covered at 25875ns
Bus is free at 26275

Valid request from a master available at 26275: 100

Master 1 is Requesting the bus at 26325

Master1 Acquired the bus at 26575

Bus Occupied at 26575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 26625ns covered at 26625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 26625ns covered at 26625ns
Bus is free at 27025

Valid request from a master available at 27025: 001

Master 3 is Requesting the bus at 27075

Master3 Acquired the bus at 27225

Bus Occupied at 27225

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 27275ns covered at 27275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 27275ns covered at 27275ns
Bus is free at 27675

No valid requests from any master at 27675

Valid request from a master available at 27675: 111

Master 1 is Requesting the bus at 27725

Master 2 is Requesting the bus at 27725

Master 3 is Requesting the bus at 27725

Master1 Acquired the bus at 27875

Bus Occupied at 27875

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 27925ns covered at 27925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 27925ns covered at 27925ns
Bus is free at 28325

Valid request from a master available at 28325: 110

Master 1 is Requesting the bus at 28375

Master 2 is Requesting the bus at 28375

Master2 Acquired the bus at 28475

Bus Occupied at 28475

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 28525ns covered at 28525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 28525ns covered at 28525ns
Bus is free at 28925

Valid request from a master available at 28925: 010

Master 2 is Requesting the bus at 28975

Master2 Acquired the bus at 29075

Bus Occupied at 29075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 29125ns covered at 29125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 29125ns covered at 29125ns
Bus is free at 29525

Valid request from a master available at 29525: 111

Master 1 is Requesting the bus at 29575

Master 2 is Requesting the bus at 29575

Master 3 is Requesting the bus at 29575

Master3 Acquired the bus at 29725

Bus Occupied at 29725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 29775ns covered at 29775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 29775ns covered at 29775ns
Bus is free at 30175

Valid request from a master available at 30175: 010

Master 2 is Requesting the bus at 30225

Master2 Acquired the bus at 30425

Bus Occupied at 30425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 30475ns covered at 30475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 30475ns covered at 30475ns
Bus is free at 30875

Valid request from a master available at 30875: 101

Master 1 is Requesting the bus at 30925

Master 3 is Requesting the bus at 30925

Master3 Acquired the bus at 31075

Bus Occupied at 31075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 31125ns covered at 31125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 31125ns covered at 31125ns
Bus is free at 31525

Valid request from a master available at 31525: 111

Master 1 is Requesting the bus at 31575

Master 2 is Requesting the bus at 31575

Master 3 is Requesting the bus at 31575

Master1 Acquired the bus at 31825

Bus Occupied at 31825

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 31875ns covered at 31875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 31875ns covered at 31875ns
Bus is free at 32275

Valid request from a master available at 32275: 101

Master 1 is Requesting the bus at 32325

Master 3 is Requesting the bus at 32325

Master3 Acquired the bus at 32425

Bus Occupied at 32425

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 32475ns covered at 32475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 32475ns covered at 32475ns
Bus is free at 32875

Valid request from a master available at 32875: 011

Master 2 is Requesting the bus at 32925

Master 3 is Requesting the bus at 32925

Master2 Acquired the bus at 33075

Bus Occupied at 33075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 33125ns covered at 33125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 33125ns covered at 33125ns
Bus is free at 33525

Valid request from a master available at 33525: 111

Master 1 is Requesting the bus at 33575

Master 2 is Requesting the bus at 33575

Master 3 is Requesting the bus at 33575

Master3 Acquired the bus at 33775

Bus Occupied at 33775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 33825ns covered at 33825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 33825ns covered at 33825ns
Bus is free at 34225

No valid requests from any master at 34225

Valid request from a master available at 34225: 110

Master 1 is Requesting the bus at 34275

Master 2 is Requesting the bus at 34275

Master1 Acquired the bus at 34475

Bus Occupied at 34475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 34525ns covered at 34525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 34525ns covered at 34525ns
Bus is free at 34925

Valid request from a master available at 34925: 100

Master 1 is Requesting the bus at 34975

Master1 Acquired the bus at 35175

Bus Occupied at 35175

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 35225ns covered at 35225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 35225ns covered at 35225ns
Bus is free at 35625

Valid request from a master available at 35625: 110

Master 1 is Requesting the bus at 35675

Master 2 is Requesting the bus at 35675

Master2 Acquired the bus at 35925

Bus Occupied at 35925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 35975ns covered at 35975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 35975ns covered at 35975ns
Bus is free at 36375

Valid request from a master available at 36375: 011

Master 2 is Requesting the bus at 36425

Master 3 is Requesting the bus at 36425

Master3 Acquired the bus at 36675

Bus Occupied at 36675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 36725ns covered at 36725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 36725ns covered at 36725ns
Bus is free at 37125

Valid request from a master available at 37125: 011

Master 2 is Requesting the bus at 37175

Master 3 is Requesting the bus at 37175

Master2 Acquired the bus at 37425

Bus Occupied at 37425

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 37475ns covered at 37475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 37475ns covered at 37475ns
Bus is free at 37875

Valid request from a master available at 37875: 100

Master 1 is Requesting the bus at 37925

Master1 Acquired the bus at 38175

Bus Occupied at 38175

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 38225ns covered at 38225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 38225ns covered at 38225ns
Bus is free at 38625

Valid request from a master available at 38625: 011

Master 2 is Requesting the bus at 38675

Master 3 is Requesting the bus at 38675

Master2 Acquired the bus at 38875

Bus Occupied at 38875

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 38925ns covered at 38925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 38925ns covered at 38925ns
Bus is free at 39325

Valid request from a master available at 39325: 010

Master 2 is Requesting the bus at 39375

Master2 Acquired the bus at 39525

Bus Occupied at 39525

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 39575ns covered at 39575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 39575ns covered at 39575ns
Bus is free at 39975

Valid request from a master available at 39975: 101

Master 1 is Requesting the bus at 40025

Master 3 is Requesting the bus at 40025

Master3 Acquired the bus at 40225

Bus Occupied at 40225

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 40275ns covered at 40275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 40275ns covered at 40275ns
Bus is free at 40675

Valid request from a master available at 40675: 101

Master 1 is Requesting the bus at 40725

Master 3 is Requesting the bus at 40725

Master1 Acquired the bus at 40875

Bus Occupied at 40875

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 40925ns covered at 40925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 40925ns covered at 40925ns
Bus is free at 41325

Valid request from a master available at 41325: 111

Master 1 is Requesting the bus at 41375

Master 2 is Requesting the bus at 41375

Master 3 is Requesting the bus at 41375

Master2 Acquired the bus at 41525

Bus Occupied at 41525

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 41575ns covered at 41575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 41575ns covered at 41575ns
Bus is free at 41975

Valid request from a master available at 41975: 100

Master 1 is Requesting the bus at 42025

Master1 Acquired the bus at 42125

Bus Occupied at 42125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 42175ns covered at 42175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 42175ns covered at 42175ns
Bus is free at 42575

Valid request from a master available at 42575: 010

Master 2 is Requesting the bus at 42625

Master2 Acquired the bus at 42875

Bus Occupied at 42875

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 42925ns covered at 42925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 42925ns covered at 42925ns
Bus is free at 43325

Valid request from a master available at 43325: 110

Master 1 is Requesting the bus at 43375

Master 2 is Requesting the bus at 43375

Master1 Acquired the bus at 43475

Bus Occupied at 43475

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 43525ns covered at 43525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 43525ns covered at 43525ns
Bus is free at 43925

Valid request from a master available at 43925: 010

Master 2 is Requesting the bus at 43975

Master2 Acquired the bus at 44125

Bus Occupied at 44125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 44175ns covered at 44175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 44175ns covered at 44175ns
Bus is free at 44575

Valid request from a master available at 44575: 011

Master 2 is Requesting the bus at 44625

Master 3 is Requesting the bus at 44625

Master3 Acquired the bus at 44825

Bus Occupied at 44825

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 44875ns covered at 44875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 44875ns covered at 44875ns
Bus is free at 45275

Valid request from a master available at 45275: 110

Master 1 is Requesting the bus at 45325

Master 2 is Requesting the bus at 45325

Master1 Acquired the bus at 45575

Bus Occupied at 45575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 45625ns covered at 45625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 45625ns covered at 45625ns
Bus is free at 46025

Valid request from a master available at 46025: 010

Master 2 is Requesting the bus at 46075

Master2 Acquired the bus at 46275

Bus Occupied at 46275

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 46325ns covered at 46325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 46325ns covered at 46325ns
Bus is free at 46725

No valid requests from any master at 46725

Valid request from a master available at 46725: 001

Master 3 is Requesting the bus at 46775

Master3 Acquired the bus at 46875

Bus Occupied at 46875

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 46925ns covered at 46925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 46925ns covered at 46925ns
Bus is free at 47325

Valid request from a master available at 47325: 100

Master 1 is Requesting the bus at 47375

Master1 Acquired the bus at 47625

Bus Occupied at 47625

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 47675ns covered at 47675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 47675ns covered at 47675ns
Bus is free at 48075

Valid request from a master available at 48075: 100

Master 1 is Requesting the bus at 48125

Master1 Acquired the bus at 48275

Bus Occupied at 48275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 48325ns covered at 48325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 48325ns covered at 48325ns
Bus is free at 48725

Valid request from a master available at 48725: 011

Master 2 is Requesting the bus at 48775

Master 3 is Requesting the bus at 48775

Master2 Acquired the bus at 48925

Bus Occupied at 48925

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 48975ns covered at 48975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 48975ns covered at 48975ns
Bus is free at 49375

Valid request from a master available at 49375: 001

Master 3 is Requesting the bus at 49425

Master3 Acquired the bus at 49575

Bus Occupied at 49575

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 49625ns covered at 49625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 49625ns covered at 49625ns
Bus is free at 50025

Valid request from a master available at 50025: 110

Master 1 is Requesting the bus at 50075

Master 2 is Requesting the bus at 50075

Master1 Acquired the bus at 50275

Bus Occupied at 50275

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 50325ns covered at 50325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 50325ns covered at 50325ns
Bus is free at 50725

Valid request from a master available at 50725: 110

Master 1 is Requesting the bus at 50775

Master 2 is Requesting the bus at 50775

Master2 Acquired the bus at 50925

Bus Occupied at 50925

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 50975ns covered at 50975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 50975ns covered at 50975ns
Bus is free at 51375

Valid request from a master available at 51375: 110

Master 1 is Requesting the bus at 51425

Master 2 is Requesting the bus at 51425

Master1 Acquired the bus at 51525

Bus Occupied at 51525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 51575ns covered at 51575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 51575ns covered at 51575ns
Bus is free at 51975

Valid request from a master available at 51975: 111

Master 1 is Requesting the bus at 52025

Master 2 is Requesting the bus at 52025

Master 3 is Requesting the bus at 52025

Master2 Acquired the bus at 52175

Bus Occupied at 52175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 52225ns covered at 52225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 52225ns covered at 52225ns
Bus is free at 52625

Valid request from a master available at 52625: 100

Master 1 is Requesting the bus at 52675

Master1 Acquired the bus at 52775

Bus Occupied at 52775

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 52825ns covered at 52825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 52825ns covered at 52825ns
Bus is free at 53225

No valid requests from any master at 53225

Valid request from a master available at 53225: 101

Master 1 is Requesting the bus at 53275

Master 3 is Requesting the bus at 53275

Master3 Acquired the bus at 53525

Bus Occupied at 53525

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 53575ns covered at 53575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 53575ns covered at 53575ns
Bus is free at 53975

Valid request from a master available at 53975: 110

Master 1 is Requesting the bus at 54025

Master 2 is Requesting the bus at 54025

Master1 Acquired the bus at 54125

Bus Occupied at 54125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 54175ns covered at 54175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 54175ns covered at 54175ns
Bus is free at 54575

Valid request from a master available at 54575: 100

Master 1 is Requesting the bus at 54625

Master1 Acquired the bus at 54775

Bus Occupied at 54775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 54825ns covered at 54825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 54825ns covered at 54825ns
Bus is free at 55225

Valid request from a master available at 55225: 001

Master 3 is Requesting the bus at 55275

Master3 Acquired the bus at 55375

Bus Occupied at 55375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 55425ns covered at 55425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 55425ns covered at 55425ns
Bus is free at 55825

Valid request from a master available at 55825: 110

Master 1 is Requesting the bus at 55875

Master 2 is Requesting the bus at 55875

Master1 Acquired the bus at 56075

Bus Occupied at 56075

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 56125ns covered at 56125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 56125ns covered at 56125ns
Bus is free at 56525

Valid request from a master available at 56525: 101

Master 1 is Requesting the bus at 56575

Master 3 is Requesting the bus at 56575

Master3 Acquired the bus at 56775

Bus Occupied at 56775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 56825ns covered at 56825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 56825ns covered at 56825ns
Bus is free at 57225

No valid requests from any master at 57225

Valid request from a master available at 57225: 011

Master 2 is Requesting the bus at 57275

Master 3 is Requesting the bus at 57275

Master2 Acquired the bus at 57475

Bus Occupied at 57475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 57525ns covered at 57525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 57525ns covered at 57525ns
Bus is free at 57925

Valid request from a master available at 57925: 110

Master 1 is Requesting the bus at 57975

Master 2 is Requesting the bus at 57975

Master1 Acquired the bus at 58175

Bus Occupied at 58175

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 58225ns covered at 58225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 58225ns covered at 58225ns
Bus is free at 58625

Valid request from a master available at 58625: 101

Master 1 is Requesting the bus at 58675

Master 3 is Requesting the bus at 58675

Master3 Acquired the bus at 58875

Bus Occupied at 58875

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 58925ns covered at 58925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 58925ns covered at 58925ns
Bus is free at 59325

Valid request from a master available at 59325: 001

Master 3 is Requesting the bus at 59375

Master3 Acquired the bus at 59625

Bus Occupied at 59625

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 59675ns covered at 59675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 59675ns covered at 59675ns
Bus is free at 60075

Valid request from a master available at 60075: 110

Master 1 is Requesting the bus at 60125

Master 2 is Requesting the bus at 60125

Master1 Acquired the bus at 60225

Bus Occupied at 60225

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 60275ns covered at 60275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 60275ns covered at 60275ns
Bus is free at 60675

Valid request from a master available at 60675: 110

Master 1 is Requesting the bus at 60725

Master 2 is Requesting the bus at 60725

Master2 Acquired the bus at 60925

Bus Occupied at 60925

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 60975ns covered at 60975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 60975ns covered at 60975ns
Bus is free at 61375

Valid request from a master available at 61375: 101

Master 1 is Requesting the bus at 61425

Master 3 is Requesting the bus at 61425

Master3 Acquired the bus at 61525

Bus Occupied at 61525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 61575ns covered at 61575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 61575ns covered at 61575ns
Bus is free at 61975

Valid request from a master available at 61975: 110

Master 1 is Requesting the bus at 62025

Master 2 is Requesting the bus at 62025

Master1 Acquired the bus at 62125

Bus Occupied at 62125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 62175ns covered at 62175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 62175ns covered at 62175ns
Bus is free at 62575

Valid request from a master available at 62575: 110

Master 1 is Requesting the bus at 62625

Master 2 is Requesting the bus at 62625

Master2 Acquired the bus at 62875

Bus Occupied at 62875

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 62925ns covered at 62925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 62925ns covered at 62925ns
Bus is free at 63325

Valid request from a master available at 63325: 111

Master 1 is Requesting the bus at 63375

Master 2 is Requesting the bus at 63375

Master 3 is Requesting the bus at 63375

Master3 Acquired the bus at 63525

Bus Occupied at 63525

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 63575ns covered at 63575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 63575ns covered at 63575ns
Bus is free at 63975

Valid request from a master available at 63975: 010

Master 2 is Requesting the bus at 64025

Master2 Acquired the bus at 64175

Bus Occupied at 64175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 64225ns covered at 64225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 64225ns covered at 64225ns
Bus is free at 64625

Valid request from a master available at 64625: 111

Master 1 is Requesting the bus at 64675

Master 2 is Requesting the bus at 64675

Master 3 is Requesting the bus at 64675

Master3 Acquired the bus at 64825

Bus Occupied at 64825

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 64875ns covered at 64875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 64875ns covered at 64875ns
Bus is free at 65275

Valid request from a master available at 65275: 110

Master 1 is Requesting the bus at 65325

Master 2 is Requesting the bus at 65325

Master1 Acquired the bus at 65425

Bus Occupied at 65425

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 65475ns covered at 65475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 65475ns covered at 65475ns
Bus is free at 65875

Valid request from a master available at 65875: 101

Master 1 is Requesting the bus at 65925

Master 3 is Requesting the bus at 65925

Master3 Acquired the bus at 66075

Bus Occupied at 66075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 66125ns covered at 66125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 66125ns covered at 66125ns
Bus is free at 66525

Valid request from a master available at 66525: 001

Master 3 is Requesting the bus at 66575

Master3 Acquired the bus at 66725

Bus Occupied at 66725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 66775ns covered at 66775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 66775ns covered at 66775ns
Bus is free at 67175

Valid request from a master available at 67175: 101

Master 1 is Requesting the bus at 67225

Master 3 is Requesting the bus at 67225

Master1 Acquired the bus at 67325

Bus Occupied at 67325

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 67375ns covered at 67375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 67375ns covered at 67375ns
Bus is free at 67775

Valid request from a master available at 67775: 011

Master 2 is Requesting the bus at 67825

Master 3 is Requesting the bus at 67825

Master2 Acquired the bus at 68075

Bus Occupied at 68075

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 68125ns covered at 68125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 68125ns covered at 68125ns
Bus is free at 68525

Valid request from a master available at 68525: 100

Master 1 is Requesting the bus at 68575

Master1 Acquired the bus at 68775

Bus Occupied at 68775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 68825ns covered at 68825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 68825ns covered at 68825ns
Bus is free at 69225

Valid request from a master available at 69225: 110

Master 1 is Requesting the bus at 69275

Master 2 is Requesting the bus at 69275

Master2 Acquired the bus at 69375

Bus Occupied at 69375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 69425ns covered at 69425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 69425ns covered at 69425ns
Bus is free at 69825

Valid request from a master available at 69825: 001

Master 3 is Requesting the bus at 69875

Master3 Acquired the bus at 70025

Bus Occupied at 70025

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 70075ns covered at 70075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 70075ns covered at 70075ns
Bus is free at 70475

Valid request from a master available at 70475: 110

Master 1 is Requesting the bus at 70525

Master 2 is Requesting the bus at 70525

Master1 Acquired the bus at 70725

Bus Occupied at 70725

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 70775ns covered at 70775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 70775ns covered at 70775ns
Bus is free at 71175

Valid request from a master available at 71175: 111

Master 1 is Requesting the bus at 71225

Master 2 is Requesting the bus at 71225

Master 3 is Requesting the bus at 71225

Master2 Acquired the bus at 71425

Bus Occupied at 71425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 71475ns covered at 71475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 71475ns covered at 71475ns
Bus is free at 71875

Valid request from a master available at 71875: 010

Master 2 is Requesting the bus at 71925

Master2 Acquired the bus at 72075

Bus Occupied at 72075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 72125ns covered at 72125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 72125ns covered at 72125ns
Bus is free at 72525

Valid request from a master available at 72525: 110

Master 1 is Requesting the bus at 72575

Master 2 is Requesting the bus at 72575

Master1 Acquired the bus at 72675

Bus Occupied at 72675

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 72725ns covered at 72725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 72725ns covered at 72725ns
Bus is free at 73125

Valid request from a master available at 73125: 001

Master 3 is Requesting the bus at 73175

Master3 Acquired the bus at 73275

Bus Occupied at 73275

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 73325ns covered at 73325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 73325ns covered at 73325ns
Bus is free at 73725

Valid request from a master available at 73725: 010

Master 2 is Requesting the bus at 73775

Master2 Acquired the bus at 74025

Bus Occupied at 74025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 74075ns covered at 74075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 74075ns covered at 74075ns
Bus is free at 74475

Valid request from a master available at 74475: 011

Master 2 is Requesting the bus at 74525

Master 3 is Requesting the bus at 74525

Master3 Acquired the bus at 74775

Bus Occupied at 74775

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 74825ns covered at 74825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 74825ns covered at 74825ns
Bus is free at 75225

Valid request from a master available at 75225: 110

Master 1 is Requesting the bus at 75275

Master 2 is Requesting the bus at 75275

Master1 Acquired the bus at 75475

Bus Occupied at 75475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 75525ns covered at 75525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 75525ns covered at 75525ns
Bus is free at 75925

Valid request from a master available at 75925: 100

Master 1 is Requesting the bus at 75975

Master1 Acquired the bus at 76125

Bus Occupied at 76125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 76175ns covered at 76175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 76175ns covered at 76175ns
Bus is free at 76575

Valid request from a master available at 76575: 010

Master 2 is Requesting the bus at 76625

Master2 Acquired the bus at 76725

Bus Occupied at 76725

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 76775ns covered at 76775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 76775ns covered at 76775ns
Bus is free at 77175

Valid request from a master available at 77175: 111

Master 1 is Requesting the bus at 77225

Master 2 is Requesting the bus at 77225

Master 3 is Requesting the bus at 77225

Master3 Acquired the bus at 77425

Bus Occupied at 77425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 77475ns covered at 77475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 77475ns covered at 77475ns
Bus is free at 77875

Valid request from a master available at 77875: 010

Master 2 is Requesting the bus at 77925

Master2 Acquired the bus at 78125

Bus Occupied at 78125

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 78175ns covered at 78175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 78175ns covered at 78175ns
Bus is free at 78575

Valid request from a master available at 78575: 010

Master 2 is Requesting the bus at 78625

Master2 Acquired the bus at 78775

Bus Occupied at 78775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 78825ns covered at 78825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 78825ns covered at 78825ns
Bus is free at 79225

Valid request from a master available at 79225: 100

Master 1 is Requesting the bus at 79275

Master1 Acquired the bus at 79375

Bus Occupied at 79375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 79425ns covered at 79425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 79425ns covered at 79425ns
Bus is free at 79825

Valid request from a master available at 79825: 010

Master 2 is Requesting the bus at 79875

Master2 Acquired the bus at 80025

Bus Occupied at 80025

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 80075ns covered at 80075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 80075ns covered at 80075ns
Bus is free at 80475

Valid request from a master available at 80475: 001

Master 3 is Requesting the bus at 80525

Master3 Acquired the bus at 80725

Bus Occupied at 80725

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 80775ns covered at 80775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 80775ns covered at 80775ns
Bus is free at 81175

Valid request from a master available at 81175: 011

Master 2 is Requesting the bus at 81225

Master 3 is Requesting the bus at 81225

Master2 Acquired the bus at 81475

Bus Occupied at 81475

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 81525ns covered at 81525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 81525ns covered at 81525ns
Bus is free at 81925

Valid request from a master available at 81925: 111

Master 1 is Requesting the bus at 81975

Master 2 is Requesting the bus at 81975

Master 3 is Requesting the bus at 81975

Master3 Acquired the bus at 82125

Bus Occupied at 82125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 82175ns covered at 82175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 82175ns covered at 82175ns
Bus is free at 82575

Valid request from a master available at 82575: 110

Master 1 is Requesting the bus at 82625

Master 2 is Requesting the bus at 82625

Master1 Acquired the bus at 82775

Bus Occupied at 82775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 82825ns covered at 82825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 82825ns covered at 82825ns
Bus is free at 83225

Valid request from a master available at 83225: 111

Master 1 is Requesting the bus at 83275

Master 2 is Requesting the bus at 83275

Master 3 is Requesting the bus at 83275

Master2 Acquired the bus at 83525

Bus Occupied at 83525

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 83575ns covered at 83575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 83575ns covered at 83575ns
Bus is free at 83975

No valid requests from any master at 83975

Valid request from a master available at 83975: 110

Master 1 is Requesting the bus at 84025

Master 2 is Requesting the bus at 84025

Master1 Acquired the bus at 84275

Bus Occupied at 84275

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 84325ns covered at 84325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 84325ns covered at 84325ns
Bus is free at 84725

Valid request from a master available at 84725: 010

Master 2 is Requesting the bus at 84775

Master2 Acquired the bus at 84875

Bus Occupied at 84875

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 84925ns covered at 84925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 84925ns covered at 84925ns
Bus is free at 85325

Valid request from a master available at 85325: 101

Master 1 is Requesting the bus at 85375

Master 3 is Requesting the bus at 85375

Master3 Acquired the bus at 85625

Bus Occupied at 85625

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 85675ns covered at 85675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 85675ns covered at 85675ns
Bus is free at 86075

Valid request from a master available at 86075: 010

Master 2 is Requesting the bus at 86125

Master2 Acquired the bus at 86325

Bus Occupied at 86325

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 86375ns covered at 86375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 86375ns covered at 86375ns
Bus is free at 86775

Valid request from a master available at 86775: 101

Master 1 is Requesting the bus at 86825

Master 3 is Requesting the bus at 86825

Master3 Acquired the bus at 86925

Bus Occupied at 86925

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 86975ns covered at 86975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 86975ns covered at 86975ns
Bus is free at 87375

No valid requests from any master at 87375

Valid request from a master available at 87375: 001

Master 3 is Requesting the bus at 87425

Master3 Acquired the bus at 87625

Bus Occupied at 87625

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 87675ns covered at 87675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 87675ns covered at 87675ns
Bus is free at 88075

Valid request from a master available at 88075: 001

Master 3 is Requesting the bus at 88125

Master3 Acquired the bus at 88375

Bus Occupied at 88375

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 88425ns covered at 88425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 88425ns covered at 88425ns
Bus is free at 88825

No valid requests from any master at 88825

Valid request from a master available at 88825: 011

Master 2 is Requesting the bus at 88875

Master 3 is Requesting the bus at 88875

Master2 Acquired the bus at 89075

Bus Occupied at 89075

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 89125ns covered at 89125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 89125ns covered at 89125ns
Bus is free at 89525

Valid request from a master available at 89525: 011

Master 2 is Requesting the bus at 89575

Master 3 is Requesting the bus at 89575

Master3 Acquired the bus at 89775

Bus Occupied at 89775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 89825ns covered at 89825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 89825ns covered at 89825ns
Bus is free at 90225

Valid request from a master available at 90225: 100

Master 1 is Requesting the bus at 90275

Master1 Acquired the bus at 90525

Bus Occupied at 90525

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 90575ns covered at 90575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 90575ns covered at 90575ns
Bus is free at 90975

No valid requests from any master at 90975

Valid request from a master available at 90975: 010

Master 2 is Requesting the bus at 91025

Master2 Acquired the bus at 91125

Bus Occupied at 91125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 91175ns covered at 91175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 91175ns covered at 91175ns
Bus is free at 91575

Valid request from a master available at 91575: 001

Master 3 is Requesting the bus at 91625

Master3 Acquired the bus at 91775

Bus Occupied at 91775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 91825ns covered at 91825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 91825ns covered at 91825ns
Bus is free at 92225

Valid request from a master available at 92225: 001

Master 3 is Requesting the bus at 92275

Master3 Acquired the bus at 92525

Bus Occupied at 92525

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 92575ns covered at 92575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 92575ns covered at 92575ns
Bus is free at 92975

Valid request from a master available at 92975: 001

Master 3 is Requesting the bus at 93025

Master3 Acquired the bus at 93125

Bus Occupied at 93125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 93175ns covered at 93175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 93175ns covered at 93175ns
Bus is free at 93575

Valid request from a master available at 93575: 111

Master 1 is Requesting the bus at 93625

Master 2 is Requesting the bus at 93625

Master 3 is Requesting the bus at 93625

Master1 Acquired the bus at 93775

Bus Occupied at 93775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 93825ns covered at 93825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 93825ns covered at 93825ns
Bus is free at 94225

Valid request from a master available at 94225: 111

Master 1 is Requesting the bus at 94275

Master 2 is Requesting the bus at 94275

Master 3 is Requesting the bus at 94275

Master2 Acquired the bus at 94375

Bus Occupied at 94375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 94425ns covered at 94425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 94425ns covered at 94425ns
Bus is free at 94825

No valid requests from any master at 94825

Valid request from a master available at 94825: 110

Master 1 is Requesting the bus at 94875

Master 2 is Requesting the bus at 94875

Master1 Acquired the bus at 94975

Bus Occupied at 94975

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 95025ns covered at 95025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 95025ns covered at 95025ns
Bus is free at 95425

Valid request from a master available at 95425: 010

Master 2 is Requesting the bus at 95475

Master2 Acquired the bus at 95675

Bus Occupied at 95675

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 95725ns covered at 95725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 95725ns covered at 95725ns
Bus is free at 96125

Valid request from a master available at 96125: 001

Master 3 is Requesting the bus at 96175

Master3 Acquired the bus at 96325

Bus Occupied at 96325

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 96375ns covered at 96375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 96375ns covered at 96375ns
Bus is free at 96775

Valid request from a master available at 96775: 101

Master 1 is Requesting the bus at 96825

Master 3 is Requesting the bus at 96825

Master1 Acquired the bus at 97075

Bus Occupied at 97075

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 97125ns covered at 97125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 97125ns covered at 97125ns
Bus is free at 97525

Valid request from a master available at 97525: 101

Master 1 is Requesting the bus at 97575

Master 3 is Requesting the bus at 97575

Master3 Acquired the bus at 97725

Bus Occupied at 97725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 97775ns covered at 97775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 97775ns covered at 97775ns
Bus is free at 98175

Valid request from a master available at 98175: 111

Master 1 is Requesting the bus at 98225

Master 2 is Requesting the bus at 98225

Master 3 is Requesting the bus at 98225

Master1 Acquired the bus at 98325

Bus Occupied at 98325

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 98375ns covered at 98375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 98375ns covered at 98375ns
Bus is free at 98775

Valid request from a master available at 98775: 111

Master 1 is Requesting the bus at 98825

Master 2 is Requesting the bus at 98825

Master 3 is Requesting the bus at 98825

Master2 Acquired the bus at 99075

Bus Occupied at 99075

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 99125ns covered at 99125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 99125ns covered at 99125ns
Bus is free at 99525

Valid request from a master available at 99525: 001

Master 3 is Requesting the bus at 99575

Master3 Acquired the bus at 99725

Bus Occupied at 99725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 99775ns covered at 99775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 99775ns covered at 99775ns
Bus is free at 100175

Valid request from a master available at 100175: 011

Master 2 is Requesting the bus at 100225

Master 3 is Requesting the bus at 100225

Master2 Acquired the bus at 100375

Bus Occupied at 100375

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 100425ns covered at 100425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 100425ns covered at 100425ns
Bus is free at 100825

Valid request from a master available at 100825: 001

Master 3 is Requesting the bus at 100875

Master3 Acquired the bus at 101025

Bus Occupied at 101025

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 101075ns covered at 101075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 101075ns covered at 101075ns
Bus is free at 101475

Valid request from a master available at 101475: 010

Master 2 is Requesting the bus at 101525

Master2 Acquired the bus at 101725

Bus Occupied at 101725

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 101775ns covered at 101775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 101775ns covered at 101775ns
Bus is free at 102175

Valid request from a master available at 102175: 101

Master 1 is Requesting the bus at 102225

Master 3 is Requesting the bus at 102225

Master3 Acquired the bus at 102475

Bus Occupied at 102475

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 102525ns covered at 102525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 102525ns covered at 102525ns
Bus is free at 102925

Valid request from a master available at 102925: 100

Master 1 is Requesting the bus at 102975

Master1 Acquired the bus at 103175

Bus Occupied at 103175

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 103225ns covered at 103225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 103225ns covered at 103225ns
Bus is free at 103625

Valid request from a master available at 103625: 110

Master 1 is Requesting the bus at 103675

Master 2 is Requesting the bus at 103675

Master2 Acquired the bus at 103775

Bus Occupied at 103775

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 103825ns covered at 103825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 103825ns covered at 103825ns
Bus is free at 104225

Valid request from a master available at 104225: 111

Master 1 is Requesting the bus at 104275

Master 2 is Requesting the bus at 104275

Master 3 is Requesting the bus at 104275

Master3 Acquired the bus at 104475

Bus Occupied at 104475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 104525ns covered at 104525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 104525ns covered at 104525ns
Bus is free at 104925

No valid requests from any master at 104925

No valid requests from any master at 104925

No valid requests from any master at 104925

No valid requests from any master at 104925

Valid request from a master available at 104925: 110

Master 1 is Requesting the bus at 104975

Master 2 is Requesting the bus at 104975

Master1 Acquired the bus at 105125

Bus Occupied at 105125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 105175ns covered at 105175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 105175ns covered at 105175ns
Bus is free at 105575

No valid requests from any master at 105575

Valid request from a master available at 105575: 100

Master 1 is Requesting the bus at 105625

Master1 Acquired the bus at 105775

Bus Occupied at 105775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 105825ns covered at 105825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 105825ns covered at 105825ns
Bus is free at 106225

No valid requests from any master at 106225

Valid request from a master available at 106225: 100

Master 1 is Requesting the bus at 106275

Master1 Acquired the bus at 106475

Bus Occupied at 106475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 106525ns covered at 106525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 106525ns covered at 106525ns
Bus is free at 106925

Valid request from a master available at 106925: 010

Master 2 is Requesting the bus at 106975

Master2 Acquired the bus at 107125

Bus Occupied at 107125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 107175ns covered at 107175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 107175ns covered at 107175ns
Bus is free at 107575

Valid request from a master available at 107575: 001

Master 3 is Requesting the bus at 107625

Master3 Acquired the bus at 107875

Bus Occupied at 107875

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 107925ns covered at 107925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 107925ns covered at 107925ns
Bus is free at 108325

Valid request from a master available at 108325: 011

Master 2 is Requesting the bus at 108375

Master 3 is Requesting the bus at 108375

Master2 Acquired the bus at 108525

Bus Occupied at 108525

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 108575ns covered at 108575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 108575ns covered at 108575ns
Bus is free at 108975

Valid request from a master available at 108975: 110

Master 1 is Requesting the bus at 109025

Master 2 is Requesting the bus at 109025

Master1 Acquired the bus at 109175

Bus Occupied at 109175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 109225ns covered at 109225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 109225ns covered at 109225ns
Bus is free at 109625

Valid request from a master available at 109625: 001

Master 3 is Requesting the bus at 109675

Master3 Acquired the bus at 109825

Bus Occupied at 109825

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 109875ns covered at 109875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 109875ns covered at 109875ns
Bus is free at 110275

Valid request from a master available at 110275: 010

Master 2 is Requesting the bus at 110325

Master2 Acquired the bus at 110575

Bus Occupied at 110575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 110625ns covered at 110625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 110625ns covered at 110625ns
Bus is free at 111025

Valid request from a master available at 111025: 100

Master 1 is Requesting the bus at 111075

Master1 Acquired the bus at 111175

Bus Occupied at 111175

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 111225ns covered at 111225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 111225ns covered at 111225ns
Bus is free at 111625

Valid request from a master available at 111625: 001

Master 3 is Requesting the bus at 111675

Master3 Acquired the bus at 111925

Bus Occupied at 111925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 111975ns covered at 111975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 111975ns covered at 111975ns
Bus is free at 112375

Valid request from a master available at 112375: 110

Master 1 is Requesting the bus at 112425

Master 2 is Requesting the bus at 112425

Master1 Acquired the bus at 112675

Bus Occupied at 112675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 112725ns covered at 112725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 112725ns covered at 112725ns
Bus is free at 113125

Valid request from a master available at 113125: 110

Master 1 is Requesting the bus at 113175

Master 2 is Requesting the bus at 113175

Master2 Acquired the bus at 113275

Bus Occupied at 113275

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 113325ns covered at 113325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 113325ns covered at 113325ns
Bus is free at 113725

Valid request from a master available at 113725: 101

Master 1 is Requesting the bus at 113775

Master 3 is Requesting the bus at 113775

Master3 Acquired the bus at 113875

Bus Occupied at 113875

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 113925ns covered at 113925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 113925ns covered at 113925ns
Bus is free at 114325

No valid requests from any master at 114325

Valid request from a master available at 114325: 010

Master 2 is Requesting the bus at 114375

Master2 Acquired the bus at 114475

Bus Occupied at 114475

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 114525ns covered at 114525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 114525ns covered at 114525ns
Bus is free at 114925

Valid request from a master available at 114925: 101

Master 1 is Requesting the bus at 114975

Master 3 is Requesting the bus at 114975

Master3 Acquired the bus at 115125

Bus Occupied at 115125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 115175ns covered at 115175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 115175ns covered at 115175ns
Bus is free at 115575

Valid request from a master available at 115575: 011

Master 2 is Requesting the bus at 115625

Master 3 is Requesting the bus at 115625

Master2 Acquired the bus at 115775

Bus Occupied at 115775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 115825ns covered at 115825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 115825ns covered at 115825ns
Bus is free at 116225

Valid request from a master available at 116225: 110

Master 1 is Requesting the bus at 116275

Master 2 is Requesting the bus at 116275

Master1 Acquired the bus at 116425

Bus Occupied at 116425

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 116475ns covered at 116475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 116475ns covered at 116475ns
Bus is free at 116875

Valid request from a master available at 116875: 011

Master 2 is Requesting the bus at 116925

Master 3 is Requesting the bus at 116925

Master2 Acquired the bus at 117175

Bus Occupied at 117175

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 117225ns covered at 117225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 117225ns covered at 117225ns
Bus is free at 117625

Valid request from a master available at 117625: 011

Master 2 is Requesting the bus at 117675

Master 3 is Requesting the bus at 117675

Master3 Acquired the bus at 117925

Bus Occupied at 117925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 117975ns covered at 117975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 117975ns covered at 117975ns
Bus is free at 118375

Valid request from a master available at 118375: 101

Master 1 is Requesting the bus at 118425

Master 3 is Requesting the bus at 118425

Master1 Acquired the bus at 118575

Bus Occupied at 118575

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 118625ns covered at 118625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 118625ns covered at 118625ns
Bus is free at 119025

Valid request from a master available at 119025: 100

Master 1 is Requesting the bus at 119075

Master1 Acquired the bus at 119225

Bus Occupied at 119225

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 119275ns covered at 119275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 119275ns covered at 119275ns
Bus is free at 119675

No valid requests from any master at 119675

Valid request from a master available at 119675: 101

Master 1 is Requesting the bus at 119725

Master 3 is Requesting the bus at 119725

Master3 Acquired the bus at 119925

Bus Occupied at 119925

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 119975ns covered at 119975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 119975ns covered at 119975ns
Bus is free at 120375

No valid requests from any master at 120375

Valid request from a master available at 120375: 101

Master 1 is Requesting the bus at 120425

Master 3 is Requesting the bus at 120425

Master1 Acquired the bus at 120625

Bus Occupied at 120625

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 120675ns covered at 120675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 120675ns covered at 120675ns
Bus is free at 121075

Valid request from a master available at 121075: 100

Master 1 is Requesting the bus at 121125

Master1 Acquired the bus at 121325

Bus Occupied at 121325

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 121375ns covered at 121375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 121375ns covered at 121375ns
Bus is free at 121775

Valid request from a master available at 121775: 100

Master 1 is Requesting the bus at 121825

Master1 Acquired the bus at 121925

Bus Occupied at 121925

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 121975ns covered at 121975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 121975ns covered at 121975ns
Bus is free at 122375

Valid request from a master available at 122375: 111

Master 1 is Requesting the bus at 122425

Master 2 is Requesting the bus at 122425

Master 3 is Requesting the bus at 122425

Master2 Acquired the bus at 122625

Bus Occupied at 122625

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 122675ns covered at 122675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 122675ns covered at 122675ns
Bus is free at 123075

Valid request from a master available at 123075: 100

Master 1 is Requesting the bus at 123125

Master1 Acquired the bus at 123325

Bus Occupied at 123325

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 123375ns covered at 123375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 123375ns covered at 123375ns
Bus is free at 123775

Valid request from a master available at 123775: 100

Master 1 is Requesting the bus at 123825

Master1 Acquired the bus at 123925

Bus Occupied at 123925

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 123975ns covered at 123975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 123975ns covered at 123975ns
Bus is free at 124375

Valid request from a master available at 124375: 010

Master 2 is Requesting the bus at 124425

Master2 Acquired the bus at 124675

Bus Occupied at 124675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 124725ns covered at 124725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 124725ns covered at 124725ns
Bus is free at 125125

Valid request from a master available at 125125: 110

Master 1 is Requesting the bus at 125175

Master 2 is Requesting the bus at 125175

Master1 Acquired the bus at 125325

Bus Occupied at 125325

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 125375ns covered at 125375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 125375ns covered at 125375ns
Bus is free at 125775

Valid request from a master available at 125775: 010

Master 2 is Requesting the bus at 125825

Master2 Acquired the bus at 126025

Bus Occupied at 126025

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 126075ns covered at 126075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 126075ns covered at 126075ns
Bus is free at 126475

Valid request from a master available at 126475: 001

Master 3 is Requesting the bus at 126525

Master3 Acquired the bus at 126625

Bus Occupied at 126625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 126675ns covered at 126675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 126675ns covered at 126675ns
Bus is free at 127075

Valid request from a master available at 127075: 101

Master 1 is Requesting the bus at 127125

Master 3 is Requesting the bus at 127125

Master1 Acquired the bus at 127375

Bus Occupied at 127375

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 127425ns covered at 127425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 127425ns covered at 127425ns
Bus is free at 127825

Valid request from a master available at 127825: 100

Master 1 is Requesting the bus at 127875

Master1 Acquired the bus at 128125

Bus Occupied at 128125

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 128175ns covered at 128175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 128175ns covered at 128175ns
Bus is free at 128575

Valid request from a master available at 128575: 110

Master 1 is Requesting the bus at 128625

Master 2 is Requesting the bus at 128625

Master2 Acquired the bus at 128775

Bus Occupied at 128775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 128825ns covered at 128825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 128825ns covered at 128825ns
Bus is free at 129225

Valid request from a master available at 129225: 100

Master 1 is Requesting the bus at 129275

Master1 Acquired the bus at 129375

Bus Occupied at 129375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 129425ns covered at 129425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 129425ns covered at 129425ns
Bus is free at 129825

Valid request from a master available at 129825: 100

Master 1 is Requesting the bus at 129875

Master1 Acquired the bus at 129975

Bus Occupied at 129975

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 130025ns covered at 130025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 130025ns covered at 130025ns
Bus is free at 130425

Valid request from a master available at 130425: 111

Master 1 is Requesting the bus at 130475

Master 2 is Requesting the bus at 130475

Master 3 is Requesting the bus at 130475

Master2 Acquired the bus at 130675

Bus Occupied at 130675

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 130725ns covered at 130725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 130725ns covered at 130725ns
Bus is free at 131125

Valid request from a master available at 131125: 001

Master 3 is Requesting the bus at 131175

Master3 Acquired the bus at 131275

Bus Occupied at 131275

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 131325ns covered at 131325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 131325ns covered at 131325ns
Bus is free at 131725

Valid request from a master available at 131725: 011

Master 2 is Requesting the bus at 131775

Master 3 is Requesting the bus at 131775

Master2 Acquired the bus at 132025

Bus Occupied at 132025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 132075ns covered at 132075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 132075ns covered at 132075ns
Bus is free at 132475

Valid request from a master available at 132475: 100

Master 1 is Requesting the bus at 132525

Master1 Acquired the bus at 132775

Bus Occupied at 132775

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 132825ns covered at 132825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 132825ns covered at 132825ns
Bus is free at 133225

Valid request from a master available at 133225: 100

Master 1 is Requesting the bus at 133275

Master1 Acquired the bus at 133425

Bus Occupied at 133425

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 133475ns covered at 133475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 133475ns covered at 133475ns
Bus is free at 133875

Valid request from a master available at 133875: 001

Master 3 is Requesting the bus at 133925

Master3 Acquired the bus at 134175

Bus Occupied at 134175

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 134225ns covered at 134225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 134225ns covered at 134225ns
Bus is free at 134625

Valid request from a master available at 134625: 100

Master 1 is Requesting the bus at 134675

Master1 Acquired the bus at 134925

Bus Occupied at 134925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 134975ns covered at 134975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 134975ns covered at 134975ns
Bus is free at 135375

Valid request from a master available at 135375: 101

Master 1 is Requesting the bus at 135425

Master 3 is Requesting the bus at 135425

Master3 Acquired the bus at 135525

Bus Occupied at 135525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 135575ns covered at 135575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 135575ns covered at 135575ns
Bus is free at 135975

Valid request from a master available at 135975: 010

Master 2 is Requesting the bus at 136025

Master2 Acquired the bus at 136175

Bus Occupied at 136175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 136225ns covered at 136225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 136225ns covered at 136225ns
Bus is free at 136625

Valid request from a master available at 136625: 001

Master 3 is Requesting the bus at 136675

Master3 Acquired the bus at 136775

Bus Occupied at 136775

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 136825ns covered at 136825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 136825ns covered at 136825ns
Bus is free at 137225

Valid request from a master available at 137225: 100

Master 1 is Requesting the bus at 137275

Master1 Acquired the bus at 137525

Bus Occupied at 137525

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 137575ns covered at 137575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 137575ns covered at 137575ns
Bus is free at 137975

Valid request from a master available at 137975: 011

Master 2 is Requesting the bus at 138025

Master 3 is Requesting the bus at 138025

Master2 Acquired the bus at 138225

Bus Occupied at 138225

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 138275ns covered at 138275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 138275ns covered at 138275ns
Bus is free at 138675

No valid requests from any master at 138675

Valid request from a master available at 138675: 101

Master 1 is Requesting the bus at 138725

Master 3 is Requesting the bus at 138725

Master3 Acquired the bus at 138925

Bus Occupied at 138925

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 138975ns covered at 138975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 138975ns covered at 138975ns
Bus is free at 139375

Valid request from a master available at 139375: 100

Master 1 is Requesting the bus at 139425

Master1 Acquired the bus at 139675

Bus Occupied at 139675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 139725ns covered at 139725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 139725ns covered at 139725ns
Bus is free at 140125

Valid request from a master available at 140125: 001

Master 3 is Requesting the bus at 140175

Master3 Acquired the bus at 140375

Bus Occupied at 140375

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 140425ns covered at 140425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 140425ns covered at 140425ns
Bus is free at 140825

Valid request from a master available at 140825: 010

Master 2 is Requesting the bus at 140875

Master2 Acquired the bus at 141025

Bus Occupied at 141025

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 141075ns covered at 141075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 141075ns covered at 141075ns
Bus is free at 141475

No valid requests from any master at 141475

Valid request from a master available at 141475: 110

Master 1 is Requesting the bus at 141525

Master 2 is Requesting the bus at 141525

Master1 Acquired the bus at 141775

Bus Occupied at 141775

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 141825ns covered at 141825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 141825ns covered at 141825ns
Bus is free at 142225

Valid request from a master available at 142225: 011

Master 2 is Requesting the bus at 142275

Master 3 is Requesting the bus at 142275

Master2 Acquired the bus at 142475

Bus Occupied at 142475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 142525ns covered at 142525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 142525ns covered at 142525ns
Bus is free at 142925

Valid request from a master available at 142925: 011

Master 2 is Requesting the bus at 142975

Master 3 is Requesting the bus at 142975

Master3 Acquired the bus at 143075

Bus Occupied at 143075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 143125ns covered at 143125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 143125ns covered at 143125ns
Bus is free at 143525

Valid request from a master available at 143525: 111

Master 1 is Requesting the bus at 143575

Master 2 is Requesting the bus at 143575

Master 3 is Requesting the bus at 143575

Master1 Acquired the bus at 143725

Bus Occupied at 143725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 143775ns covered at 143775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 143775ns covered at 143775ns
Bus is free at 144175

Valid request from a master available at 144175: 100

Master 1 is Requesting the bus at 144225

Master1 Acquired the bus at 144375

Bus Occupied at 144375

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 144425ns covered at 144425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 144425ns covered at 144425ns
Bus is free at 144825

Valid request from a master available at 144825: 101

Master 1 is Requesting the bus at 144875

Master 3 is Requesting the bus at 144875

Master3 Acquired the bus at 145125

Bus Occupied at 145125

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 145175ns covered at 145175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 145175ns covered at 145175ns
Bus is free at 145575

No valid requests from any master at 145575

Valid request from a master available at 145575: 001

Master 3 is Requesting the bus at 145625

Master3 Acquired the bus at 145775

Bus Occupied at 145775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 145825ns covered at 145825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 145825ns covered at 145825ns
Bus is free at 146225

Valid request from a master available at 146225: 111

Master 1 is Requesting the bus at 146275

Master 2 is Requesting the bus at 146275

Master 3 is Requesting the bus at 146275

Master1 Acquired the bus at 146475

Bus Occupied at 146475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 146525ns covered at 146525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 146525ns covered at 146525ns
Bus is free at 146925

No valid requests from any master at 146925

Valid request from a master available at 146925: 011

Master 2 is Requesting the bus at 146975

Master 3 is Requesting the bus at 146975

Master2 Acquired the bus at 147075

Bus Occupied at 147075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 147125ns covered at 147125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 147125ns covered at 147125ns
Bus is free at 147525

No valid requests from any master at 147525

Valid request from a master available at 147525: 111

Master 1 is Requesting the bus at 147575

Master 2 is Requesting the bus at 147575

Master 3 is Requesting the bus at 147575

Master3 Acquired the bus at 147775

Bus Occupied at 147775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 147825ns covered at 147825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 147825ns covered at 147825ns
Bus is free at 148225

No valid requests from any master at 148225

Valid request from a master available at 148225: 111

Master 1 is Requesting the bus at 148275

Master 2 is Requesting the bus at 148275

Master 3 is Requesting the bus at 148275

Master1 Acquired the bus at 148425

Bus Occupied at 148425

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 148475ns covered at 148475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 148475ns covered at 148475ns
Bus is free at 148875

Valid request from a master available at 148875: 100

Master 1 is Requesting the bus at 148925

Master1 Acquired the bus at 149175

Bus Occupied at 149175

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 149225ns covered at 149225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 149225ns covered at 149225ns
Bus is free at 149625

Valid request from a master available at 149625: 110

Master 1 is Requesting the bus at 149675

Master 2 is Requesting the bus at 149675

Master2 Acquired the bus at 149825

Bus Occupied at 149825

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 149875ns covered at 149875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 149875ns covered at 149875ns
Bus is free at 150275

Valid request from a master available at 150275: 011

Master 2 is Requesting the bus at 150325

Master 3 is Requesting the bus at 150325

Master3 Acquired the bus at 150475

Bus Occupied at 150475

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 150525ns covered at 150525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 150525ns covered at 150525ns
Bus is free at 150925

Valid request from a master available at 150925: 011

Master 2 is Requesting the bus at 150975

Master 3 is Requesting the bus at 150975

Master2 Acquired the bus at 151075

Bus Occupied at 151075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 151125ns covered at 151125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 151125ns covered at 151125ns
Bus is free at 151525

Valid request from a master available at 151525: 010

Master 2 is Requesting the bus at 151575

Master2 Acquired the bus at 151725

Bus Occupied at 151725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 151775ns covered at 151775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 151775ns covered at 151775ns
Bus is free at 152175

No valid requests from any master at 152175

Valid request from a master available at 152175: 111

Master 1 is Requesting the bus at 152225

Master 2 is Requesting the bus at 152225

Master 3 is Requesting the bus at 152225

Master3 Acquired the bus at 152425

Bus Occupied at 152425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 152475ns covered at 152475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 152475ns covered at 152475ns
Bus is free at 152875

Valid request from a master available at 152875: 111

Master 1 is Requesting the bus at 152925

Master 2 is Requesting the bus at 152925

Master 3 is Requesting the bus at 152925

Master1 Acquired the bus at 153075

Bus Occupied at 153075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 153125ns covered at 153125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 153125ns covered at 153125ns
Bus is free at 153525

No valid requests from any master at 153525

Valid request from a master available at 153525: 110

Master 1 is Requesting the bus at 153575

Master 2 is Requesting the bus at 153575

Master2 Acquired the bus at 153825

Bus Occupied at 153825

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 153875ns covered at 153875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 153875ns covered at 153875ns
Bus is free at 154275

Valid request from a master available at 154275: 001

Master 3 is Requesting the bus at 154325

Master3 Acquired the bus at 154475

Bus Occupied at 154475

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 154525ns covered at 154525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 154525ns covered at 154525ns
Bus is free at 154925

Valid request from a master available at 154925: 110

Master 1 is Requesting the bus at 154975

Master 2 is Requesting the bus at 154975

Master1 Acquired the bus at 155075

Bus Occupied at 155075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 155125ns covered at 155125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 155125ns covered at 155125ns
Bus is free at 155525

Valid request from a master available at 155525: 101

Master 1 is Requesting the bus at 155575

Master 3 is Requesting the bus at 155575

Master3 Acquired the bus at 155675

Bus Occupied at 155675

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 155725ns covered at 155725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 155725ns covered at 155725ns
Bus is free at 156125

Valid request from a master available at 156125: 100

Master 1 is Requesting the bus at 156175

Master1 Acquired the bus at 156325

Bus Occupied at 156325

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 156375ns covered at 156375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 156375ns covered at 156375ns
Bus is free at 156775

Valid request from a master available at 156775: 001

Master 3 is Requesting the bus at 156825

Master3 Acquired the bus at 157075

Bus Occupied at 157075

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 157125ns covered at 157125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 157125ns covered at 157125ns
Bus is free at 157525

Valid request from a master available at 157525: 110

Master 1 is Requesting the bus at 157575

Master 2 is Requesting the bus at 157575

Master1 Acquired the bus at 157725

Bus Occupied at 157725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 157775ns covered at 157775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 157775ns covered at 157775ns
Bus is free at 158175

Valid request from a master available at 158175: 101

Master 1 is Requesting the bus at 158225

Master 3 is Requesting the bus at 158225

Master3 Acquired the bus at 158325

Bus Occupied at 158325

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 158375ns covered at 158375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 158375ns covered at 158375ns
Bus is free at 158775

No valid requests from any master at 158775

Valid request from a master available at 158775: 010

Master 2 is Requesting the bus at 158825

Master2 Acquired the bus at 159075

Bus Occupied at 159075

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 159125ns covered at 159125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 159125ns covered at 159125ns
Bus is free at 159525

Valid request from a master available at 159525: 001

Master 3 is Requesting the bus at 159575

Master3 Acquired the bus at 159725

Bus Occupied at 159725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 159775ns covered at 159775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 159775ns covered at 159775ns
Bus is free at 160175

Valid request from a master available at 160175: 110

Master 1 is Requesting the bus at 160225

Master 2 is Requesting the bus at 160225

Master1 Acquired the bus at 160425

Bus Occupied at 160425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 160475ns covered at 160475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 160475ns covered at 160475ns
Bus is free at 160875

Valid request from a master available at 160875: 100

Master 1 is Requesting the bus at 160925

Master1 Acquired the bus at 161075

Bus Occupied at 161075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 161125ns covered at 161125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 161125ns covered at 161125ns
Bus is free at 161525

Valid request from a master available at 161525: 111

Master 1 is Requesting the bus at 161575

Master 2 is Requesting the bus at 161575

Master 3 is Requesting the bus at 161575

Master2 Acquired the bus at 161825

Bus Occupied at 161825

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 161875ns covered at 161875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 161875ns covered at 161875ns
Bus is free at 162275

Valid request from a master available at 162275: 111

Master 1 is Requesting the bus at 162325

Master 2 is Requesting the bus at 162325

Master 3 is Requesting the bus at 162325

Master3 Acquired the bus at 162525

Bus Occupied at 162525

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 162575ns covered at 162575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 162575ns covered at 162575ns
Bus is free at 162975

Valid request from a master available at 162975: 001

Master 3 is Requesting the bus at 163025

Master3 Acquired the bus at 163275

Bus Occupied at 163275

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 163325ns covered at 163325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 163325ns covered at 163325ns
Bus is free at 163725

Valid request from a master available at 163725: 011

Master 2 is Requesting the bus at 163775

Master 3 is Requesting the bus at 163775

Master2 Acquired the bus at 163925

Bus Occupied at 163925

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 163975ns covered at 163975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 163975ns covered at 163975ns
Bus is free at 164375

Valid request from a master available at 164375: 001

Master 3 is Requesting the bus at 164425

Master3 Acquired the bus at 164675

Bus Occupied at 164675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 164725ns covered at 164725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 164725ns covered at 164725ns
Bus is free at 165125

Valid request from a master available at 165125: 001

Master 3 is Requesting the bus at 165175

Master3 Acquired the bus at 165375

Bus Occupied at 165375

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 165425ns covered at 165425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 165425ns covered at 165425ns
Bus is free at 165825

Valid request from a master available at 165825: 001

Master 3 is Requesting the bus at 165875

Master3 Acquired the bus at 166075

Bus Occupied at 166075

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 166125ns covered at 166125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 166125ns covered at 166125ns
Bus is free at 166525

Valid request from a master available at 166525: 100

Master 1 is Requesting the bus at 166575

Master1 Acquired the bus at 166775

Bus Occupied at 166775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 166825ns covered at 166825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 166825ns covered at 166825ns
Bus is free at 167225

Valid request from a master available at 167225: 101

Master 1 is Requesting the bus at 167275

Master 3 is Requesting the bus at 167275

Master3 Acquired the bus at 167425

Bus Occupied at 167425

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 167475ns covered at 167475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 167475ns covered at 167475ns
Bus is free at 167875

Valid request from a master available at 167875: 101

Master 1 is Requesting the bus at 167925

Master 3 is Requesting the bus at 167925

Master1 Acquired the bus at 168075

Bus Occupied at 168075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 168125ns covered at 168125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 168125ns covered at 168125ns
Bus is free at 168525

Valid request from a master available at 168525: 001

Master 3 is Requesting the bus at 168575

Master3 Acquired the bus at 168725

Bus Occupied at 168725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 168775ns covered at 168775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 168775ns covered at 168775ns
Bus is free at 169175

Valid request from a master available at 169175: 111

Master 1 is Requesting the bus at 169225

Master 2 is Requesting the bus at 169225

Master 3 is Requesting the bus at 169225

Master1 Acquired the bus at 169475

Bus Occupied at 169475

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 169525ns covered at 169525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 169525ns covered at 169525ns
Bus is free at 169925

Valid request from a master available at 169925: 101

Master 1 is Requesting the bus at 169975

Master 3 is Requesting the bus at 169975

Master3 Acquired the bus at 170075

Bus Occupied at 170075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 170125ns covered at 170125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 170125ns covered at 170125ns
Bus is free at 170525

Valid request from a master available at 170525: 110

Master 1 is Requesting the bus at 170575

Master 2 is Requesting the bus at 170575

Master1 Acquired the bus at 170775

Bus Occupied at 170775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 170825ns covered at 170825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 170825ns covered at 170825ns
Bus is free at 171225

Valid request from a master available at 171225: 101

Master 1 is Requesting the bus at 171275

Master 3 is Requesting the bus at 171275

Master3 Acquired the bus at 171475

Bus Occupied at 171475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 171525ns covered at 171525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 171525ns covered at 171525ns
Bus is free at 171925

Valid request from a master available at 171925: 100

Master 1 is Requesting the bus at 171975

Master1 Acquired the bus at 172075

Bus Occupied at 172075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 172125ns covered at 172125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 172125ns covered at 172125ns
Bus is free at 172525

Valid request from a master available at 172525: 011

Master 2 is Requesting the bus at 172575

Master 3 is Requesting the bus at 172575

Master2 Acquired the bus at 172725

Bus Occupied at 172725

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 172775ns covered at 172775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 172775ns covered at 172775ns
Bus is free at 173175

No valid requests from any master at 173175

Valid request from a master available at 173175: 110

Master 1 is Requesting the bus at 173225

Master 2 is Requesting the bus at 173225

Master1 Acquired the bus at 173325

Bus Occupied at 173325

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 173375ns covered at 173375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 173375ns covered at 173375ns
Bus is free at 173775

Valid request from a master available at 173775: 011

Master 2 is Requesting the bus at 173825

Master 3 is Requesting the bus at 173825

Master2 Acquired the bus at 173975

Bus Occupied at 173975

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 174025ns covered at 174025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 174025ns covered at 174025ns
Bus is free at 174425

No valid requests from any master at 174425

Valid request from a master available at 174425: 011

Master 2 is Requesting the bus at 174475

Master 3 is Requesting the bus at 174475

Master3 Acquired the bus at 174675

Bus Occupied at 174675

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 174725ns covered at 174725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 174725ns covered at 174725ns
Bus is free at 175125

Valid request from a master available at 175125: 011

Master 2 is Requesting the bus at 175175

Master 3 is Requesting the bus at 175175

Master2 Acquired the bus at 175275

Bus Occupied at 175275

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 175325ns covered at 175325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 175325ns covered at 175325ns
Bus is free at 175725

Valid request from a master available at 175725: 110

Master 1 is Requesting the bus at 175775

Master 2 is Requesting the bus at 175775

Master1 Acquired the bus at 175875

Bus Occupied at 175875

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 175925ns covered at 175925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 175925ns covered at 175925ns
Bus is free at 176325

Valid request from a master available at 176325: 001

Master 3 is Requesting the bus at 176375

Master3 Acquired the bus at 176525

Bus Occupied at 176525

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 176575ns covered at 176575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 176575ns covered at 176575ns
Bus is free at 176975

Valid request from a master available at 176975: 011

Master 2 is Requesting the bus at 177025

Master 3 is Requesting the bus at 177025

Master2 Acquired the bus at 177125

Bus Occupied at 177125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 177175ns covered at 177175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 177175ns covered at 177175ns
Bus is free at 177575

Valid request from a master available at 177575: 101

Master 1 is Requesting the bus at 177625

Master 3 is Requesting the bus at 177625

Master3 Acquired the bus at 177725

Bus Occupied at 177725

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 177775ns covered at 177775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 177775ns covered at 177775ns
Bus is free at 178175

Valid request from a master available at 178175: 001

Master 3 is Requesting the bus at 178225

Master3 Acquired the bus at 178425

Bus Occupied at 178425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 178475ns covered at 178475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 178475ns covered at 178475ns
Bus is free at 178875

Valid request from a master available at 178875: 101

Master 1 is Requesting the bus at 178925

Master 3 is Requesting the bus at 178925

Master1 Acquired the bus at 179075

Bus Occupied at 179075

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 179125ns covered at 179125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 179125ns covered at 179125ns
Bus is free at 179525

Valid request from a master available at 179525: 110

Master 1 is Requesting the bus at 179575

Master 2 is Requesting the bus at 179575

Master2 Acquired the bus at 179775

Bus Occupied at 179775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 179825ns covered at 179825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 179825ns covered at 179825ns
Bus is free at 180225

No valid requests from any master at 180225

No valid requests from any master at 180225

Valid request from a master available at 180225: 101

Master 1 is Requesting the bus at 180275

Master 3 is Requesting the bus at 180275

Master3 Acquired the bus at 180525

Bus Occupied at 180525

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 180575ns covered at 180575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 180575ns covered at 180575ns
Bus is free at 180975

No valid requests from any master at 180975

No valid requests from any master at 180975

Valid request from a master available at 180975: 101

Master 1 is Requesting the bus at 181025

Master 3 is Requesting the bus at 181025

Master1 Acquired the bus at 181125

Bus Occupied at 181125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 181175ns covered at 181175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 181175ns covered at 181175ns
Bus is free at 181575

Valid request from a master available at 181575: 011

Master 2 is Requesting the bus at 181625

Master 3 is Requesting the bus at 181625

Master2 Acquired the bus at 181725

Bus Occupied at 181725

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 181775ns covered at 181775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 181775ns covered at 181775ns
Bus is free at 182175

Valid request from a master available at 182175: 101

Master 1 is Requesting the bus at 182225

Master 3 is Requesting the bus at 182225

Master3 Acquired the bus at 182375

Bus Occupied at 182375

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 182425ns covered at 182425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 182425ns covered at 182425ns
Bus is free at 182825

No valid requests from any master at 182825

Valid request from a master available at 182825: 101

Master 1 is Requesting the bus at 182875

Master 3 is Requesting the bus at 182875

Master1 Acquired the bus at 183025

Bus Occupied at 183025

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 183075ns covered at 183075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 183075ns covered at 183075ns
Bus is free at 183475

Valid request from a master available at 183475: 100

Master 1 is Requesting the bus at 183525

Master1 Acquired the bus at 183625

Bus Occupied at 183625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 183675ns covered at 183675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 183675ns covered at 183675ns
Bus is free at 184075

No valid requests from any master at 184075

No valid requests from any master at 184075

Valid request from a master available at 184075: 001

Master 3 is Requesting the bus at 184125

Master3 Acquired the bus at 184275

Bus Occupied at 184275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 184325ns covered at 184325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 184325ns covered at 184325ns
Bus is free at 184725

Valid request from a master available at 184725: 101

Master 1 is Requesting the bus at 184775

Master 3 is Requesting the bus at 184775

Master1 Acquired the bus at 184925

Bus Occupied at 184925

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 184975ns covered at 184975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 184975ns covered at 184975ns
Bus is free at 185375

Valid request from a master available at 185375: 101

Master 1 is Requesting the bus at 185425

Master 3 is Requesting the bus at 185425

Master3 Acquired the bus at 185525

Bus Occupied at 185525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 185575ns covered at 185575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 185575ns covered at 185575ns
Bus is free at 185975

Valid request from a master available at 185975: 010

Master 2 is Requesting the bus at 186025

Master2 Acquired the bus at 186125

Bus Occupied at 186125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 186175ns covered at 186175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 186175ns covered at 186175ns
Bus is free at 186575

No valid requests from any master at 186575

Valid request from a master available at 186575: 110

Master 1 is Requesting the bus at 186625

Master 2 is Requesting the bus at 186625

Master1 Acquired the bus at 186825

Bus Occupied at 186825

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 186875ns covered at 186875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 186875ns covered at 186875ns
Bus is free at 187275

Valid request from a master available at 187275: 110

Master 1 is Requesting the bus at 187325

Master 2 is Requesting the bus at 187325

Master2 Acquired the bus at 187575

Bus Occupied at 187575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 187625ns covered at 187625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 187625ns covered at 187625ns
Bus is free at 188025

Valid request from a master available at 188025: 011

Master 2 is Requesting the bus at 188075

Master 3 is Requesting the bus at 188075

Master3 Acquired the bus at 188225

Bus Occupied at 188225

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 188275ns covered at 188275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 188275ns covered at 188275ns
Bus is free at 188675

Valid request from a master available at 188675: 111

Master 1 is Requesting the bus at 188725

Master 2 is Requesting the bus at 188725

Master 3 is Requesting the bus at 188725

Master1 Acquired the bus at 188875

Bus Occupied at 188875

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 188925ns covered at 188925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 188925ns covered at 188925ns
Bus is free at 189325

Valid request from a master available at 189325: 011

Master 2 is Requesting the bus at 189375

Master 3 is Requesting the bus at 189375

Master2 Acquired the bus at 189525

Bus Occupied at 189525

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 189575ns covered at 189575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 189575ns covered at 189575ns
Bus is free at 189975

Valid request from a master available at 189975: 110

Master 1 is Requesting the bus at 190025

Master 2 is Requesting the bus at 190025

Master1 Acquired the bus at 190125

Bus Occupied at 190125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 190175ns covered at 190175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 190175ns covered at 190175ns
Bus is free at 190575

Valid request from a master available at 190575: 110

Master 1 is Requesting the bus at 190625

Master 2 is Requesting the bus at 190625

Master2 Acquired the bus at 190725

Bus Occupied at 190725

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 190775ns covered at 190775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 190775ns covered at 190775ns
Bus is free at 191175

Valid request from a master available at 191175: 010

Master 2 is Requesting the bus at 191225

Master2 Acquired the bus at 191325

Bus Occupied at 191325

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 191375ns covered at 191375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 191375ns covered at 191375ns
Bus is free at 191775

Valid request from a master available at 191775: 001

Master 3 is Requesting the bus at 191825

Master3 Acquired the bus at 192075

Bus Occupied at 192075

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 192125ns covered at 192125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 192125ns covered at 192125ns
Bus is free at 192525

No valid requests from any master at 192525

Valid request from a master available at 192525: 111

Master 1 is Requesting the bus at 192575

Master 2 is Requesting the bus at 192575

Master 3 is Requesting the bus at 192575

Master1 Acquired the bus at 192675

Bus Occupied at 192675

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 192725ns covered at 192725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 192725ns covered at 192725ns
Bus is free at 193125

Valid request from a master available at 193125: 101

Master 1 is Requesting the bus at 193175

Master 3 is Requesting the bus at 193175

Master3 Acquired the bus at 193325

Bus Occupied at 193325

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 193375ns covered at 193375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 193375ns covered at 193375ns
Bus is free at 193775

Valid request from a master available at 193775: 011

Master 2 is Requesting the bus at 193825

Master 3 is Requesting the bus at 193825

Master2 Acquired the bus at 193925

Bus Occupied at 193925

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 193975ns covered at 193975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 193975ns covered at 193975ns
Bus is free at 194375

Valid request from a master available at 194375: 100

Master 1 is Requesting the bus at 194425

Master1 Acquired the bus at 194525

Bus Occupied at 194525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 194575ns covered at 194575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 194575ns covered at 194575ns
Bus is free at 194975

Valid request from a master available at 194975: 001

Master 3 is Requesting the bus at 195025

Master3 Acquired the bus at 195175

Bus Occupied at 195175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 195225ns covered at 195225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 195225ns covered at 195225ns
Bus is free at 195625

Valid request from a master available at 195625: 110

Master 1 is Requesting the bus at 195675

Master 2 is Requesting the bus at 195675

Master1 Acquired the bus at 195925

Bus Occupied at 195925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 195975ns covered at 195975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 195975ns covered at 195975ns
Bus is free at 196375

No valid requests from any master at 196375

Valid request from a master available at 196375: 100

Master 1 is Requesting the bus at 196425

Master1 Acquired the bus at 196525

Bus Occupied at 196525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 196575ns covered at 196575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 196575ns covered at 196575ns
Bus is free at 196975

Valid request from a master available at 196975: 110

Master 1 is Requesting the bus at 197025

Master 2 is Requesting the bus at 197025

Master2 Acquired the bus at 197225

Bus Occupied at 197225

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 197275ns covered at 197275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 197275ns covered at 197275ns
Bus is free at 197675

No valid requests from any master at 197675

Valid request from a master available at 197675: 101

Master 1 is Requesting the bus at 197725

Master 3 is Requesting the bus at 197725

Master3 Acquired the bus at 197925

Bus Occupied at 197925

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 197975ns covered at 197975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 197975ns covered at 197975ns
Bus is free at 198375

Valid request from a master available at 198375: 010

Master 2 is Requesting the bus at 198425

Master2 Acquired the bus at 198675

Bus Occupied at 198675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 198725ns covered at 198725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 198725ns covered at 198725ns
Bus is free at 199125

Valid request from a master available at 199125: 010

Master 2 is Requesting the bus at 199175

Master2 Acquired the bus at 199275

Bus Occupied at 199275

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 199325ns covered at 199325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 199325ns covered at 199325ns
Bus is free at 199725

Valid request from a master available at 199725: 001

Master 3 is Requesting the bus at 199775

Master3 Acquired the bus at 200025

Bus Occupied at 200025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 200075ns covered at 200075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 200075ns covered at 200075ns
Bus is free at 200475

Valid request from a master available at 200475: 011

Master 2 is Requesting the bus at 200525

Master 3 is Requesting the bus at 200525

Master2 Acquired the bus at 200625

Bus Occupied at 200625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 200675ns covered at 200675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 200675ns covered at 200675ns
Bus is free at 201075

Valid request from a master available at 201075: 010

Master 2 is Requesting the bus at 201125

Master2 Acquired the bus at 201275

Bus Occupied at 201275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 201325ns covered at 201325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 201325ns covered at 201325ns
Bus is free at 201725

Valid request from a master available at 201725: 111

Master 1 is Requesting the bus at 201775

Master 2 is Requesting the bus at 201775

Master 3 is Requesting the bus at 201775

Master3 Acquired the bus at 202025

Bus Occupied at 202025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 202075ns covered at 202075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 202075ns covered at 202075ns
Bus is free at 202475

Valid request from a master available at 202475: 101

Master 1 is Requesting the bus at 202525

Master 3 is Requesting the bus at 202525

Master1 Acquired the bus at 202625

Bus Occupied at 202625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 202675ns covered at 202675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 202675ns covered at 202675ns
Bus is free at 203075

Valid request from a master available at 203075: 101

Master 1 is Requesting the bus at 203125

Master 3 is Requesting the bus at 203125

Master3 Acquired the bus at 203375

Bus Occupied at 203375

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 203425ns covered at 203425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 203425ns covered at 203425ns
Bus is free at 203825

Valid request from a master available at 203825: 011

Master 2 is Requesting the bus at 203875

Master 3 is Requesting the bus at 203875

Master2 Acquired the bus at 204125

Bus Occupied at 204125

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 204175ns covered at 204175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 204175ns covered at 204175ns
Bus is free at 204575

No valid requests from any master at 204575

Valid request from a master available at 204575: 101

Master 1 is Requesting the bus at 204625

Master 3 is Requesting the bus at 204625

Master3 Acquired the bus at 204825

Bus Occupied at 204825

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 204875ns covered at 204875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 204875ns covered at 204875ns
Bus is free at 205275

Valid request from a master available at 205275: 100

Master 1 is Requesting the bus at 205325

Master1 Acquired the bus at 205575

Bus Occupied at 205575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 205625ns covered at 205625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 205625ns covered at 205625ns
Bus is free at 206025

Valid request from a master available at 206025: 110

Master 1 is Requesting the bus at 206075

Master 2 is Requesting the bus at 206075

Master2 Acquired the bus at 206275

Bus Occupied at 206275

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 206325ns covered at 206325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 206325ns covered at 206325ns
Bus is free at 206725

Valid request from a master available at 206725: 001

Master 3 is Requesting the bus at 206775

Master3 Acquired the bus at 206875

Bus Occupied at 206875

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 206925ns covered at 206925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 206925ns covered at 206925ns
Bus is free at 207325

Valid request from a master available at 207325: 110

Master 1 is Requesting the bus at 207375

Master 2 is Requesting the bus at 207375

Master1 Acquired the bus at 207575

Bus Occupied at 207575

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 207625ns covered at 207625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 207625ns covered at 207625ns
Bus is free at 208025

No valid requests from any master at 208025

Valid request from a master available at 208025: 110

Master 1 is Requesting the bus at 208075

Master 2 is Requesting the bus at 208075

Master2 Acquired the bus at 208175

Bus Occupied at 208175

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 208225ns covered at 208225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 208225ns covered at 208225ns
Bus is free at 208625

Valid request from a master available at 208625: 001

Master 3 is Requesting the bus at 208675

Master3 Acquired the bus at 208925

Bus Occupied at 208925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 208975ns covered at 208975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 208975ns covered at 208975ns
Bus is free at 209375

Valid request from a master available at 209375: 100

Master 1 is Requesting the bus at 209425

Master1 Acquired the bus at 209525

Bus Occupied at 209525

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 209575ns covered at 209575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 209575ns covered at 209575ns
Bus is free at 209975

Valid request from a master available at 209975: 111

Master 1 is Requesting the bus at 210025

Master 2 is Requesting the bus at 210025

Master 3 is Requesting the bus at 210025

Master2 Acquired the bus at 210175

Bus Occupied at 210175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 210225ns covered at 210225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 210225ns covered at 210225ns
Bus is free at 210625

Valid request from a master available at 210625: 011

Master 2 is Requesting the bus at 210675

Master 3 is Requesting the bus at 210675

Master3 Acquired the bus at 210825

Bus Occupied at 210825

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 210875ns covered at 210875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 210875ns covered at 210875ns
Bus is free at 211275

Valid request from a master available at 211275: 001

Master 3 is Requesting the bus at 211325

Master3 Acquired the bus at 211575

Bus Occupied at 211575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 211625ns covered at 211625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 211625ns covered at 211625ns
Bus is free at 212025

Valid request from a master available at 212025: 111

Master 1 is Requesting the bus at 212075

Master 2 is Requesting the bus at 212075

Master 3 is Requesting the bus at 212075

Master1 Acquired the bus at 212175

Bus Occupied at 212175

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 212225ns covered at 212225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 212225ns covered at 212225ns
Bus is free at 212625

Valid request from a master available at 212625: 011

Master 2 is Requesting the bus at 212675

Master 3 is Requesting the bus at 212675

Master2 Acquired the bus at 212875

Bus Occupied at 212875

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 212925ns covered at 212925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 212925ns covered at 212925ns
Bus is free at 213325

Valid request from a master available at 213325: 010

Master 2 is Requesting the bus at 213375

Master2 Acquired the bus at 213575

Bus Occupied at 213575

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 213625ns covered at 213625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 213625ns covered at 213625ns
Bus is free at 214025

Valid request from a master available at 214025: 001

Master 3 is Requesting the bus at 214075

Master3 Acquired the bus at 214325

Bus Occupied at 214325

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 214375ns covered at 214375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 214375ns covered at 214375ns
Bus is free at 214775

Valid request from a master available at 214775: 110

Master 1 is Requesting the bus at 214825

Master 2 is Requesting the bus at 214825

Master1 Acquired the bus at 214975

Bus Occupied at 214975

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 215025ns covered at 215025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 215025ns covered at 215025ns
Bus is free at 215425

Valid request from a master available at 215425: 101

Master 1 is Requesting the bus at 215475

Master 3 is Requesting the bus at 215475

Master3 Acquired the bus at 215625

Bus Occupied at 215625

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 215675ns covered at 215675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 215675ns covered at 215675ns
Bus is free at 216075

Valid request from a master available at 216075: 100

Master 1 is Requesting the bus at 216125

Master1 Acquired the bus at 216225

Bus Occupied at 216225

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 216275ns covered at 216275ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 216275ns covered at 216275ns
Bus is free at 216675

Valid request from a master available at 216675: 100

Master 1 is Requesting the bus at 216725

Master1 Acquired the bus at 216925

Bus Occupied at 216925

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 216975ns covered at 216975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 216975ns covered at 216975ns
Bus is free at 217375

Valid request from a master available at 217375: 101

Master 1 is Requesting the bus at 217425

Master 3 is Requesting the bus at 217425

Master3 Acquired the bus at 217675

Bus Occupied at 217675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 217725ns covered at 217725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 217725ns covered at 217725ns
Bus is free at 218125

Valid request from a master available at 218125: 011

Master 2 is Requesting the bus at 218175

Master 3 is Requesting the bus at 218175

Master2 Acquired the bus at 218375

Bus Occupied at 218375

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 218425ns covered at 218425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 218425ns covered at 218425ns
Bus is free at 218825

Valid request from a master available at 218825: 101

Master 1 is Requesting the bus at 218875

Master 3 is Requesting the bus at 218875

Master3 Acquired the bus at 219075

Bus Occupied at 219075

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 219125ns covered at 219125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 219125ns covered at 219125ns
Bus is free at 219525

No valid requests from any master at 219525

Valid request from a master available at 219525: 100

Master 1 is Requesting the bus at 219575

Master1 Acquired the bus at 219675

Bus Occupied at 219675

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 219725ns covered at 219725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 219725ns covered at 219725ns
Bus is free at 220125

Valid request from a master available at 220125: 110

Master 1 is Requesting the bus at 220175

Master 2 is Requesting the bus at 220175

Master2 Acquired the bus at 220375

Bus Occupied at 220375

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 220425ns covered at 220425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 220425ns covered at 220425ns
Bus is free at 220825

No valid requests from any master at 220825

Valid request from a master available at 220825: 101

Master 1 is Requesting the bus at 220875

Master 3 is Requesting the bus at 220875

Master3 Acquired the bus at 221075

Bus Occupied at 221075

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 221125ns covered at 221125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 221125ns covered at 221125ns
Bus is free at 221525

Valid request from a master available at 221525: 110

Master 1 is Requesting the bus at 221575

Master 2 is Requesting the bus at 221575

Master1 Acquired the bus at 221825

Bus Occupied at 221825

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 221875ns covered at 221875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 221875ns covered at 221875ns
Bus is free at 222275

Valid request from a master available at 222275: 011

Master 2 is Requesting the bus at 222325

Master 3 is Requesting the bus at 222325

Master2 Acquired the bus at 222575

Bus Occupied at 222575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 222625ns covered at 222625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 222625ns covered at 222625ns
Bus is free at 223025

Valid request from a master available at 223025: 111

Master 1 is Requesting the bus at 223075

Master 2 is Requesting the bus at 223075

Master 3 is Requesting the bus at 223075

Master3 Acquired the bus at 223325

Bus Occupied at 223325

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 223375ns covered at 223375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 223375ns covered at 223375ns
Bus is free at 223775

Valid request from a master available at 223775: 100

Master 1 is Requesting the bus at 223825

Master1 Acquired the bus at 224025

Bus Occupied at 224025

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 224075ns covered at 224075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 224075ns covered at 224075ns
Bus is free at 224475

Valid request from a master available at 224475: 110

Master 1 is Requesting the bus at 224525

Master 2 is Requesting the bus at 224525

Master2 Acquired the bus at 224625

Bus Occupied at 224625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 224675ns covered at 224675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 224675ns covered at 224675ns
Bus is free at 225075

Valid request from a master available at 225075: 011

Master 2 is Requesting the bus at 225125

Master 3 is Requesting the bus at 225125

Master3 Acquired the bus at 225375

Bus Occupied at 225375

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 225425ns covered at 225425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 225425ns covered at 225425ns
Bus is free at 225825

Valid request from a master available at 225825: 100

Master 1 is Requesting the bus at 225875

Master1 Acquired the bus at 225975

Bus Occupied at 225975

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 226025ns covered at 226025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 226025ns covered at 226025ns
Bus is free at 226425

Valid request from a master available at 226425: 101

Master 1 is Requesting the bus at 226475

Master 3 is Requesting the bus at 226475

Master3 Acquired the bus at 226625

Bus Occupied at 226625

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 226675ns covered at 226675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 226675ns covered at 226675ns
Bus is free at 227075

Valid request from a master available at 227075: 101

Master 1 is Requesting the bus at 227125

Master 3 is Requesting the bus at 227125

Master1 Acquired the bus at 227275

Bus Occupied at 227275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 227325ns covered at 227325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 227325ns covered at 227325ns
Bus is free at 227725

Valid request from a master available at 227725: 001

Master 3 is Requesting the bus at 227775

Master3 Acquired the bus at 227875

Bus Occupied at 227875

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 227925ns covered at 227925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 227925ns covered at 227925ns
Bus is free at 228325

Valid request from a master available at 228325: 110

Master 1 is Requesting the bus at 228375

Master 2 is Requesting the bus at 228375

Master1 Acquired the bus at 228475

Bus Occupied at 228475

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 228525ns covered at 228525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 228525ns covered at 228525ns
Bus is free at 228925

Valid request from a master available at 228925: 111

Master 1 is Requesting the bus at 228975

Master 2 is Requesting the bus at 228975

Master 3 is Requesting the bus at 228975

Master2 Acquired the bus at 229075

Bus Occupied at 229075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 229125ns covered at 229125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 229125ns covered at 229125ns
Bus is free at 229525

Valid request from a master available at 229525: 011

Master 2 is Requesting the bus at 229575

Master 3 is Requesting the bus at 229575

Master3 Acquired the bus at 229775

Bus Occupied at 229775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 229825ns covered at 229825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 229825ns covered at 229825ns
Bus is free at 230225

Valid request from a master available at 230225: 100

Master 1 is Requesting the bus at 230275

Master1 Acquired the bus at 230375

Bus Occupied at 230375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 230425ns covered at 230425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 230425ns covered at 230425ns
Bus is free at 230825

No valid requests from any master at 230825

No valid requests from any master at 230825

Valid request from a master available at 230825: 011

Master 2 is Requesting the bus at 230875

Master 3 is Requesting the bus at 230875

Master2 Acquired the bus at 230975

Bus Occupied at 230975

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 231025ns covered at 231025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 231025ns covered at 231025ns
Bus is free at 231425

Valid request from a master available at 231425: 001

Master 3 is Requesting the bus at 231475

Master3 Acquired the bus at 231725

Bus Occupied at 231725

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 231775ns covered at 231775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 231775ns covered at 231775ns
Bus is free at 232175

No valid requests from any master at 232175

Valid request from a master available at 232175: 111

Master 1 is Requesting the bus at 232225

Master 2 is Requesting the bus at 232225

Master 3 is Requesting the bus at 232225

Master1 Acquired the bus at 232475

Bus Occupied at 232475

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 232525ns covered at 232525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 232525ns covered at 232525ns
Bus is free at 232925

Valid request from a master available at 232925: 010

Master 2 is Requesting the bus at 232975

Master2 Acquired the bus at 233125

Bus Occupied at 233125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 233175ns covered at 233175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 233175ns covered at 233175ns
Bus is free at 233575

No valid requests from any master at 233575

Valid request from a master available at 233575: 011

Master 2 is Requesting the bus at 233625

Master 3 is Requesting the bus at 233625

Master3 Acquired the bus at 233775

Bus Occupied at 233775

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 233825ns covered at 233825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 233825ns covered at 233825ns
Bus is free at 234225

Valid request from a master available at 234225: 010

Master 2 is Requesting the bus at 234275

Master2 Acquired the bus at 234375

Bus Occupied at 234375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 234425ns covered at 234425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 234425ns covered at 234425ns
Bus is free at 234825

Valid request from a master available at 234825: 101

Master 1 is Requesting the bus at 234875

Master 3 is Requesting the bus at 234875

Master3 Acquired the bus at 235025

Bus Occupied at 235025

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 235075ns covered at 235075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 235075ns covered at 235075ns
Bus is free at 235475

No valid requests from any master at 235475

Valid request from a master available at 235475: 100

Master 1 is Requesting the bus at 235525

Master1 Acquired the bus at 235625

Bus Occupied at 235625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 235675ns covered at 235675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 235675ns covered at 235675ns
Bus is free at 236075

No valid requests from any master at 236075

Valid request from a master available at 236075: 011

Master 2 is Requesting the bus at 236125

Master 3 is Requesting the bus at 236125

Master2 Acquired the bus at 236375

Bus Occupied at 236375

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 236425ns covered at 236425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 236425ns covered at 236425ns
Bus is free at 236825

Valid request from a master available at 236825: 101

Master 1 is Requesting the bus at 236875

Master 3 is Requesting the bus at 236875

Master3 Acquired the bus at 236975

Bus Occupied at 236975

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 237025ns covered at 237025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 237025ns covered at 237025ns
Bus is free at 237425

No valid requests from any master at 237425

Valid request from a master available at 237425: 111

Master 1 is Requesting the bus at 237475

Master 2 is Requesting the bus at 237475

Master 3 is Requesting the bus at 237475

Master1 Acquired the bus at 237725

Bus Occupied at 237725

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 237775ns covered at 237775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 237775ns covered at 237775ns
Bus is free at 238175

Valid request from a master available at 238175: 011

Master 2 is Requesting the bus at 238225

Master 3 is Requesting the bus at 238225

Master2 Acquired the bus at 238475

Bus Occupied at 238475

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 238525ns covered at 238525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 238525ns covered at 238525ns
Bus is free at 238925

No valid requests from any master at 238925

Valid request from a master available at 238925: 010

Master 2 is Requesting the bus at 238975

Master2 Acquired the bus at 239125

Bus Occupied at 239125

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 239175ns covered at 239175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 239175ns covered at 239175ns
Bus is free at 239575

Valid request from a master available at 239575: 111

Master 1 is Requesting the bus at 239625

Master 2 is Requesting the bus at 239625

Master 3 is Requesting the bus at 239625

Master3 Acquired the bus at 239825

Bus Occupied at 239825

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 239875ns covered at 239875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 239875ns covered at 239875ns
Bus is free at 240275

Valid request from a master available at 240275: 110

Master 1 is Requesting the bus at 240325

Master 2 is Requesting the bus at 240325

Master1 Acquired the bus at 240575

Bus Occupied at 240575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 240625ns covered at 240625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 240625ns covered at 240625ns
Bus is free at 241025

Valid request from a master available at 241025: 100

Master 1 is Requesting the bus at 241075

Master1 Acquired the bus at 241325

Bus Occupied at 241325

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 241375ns covered at 241375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 241375ns covered at 241375ns
Bus is free at 241775

No valid requests from any master at 241775

Valid request from a master available at 241775: 101

Master 1 is Requesting the bus at 241825

Master 3 is Requesting the bus at 241825

Master3 Acquired the bus at 241975

Bus Occupied at 241975

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 242025ns covered at 242025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 242025ns covered at 242025ns
Bus is free at 242425

Valid request from a master available at 242425: 010

Master 2 is Requesting the bus at 242475

Master2 Acquired the bus at 242575

Bus Occupied at 242575

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 242625ns covered at 242625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 242625ns covered at 242625ns
Bus is free at 243025

Valid request from a master available at 243025: 010

Master 2 is Requesting the bus at 243075

Master2 Acquired the bus at 243175

Bus Occupied at 243175

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 243225ns covered at 243225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 243225ns covered at 243225ns
Bus is free at 243625

No valid requests from any master at 243625

Valid request from a master available at 243625: 011

Master 2 is Requesting the bus at 243675

Master 3 is Requesting the bus at 243675

Master3 Acquired the bus at 243775

Bus Occupied at 243775

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 243825ns covered at 243825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 243825ns covered at 243825ns
Bus is free at 244225

Valid request from a master available at 244225: 101

Master 1 is Requesting the bus at 244275

Master 3 is Requesting the bus at 244275

Master1 Acquired the bus at 244475

Bus Occupied at 244475

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 244525ns covered at 244525ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 244525ns covered at 244525ns
Bus is free at 244925

Valid request from a master available at 244925: 110

Master 1 is Requesting the bus at 244975

Master 2 is Requesting the bus at 244975

Master2 Acquired the bus at 245075

Bus Occupied at 245075

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 245125ns covered at 245125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 245125ns covered at 245125ns
Bus is free at 245525

Valid request from a master available at 245525: 011

Master 2 is Requesting the bus at 245575

Master 3 is Requesting the bus at 245575

Master3 Acquired the bus at 245675

Bus Occupied at 245675

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 245725ns covered at 245725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 245725ns covered at 245725ns
Bus is free at 246125

No valid requests from any master at 246125

Valid request from a master available at 246125: 111

Master 1 is Requesting the bus at 246175

Master 2 is Requesting the bus at 246175

Master 3 is Requesting the bus at 246175

Master1 Acquired the bus at 246275

Bus Occupied at 246275

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 246325ns covered at 246325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 246325ns covered at 246325ns
Bus is free at 246725

Valid request from a master available at 246725: 101

Master 1 is Requesting the bus at 246775

Master 3 is Requesting the bus at 246775

Master3 Acquired the bus at 246925

Bus Occupied at 246925

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 246975ns covered at 246975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 246975ns covered at 246975ns
Bus is free at 247375

Valid request from a master available at 247375: 011

Master 2 is Requesting the bus at 247425

Master 3 is Requesting the bus at 247425

Master2 Acquired the bus at 247675

Bus Occupied at 247675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 247725ns covered at 247725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 247725ns covered at 247725ns
Bus is free at 248125

Valid request from a master available at 248125: 101

Master 1 is Requesting the bus at 248175

Master 3 is Requesting the bus at 248175

Master3 Acquired the bus at 248275

Bus Occupied at 248275

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 248325ns covered at 248325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 248325ns covered at 248325ns
Bus is free at 248725

Valid request from a master available at 248725: 011

Master 2 is Requesting the bus at 248775

Master 3 is Requesting the bus at 248775

Master2 Acquired the bus at 249025

Bus Occupied at 249025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 249075ns covered at 249075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 249075ns covered at 249075ns
Bus is free at 249475

No valid requests from any master at 249475

No valid requests from any master at 249475

Valid request from a master available at 249475: 101

Master 1 is Requesting the bus at 249525

Master 3 is Requesting the bus at 249525

Master3 Acquired the bus at 249725

Bus Occupied at 249725

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 249775ns covered at 249775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 249775ns covered at 249775ns
Bus is free at 250175

Valid request from a master available at 250175: 001

Master 3 is Requesting the bus at 250225

Master3 Acquired the bus at 250375

Bus Occupied at 250375

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o: started at 250425ns covered at 250425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 250425ns covered at 250425ns
Bus is free at 250825

Valid request from a master available at 250825: 101

Master 1 is Requesting the bus at 250875

Master 3 is Requesting the bus at 250875

Master1 Acquired the bus at 251125

Bus Occupied at 251125

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 251175ns covered at 251175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 251175ns covered at 251175ns
Bus is free at 251575

Valid request from a master available at 251575: 011

Master 2 is Requesting the bus at 251625

Master 3 is Requesting the bus at 251625

Master2 Acquired the bus at 251825

Bus Occupied at 251825

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 251875ns covered at 251875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 251875ns covered at 251875ns
Bus is free at 252275

Valid request from a master available at 252275: 011

Master 2 is Requesting the bus at 252325

Master 3 is Requesting the bus at 252325

Master3 Acquired the bus at 252425

Bus Occupied at 252425

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 252475ns covered at 252475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 252475ns covered at 252475ns
Bus is free at 252875

Valid request from a master available at 252875: 001

Master 3 is Requesting the bus at 252925

Master3 Acquired the bus at 253025

Bus Occupied at 253025

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 253075ns covered at 253075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 253075ns covered at 253075ns
Bus is free at 253475

Valid request from a master available at 253475: 101

Master 1 is Requesting the bus at 253525

Master 3 is Requesting the bus at 253525

Master1 Acquired the bus at 253775

Bus Occupied at 253775

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 253825ns covered at 253825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 253825ns covered at 253825ns
Bus is free at 254225

Valid request from a master available at 254225: 100

Master 1 is Requesting the bus at 254275

Master1 Acquired the bus at 254375

Bus Occupied at 254375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 254425ns covered at 254425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 254425ns covered at 254425ns
Bus is free at 254825

Valid request from a master available at 254825: 110

Master 1 is Requesting the bus at 254875

Master 2 is Requesting the bus at 254875

Master2 Acquired the bus at 255075

Bus Occupied at 255075

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 255125ns covered at 255125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 255125ns covered at 255125ns
Bus is free at 255525

Valid request from a master available at 255525: 111

Master 1 is Requesting the bus at 255575

Master 2 is Requesting the bus at 255575

Master 3 is Requesting the bus at 255575

Master3 Acquired the bus at 255825

Bus Occupied at 255825

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 255875ns covered at 255875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 255875ns covered at 255875ns
Bus is free at 256275

No valid requests from any master at 256275

Valid request from a master available at 256275: 010

Master 2 is Requesting the bus at 256325

Master2 Acquired the bus at 256575

Bus Occupied at 256575

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 256625ns covered at 256625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 256625ns covered at 256625ns
Bus is free at 257025

Valid request from a master available at 257025: 101

Master 1 is Requesting the bus at 257075

Master 3 is Requesting the bus at 257075

Master3 Acquired the bus at 257325

Bus Occupied at 257325

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 257375ns covered at 257375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 257375ns covered at 257375ns
Bus is free at 257775

Valid request from a master available at 257775: 101

Master 1 is Requesting the bus at 257825

Master 3 is Requesting the bus at 257825

Master1 Acquired the bus at 257975

Bus Occupied at 257975

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 258025ns covered at 258025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 258025ns covered at 258025ns
Bus is free at 258425

No valid requests from any master at 258425

Valid request from a master available at 258425: 110

Master 1 is Requesting the bus at 258475

Master 2 is Requesting the bus at 258475

Master2 Acquired the bus at 258575

Bus Occupied at 258575

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 258625ns covered at 258625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 258625ns covered at 258625ns
Bus is free at 259025

No valid requests from any master at 259025

Valid request from a master available at 259025: 001

Master 3 is Requesting the bus at 259075

Master3 Acquired the bus at 259175

Bus Occupied at 259175

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 259225ns covered at 259225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 259225ns covered at 259225ns
Bus is free at 259625

Valid request from a master available at 259625: 100

Master 1 is Requesting the bus at 259675

Master1 Acquired the bus at 259925

Bus Occupied at 259925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 259975ns covered at 259975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 259975ns covered at 259975ns
Bus is free at 260375

Valid request from a master available at 260375: 110

Master 1 is Requesting the bus at 260425

Master 2 is Requesting the bus at 260425

Master2 Acquired the bus at 260575

Bus Occupied at 260575

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 260625ns covered at 260625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 260625ns covered at 260625ns
Bus is free at 261025

Valid request from a master available at 261025: 010

Master 2 is Requesting the bus at 261075

Master2 Acquired the bus at 261275

Bus Occupied at 261275

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 261325ns covered at 261325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 261325ns covered at 261325ns
Bus is free at 261725

Valid request from a master available at 261725: 101

Master 1 is Requesting the bus at 261775

Master 3 is Requesting the bus at 261775

Master3 Acquired the bus at 261975

Bus Occupied at 261975

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 262025ns covered at 262025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 262025ns covered at 262025ns
Bus is free at 262425

No valid requests from any master at 262425

Valid request from a master available at 262425: 010

Master 2 is Requesting the bus at 262475

Master2 Acquired the bus at 262675

Bus Occupied at 262675

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 262725ns covered at 262725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 262725ns covered at 262725ns
Bus is free at 263125

Valid request from a master available at 263125: 011

Master 2 is Requesting the bus at 263175

Master 3 is Requesting the bus at 263175

Master3 Acquired the bus at 263375

Bus Occupied at 263375

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 263425ns covered at 263425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 263425ns covered at 263425ns
Bus is free at 263825

Valid request from a master available at 263825: 011

Master 2 is Requesting the bus at 263875

Master 3 is Requesting the bus at 263875

Master2 Acquired the bus at 264125

Bus Occupied at 264125

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 264175ns covered at 264175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 264175ns covered at 264175ns
Bus is free at 264575

Valid request from a master available at 264575: 010

Master 2 is Requesting the bus at 264625

Master2 Acquired the bus at 264725

Bus Occupied at 264725

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 264775ns covered at 264775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 264775ns covered at 264775ns
Bus is free at 265175

Valid request from a master available at 265175: 001

Master 3 is Requesting the bus at 265225

Master3 Acquired the bus at 265425

Bus Occupied at 265425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 265475ns covered at 265475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 265475ns covered at 265475ns
Bus is free at 265875

Valid request from a master available at 265875: 001

Master 3 is Requesting the bus at 265925

Master3 Acquired the bus at 266175

Bus Occupied at 266175

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 266225ns covered at 266225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 266225ns covered at 266225ns
Bus is free at 266625

Valid request from a master available at 266625: 111

Master 1 is Requesting the bus at 266675

Master 2 is Requesting the bus at 266675

Master 3 is Requesting the bus at 266675

Master1 Acquired the bus at 266825

Bus Occupied at 266825

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 266875ns covered at 266875ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 266875ns covered at 266875ns
Bus is free at 267275

No valid requests from any master at 267275

Valid request from a master available at 267275: 001

Master 3 is Requesting the bus at 267325

Master3 Acquired the bus at 267525

Bus Occupied at 267525

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 267575ns covered at 267575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 267575ns covered at 267575ns
Bus is free at 267975

Valid request from a master available at 267975: 100

Master 1 is Requesting the bus at 268025

Master1 Acquired the bus at 268175

Bus Occupied at 268175

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 268225ns covered at 268225ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 268225ns covered at 268225ns
Bus is free at 268625

Valid request from a master available at 268625: 001

Master 3 is Requesting the bus at 268675

Master3 Acquired the bus at 268925

Bus Occupied at 268925

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 268975ns covered at 268975ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 268975ns covered at 268975ns
Bus is free at 269375

Valid request from a master available at 269375: 100

Master 1 is Requesting the bus at 269425

Master1 Acquired the bus at 269675

Bus Occupied at 269675

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 269725ns covered at 269725ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 269725ns covered at 269725ns
Bus is free at 270125

Valid request from a master available at 270125: 011

Master 2 is Requesting the bus at 270175

Master 3 is Requesting the bus at 270175

Master2 Acquired the bus at 270325

Bus Occupied at 270325

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 270375ns covered at 270375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 270375ns covered at 270375ns
Bus is free at 270775

Valid request from a master available at 270775: 101

Master 1 is Requesting the bus at 270825

Master 3 is Requesting the bus at 270825

Master3 Acquired the bus at 271075

Bus Occupied at 271075

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 271125ns covered at 271125ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 271125ns covered at 271125ns
Bus is free at 271525

Valid request from a master available at 271525: 001

Master 3 is Requesting the bus at 271575

Master3 Acquired the bus at 271775

Bus Occupied at 271775

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 271825ns covered at 271825ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 271825ns covered at 271825ns
Bus is free at 272225

Valid request from a master available at 272225: 111

Master 1 is Requesting the bus at 272275

Master 2 is Requesting the bus at 272275

Master 3 is Requesting the bus at 272275

Master1 Acquired the bus at 272375

Bus Occupied at 272375

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 272425ns covered at 272425ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 272425ns covered at 272425ns
Bus is free at 272825

Valid request from a master available at 272825: 010

Master 2 is Requesting the bus at 272875

Master2 Acquired the bus at 272975

Bus Occupied at 272975

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 273025ns covered at 273025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 273025ns covered at 273025ns
Bus is free at 273425

Valid request from a master available at 273425: 011

Master 2 is Requesting the bus at 273475

Master 3 is Requesting the bus at 273475

Master3 Acquired the bus at 273575

Bus Occupied at 273575

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 273625ns covered at 273625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 273625ns covered at 273625ns
Bus is free at 274025

Valid request from a master available at 274025: 111

Master 1 is Requesting the bus at 274075

Master 2 is Requesting the bus at 274075

Master 3 is Requesting the bus at 274075

Master1 Acquired the bus at 274275

Bus Occupied at 274275

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 274325ns covered at 274325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 274325ns covered at 274325ns
Bus is free at 274725

Valid request from a master available at 274725: 011

Master 2 is Requesting the bus at 274775

Master 3 is Requesting the bus at 274775

Master2 Acquired the bus at 274975

Bus Occupied at 274975

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 275025ns covered at 275025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 275025ns covered at 275025ns
Bus is free at 275425

No valid requests from any master at 275425

Valid request from a master available at 275425: 110

Master 1 is Requesting the bus at 275475

Master 2 is Requesting the bus at 275475

Master1 Acquired the bus at 275575

Bus Occupied at 275575

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o: started at 275625ns covered at 275625ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 275625ns covered at 275625ns
Bus is free at 276025

Valid request from a master available at 276025: 011

Master 2 is Requesting the bus at 276075

Master 3 is Requesting the bus at 276075

Master2 Acquired the bus at 276275

Bus Occupied at 276275

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 276325ns covered at 276325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 276325ns covered at 276325ns
Bus is free at 276725

Valid request from a master available at 276725: 010

Master 2 is Requesting the bus at 276775

Master2 Acquired the bus at 277025

Bus Occupied at 277025

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o: started at 277075ns covered at 277075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 277075ns covered at 277075ns
Bus is free at 277475

No valid requests from any master at 277475

Valid request from a master available at 277475: 111

Master 1 is Requesting the bus at 277525

Master 2 is Requesting the bus at 277525

Master 3 is Requesting the bus at 277525

Master3 Acquired the bus at 277625

Bus Occupied at 277625

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 277675ns covered at 277675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 277675ns covered at 277675ns
Bus is free at 278075

Valid request from a master available at 278075: 010

Master 2 is Requesting the bus at 278125

Master2 Acquired the bus at 278275

Bus Occupied at 278275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 278325ns covered at 278325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 278325ns covered at 278325ns
Bus is free at 278725

Valid request from a master available at 278725: 011

Master 2 is Requesting the bus at 278775

Master 3 is Requesting the bus at 278775

Master3 Acquired the bus at 278875

Bus Occupied at 278875

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 278925ns covered at 278925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 278925ns covered at 278925ns
Bus is free at 279325

Valid request from a master available at 279325: 100

Master 1 is Requesting the bus at 279375

Master1 Acquired the bus at 279525

Bus Occupied at 279525

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 279575ns covered at 279575ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 279575ns covered at 279575ns
Bus is free at 279975

Valid request from a master available at 279975: 011

Master 2 is Requesting the bus at 280025

Master 3 is Requesting the bus at 280025

Master2 Acquired the bus at 280125

Bus Occupied at 280125

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o: started at 280175ns covered at 280175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 280175ns covered at 280175ns
Bus is free at 280575

Valid request from a master available at 280575: 101

Master 1 is Requesting the bus at 280625

Master 3 is Requesting the bus at 280625

Master3 Acquired the bus at 280875

Bus Occupied at 280875

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o: started at 280925ns covered at 280925ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 280925ns covered at 280925ns
Bus is free at 281325

Valid request from a master available at 281325: 101

Master 1 is Requesting the bus at 281375

Master 3 is Requesting the bus at 281375

Master1 Acquired the bus at 281625

Bus Occupied at 281625

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 281675ns covered at 281675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 281675ns covered at 281675ns
Bus is free at 282075

Valid request from a master available at 282075: 100

Master 1 is Requesting the bus at 282125

Master1 Acquired the bus at 282275

Bus Occupied at 282275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 282325ns covered at 282325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 282325ns covered at 282325ns
Bus is free at 282725

Valid request from a master available at 282725: 100

Master 1 is Requesting the bus at 282775

Master1 Acquired the bus at 282975

Bus Occupied at 282975

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 283025ns covered at 283025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 283025ns covered at 283025ns
Bus is free at 283425

Valid request from a master available at 283425: 111

Master 1 is Requesting the bus at 283475

Master 2 is Requesting the bus at 283475

Master 3 is Requesting the bus at 283475

Master2 Acquired the bus at 283625

Bus Occupied at 283625

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o: started at 283675ns covered at 283675ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 283675ns covered at 283675ns
Bus is free at 284075

Valid request from a master available at 284075: 100

Master 1 is Requesting the bus at 284125

Master1 Acquired the bus at 284275

Bus Occupied at 284275

Arbiter latency =           2 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o: started at 284325ns covered at 284325ns
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic: started at 284325ns covered at 284325ns
Bus is free at 284725

Valid request from a master available at 284725: 001

Master 3 is Requesting the bus at 284775

Master3 Acquired the bus at 284975

Bus Occupied at 284975

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 285025ns covered at 285025ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 285025ns covered at 285025ns
Bus is free at 285425

Valid request from a master available at 285425: 101

Master 1 is Requesting the bus at 285475

Master 3 is Requesting the bus at 285475

Master1 Acquired the bus at 285725

Bus Occupied at 285725

Arbiter latency =           4 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o: started at 285775ns covered at 285775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic: started at 285775ns covered at 285775ns
Bus is free at 286175

Valid request from a master available at 286175: 101

Master 1 is Requesting the bus at 286225

Master 3 is Requesting the bus at 286225

Master3 Acquired the bus at 286325

Bus Occupied at 286325

Arbiter latency =           1 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o: started at 286375ns covered at 286375ns
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic: started at 286375ns covered at 286375ns
Bus is free at 286775

Valid request from a master available at 286775: 011

Master 2 is Requesting the bus at 286825

Master 3 is Requesting the bus at 286825

Master2 Acquired the bus at 287025

Bus Occupied at 287025

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 287075ns covered at 287075ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 287075ns covered at 287075ns
Bus is free at 287475

Valid request from a master available at 287475: 111

Master 1 is Requesting the bus at 287525

Master 2 is Requesting the bus at 287525

Master 3 is Requesting the bus at 287525

Master3 Acquired the bus at 287725

Bus Occupied at 287725

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o: started at 287775ns covered at 287775ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 287775ns covered at 287775ns
Bus is free at 288175

No valid requests from any master at 288175

No valid requests from any master at 288175

Valid request from a master available at 288175: 010

Master 2 is Requesting the bus at 288225

Master2 Acquired the bus at 288425

Bus Occupied at 288425

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o: started at 288475ns covered at 288475ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 288475ns covered at 288475ns
Bus is free at 288875

Valid request from a master available at 288875: 100

Master 1 is Requesting the bus at 288925

Master1 Acquired the bus at 289125

Bus Occupied at 289125

Arbiter latency =           3 cycles

"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o: started at 289175ns covered at 289175ns
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic: started at 289175ns covered at 289175ns
Bus is free at 289575

$finish at simulation time               289675
"fsm2_w.sva", 31: tb.u4.u1.c_req_gnt_w, 5793 attempts, 430 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[1].c_gnt_o, 5793 attempts, 41 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[2].c_gnt_o, 5793 attempts, 37 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[2].Master[3].c_gnt_o, 5793 attempts, 34 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[1].c_gnt_o, 5793 attempts, 39 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[2].c_gnt_o, 5793 attempts, 34 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[3].Master[3].c_gnt_o, 5793 attempts, 40 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[1].c_gnt_o, 5793 attempts, 27 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[2].c_gnt_o, 5793 attempts, 36 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[4].Master[3].c_gnt_o, 5793 attempts, 38 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[1].c_gnt_o, 5793 attempts, 34 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[2].c_gnt_o, 5793 attempts, 29 match, 0 vacuous match
"fsm2_w.sva", 43: tb.u4.u1.latency[5].Master[3].c_gnt_o, 5793 attempts, 41 match, 0 vacuous match
"fsm2_w.sva", 56: tb.u4.u1.generic[2].c_gnt_generic, 5793 attempts, 112 match, 0 vacuous match
"fsm2_w.sva", 56: tb.u4.u1.generic[3].c_gnt_generic, 5793 attempts, 113 match, 0 vacuous match
"fsm2_w.sva", 56: tb.u4.u1.generic[4].c_gnt_generic, 5793 attempts, 101 match, 0 vacuous match
"fsm2_w.sva", 56: tb.u4.u1.generic[5].c_gnt_generic, 5793 attempts, 104 match, 0 vacuous match
           V C S   S i m u l a t i o n   R e p o r t 
Time: 289675 ns
CPU Time:      0.300 seconds;       Data structure size:   0.0Mb
Thu Apr 14 09:18:49 2005
