0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/victorsanavia/Documents/RepositoriosGit/Modelado2024/PracticaLibre/Apartado2/spi_controller_tb.vhd,1711744311,vhdl,,,,spi_controller_tb,,,,,,,,
C:/Users/victorsanavia/Documents/RepositoriosGit/Modelado2024/PracticaLibre/Apartado2/spi_device.vhd,1710766126,vhdl,C:/Users/victorsanavia/Documents/RepositoriosGit/Modelado2024/PracticaLibre/Apartado2/spi_controller_tb.vhd,,,spi_device,,,,,,,,
C:/Users/victorsanavia/Documents/RepositoriosGit/Modelado2024/ProyectosVivado/Apartado2/Apartado2.sim/sim_1/impl/timing/xsim/spi_controller_tb_time_impl.v,1713955289,verilog,C:/Users/victorsanavia/Documents/RepositoriosGit/Modelado2024/PracticaLibre/Apartado2/spi_controller_tb.vhd,,,glbl;spi_controller,,,,,,,,
