

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_70_7'
================================================================
* Date:           Mon Jun 19 16:50:00 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.242 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_7  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      63|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     121|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      39|     211|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------+---------------+---------+----+---+-----+-----+
    |mux_245_1_1_1_U195  |mux_245_1_1_1  |        0|   0|  0|  121|    0|
    +--------------------+---------------+---------+----+---+-----+-----+
    |Total               |               |        0|   0|  0|  121|    0|
    +--------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_314_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln70_fu_308_p2  |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln72_fu_342_p2  |      icmp|   0|  0|   8|           2|           1|
    |or_ln75_fu_478_p2    |        or|   0|  0|   2|           1|           1|
    |g_V_1_fu_470_p3      |    select|   0|  0|   8|           1|           8|
    |h_V_1_fu_484_p3      |    select|   0|  0|   8|           1|           8|
    |m_V_1_fu_492_p3      |    select|   0|  0|   8|           1|           8|
    |o_V_1_fu_500_p3      |    select|   0|  0|   8|           1|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  63|          17|          40|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    5|         10|
    |i_fu_118              |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  1|   0|    1|          0|
    |ap_done_reg      |  1|   0|    1|          0|
    |i_fu_118         |  5|   0|    5|          0|
    |p_Val2_1_fu_106  |  8|   0|    8|          0|
    |p_Val2_2_fu_110  |  8|   0|    8|          0|
    |p_Val2_3_fu_114  |  8|   0|    8|          0|
    |p_Val2_s_fu_102  |  8|   0|    8|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 39|   0|   39|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_70_7|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_70_7|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_70_7|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_70_7|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_70_7|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_70_7|  return value|
|f_V_reload        |   in|    1|     ap_none|                       f_V_reload|        scalar|
|f_V_1_reload      |   in|    1|     ap_none|                     f_V_1_reload|        scalar|
|f_V_2_reload      |   in|    1|     ap_none|                     f_V_2_reload|        scalar|
|f_V_3_reload      |   in|    1|     ap_none|                     f_V_3_reload|        scalar|
|f_V_4_reload      |   in|    1|     ap_none|                     f_V_4_reload|        scalar|
|f_V_5_reload      |   in|    1|     ap_none|                     f_V_5_reload|        scalar|
|f_V_6_reload      |   in|    1|     ap_none|                     f_V_6_reload|        scalar|
|f_V_7_reload      |   in|    1|     ap_none|                     f_V_7_reload|        scalar|
|f_V_8_reload      |   in|    1|     ap_none|                     f_V_8_reload|        scalar|
|f_V_9_reload      |   in|    1|     ap_none|                     f_V_9_reload|        scalar|
|f_V_10_reload     |   in|    1|     ap_none|                    f_V_10_reload|        scalar|
|f_V_11_reload     |   in|    1|     ap_none|                    f_V_11_reload|        scalar|
|f_V_12_reload     |   in|    1|     ap_none|                    f_V_12_reload|        scalar|
|f_V_13_reload     |   in|    1|     ap_none|                    f_V_13_reload|        scalar|
|f_V_14_reload     |   in|    1|     ap_none|                    f_V_14_reload|        scalar|
|f_V_15_reload     |   in|    1|     ap_none|                    f_V_15_reload|        scalar|
|f_V_16_reload     |   in|    1|     ap_none|                    f_V_16_reload|        scalar|
|f_V_17_reload     |   in|    1|     ap_none|                    f_V_17_reload|        scalar|
|f_V_18_reload     |   in|    1|     ap_none|                    f_V_18_reload|        scalar|
|f_V_19_reload     |   in|    1|     ap_none|                    f_V_19_reload|        scalar|
|f_V_20_reload     |   in|    1|     ap_none|                    f_V_20_reload|        scalar|
|f_V_21_reload     |   in|    1|     ap_none|                    f_V_21_reload|        scalar|
|f_V_22_reload     |   in|    1|     ap_none|                    f_V_22_reload|        scalar|
|f_V_23_reload     |   in|    1|     ap_none|                    f_V_23_reload|        scalar|
|d_V               |   in|    8|     ap_none|                              d_V|        scalar|
|o_V_2_out         |  out|    8|      ap_vld|                        o_V_2_out|       pointer|
|o_V_2_out_ap_vld  |  out|    1|      ap_vld|                        o_V_2_out|       pointer|
|m_V_2_out         |  out|    8|      ap_vld|                        m_V_2_out|       pointer|
|m_V_2_out_ap_vld  |  out|    1|      ap_vld|                        m_V_2_out|       pointer|
|h_V_2_out         |  out|    8|      ap_vld|                        h_V_2_out|       pointer|
|h_V_2_out_ap_vld  |  out|    1|      ap_vld|                        h_V_2_out|       pointer|
|g_V_2_out         |  out|    8|      ap_vld|                        g_V_2_out|       pointer|
|g_V_2_out_ap_vld  |  out|    1|      ap_vld|                        g_V_2_out|       pointer|
+------------------+-----+-----+------------+---------------------------------+--------------+

