
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	b8 18 00 20 2d 17 00 00 3d 54 00 00 e5 16 00 00     ... -...=T......
  10:	e5 16 00 00 e5 16 00 00 e5 16 00 00 e5 16 00 00     ................
	...
  2c:	a9 13 00 00 e5 16 00 00 00 00 00 00 4d 13 00 00     ............M...
  3c:	e5 16 00 00                                         ....

00000040 <_irq_vector_table>:
  40:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  50:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  60:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  70:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  80:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  90:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  a0:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  b0:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  c0:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  d0:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  e0:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
  f0:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
 100:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
 110:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
 120:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
 130:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
 140:	39 14 00 00 39 14 00 00 39 14 00 00 39 14 00 00     9...9...9...9...
 150:	39 14 00 00                                         9...

Disassembly of section text:

00000154 <__aeabi_uldivmod>:
     154:	b953      	cbnz	r3, 16c <__aeabi_uldivmod+0x18>
     156:	b94a      	cbnz	r2, 16c <__aeabi_uldivmod+0x18>
     158:	2900      	cmp	r1, #0
     15a:	bf08      	it	eq
     15c:	2800      	cmpeq	r0, #0
     15e:	bf1c      	itt	ne
     160:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     164:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     168:	f000 b80c 	b.w	184 <__aeabi_idiv0>
     16c:	f1ad 0c08 	sub.w	ip, sp, #8
     170:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     174:	f000 f808 	bl	188 <__udivmoddi4>
     178:	f8dd e004 	ldr.w	lr, [sp, #4]
     17c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     180:	b004      	add	sp, #16
     182:	4770      	bx	lr

00000184 <__aeabi_idiv0>:
     184:	4770      	bx	lr
     186:	bf00      	nop

00000188 <__udivmoddi4>:
     188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     18c:	4686      	mov	lr, r0
     18e:	468c      	mov	ip, r1
     190:	4608      	mov	r0, r1
     192:	9e08      	ldr	r6, [sp, #32]
     194:	4615      	mov	r5, r2
     196:	4674      	mov	r4, lr
     198:	4619      	mov	r1, r3
     19a:	2b00      	cmp	r3, #0
     19c:	f040 80c1 	bne.w	322 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa2>
     1a0:	4285      	cmp	r5, r0
     1a2:	fab2 f282 	clz	r2, r2
     1a6:	d945      	bls.n	234 <CONFIG_SRAM_SIZE+0x74>
     1a8:	b14a      	cbz	r2, 1be <__udivmoddi4+0x36>
     1aa:	f1c2 0320 	rsb	r3, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	4095      	lsls	r5, r2
     1b4:	4094      	lsls	r4, r2
     1b6:	fa2e f303 	lsr.w	r3, lr, r3
     1ba:	ea43 0c0c 	orr.w	ip, r3, ip
     1be:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1c2:	b2a8      	uxth	r0, r5
     1c4:	0c23      	lsrs	r3, r4, #16
     1c6:	fbbc f8fe 	udiv	r8, ip, lr
     1ca:	fb0e cc18 	mls	ip, lr, r8, ip
     1ce:	fb08 f900 	mul.w	r9, r8, r0
     1d2:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     1d6:	4599      	cmp	r9, r3
     1d8:	d928      	bls.n	22c <CONFIG_SRAM_SIZE+0x6c>
     1da:	18eb      	adds	r3, r5, r3
     1dc:	f108 37ff 	add.w	r7, r8, #4294967295	; 0xffffffff
     1e0:	d204      	bcs.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e2:	4599      	cmp	r9, r3
     1e4:	d902      	bls.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e6:	f1a8 0702 	sub.w	r7, r8, #2
     1ea:	442b      	add	r3, r5
     1ec:	eba3 0309 	sub.w	r3, r3, r9
     1f0:	b2a4      	uxth	r4, r4
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	fb0e 331c 	mls	r3, lr, ip, r3
     1fa:	fb0c f000 	mul.w	r0, ip, r0
     1fe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     202:	42a0      	cmp	r0, r4
     204:	d914      	bls.n	230 <CONFIG_SRAM_SIZE+0x70>
     206:	192c      	adds	r4, r5, r4
     208:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     20c:	d204      	bcs.n	218 <CONFIG_SRAM_SIZE+0x58>
     20e:	42a0      	cmp	r0, r4
     210:	d902      	bls.n	218 <CONFIG_SRAM_SIZE+0x58>
     212:	f1ac 0302 	sub.w	r3, ip, #2
     216:	442c      	add	r4, r5
     218:	1a24      	subs	r4, r4, r0
     21a:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     21e:	b11e      	cbz	r6, 228 <CONFIG_SRAM_SIZE+0x68>
     220:	40d4      	lsrs	r4, r2
     222:	2300      	movs	r3, #0
     224:	6034      	str	r4, [r6, #0]
     226:	6073      	str	r3, [r6, #4]
     228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     22c:	4647      	mov	r7, r8
     22e:	e7dd      	b.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     230:	4663      	mov	r3, ip
     232:	e7f1      	b.n	218 <CONFIG_SRAM_SIZE+0x58>
     234:	bb92      	cbnz	r2, 29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     236:	1b43      	subs	r3, r0, r5
     238:	2101      	movs	r1, #1
     23a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     23e:	b2af      	uxth	r7, r5
     240:	0c20      	lsrs	r0, r4, #16
     242:	fbb3 fcfe 	udiv	ip, r3, lr
     246:	fb0e 331c 	mls	r3, lr, ip, r3
     24a:	fb0c f807 	mul.w	r8, ip, r7
     24e:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     252:	4598      	cmp	r8, r3
     254:	d961      	bls.n	31a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9a>
     256:	18eb      	adds	r3, r5, r3
     258:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     25c:	d204      	bcs.n	268 <CONFIG_SRAM_SIZE+0xa8>
     25e:	4598      	cmp	r8, r3
     260:	d902      	bls.n	268 <CONFIG_SRAM_SIZE+0xa8>
     262:	f1ac 0002 	sub.w	r0, ip, #2
     266:	442b      	add	r3, r5
     268:	eba3 0308 	sub.w	r3, r3, r8
     26c:	b2a4      	uxth	r4, r4
     26e:	fbb3 fcfe 	udiv	ip, r3, lr
     272:	fb0e 331c 	mls	r3, lr, ip, r3
     276:	fb0c f707 	mul.w	r7, ip, r7
     27a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     27e:	42a7      	cmp	r7, r4
     280:	d94d      	bls.n	31e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9e>
     282:	192c      	adds	r4, r5, r4
     284:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     288:	d204      	bcs.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     28a:	42a7      	cmp	r7, r4
     28c:	d902      	bls.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     28e:	f1ac 0302 	sub.w	r3, ip, #2
     292:	442c      	add	r4, r5
     294:	1be4      	subs	r4, r4, r7
     296:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     29a:	e7c0      	b.n	21e <CONFIG_SRAM_SIZE+0x5e>
     29c:	f1c2 0320 	rsb	r3, r2, #32
     2a0:	4095      	lsls	r5, r2
     2a2:	4094      	lsls	r4, r2
     2a4:	fa20 f103 	lsr.w	r1, r0, r3
     2a8:	fa2e f303 	lsr.w	r3, lr, r3
     2ac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     2b0:	4090      	lsls	r0, r2
     2b2:	b2af      	uxth	r7, r5
     2b4:	4303      	orrs	r3, r0
     2b6:	fbb1 fcfe 	udiv	ip, r1, lr
     2ba:	fb0e 101c 	mls	r0, lr, ip, r1
     2be:	0c19      	lsrs	r1, r3, #16
     2c0:	fb0c f807 	mul.w	r8, ip, r7
     2c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     2c8:	4588      	cmp	r8, r1
     2ca:	d922      	bls.n	312 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x92>
     2cc:	1869      	adds	r1, r5, r1
     2ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     2d2:	d204      	bcs.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d4:	4588      	cmp	r8, r1
     2d6:	d902      	bls.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d8:	f1ac 0002 	sub.w	r0, ip, #2
     2dc:	4429      	add	r1, r5
     2de:	eba1 0108 	sub.w	r1, r1, r8
     2e2:	b29b      	uxth	r3, r3
     2e4:	fbb1 fcfe 	udiv	ip, r1, lr
     2e8:	fb0e 111c 	mls	r1, lr, ip, r1
     2ec:	fb0c f707 	mul.w	r7, ip, r7
     2f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2f4:	429f      	cmp	r7, r3
     2f6:	d90e      	bls.n	316 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x96>
     2f8:	18eb      	adds	r3, r5, r3
     2fa:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     2fe:	d204      	bcs.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     300:	429f      	cmp	r7, r3
     302:	d902      	bls.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     304:	f1ac 0102 	sub.w	r1, ip, #2
     308:	442b      	add	r3, r5
     30a:	1bdb      	subs	r3, r3, r7
     30c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     310:	e793      	b.n	23a <CONFIG_SRAM_SIZE+0x7a>
     312:	4660      	mov	r0, ip
     314:	e7e3      	b.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     316:	4661      	mov	r1, ip
     318:	e7f7      	b.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     31a:	4660      	mov	r0, ip
     31c:	e7a4      	b.n	268 <CONFIG_SRAM_SIZE+0xa8>
     31e:	4663      	mov	r3, ip
     320:	e7b8      	b.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     322:	4283      	cmp	r3, r0
     324:	d906      	bls.n	334 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xb4>
     326:	b916      	cbnz	r6, 32e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xae>
     328:	2100      	movs	r1, #0
     32a:	4608      	mov	r0, r1
     32c:	e77c      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     32e:	e9c6 e000 	strd	lr, r0, [r6]
     332:	e7f9      	b.n	328 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa8>
     334:	fab3 f783 	clz	r7, r3
     338:	b98f      	cbnz	r7, 35e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xde>
     33a:	4283      	cmp	r3, r0
     33c:	d301      	bcc.n	342 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc2>
     33e:	4572      	cmp	r2, lr
     340:	d808      	bhi.n	354 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd4>
     342:	ebbe 0402 	subs.w	r4, lr, r2
     346:	eb60 0303 	sbc.w	r3, r0, r3
     34a:	2001      	movs	r0, #1
     34c:	469c      	mov	ip, r3
     34e:	b91e      	cbnz	r6, 358 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd8>
     350:	2100      	movs	r1, #0
     352:	e769      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     354:	4638      	mov	r0, r7
     356:	e7fa      	b.n	34e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xce>
     358:	e9c6 4c00 	strd	r4, ip, [r6]
     35c:	e7f8      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     35e:	f1c7 0c20 	rsb	ip, r7, #32
     362:	40bb      	lsls	r3, r7
     364:	fa0e f507 	lsl.w	r5, lr, r7
     368:	fa22 f40c 	lsr.w	r4, r2, ip
     36c:	fa2e f10c 	lsr.w	r1, lr, ip
     370:	40ba      	lsls	r2, r7
     372:	431c      	orrs	r4, r3
     374:	fa20 f30c 	lsr.w	r3, r0, ip
     378:	40b8      	lsls	r0, r7
     37a:	ea4f 4914 	mov.w	r9, r4, lsr #16
     37e:	4301      	orrs	r1, r0
     380:	fa1f fe84 	uxth.w	lr, r4
     384:	fbb3 f8f9 	udiv	r8, r3, r9
     388:	fb09 3018 	mls	r0, r9, r8, r3
     38c:	0c0b      	lsrs	r3, r1, #16
     38e:	fb08 fa0e 	mul.w	sl, r8, lr
     392:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     396:	459a      	cmp	sl, r3
     398:	d940      	bls.n	41c <CONFIG_FLASH_SIZE+0x1c>
     39a:	18e3      	adds	r3, r4, r3
     39c:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     3a0:	d204      	bcs.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a2:	459a      	cmp	sl, r3
     3a4:	d902      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a6:	f1a8 0002 	sub.w	r0, r8, #2
     3aa:	4423      	add	r3, r4
     3ac:	eba3 030a 	sub.w	r3, r3, sl
     3b0:	b289      	uxth	r1, r1
     3b2:	fbb3 f8f9 	udiv	r8, r3, r9
     3b6:	fb09 3318 	mls	r3, r9, r8, r3
     3ba:	fb08 fe0e 	mul.w	lr, r8, lr
     3be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     3c2:	458e      	cmp	lr, r1
     3c4:	d92c      	bls.n	420 <CONFIG_FLASH_SIZE+0x20>
     3c6:	1861      	adds	r1, r4, r1
     3c8:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     3cc:	d204      	bcs.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3ce:	458e      	cmp	lr, r1
     3d0:	d902      	bls.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3d2:	f1a8 0302 	sub.w	r3, r8, #2
     3d6:	4421      	add	r1, r4
     3d8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     3dc:	eba1 010e 	sub.w	r1, r1, lr
     3e0:	fba0 9802 	umull	r9, r8, r0, r2
     3e4:	4541      	cmp	r1, r8
     3e6:	46ce      	mov	lr, r9
     3e8:	4643      	mov	r3, r8
     3ea:	d302      	bcc.n	3f2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x172>
     3ec:	d106      	bne.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3ee:	454d      	cmp	r5, r9
     3f0:	d204      	bcs.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3f2:	3801      	subs	r0, #1
     3f4:	ebb9 0e02 	subs.w	lr, r9, r2
     3f8:	eb68 0304 	sbc.w	r3, r8, r4
     3fc:	2e00      	cmp	r6, #0
     3fe:	d0a7      	beq.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     400:	ebb5 020e 	subs.w	r2, r5, lr
     404:	eb61 0103 	sbc.w	r1, r1, r3
     408:	fa01 fc0c 	lsl.w	ip, r1, ip
     40c:	fa22 f307 	lsr.w	r3, r2, r7
     410:	40f9      	lsrs	r1, r7
     412:	ea4c 0303 	orr.w	r3, ip, r3
     416:	e9c6 3100 	strd	r3, r1, [r6]
     41a:	e799      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     41c:	4640      	mov	r0, r8
     41e:	e7c5      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     420:	4643      	mov	r3, r8
     422:	e7d9      	b.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>

00000424 <button_pressed>:



/* STEP 4 - Define the callback function */
void button_pressed(const struct device *dev, struct gpio_callback *cb, uint32_t pins)
{
     424:	b508      	push	{r3, lr}
    gpio_pin_toggle_dt(&led);
     426:	4802      	ldr	r0, [pc, #8]	; (430 <button_pressed+0xc>)
     428:	f004 fbbb 	bl	4ba2 <gpio_pin_toggle_dt>
}
     42c:	bd08      	pop	{r3, pc}
     42e:	bf00      	nop
     430:	00006c38 	.word	0x00006c38

00000434 <main>:

/* STEP 5 - Define a variable of type static struct gpio_callback */
static struct gpio_callback button_cb_data;

void main(void)
{
     434:	b510      	push	{r4, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     436:	4816      	ldr	r0, [pc, #88]	; (490 <main+0x5c>)
     438:	f006 f803 	bl	6442 <z_device_is_ready>
	int ret;

	if (!device_is_ready(led.port)) {
     43c:	b900      	cbnz	r0, 440 <main+0xc>
	while (1) {
		/* STEP 8 - Remove the polling code */

        k_msleep(SLEEP_TIME_MS); 
	}
     43e:	bd10      	pop	{r4, pc}
     440:	4813      	ldr	r0, [pc, #76]	; (490 <main+0x5c>)
     442:	f005 fffe 	bl	6442 <z_device_is_ready>
	if (!device_is_ready(button.port)) {
     446:	2800      	cmp	r0, #0
     448:	d0f9      	beq.n	43e <main+0xa>
	ret = gpio_pin_configure_dt(&led, GPIO_OUTPUT_ACTIVE);
     44a:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     44e:	4811      	ldr	r0, [pc, #68]	; (494 <main+0x60>)
     450:	f004 fb9c 	bl	4b8c <gpio_pin_configure_dt>
	if (ret < 0) {
     454:	2800      	cmp	r0, #0
     456:	dbf2      	blt.n	43e <main+0xa>
	ret = gpio_pin_configure_dt(&button, GPIO_INPUT);
     458:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     45c:	480e      	ldr	r0, [pc, #56]	; (498 <main+0x64>)
     45e:	f004 fb95 	bl	4b8c <gpio_pin_configure_dt>
	if (ret < 0) {
     462:	2800      	cmp	r0, #0
     464:	dbeb      	blt.n	43e <main+0xa>
		union { uintptr_t x; gpio_flags_t val; } parm2 = { .val = flags };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_GPIO_PIN_INTERRUPT_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
     466:	4c0a      	ldr	r4, [pc, #40]	; (490 <main+0x5c>)
     468:	f04f 62b8 	mov.w	r2, #96468992	; 0x5c00000
     46c:	2117      	movs	r1, #23
     46e:	4620      	mov	r0, r4
     470:	f004 fb50 	bl	4b14 <z_impl_gpio_pin_interrupt_configure>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     474:	4909      	ldr	r1, [pc, #36]	; (49c <main+0x68>)
     476:	4b0a      	ldr	r3, [pc, #40]	; (4a0 <main+0x6c>)
     478:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
     47a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
     47e:	608b      	str	r3, [r1, #8]
	gpio_add_callback(button.port, &button_cb_data);
     480:	4620      	mov	r0, r4
     482:	f004 fb98 	bl	4bb6 <gpio_add_callback>
        k_msleep(SLEEP_TIME_MS); 
     486:	2064      	movs	r0, #100	; 0x64
     488:	f004 fb9f 	bl	4bca <k_msleep>
	while (1) {
     48c:	e7fb      	b.n	486 <main+0x52>
     48e:	bf00      	nop
     490:	00006968 	.word	0x00006968
     494:	00006c38 	.word	0x00006c38
     498:	00006c40 	.word	0x00006c40
     49c:	20000318 	.word	0x20000318
     4a0:	00000425 	.word	0x00000425

000004a4 <char_out>:

	return c;
}

static int char_out(int c, void *ctx_p)
{
     4a4:	b508      	push	{r3, lr}
	(void) ctx_p;
	return _char_out(c);
     4a6:	4b02      	ldr	r3, [pc, #8]	; (4b0 <char_out+0xc>)
     4a8:	681b      	ldr	r3, [r3, #0]
     4aa:	4798      	blx	r3
}
     4ac:	bd08      	pop	{r3, pc}
     4ae:	bf00      	nop
     4b0:	20000000 	.word	0x20000000

000004b4 <__printk_hook_install>:
	_char_out = fn;
     4b4:	4b01      	ldr	r3, [pc, #4]	; (4bc <__printk_hook_install+0x8>)
     4b6:	6018      	str	r0, [r3, #0]
}
     4b8:	4770      	bx	lr
     4ba:	bf00      	nop
     4bc:	20000000 	.word	0x20000000

000004c0 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
     4c0:	b500      	push	{lr}
     4c2:	b083      	sub	sp, #12
     4c4:	4602      	mov	r2, r0
     4c6:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
     4c8:	2100      	movs	r1, #0
     4ca:	9100      	str	r1, [sp, #0]
     4cc:	4802      	ldr	r0, [pc, #8]	; (4d8 <vprintk+0x18>)
     4ce:	f000 f91d 	bl	70c <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     4d2:	b003      	add	sp, #12
     4d4:	f85d fb04 	ldr.w	pc, [sp], #4
     4d8:	000004a5 	.word	0x000004a5

000004dc <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     4dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     4e0:	b083      	sub	sp, #12
     4e2:	4604      	mov	r4, r0
     4e4:	4608      	mov	r0, r1
     4e6:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4e8:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     4ea:	f013 0f08 	tst.w	r3, #8
     4ee:	d105      	bne.n	4fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14>
     4f0:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     4f4:	2300      	movs	r3, #0
     4f6:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
     4f8:	9301      	str	r3, [sp, #4]
}
     4fa:	e055      	b.n	5a8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc0>
		if (evt == EVT_COMPLETE) {
     4fc:	2901      	cmp	r1, #1
     4fe:	d009      	beq.n	514 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2c>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     500:	f043 0320 	orr.w	r3, r3, #32
     504:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     506:	f385 8811 	msr	BASEPRI, r5
     50a:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     50e:	b003      	add	sp, #12
     510:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     514:	f043 0310 	orr.w	r3, r3, #16
     518:	8323      	strh	r3, [r4, #24]
     51a:	e7f4      	b.n	506 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e>
			evt = process_recheck(mgr);
     51c:	4620      	mov	r0, r4
     51e:	f004 fbae 	bl	4c7e <process_recheck>
     522:	e043      	b.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
			res = mgr->last_res;
     524:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     528:	464a      	mov	r2, r9
     52a:	4669      	mov	r1, sp
     52c:	4620      	mov	r0, r4
     52e:	f004 fbbf 	bl	4cb0 <process_complete>
		onoff_transition_fn transit = NULL;
     532:	f04f 0800 	mov.w	r8, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     536:	8b23      	ldrh	r3, [r4, #24]
     538:	f003 0707 	and.w	r7, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     53c:	42b7      	cmp	r7, r6
     53e:	d069      	beq.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     540:	68a2      	ldr	r2, [r4, #8]
     542:	2a00      	cmp	r2, #0
     544:	d066      	beq.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     546:	2201      	movs	r2, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     548:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     54c:	8323      	strh	r3, [r4, #24]
     54e:	f385 8811 	msr	BASEPRI, r5
     552:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     556:	2a00      	cmp	r2, #0
     558:	d164      	bne.n	624 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x13c>
     55a:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     55c:	b12b      	cbz	r3, 56a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x82>
				notify_all(mgr, &clients, state, res);
     55e:	464b      	mov	r3, r9
     560:	463a      	mov	r2, r7
     562:	4669      	mov	r1, sp
     564:	4620      	mov	r0, r4
     566:	f004 fc1c 	bl	4da2 <notify_all>
			if (transit != NULL) {
     56a:	f1b8 0f00 	cmp.w	r8, #0
     56e:	d002      	beq.n	576 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8e>
				transit(mgr, transition_complete);
     570:	4934      	ldr	r1, [pc, #208]	; (644 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x15c>)
     572:	4620      	mov	r0, r4
     574:	47c0      	blx	r8
	__asm__ volatile(
     576:	f04f 0320 	mov.w	r3, #32
     57a:	f3ef 8511 	mrs	r5, BASEPRI
     57e:	f383 8812 	msr	BASEPRI_MAX, r3
     582:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     586:	8b23      	ldrh	r3, [r4, #24]
     588:	f023 0308 	bic.w	r3, r3, #8
     58c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     58e:	8b23      	ldrh	r3, [r4, #24]
     590:	f013 0f10 	tst.w	r3, #16
     594:	d04c      	beq.n	630 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x148>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     596:	f023 0310 	bic.w	r3, r3, #16
     59a:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     59c:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     59e:	8b26      	ldrh	r6, [r4, #24]
     5a0:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     5a4:	2800      	cmp	r0, #0
     5a6:	d0ae      	beq.n	506 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e>
		if (evt == EVT_RECHECK) {
     5a8:	2802      	cmp	r0, #2
     5aa:	d0b7      	beq.n	51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>
		if (evt == EVT_NOP) {
     5ac:	2800      	cmp	r0, #0
     5ae:	d0aa      	beq.n	506 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e>
		if (evt == EVT_COMPLETE) {
     5b0:	3801      	subs	r0, #1
     5b2:	2804      	cmp	r0, #4
     5b4:	d82a      	bhi.n	60c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x124>
     5b6:	a301      	add	r3, pc, #4	; (adr r3, 5bc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd4>)
     5b8:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
     5bc:	00000525 	.word	0x00000525
     5c0:	0000060d 	.word	0x0000060d
     5c4:	000005d1 	.word	0x000005d1
     5c8:	000005e5 	.word	0x000005e5
     5cc:	000005f9 	.word	0x000005f9
			transit = mgr->transitions->start;
     5d0:	6923      	ldr	r3, [r4, #16]
     5d2:	f8d3 8000 	ldr.w	r8, [r3]
			set_state(mgr, ONOFF_STATE_TO_ON);
     5d6:	2106      	movs	r1, #6
     5d8:	4620      	mov	r0, r4
     5da:	f004 fb26 	bl	4c2a <set_state>
		res = 0;
     5de:	f04f 0900 	mov.w	r9, #0
     5e2:	e7a8      	b.n	536 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4e>
			transit = mgr->transitions->stop;
     5e4:	6923      	ldr	r3, [r4, #16]
     5e6:	f8d3 8004 	ldr.w	r8, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     5ea:	2104      	movs	r1, #4
     5ec:	4620      	mov	r0, r4
     5ee:	f004 fb1c 	bl	4c2a <set_state>
		res = 0;
     5f2:	f04f 0900 	mov.w	r9, #0
     5f6:	e79e      	b.n	536 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4e>
			transit = mgr->transitions->reset;
     5f8:	6923      	ldr	r3, [r4, #16]
     5fa:	f8d3 8008 	ldr.w	r8, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     5fe:	2105      	movs	r1, #5
     600:	4620      	mov	r0, r4
     602:	f004 fb12 	bl	4c2a <set_state>
		res = 0;
     606:	f04f 0900 	mov.w	r9, #0
     60a:	e794      	b.n	536 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4e>
		if (evt == EVT_NOP) {
     60c:	f04f 0800 	mov.w	r8, #0
     610:	46c1      	mov	r9, r8
     612:	e790      	b.n	536 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4e>
     614:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     616:	b10a      	cbz	r2, 61c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x134>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     618:	2200      	movs	r2, #0
     61a:	e795      	b.n	548 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x60>
		    || (transit != NULL)) {
     61c:	f1b8 0f00 	cmp.w	r8, #0
     620:	d192      	bne.n	548 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x60>
     622:	e7b4      	b.n	58e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa6>
				notify_monitors(mgr, state, res);
     624:	464a      	mov	r2, r9
     626:	4639      	mov	r1, r7
     628:	4620      	mov	r0, r4
     62a:	f004 fb06 	bl	4c3a <notify_monitors>
     62e:	e794      	b.n	55a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x72>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     630:	f013 0f20 	tst.w	r3, #32
     634:	d004      	beq.n	640 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x158>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     636:	f023 0320 	bic.w	r3, r3, #32
     63a:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     63c:	2002      	movs	r0, #2
     63e:	e7ae      	b.n	59e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb6>
		evt = EVT_NOP;
     640:	2000      	movs	r0, #0
     642:	e7ac      	b.n	59e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb6>
     644:	00004dd1 	.word	0x00004dd1

00000648 <extract_flags>:
 *
 * @return a pointer the first character that follows the flags.
 */
static inline const char *extract_flags(struct conversion *conv,
					const char *sp)
{
     648:	4684      	mov	ip, r0
     64a:	4608      	mov	r0, r1
	bool loop = true;
     64c:	2201      	movs	r2, #1
     64e:	e026      	b.n	69e <extract_flags+0x56>

	do {
		switch (*sp) {
		case '-':
			conv->flag_dash = true;
     650:	f89c 3000 	ldrb.w	r3, [ip]
     654:	f043 0304 	orr.w	r3, r3, #4
     658:	f88c 3000 	strb.w	r3, [ip]
			conv->flag_zero = true;
			break;
		default:
			loop = false;
		}
		if (loop) {
     65c:	b1f2      	cbz	r2, 69c <extract_flags+0x54>
			++sp;
     65e:	3001      	adds	r0, #1
     660:	e01c      	b.n	69c <extract_flags+0x54>
			conv->flag_plus = true;
     662:	f89c 3000 	ldrb.w	r3, [ip]
     666:	f043 0308 	orr.w	r3, r3, #8
     66a:	f88c 3000 	strb.w	r3, [ip]
			break;
     66e:	e7f5      	b.n	65c <extract_flags+0x14>
			conv->flag_space = true;
     670:	f89c 3000 	ldrb.w	r3, [ip]
     674:	f043 0310 	orr.w	r3, r3, #16
     678:	f88c 3000 	strb.w	r3, [ip]
			break;
     67c:	e7ee      	b.n	65c <extract_flags+0x14>
			conv->flag_hash = true;
     67e:	f89c 3000 	ldrb.w	r3, [ip]
     682:	f043 0320 	orr.w	r3, r3, #32
     686:	f88c 3000 	strb.w	r3, [ip]
			break;
     68a:	e7e7      	b.n	65c <extract_flags+0x14>
			conv->flag_zero = true;
     68c:	f89c 3000 	ldrb.w	r3, [ip]
     690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     694:	f88c 3000 	strb.w	r3, [ip]
			break;
     698:	e7e0      	b.n	65c <extract_flags+0x14>
		switch (*sp) {
     69a:	2200      	movs	r2, #0
		}
	} while (loop);
     69c:	b342      	cbz	r2, 6f0 <extract_flags+0xa8>
		switch (*sp) {
     69e:	7803      	ldrb	r3, [r0, #0]
     6a0:	3b20      	subs	r3, #32
     6a2:	2b10      	cmp	r3, #16
     6a4:	d8f9      	bhi.n	69a <extract_flags+0x52>
     6a6:	a101      	add	r1, pc, #4	; (adr r1, 6ac <extract_flags+0x64>)
     6a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
     6ac:	00000671 	.word	0x00000671
     6b0:	0000069b 	.word	0x0000069b
     6b4:	0000069b 	.word	0x0000069b
     6b8:	0000067f 	.word	0x0000067f
     6bc:	0000069b 	.word	0x0000069b
     6c0:	0000069b 	.word	0x0000069b
     6c4:	0000069b 	.word	0x0000069b
     6c8:	0000069b 	.word	0x0000069b
     6cc:	0000069b 	.word	0x0000069b
     6d0:	0000069b 	.word	0x0000069b
     6d4:	0000069b 	.word	0x0000069b
     6d8:	00000663 	.word	0x00000663
     6dc:	0000069b 	.word	0x0000069b
     6e0:	00000651 	.word	0x00000651
     6e4:	0000069b 	.word	0x0000069b
     6e8:	0000069b 	.word	0x0000069b
     6ec:	0000068d 	.word	0x0000068d

	/* zero && dash => !zero */
	if (conv->flag_zero && conv->flag_dash) {
     6f0:	f89c 3000 	ldrb.w	r3, [ip]
     6f4:	f003 0344 	and.w	r3, r3, #68	; 0x44
     6f8:	2b44      	cmp	r3, #68	; 0x44
     6fa:	d000      	beq.n	6fe <extract_flags+0xb6>
	}

	/* space && plus => !plus, handled in emitter code */

	return sp;
}
     6fc:	4770      	bx	lr
		conv->flag_zero = false;
     6fe:	f89c 3000 	ldrb.w	r3, [ip]
     702:	f36f 1386 	bfc	r3, #6, #1
     706:	f88c 3000 	strb.w	r3, [ip]
     70a:	e7f7      	b.n	6fc <extract_flags+0xb4>

0000070c <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     710:	b091      	sub	sp, #68	; 0x44
     712:	4606      	mov	r6, r0
     714:	460d      	mov	r5, r1
     716:	4691      	mov	r9, r2
     718:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     71a:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     71c:	f899 0000 	ldrb.w	r0, [r9]
     720:	2800      	cmp	r0, #0
     722:	f000 82b9 	beq.w	c98 <CONFIG_ISR_STACK_SIZE+0x498>
		if (*fp != '%') {
     726:	2825      	cmp	r0, #37	; 0x25
     728:	d008      	beq.n	73c <z_cbvprintf_impl+0x30>
			OUTC(*fp++);
     72a:	f109 0901 	add.w	r9, r9, #1
     72e:	4629      	mov	r1, r5
     730:	47b0      	blx	r6
     732:	2800      	cmp	r0, #0
     734:	f2c0 82b1 	blt.w	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     738:	3401      	adds	r4, #1
			continue;
     73a:	e7ef      	b.n	71c <z_cbvprintf_impl+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     73c:	2300      	movs	r3, #0
     73e:	9304      	str	r3, [sp, #16]
     740:	9305      	str	r3, [sp, #20]
     742:	9306      	str	r3, [sp, #24]
     744:	9307      	str	r3, [sp, #28]
     746:	9308      	str	r3, [sp, #32]
     748:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
     74a:	4649      	mov	r1, r9
     74c:	a806      	add	r0, sp, #24
     74e:	f004 fd5b 	bl	5208 <extract_conversion>
     752:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     754:	f89d 3019 	ldrb.w	r3, [sp, #25]
     758:	f013 0f01 	tst.w	r3, #1
     75c:	f000 8097 	beq.w	88e <CONFIG_ISR_STACK_SIZE+0x8e>
			width = va_arg(ap, int);
     760:	9b03      	ldr	r3, [sp, #12]
     762:	1d1a      	adds	r2, r3, #4
     764:	9203      	str	r2, [sp, #12]
     766:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     768:	2f00      	cmp	r7, #0
     76a:	f2c0 8088 	blt.w	87e <CONFIG_ISR_STACK_SIZE+0x7e>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     76e:	f89d 3019 	ldrb.w	r3, [sp, #25]
     772:	f013 0f04 	tst.w	r3, #4
     776:	f000 809c 	beq.w	8b2 <CONFIG_ISR_STACK_SIZE+0xb2>
			int arg = va_arg(ap, int);
     77a:	9b03      	ldr	r3, [sp, #12]
     77c:	1d1a      	adds	r2, r3, #4
     77e:	9203      	str	r2, [sp, #12]
     780:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
     784:	f1ba 0f00 	cmp.w	sl, #0
     788:	f2c0 808a 	blt.w	8a0 <CONFIG_ISR_STACK_SIZE+0xa0>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     78c:	2300      	movs	r3, #0
     78e:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
     790:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     792:	f89d 301a 	ldrb.w	r3, [sp, #26]
     796:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     79a:	f89d 1019 	ldrb.w	r1, [sp, #25]
     79e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     7a2:	2b01      	cmp	r3, #1
     7a4:	f000 808e 	beq.w	8c4 <CONFIG_ISR_STACK_SIZE+0xc4>
			if (length_mod == LENGTH_HH) {
				value->sint = (signed char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     7a8:	2b02      	cmp	r3, #2
     7aa:	f000 80d3 	beq.w	954 <CONFIG_ISR_STACK_SIZE+0x154>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     7ae:	2b04      	cmp	r3, #4
     7b0:	f000 8124 	beq.w	9fc <CONFIG_ISR_STACK_SIZE+0x1fc>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     7b4:	2b03      	cmp	r3, #3
     7b6:	f000 813b 	beq.w	a30 <CONFIG_ISR_STACK_SIZE+0x230>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     7ba:	f89d 8018 	ldrb.w	r8, [sp, #24]
     7be:	f018 0b03 	ands.w	fp, r8, #3
     7c2:	f040 813b 	bne.w	a3c <CONFIG_ISR_STACK_SIZE+0x23c>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     7c6:	f89d 301b 	ldrb.w	r3, [sp, #27]
     7ca:	3b25      	subs	r3, #37	; 0x25
     7cc:	2b53      	cmp	r3, #83	; 0x53
     7ce:	f200 81ca 	bhi.w	b66 <CONFIG_ISR_STACK_SIZE+0x366>
     7d2:	e8df f013 	tbh	[pc, r3, lsl #1]
     7d6:	0140      	.short	0x0140
     7d8:	01c801c8 	.word	0x01c801c8
     7dc:	01c801c8 	.word	0x01c801c8
     7e0:	01c801c8 	.word	0x01c801c8
     7e4:	01c801c8 	.word	0x01c801c8
     7e8:	01c801c8 	.word	0x01c801c8
     7ec:	01c801c8 	.word	0x01c801c8
     7f0:	01c801c8 	.word	0x01c801c8
     7f4:	01c801c8 	.word	0x01c801c8
     7f8:	01c801c8 	.word	0x01c801c8
     7fc:	01c801c8 	.word	0x01c801c8
     800:	01c801c8 	.word	0x01c801c8
     804:	01c801c8 	.word	0x01c801c8
     808:	01c801c8 	.word	0x01c801c8
     80c:	01c801c8 	.word	0x01c801c8
     810:	01c801c8 	.word	0x01c801c8
     814:	01c801c8 	.word	0x01c801c8
     818:	01c801c8 	.word	0x01c801c8
     81c:	01c801c8 	.word	0x01c801c8
     820:	01c801c8 	.word	0x01c801c8
     824:	01c801c8 	.word	0x01c801c8
     828:	01c801c8 	.word	0x01c801c8
     82c:	01c801c8 	.word	0x01c801c8
     830:	01c801c8 	.word	0x01c801c8
     834:	01c801c8 	.word	0x01c801c8
     838:	01c801c8 	.word	0x01c801c8
     83c:	01c80181 	.word	0x01c80181
     840:	01c801c8 	.word	0x01c801c8
     844:	01c801c8 	.word	0x01c801c8
     848:	01c801c8 	.word	0x01c801c8
     84c:	01c801c8 	.word	0x01c801c8
     850:	015e01c8 	.word	0x015e01c8
     854:	01c80167 	.word	0x01c80167
     858:	01c801c8 	.word	0x01c801c8
     85c:	016701c8 	.word	0x016701c8
     860:	01c801c8 	.word	0x01c801c8
     864:	01c801c8 	.word	0x01c801c8
     868:	018101bd 	.word	0x018101bd
     86c:	01c801a1 	.word	0x01c801a1
     870:	014d01c8 	.word	0x014d01c8
     874:	018101c8 	.word	0x018101c8
     878:	01c801c8 	.word	0x01c801c8
     87c:	0181      	.short	0x0181
				conv->flag_dash = true;
     87e:	f89d 3018 	ldrb.w	r3, [sp, #24]
     882:	f043 0304 	orr.w	r3, r3, #4
     886:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
     88a:	427f      	negs	r7, r7
     88c:	e76f      	b.n	76e <z_cbvprintf_impl+0x62>
		} else if (conv->width_present) {
     88e:	f99d 3018 	ldrsb.w	r3, [sp, #24]
     892:	2b00      	cmp	r3, #0
     894:	db02      	blt.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
		int width = -1;
     896:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
     89a:	e768      	b.n	76e <z_cbvprintf_impl+0x62>
			width = conv->width_value;
     89c:	9f07      	ldr	r7, [sp, #28]
     89e:	e766      	b.n	76e <z_cbvprintf_impl+0x62>
				conv->prec_present = false;
     8a0:	f89d 3019 	ldrb.w	r3, [sp, #25]
     8a4:	f36f 0341 	bfc	r3, #1, #1
     8a8:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
     8ac:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
     8b0:	e76c      	b.n	78c <z_cbvprintf_impl+0x80>
		} else if (conv->prec_present) {
     8b2:	f013 0f02 	tst.w	r3, #2
     8b6:	d002      	beq.n	8be <CONFIG_ISR_STACK_SIZE+0xbe>
			precision = conv->prec_value;
     8b8:	f8dd a020 	ldr.w	sl, [sp, #32]
     8bc:	e766      	b.n	78c <z_cbvprintf_impl+0x80>
		int precision = -1;
     8be:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
     8c2:	e763      	b.n	78c <z_cbvprintf_impl+0x80>
			switch (length_mod) {
     8c4:	1ecb      	subs	r3, r1, #3
     8c6:	2b04      	cmp	r3, #4
     8c8:	d804      	bhi.n	8d4 <CONFIG_ISR_STACK_SIZE+0xd4>
     8ca:	e8df f003 	tbb	[pc, r3]
     8ce:	1d0b      	.short	0x1d0b
     8d0:	3529      	.short	0x3529
     8d2:	35          	.byte	0x35
     8d3:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     8d4:	9b03      	ldr	r3, [sp, #12]
     8d6:	1d1a      	adds	r2, r3, #4
     8d8:	9203      	str	r2, [sp, #12]
     8da:	681b      	ldr	r3, [r3, #0]
     8dc:	17da      	asrs	r2, r3, #31
     8de:	9304      	str	r3, [sp, #16]
     8e0:	9205      	str	r2, [sp, #20]
				break;
     8e2:	e006      	b.n	8f2 <CONFIG_ISR_STACK_SIZE+0xf2>
					value->sint = va_arg(ap, long);
     8e4:	9b03      	ldr	r3, [sp, #12]
     8e6:	1d1a      	adds	r2, r3, #4
     8e8:	9203      	str	r2, [sp, #12]
     8ea:	681b      	ldr	r3, [r3, #0]
     8ec:	17da      	asrs	r2, r3, #31
     8ee:	9304      	str	r3, [sp, #16]
     8f0:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
     8f2:	2901      	cmp	r1, #1
     8f4:	d028      	beq.n	948 <CONFIG_ISR_STACK_SIZE+0x148>
			} else if (length_mod == LENGTH_H) {
     8f6:	2902      	cmp	r1, #2
     8f8:	f47f af5f 	bne.w	7ba <z_cbvprintf_impl+0xae>
				value->sint = (short)value->sint;
     8fc:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
     900:	17da      	asrs	r2, r3, #31
     902:	9304      	str	r3, [sp, #16]
     904:	9205      	str	r2, [sp, #20]
     906:	e758      	b.n	7ba <z_cbvprintf_impl+0xae>
					(sint_value_type)va_arg(ap, long long);
     908:	9b03      	ldr	r3, [sp, #12]
     90a:	3307      	adds	r3, #7
     90c:	f023 0307 	bic.w	r3, r3, #7
     910:	f103 0208 	add.w	r2, r3, #8
     914:	9203      	str	r2, [sp, #12]
     916:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     91a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     91e:	e7e8      	b.n	8f2 <CONFIG_ISR_STACK_SIZE+0xf2>
					(sint_value_type)va_arg(ap, intmax_t);
     920:	9b03      	ldr	r3, [sp, #12]
     922:	3307      	adds	r3, #7
     924:	f023 0307 	bic.w	r3, r3, #7
     928:	f103 0208 	add.w	r2, r3, #8
     92c:	9203      	str	r2, [sp, #12]
     92e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     932:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     936:	e7dc      	b.n	8f2 <CONFIG_ISR_STACK_SIZE+0xf2>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     938:	9b03      	ldr	r3, [sp, #12]
     93a:	1d1a      	adds	r2, r3, #4
     93c:	9203      	str	r2, [sp, #12]
     93e:	681b      	ldr	r3, [r3, #0]
     940:	17da      	asrs	r2, r3, #31
				value->sint =
     942:	9304      	str	r3, [sp, #16]
     944:	9205      	str	r2, [sp, #20]
				break;
     946:	e7d4      	b.n	8f2 <CONFIG_ISR_STACK_SIZE+0xf2>
				value->sint = (signed char)value->sint;
     948:	f99d 3010 	ldrsb.w	r3, [sp, #16]
     94c:	17da      	asrs	r2, r3, #31
     94e:	9304      	str	r3, [sp, #16]
     950:	9205      	str	r2, [sp, #20]
     952:	e732      	b.n	7ba <z_cbvprintf_impl+0xae>
			switch (length_mod) {
     954:	1ecb      	subs	r3, r1, #3
     956:	2b04      	cmp	r3, #4
     958:	d804      	bhi.n	964 <CONFIG_ISR_STACK_SIZE+0x164>
     95a:	e8df f003 	tbb	[pc, r3]
     95e:	1f0b      	.short	0x1f0b
     960:	4135      	.short	0x4135
     962:	41          	.byte	0x41
     963:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     964:	9b03      	ldr	r3, [sp, #12]
     966:	1d1a      	adds	r2, r3, #4
     968:	9203      	str	r2, [sp, #12]
     96a:	681b      	ldr	r3, [r3, #0]
     96c:	9304      	str	r3, [sp, #16]
     96e:	2300      	movs	r3, #0
     970:	9305      	str	r3, [sp, #20]
				break;
     972:	e01e      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
				    && (conv->specifier == 'c')) {
     974:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
     978:	2b63      	cmp	r3, #99	; 0x63
     97a:	d007      	beq.n	98c <CONFIG_ISR_STACK_SIZE+0x18c>
					value->uint = va_arg(ap, unsigned long);
     97c:	9b03      	ldr	r3, [sp, #12]
     97e:	1d1a      	adds	r2, r3, #4
     980:	9203      	str	r2, [sp, #12]
     982:	681b      	ldr	r3, [r3, #0]
     984:	9304      	str	r3, [sp, #16]
     986:	2300      	movs	r3, #0
     988:	9305      	str	r3, [sp, #20]
     98a:	e012      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
					value->uint = (wchar_t)va_arg(ap,
     98c:	9b03      	ldr	r3, [sp, #12]
     98e:	1d1a      	adds	r2, r3, #4
     990:	9203      	str	r2, [sp, #12]
     992:	681b      	ldr	r3, [r3, #0]
     994:	9304      	str	r3, [sp, #16]
     996:	2300      	movs	r3, #0
     998:	9305      	str	r3, [sp, #20]
     99a:	e00a      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
					(uint_value_type)va_arg(ap,
     99c:	9b03      	ldr	r3, [sp, #12]
     99e:	3307      	adds	r3, #7
     9a0:	f023 0307 	bic.w	r3, r3, #7
     9a4:	f103 0208 	add.w	r2, r3, #8
     9a8:	9203      	str	r2, [sp, #12]
     9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     9ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
     9b2:	2901      	cmp	r1, #1
     9b4:	d01c      	beq.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
			} else if (length_mod == LENGTH_H) {
     9b6:	2902      	cmp	r1, #2
     9b8:	f47f aeff 	bne.w	7ba <z_cbvprintf_impl+0xae>
				value->uint = (unsigned short)value->uint;
     9bc:	f8bd 3010 	ldrh.w	r3, [sp, #16]
     9c0:	9304      	str	r3, [sp, #16]
     9c2:	2300      	movs	r3, #0
     9c4:	9305      	str	r3, [sp, #20]
     9c6:	e6f8      	b.n	7ba <z_cbvprintf_impl+0xae>
					(uint_value_type)va_arg(ap,
     9c8:	9b03      	ldr	r3, [sp, #12]
     9ca:	3307      	adds	r3, #7
     9cc:	f023 0307 	bic.w	r3, r3, #7
     9d0:	f103 0208 	add.w	r2, r3, #8
     9d4:	9203      	str	r2, [sp, #12]
     9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     9da:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     9de:	e7e8      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
					(uint_value_type)va_arg(ap, size_t);
     9e0:	9b03      	ldr	r3, [sp, #12]
     9e2:	1d1a      	adds	r2, r3, #4
     9e4:	9203      	str	r2, [sp, #12]
     9e6:	681b      	ldr	r3, [r3, #0]
				value->uint =
     9e8:	9304      	str	r3, [sp, #16]
     9ea:	2300      	movs	r3, #0
     9ec:	9305      	str	r3, [sp, #20]
				break;
     9ee:	e7e0      	b.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
				value->uint = (unsigned char)value->uint;
     9f0:	f89d 3010 	ldrb.w	r3, [sp, #16]
     9f4:	9304      	str	r3, [sp, #16]
     9f6:	2300      	movs	r3, #0
     9f8:	9305      	str	r3, [sp, #20]
     9fa:	e6de      	b.n	7ba <z_cbvprintf_impl+0xae>
			if (length_mod == LENGTH_UPPER_L) {
     9fc:	2908      	cmp	r1, #8
     9fe:	d00b      	beq.n	a18 <CONFIG_ISR_STACK_SIZE+0x218>
				value->dbl = va_arg(ap, double);
     a00:	9b03      	ldr	r3, [sp, #12]
     a02:	3307      	adds	r3, #7
     a04:	f023 0307 	bic.w	r3, r3, #7
     a08:	f103 0208 	add.w	r2, r3, #8
     a0c:	9203      	str	r2, [sp, #12]
     a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
     a12:	e9cd 2304 	strd	r2, r3, [sp, #16]
     a16:	e6d0      	b.n	7ba <z_cbvprintf_impl+0xae>
				value->ldbl = va_arg(ap, long double);
     a18:	9b03      	ldr	r3, [sp, #12]
     a1a:	3307      	adds	r3, #7
     a1c:	f023 0307 	bic.w	r3, r3, #7
     a20:	f103 0208 	add.w	r2, r3, #8
     a24:	9203      	str	r2, [sp, #12]
     a26:	e9d3 2300 	ldrd	r2, r3, [r3]
     a2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
     a2e:	e6c4      	b.n	7ba <z_cbvprintf_impl+0xae>
			value->ptr = va_arg(ap, void *);
     a30:	9b03      	ldr	r3, [sp, #12]
     a32:	1d1a      	adds	r2, r3, #4
     a34:	9203      	str	r2, [sp, #12]
     a36:	681b      	ldr	r3, [r3, #0]
     a38:	9304      	str	r3, [sp, #16]
     a3a:	e6be      	b.n	7ba <z_cbvprintf_impl+0xae>
			OUTS(sp, fp);
     a3c:	9f02      	ldr	r7, [sp, #8]
     a3e:	463b      	mov	r3, r7
     a40:	464a      	mov	r2, r9
     a42:	4629      	mov	r1, r5
     a44:	4630      	mov	r0, r6
     a46:	f004 fc85 	bl	5354 <outs>
     a4a:	2800      	cmp	r0, #0
     a4c:	f2c0 8125 	blt.w	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     a50:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     a52:	46b9      	mov	r9, r7
			continue;
     a54:	e662      	b.n	71c <z_cbvprintf_impl+0x10>
		case '%':
			OUTC('%');
     a56:	4629      	mov	r1, r5
     a58:	2025      	movs	r0, #37	; 0x25
     a5a:	47b0      	blx	r6
     a5c:	2800      	cmp	r0, #0
     a5e:	f2c0 811c 	blt.w	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     a62:	3401      	adds	r4, #1
		char sign = 0;
     a64:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     a66:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     a6a:	f04f 0900 	mov.w	r9, #0
			break;
     a6e:	e07f      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
		case 's': {
			bps = (const char *)value->ptr;
     a70:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
     a74:	f1ba 0f00 	cmp.w	sl, #0
     a78:	db07      	blt.n	a8a <CONFIG_ISR_STACK_SIZE+0x28a>
				len = strnlen(bps, precision);
     a7a:	4651      	mov	r1, sl
     a7c:	4648      	mov	r0, r9
     a7e:	f004 fda9 	bl	55d4 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     a82:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
     a86:	46d8      	mov	r8, fp
			precision = -1;

			break;
     a88:	e072      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
				len = strlen(bps);
     a8a:	4648      	mov	r0, r9
     a8c:	f004 fd99 	bl	55c2 <strlen>
     a90:	e7f7      	b.n	a82 <CONFIG_ISR_STACK_SIZE+0x282>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     a92:	9b04      	ldr	r3, [sp, #16]
     a94:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
     a98:	46d8      	mov	r8, fp
			bpe = buf + 1;
     a9a:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
     a9e:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
     aa2:	e065      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     aa4:	f018 0f08 	tst.w	r8, #8
     aa8:	d105      	bne.n	ab6 <CONFIG_ISR_STACK_SIZE+0x2b6>
				sign = '+';
			} else if (conv->flag_space) {
     aaa:	f018 0810 	ands.w	r8, r8, #16
     aae:	d004      	beq.n	aba <CONFIG_ISR_STACK_SIZE+0x2ba>
				sign = ' ';
     ab0:	f04f 0820 	mov.w	r8, #32
     ab4:	e001      	b.n	aba <CONFIG_ISR_STACK_SIZE+0x2ba>
				sign = '+';
     ab6:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     aba:	9a04      	ldr	r2, [sp, #16]
     abc:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
     abe:	2b00      	cmp	r3, #0
     ac0:	db02      	blt.n	ac8 <CONFIG_ISR_STACK_SIZE+0x2c8>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     ac2:	9204      	str	r2, [sp, #16]
     ac4:	9305      	str	r3, [sp, #20]
     ac6:	e008      	b.n	ada <CONFIG_ISR_STACK_SIZE+0x2da>
				value->uint = (uint_value_type)-sint;
     ac8:	4252      	negs	r2, r2
     aca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     ace:	9204      	str	r2, [sp, #16]
     ad0:	9305      	str	r3, [sp, #20]
				sign = '-';
     ad2:	f04f 082d 	mov.w	r8, #45	; 0x2d
     ad6:	e000      	b.n	ada <CONFIG_ISR_STACK_SIZE+0x2da>
		switch (conv->specifier) {
     ad8:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     ada:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     ade:	9300      	str	r3, [sp, #0]
     ae0:	ab0a      	add	r3, sp, #40	; 0x28
     ae2:	aa06      	add	r2, sp, #24
     ae4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     ae8:	f004 fbc5 	bl	5276 <encode_uint>
     aec:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     aee:	f1ba 0f00 	cmp.w	sl, #0
     af2:	db6c      	blt.n	bce <CONFIG_ISR_STACK_SIZE+0x3ce>
				size_t len = bpe - bps;
     af4:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     af8:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     afc:	f89d 2018 	ldrb.w	r2, [sp, #24]
     b00:	f36f 1286 	bfc	r2, #6, #1
     b04:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     b08:	459a      	cmp	sl, r3
     b0a:	d963      	bls.n	bd4 <CONFIG_ISR_STACK_SIZE+0x3d4>
					conv->pad0_value = precision - (int)len;
     b0c:	ebaa 0303 	sub.w	r3, sl, r3
     b10:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
     b12:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     b16:	e02b      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     b18:	9804      	ldr	r0, [sp, #16]
     b1a:	b928      	cbnz	r0, b28 <CONFIG_ISR_STACK_SIZE+0x328>
		char sign = 0;
     b1c:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     b1e:	f8df a180 	ldr.w	sl, [pc, #384]	; ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
			bps = "(nil)";
     b22:	f1aa 0905 	sub.w	r9, sl, #5
     b26:	e023      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     b28:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     b2c:	9300      	str	r3, [sp, #0]
     b2e:	ab0a      	add	r3, sp, #40	; 0x28
     b30:	aa06      	add	r2, sp, #24
     b32:	2100      	movs	r1, #0
     b34:	f004 fb9f 	bl	5276 <encode_uint>
     b38:	4681      	mov	r9, r0
				conv->altform_0c = true;
     b3a:	f89d 301a 	ldrb.w	r3, [sp, #26]
     b3e:	f043 0310 	orr.w	r3, r3, #16
     b42:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
     b46:	2378      	movs	r3, #120	; 0x78
     b48:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
     b4c:	46d8      	mov	r8, fp
				goto prec_int_pad0;
     b4e:	e7ce      	b.n	aee <CONFIG_ISR_STACK_SIZE+0x2ee>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     b50:	4622      	mov	r2, r4
     b52:	9904      	ldr	r1, [sp, #16]
     b54:	a806      	add	r0, sp, #24
     b56:	f004 fbde 	bl	5316 <store_count>
		char sign = 0;
     b5a:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     b5c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     b60:	f04f 0900 	mov.w	r9, #0
			}

			break;
     b64:	e004      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
		switch (conv->specifier) {
     b66:	46d8      	mov	r8, fp
     b68:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     b6c:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     b70:	f1b9 0f00 	cmp.w	r9, #0
     b74:	f000 808d 	beq.w	c92 <CONFIG_ISR_STACK_SIZE+0x492>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     b78:	ebaa 0309 	sub.w	r3, sl, r9
		int pad_len = 0;

		if (sign != 0) {
     b7c:	f1b8 0f00 	cmp.w	r8, #0
     b80:	d000      	beq.n	b84 <CONFIG_ISR_STACK_SIZE+0x384>
			nj_len += 1U;
     b82:	3301      	adds	r3, #1
		}

		if (conv->altform_0c) {
     b84:	f89d 201a 	ldrb.w	r2, [sp, #26]
     b88:	f012 0f10 	tst.w	r2, #16
     b8c:	d025      	beq.n	bda <CONFIG_ISR_STACK_SIZE+0x3da>
			nj_len += 2U;
     b8e:	3302      	adds	r3, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     b90:	9907      	ldr	r1, [sp, #28]
     b92:	440b      	add	r3, r1
		if (conv->pad_fp) {
     b94:	f012 0f40 	tst.w	r2, #64	; 0x40
     b98:	d001      	beq.n	b9e <CONFIG_ISR_STACK_SIZE+0x39e>
			nj_len += conv->pad0_pre_exp;
     b9a:	9a08      	ldr	r2, [sp, #32]
     b9c:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     b9e:	2f00      	cmp	r7, #0
     ba0:	dd31      	ble.n	c06 <CONFIG_ISR_STACK_SIZE+0x406>
			width -= (int)nj_len;
     ba2:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     ba4:	f89d 3018 	ldrb.w	r3, [sp, #24]
     ba8:	f013 0f04 	tst.w	r3, #4
     bac:	d12b      	bne.n	c06 <CONFIG_ISR_STACK_SIZE+0x406>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     bae:	f013 0f40 	tst.w	r3, #64	; 0x40
     bb2:	d017      	beq.n	be4 <CONFIG_ISR_STACK_SIZE+0x3e4>
					if (sign != 0) {
     bb4:	f1b8 0f00 	cmp.w	r8, #0
     bb8:	d017      	beq.n	bea <CONFIG_ISR_STACK_SIZE+0x3ea>
						OUTC(sign);
     bba:	4629      	mov	r1, r5
     bbc:	4640      	mov	r0, r8
     bbe:	47b0      	blx	r6
     bc0:	2800      	cmp	r0, #0
     bc2:	db6a      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     bc4:	3401      	adds	r4, #1
						sign = 0;
     bc6:	46d8      	mov	r8, fp
					}
					pad = '0';
     bc8:	f04f 0b30 	mov.w	fp, #48	; 0x30
     bcc:	e00f      	b.n	bee <CONFIG_ISR_STACK_SIZE+0x3ee>
		const char *bpe = buf + sizeof(buf);
     bce:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     bd2:	e7cd      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
     bd4:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     bd8:	e7ca      	b.n	b70 <CONFIG_ISR_STACK_SIZE+0x370>
		} else if (conv->altform_0) {
     bda:	f012 0f08 	tst.w	r2, #8
     bde:	d0d7      	beq.n	b90 <CONFIG_ISR_STACK_SIZE+0x390>
			nj_len += 1U;
     be0:	3301      	adds	r3, #1
     be2:	e7d5      	b.n	b90 <CONFIG_ISR_STACK_SIZE+0x390>
				char pad = ' ';
     be4:	f04f 0b20 	mov.w	fp, #32
     be8:	e001      	b.n	bee <CONFIG_ISR_STACK_SIZE+0x3ee>
					pad = '0';
     bea:	f04f 0b30 	mov.w	fp, #48	; 0x30
     bee:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     bf0:	1e5f      	subs	r7, r3, #1
     bf2:	2b00      	cmp	r3, #0
     bf4:	dd07      	ble.n	c06 <CONFIG_ISR_STACK_SIZE+0x406>
					OUTC(pad);
     bf6:	4629      	mov	r1, r5
     bf8:	4658      	mov	r0, fp
     bfa:	47b0      	blx	r6
     bfc:	2800      	cmp	r0, #0
     bfe:	db4c      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     c00:	3401      	adds	r4, #1
				while (width-- > 0) {
     c02:	463b      	mov	r3, r7
     c04:	e7f4      	b.n	bf0 <CONFIG_ISR_STACK_SIZE+0x3f0>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     c06:	f1b8 0f00 	cmp.w	r8, #0
     c0a:	d005      	beq.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
			OUTC(sign);
     c0c:	4629      	mov	r1, r5
     c0e:	4640      	mov	r0, r8
     c10:	47b0      	blx	r6
     c12:	2800      	cmp	r0, #0
     c14:	db41      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     c16:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     c18:	f89d 301a 	ldrb.w	r3, [sp, #26]
     c1c:	f3c3 1200 	ubfx	r2, r3, #4, #1
     c20:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     c24:	431a      	orrs	r2, r3
     c26:	d005      	beq.n	c34 <CONFIG_ISR_STACK_SIZE+0x434>
				OUTC('0');
     c28:	4629      	mov	r1, r5
     c2a:	2030      	movs	r0, #48	; 0x30
     c2c:	47b0      	blx	r6
     c2e:	2800      	cmp	r0, #0
     c30:	db33      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     c32:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     c34:	f89d 301a 	ldrb.w	r3, [sp, #26]
     c38:	f013 0f10 	tst.w	r3, #16
     c3c:	d006      	beq.n	c4c <CONFIG_ISR_STACK_SIZE+0x44c>
				OUTC(conv->specifier);
     c3e:	4629      	mov	r1, r5
     c40:	f89d 001b 	ldrb.w	r0, [sp, #27]
     c44:	47b0      	blx	r6
     c46:	2800      	cmp	r0, #0
     c48:	db27      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     c4a:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     c4c:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
     c4e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
     c52:	2b00      	cmp	r3, #0
     c54:	dd07      	ble.n	c66 <CONFIG_ISR_STACK_SIZE+0x466>
				OUTC('0');
     c56:	4629      	mov	r1, r5
     c58:	2030      	movs	r0, #48	; 0x30
     c5a:	47b0      	blx	r6
     c5c:	2800      	cmp	r0, #0
     c5e:	db1c      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     c60:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     c62:	4643      	mov	r3, r8
     c64:	e7f3      	b.n	c4e <CONFIG_ISR_STACK_SIZE+0x44e>
			}

			OUTS(bps, bpe);
     c66:	4653      	mov	r3, sl
     c68:	464a      	mov	r2, r9
     c6a:	4629      	mov	r1, r5
     c6c:	4630      	mov	r0, r6
     c6e:	f004 fb71 	bl	5354 <outs>
     c72:	2800      	cmp	r0, #0
     c74:	db11      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     c76:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     c78:	2f00      	cmp	r7, #0
     c7a:	dd07      	ble.n	c8c <CONFIG_ISR_STACK_SIZE+0x48c>
			OUTC(' ');
     c7c:	4629      	mov	r1, r5
     c7e:	2020      	movs	r0, #32
     c80:	47b0      	blx	r6
     c82:	2800      	cmp	r0, #0
     c84:	db09      	blt.n	c9a <CONFIG_ISR_STACK_SIZE+0x49a>
     c86:	3401      	adds	r4, #1
			--width;
     c88:	3f01      	subs	r7, #1
     c8a:	e7f5      	b.n	c78 <CONFIG_ISR_STACK_SIZE+0x478>
		fp = extract_conversion(conv, sp);
     c8c:	f8dd 9008 	ldr.w	r9, [sp, #8]
     c90:	e544      	b.n	71c <z_cbvprintf_impl+0x10>
     c92:	f8dd 9008 	ldr.w	r9, [sp, #8]
     c96:	e541      	b.n	71c <z_cbvprintf_impl+0x10>
		}
	}

	return count;
     c98:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
     c9a:	b011      	add	sp, #68	; 0x44
     c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     ca0:	00006c4d 	.word	0x00006c4d

00000ca4 <sys_reboot>:
#include <zephyr/sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     ca4:	b508      	push	{r3, lr}
     ca6:	f04f 0220 	mov.w	r2, #32
     caa:	f3ef 8311 	mrs	r3, BASEPRI
     cae:	f382 8812 	msr	BASEPRI_MAX, r2
     cb2:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     cb6:	f004 fbf4 	bl	54a2 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     cba:	4803      	ldr	r0, [pc, #12]	; (cc8 <sys_reboot+0x24>)
     cbc:	f003 ff9d 	bl	4bfa <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     cc0:	f000 fac0 	bl	1244 <arch_cpu_idle>
     cc4:	e7fc      	b.n	cc0 <sys_reboot+0x1c>
     cc6:	bf00      	nop
     cc8:	00006c50 	.word	0x00006c50

00000ccc <nrfx_coredep_delay_us>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     ccc:	b168      	cbz	r0, cea <nrfx_coredep_delay_us+0x1e>
{
     cce:	b508      	push	{r3, lr}
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     cd0:	4a06      	ldr	r2, [pc, #24]	; (cec <nrfx_coredep_delay_us+0x20>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
     cd2:	4b07      	ldr	r3, [pc, #28]	; (cf0 <nrfx_coredep_delay_us+0x24>)
     cd4:	681b      	ldr	r3, [r3, #0]
     cd6:	4907      	ldr	r1, [pc, #28]	; (cf4 <nrfx_coredep_delay_us+0x28>)
     cd8:	fba1 1303 	umull	r1, r3, r1, r3
     cdc:	0c9b      	lsrs	r3, r3, #18
    delay_cycles(cycles);
     cde:	fb00 f003 	mul.w	r0, r0, r3
     ce2:	f042 0301 	orr.w	r3, r2, #1
     ce6:	4798      	blx	r3
}
     ce8:	bd08      	pop	{r3, pc}
     cea:	4770      	bx	lr
     cec:	00006c30 	.word	0x00006c30
     cf0:	20000048 	.word	0x20000048
     cf4:	431bde83 	.word	0x431bde83

00000cf8 <nordicsemi_nrf53_init>:
     cf8:	f04f 0320 	mov.w	r3, #32
     cfc:	f3ef 8c11 	mrs	ip, BASEPRI
     d00:	f383 8812 	msr	BASEPRI_MAX, r3
     d04:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
     d08:	2101      	movs	r1, #1
     d0a:	4b12      	ldr	r3, [pc, #72]	; (d54 <nordicsemi_nrf53_init+0x5c>)
     d0c:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
     d10:	4a11      	ldr	r2, [pc, #68]	; (d58 <nordicsemi_nrf53_init+0x60>)
     d12:	2302      	movs	r3, #2
     d14:	f8c2 36d0 	str.w	r3, [r2, #1744]	; 0x6d0

#if NRF_GPIO_HAS_SEL
NRF_STATIC_INLINE void nrf_gpio_pin_control_select(uint32_t pin_number, nrf_gpio_pin_sel_t ctrl)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
     d18:	4810      	ldr	r0, [pc, #64]	; (d5c <nordicsemi_nrf53_init+0x64>)
     d1a:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
     d1e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
     d22:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
     d26:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
     d2a:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
     d2e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
     d32:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
     d36:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
     d3a:	f8c2 1704 	str.w	r1, [r2, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
     d3e:	f8c2 1904 	str.w	r1, [r2, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
     d42:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
	__asm__ volatile(
     d46:	f38c 8811 	msr	BASEPRI, ip
     d4a:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     d4e:	2000      	movs	r0, #0
     d50:	4770      	bx	lr
     d52:	bf00      	nop
     d54:	50001000 	.word	0x50001000
     d58:	50004000 	.word	0x50004000
     d5c:	50842500 	.word	0x50842500

00000d60 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
     d60:	2806      	cmp	r0, #6
     d62:	d000      	beq.n	d66 <pm_state_set+0x6>
     d64:	4770      	bx	lr
{
     d66:	b508      	push	{r3, lr}
	case PM_STATE_SOFT_OFF:
		nrf_regulators_system_off(NRF_REGULATORS);
     d68:	4801      	ldr	r0, [pc, #4]	; (d70 <pm_state_set+0x10>)
     d6a:	f004 fb12 	bl	5392 <nrf_regulators_system_off>
     d6e:	bf00      	nop
     d70:	50004000 	.word	0x50004000

00000d74 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
     d74:	f001 be86 	b.w	2a84 <SystemInit>

00000d78 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     d78:	b570      	push	{r4, r5, r6, lr}
     d7a:	4605      	mov	r5, r0
	__asm__ volatile(
     d7c:	f04f 0320 	mov.w	r3, #32
     d80:	f3ef 8611 	mrs	r6, BASEPRI
     d84:	f383 8812 	msr	BASEPRI_MAX, r3
     d88:	f3bf 8f6f 	isb	sy
     d8c:	4b0e      	ldr	r3, [pc, #56]	; (dc8 <pm_state_notify+0x50>)
     d8e:	681c      	ldr	r4, [r3, #0]
     d90:	e00d      	b.n	dae <pm_state_notify+0x36>
	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
		if (entering_state) {
			callback = notifier->state_entry;
		} else {
			callback = notifier->state_exit;
     d92:	68a2      	ldr	r2, [r4, #8]
		}

		if (callback) {
     d94:	b13a      	cbz	r2, da6 <pm_state_notify+0x2e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     d96:	4b0d      	ldr	r3, [pc, #52]	; (dcc <pm_state_notify+0x54>)
     d98:	7d1b      	ldrb	r3, [r3, #20]
     d9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
     d9e:	490c      	ldr	r1, [pc, #48]	; (dd0 <pm_state_notify+0x58>)
     da0:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
     da4:	4790      	blx	r2
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     da6:	4623      	mov	r3, r4
	return node->next;
     da8:	6824      	ldr	r4, [r4, #0]
     daa:	b104      	cbz	r4, dae <pm_state_notify+0x36>
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
     dac:	b123      	cbz	r3, db8 <pm_state_notify+0x40>
     dae:	b12c      	cbz	r4, dbc <pm_state_notify+0x44>
		if (entering_state) {
     db0:	2d00      	cmp	r5, #0
     db2:	d0ee      	beq.n	d92 <pm_state_notify+0x1a>
			callback = notifier->state_entry;
     db4:	6862      	ldr	r2, [r4, #4]
     db6:	e7ed      	b.n	d94 <pm_state_notify+0x1c>
     db8:	461c      	mov	r4, r3
     dba:	e7f8      	b.n	dae <pm_state_notify+0x36>
	__asm__ volatile(
     dbc:	f386 8811 	msr	BASEPRI, r6
     dc0:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     dc4:	bd70      	pop	{r4, r5, r6, pc}
     dc6:	bf00      	nop
     dc8:	2000033c 	.word	0x2000033c
     dcc:	2000095c 	.word	0x2000095c
     dd0:	20000330 	.word	0x20000330

00000dd4 <pm_exit_pos_ops>:
{
     dd4:	b508      	push	{r3, lr}
	if (pm_state_exit_post_ops != NULL) {
     dd6:	4b06      	ldr	r3, [pc, #24]	; (df0 <pm_exit_pos_ops+0x1c>)
     dd8:	b123      	cbz	r3, de4 <pm_exit_pos_ops+0x10>
		pm_state_exit_post_ops(info->state, info->substate_id);
     dda:	7841      	ldrb	r1, [r0, #1]
     ddc:	7800      	ldrb	r0, [r0, #0]
     dde:	f004 fadf 	bl	53a0 <pm_state_exit_post_ops>
}
     de2:	bd08      	pop	{r3, pc}
     de4:	2300      	movs	r3, #0
     de6:	f383 8811 	msr	BASEPRI, r3
     dea:	f3bf 8f6f 	isb	sy
     dee:	e7f8      	b.n	de2 <pm_exit_pos_ops+0xe>
     df0:	000053a1 	.word	0x000053a1

00000df4 <pm_system_resume>:

void pm_system_resume(void)
{
     df4:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
     df6:	4b0e      	ldr	r3, [pc, #56]	; (e30 <pm_system_resume+0x3c>)
     df8:	7d1c      	ldrb	r4, [r3, #20]
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     dfa:	4621      	mov	r1, r4
     dfc:	480d      	ldr	r0, [pc, #52]	; (e34 <pm_system_resume+0x40>)
     dfe:	f004 fad5 	bl	53ac <atomic_test_and_clear_bit>
     e02:	b900      	cbnz	r0, e06 <pm_system_resume+0x12>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
     e04:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
     e06:	0065      	lsls	r5, r4, #1
     e08:	eb04 0044 	add.w	r0, r4, r4, lsl #1
     e0c:	4e0a      	ldr	r6, [pc, #40]	; (e38 <pm_system_resume+0x44>)
     e0e:	eb06 0080 	add.w	r0, r6, r0, lsl #2
     e12:	f7ff ffdf 	bl	dd4 <pm_exit_pos_ops>
		pm_state_notify(false);
     e16:	2000      	movs	r0, #0
     e18:	f7ff ffae 	bl	d78 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e1c:	192b      	adds	r3, r5, r4
     e1e:	0099      	lsls	r1, r3, #2
     e20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
     e24:	2200      	movs	r2, #0
     e26:	5072      	str	r2, [r6, r1]
     e28:	605a      	str	r2, [r3, #4]
     e2a:	609a      	str	r2, [r3, #8]
}
     e2c:	e7ea      	b.n	e04 <pm_system_resume+0x10>
     e2e:	bf00      	nop
     e30:	2000095c 	.word	0x2000095c
     e34:	20000344 	.word	0x20000344
     e38:	20000330 	.word	0x20000330

00000e3c <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
     e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e3e:	4605      	mov	r5, r0
	uint8_t id = CURRENT_CPU;
     e40:	4b38      	ldr	r3, [pc, #224]	; (f24 <pm_system_suspend+0xe8>)
     e42:	7d1c      	ldrb	r4, [r3, #20]
	__asm__ volatile(
     e44:	f04f 0320 	mov.w	r3, #32
     e48:	f3ef 8611 	mrs	r6, BASEPRI
     e4c:	f383 8812 	msr	BASEPRI_MAX, r3
     e50:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
     e54:	eb04 0244 	add.w	r2, r4, r4, lsl #1
     e58:	4b33      	ldr	r3, [pc, #204]	; (f28 <pm_system_suspend+0xec>)
     e5a:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
     e5e:	2b00      	cmp	r3, #0
     e60:	d039      	beq.n	ed6 <pm_system_suspend+0x9a>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
     e62:	4b32      	ldr	r3, [pc, #200]	; (f2c <pm_system_suspend+0xf0>)
     e64:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
     e68:	4f2f      	ldr	r7, [pc, #188]	; (f28 <pm_system_suspend+0xec>)
     e6a:	ea4f 0e82 	mov.w	lr, r2, lsl #2
     e6e:	eb07 0382 	add.w	r3, r7, r2, lsl #2
     e72:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     e76:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
     e7a:	2300      	movs	r3, #0
     e7c:	f807 300e 	strb.w	r3, [r7, lr]
	__asm__ volatile(
     e80:	f386 8811 	msr	BASEPRI, r6
     e84:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     e88:	eb04 0344 	add.w	r3, r4, r4, lsl #1
     e8c:	4a27      	ldr	r2, [pc, #156]	; (f2c <pm_system_suspend+0xf0>)
     e8e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
     e92:	2b00      	cmp	r3, #0
     e94:	d044      	beq.n	f20 <pm_system_suspend+0xe4>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
     e96:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
     e9a:	d12b      	bne.n	ef4 <pm_system_suspend+0xb8>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     e9c:	f002 ffd8 	bl	3e50 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     ea0:	2001      	movs	r0, #1
     ea2:	f7ff ff69 	bl	d78 <pm_state_notify>
	atomic_set_bit(z_post_ops_required, id);
     ea6:	4621      	mov	r1, r4
     ea8:	4821      	ldr	r0, [pc, #132]	; (f30 <pm_system_suspend+0xf4>)
     eaa:	f004 fa97 	bl	53dc <atomic_set_bit>
	if (pm_state_set != NULL) {
     eae:	4b21      	ldr	r3, [pc, #132]	; (f34 <pm_system_suspend+0xf8>)
     eb0:	b15b      	cbz	r3, eca <pm_system_suspend+0x8e>
		pm_state_set(info->state, info->substate_id);
     eb2:	4a1e      	ldr	r2, [pc, #120]	; (f2c <pm_system_suspend+0xf0>)
     eb4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
     eb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     ebc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
     ec0:	7859      	ldrb	r1, [r3, #1]
     ec2:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
     ec6:	f7ff ff4b 	bl	d60 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
     eca:	f7ff ff93 	bl	df4 <pm_system_resume>
	k_sched_unlock();
     ece:	f003 f9c1 	bl	4254 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
     ed2:	2001      	movs	r0, #1
}
     ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		info = pm_policy_next_state(id, ticks);
     ed6:	4601      	mov	r1, r0
     ed8:	4620      	mov	r0, r4
     eda:	f000 f831 	bl	f40 <pm_policy_next_state>
		if (info != NULL) {
     ede:	2800      	cmp	r0, #0
     ee0:	d0ce      	beq.n	e80 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
     ee2:	eb04 0144 	add.w	r1, r4, r4, lsl #1
     ee6:	4b11      	ldr	r3, [pc, #68]	; (f2c <pm_system_suspend+0xf0>)
     ee8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     eec:	c807      	ldmia	r0, {r0, r1, r2}
     eee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
     ef2:	e7c5      	b.n	e80 <pm_system_suspend+0x44>
		     k_us_to_ticks_ceil32(
     ef4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
     ef8:	4b0c      	ldr	r3, [pc, #48]	; (f2c <pm_system_suspend+0xf0>)
     efa:	eb03 0382 	add.w	r3, r3, r2, lsl #2
     efe:	6898      	ldr	r0, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     f00:	0c41      	lsrs	r1, r0, #17
     f02:	03c0      	lsls	r0, r0, #15
     f04:	4b0c      	ldr	r3, [pc, #48]	; (f38 <pm_system_suspend+0xfc>)
     f06:	18c0      	adds	r0, r0, r3
     f08:	4a0c      	ldr	r2, [pc, #48]	; (f3c <pm_system_suspend+0x100>)
     f0a:	f04f 0300 	mov.w	r3, #0
     f0e:	f141 0100 	adc.w	r1, r1, #0
     f12:	f7ff f91f 	bl	154 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
     f16:	2101      	movs	r1, #1
     f18:	1a28      	subs	r0, r5, r0
     f1a:	f005 fcaa 	bl	6872 <z_set_timeout_expiry>
     f1e:	e7bd      	b.n	e9c <pm_system_suspend+0x60>
		return false;
     f20:	2000      	movs	r0, #0
     f22:	e7d7      	b.n	ed4 <pm_system_suspend+0x98>
     f24:	2000095c 	.word	0x2000095c
     f28:	20000324 	.word	0x20000324
     f2c:	20000330 	.word	0x20000330
     f30:	20000344 	.word	0x20000344
     f34:	00000d61 	.word	0x00000d61
     f38:	000f423f 	.word	0x000f423f
     f3c:	000f4240 	.word	0x000f4240

00000f40 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
     f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     f44:	b082      	sub	sp, #8
     f46:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     f48:	a901      	add	r1, sp, #4
     f4a:	f000 f845 	bl	fd8 <pm_state_cpu_get_all>

	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f4e:	1e44      	subs	r4, r0, #1
     f50:	b224      	sxth	r4, r4
     f52:	e007      	b.n	f64 <pm_policy_next_state+0x24>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
		    (exit_latency >= max_latency_ticks)) {
			continue;
		}

		if ((ticks == K_TICKS_FOREVER) ||
     f54:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
     f58:	d033      	beq.n	fc2 <pm_policy_next_state+0x82>
		    (ticks >= (min_residency + exit_latency))) {
     f5a:	4480      	add	r8, r0
		if ((ticks == K_TICKS_FOREVER) ||
     f5c:	45b0      	cmp	r8, r6
     f5e:	d930      	bls.n	fc2 <pm_policy_next_state+0x82>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f60:	3c01      	subs	r4, #1
     f62:	b224      	sxth	r4, r4
     f64:	2c00      	cmp	r4, #0
     f66:	db2b      	blt.n	fc0 <pm_policy_next_state+0x80>
		const struct pm_state_info *state = &cpu_states[i];
     f68:	9b01      	ldr	r3, [sp, #4]
     f6a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
     f6e:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state, state->substate_id)) {
     f72:	7869      	ldrb	r1, [r5, #1]
     f74:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
     f78:	f004 fa3f 	bl	53fa <pm_policy_state_lock_is_active>
     f7c:	2800      	cmp	r0, #0
     f7e:	d1ef      	bne.n	f60 <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
     f80:	6868      	ldr	r0, [r5, #4]
     f82:	0c41      	lsrs	r1, r0, #17
     f84:	03c0      	lsls	r0, r0, #15
     f86:	4f11      	ldr	r7, [pc, #68]	; (fcc <pm_policy_next_state+0x8c>)
     f88:	19c0      	adds	r0, r0, r7
     f8a:	4a11      	ldr	r2, [pc, #68]	; (fd0 <pm_policy_next_state+0x90>)
     f8c:	f04f 0300 	mov.w	r3, #0
     f90:	f141 0100 	adc.w	r1, r1, #0
     f94:	f7ff f8de 	bl	154 <__aeabi_uldivmod>
     f98:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
     f9a:	68ab      	ldr	r3, [r5, #8]
     f9c:	0c59      	lsrs	r1, r3, #17
     f9e:	03db      	lsls	r3, r3, #15
     fa0:	19d8      	adds	r0, r3, r7
     fa2:	4a0b      	ldr	r2, [pc, #44]	; (fd0 <pm_policy_next_state+0x90>)
     fa4:	f04f 0300 	mov.w	r3, #0
     fa8:	f141 0100 	adc.w	r1, r1, #0
     fac:	f7ff f8d2 	bl	154 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     fb0:	4b08      	ldr	r3, [pc, #32]	; (fd4 <pm_policy_next_state+0x94>)
     fb2:	681b      	ldr	r3, [r3, #0]
     fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
     fb8:	d0cc      	beq.n	f54 <pm_policy_next_state+0x14>
     fba:	4283      	cmp	r3, r0
     fbc:	d8ca      	bhi.n	f54 <pm_policy_next_state+0x14>
     fbe:	e7cf      	b.n	f60 <pm_policy_next_state+0x20>
			return state;
		}
	}

	return NULL;
     fc0:	2500      	movs	r5, #0
}
     fc2:	4628      	mov	r0, r5
     fc4:	b002      	add	sp, #8
     fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     fca:	bf00      	nop
     fcc:	000f423f 	.word	0x000f423f
     fd0:	000f4240 	.word	0x000f4240
     fd4:	20000004 	.word	0x20000004

00000fd8 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
     fd8:	b908      	cbnz	r0, fde <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
     fda:	4b02      	ldr	r3, [pc, #8]	; (fe4 <pm_state_cpu_get_all+0xc>)
     fdc:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
     fde:	2000      	movs	r0, #0
     fe0:	4770      	bx	lr
     fe2:	bf00      	nop
     fe4:	00006c7c 	.word	0x00006c7c

00000fe8 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
     fe8:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
     fea:	4802      	ldr	r0, [pc, #8]	; (ff4 <nrf_cc3xx_platform_abort_init+0xc>)
     fec:	f003 fc50 	bl	4890 <nrf_cc3xx_platform_set_abort>
}
     ff0:	bd08      	pop	{r3, pc}
     ff2:	bf00      	nop
     ff4:	00006c7c 	.word	0x00006c7c

00000ff8 <mutex_flags_unknown>:
                    NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_HW_MUTEX :
                    NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID
};

static bool mutex_flags_unknown(uint32_t flags){
    switch(flags){
     ff8:	f5b0 0f68 	cmp.w	r0, #15204352	; 0xe80000
     ffc:	d017      	beq.n	102e <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x2e>
     ffe:	d80c      	bhi.n	101a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1a>
    1000:	f640 63ba 	movw	r3, #3770	; 0xeba
    1004:	4298      	cmp	r0, r3
    1006:	d014      	beq.n	1032 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x32>
    1008:	f5b0 3f68 	cmp.w	r0, #237568	; 0x3a000
    100c:	d013      	beq.n	1036 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x36>
    100e:	283a      	cmp	r0, #58	; 0x3a
    1010:	d001      	beq.n	1016 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x16>
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID:
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_HW_MUTEX:
        case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
            return false;
        default:
            return true;
    1012:	2001      	movs	r0, #1
    1014:	4770      	bx	lr
    switch(flags){
    1016:	2000      	movs	r0, #0
    1018:	4770      	bx	lr
    101a:	4b09      	ldr	r3, [pc, #36]	; (1040 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x40>)
    101c:	4298      	cmp	r0, r3
    101e:	d00c      	beq.n	103a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x3a>
    1020:	4b08      	ldr	r3, [pc, #32]	; (1044 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x44>)
    1022:	4298      	cmp	r0, r3
    1024:	d001      	beq.n	102a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x2a>
            return true;
    1026:	2001      	movs	r0, #1
    }
}
    1028:	4770      	bx	lr
    switch(flags){
    102a:	2000      	movs	r0, #0
    102c:	4770      	bx	lr
    102e:	2000      	movs	r0, #0
    1030:	4770      	bx	lr
    1032:	2000      	movs	r0, #0
    1034:	4770      	bx	lr
    1036:	2000      	movs	r0, #0
    1038:	4770      	bx	lr
    103a:	2000      	movs	r0, #0
    103c:	4770      	bx	lr
    103e:	bf00      	nop
    1040:	3a00003a 	.word	0x3a00003a
    1044:	a95c5f2c 	.word	0xa95c5f2c

00001048 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1048:	b328      	cbz	r0, 1096 <mutex_unlock_platform+0x4e>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    104a:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    104c:	6843      	ldr	r3, [r0, #4]
    104e:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    1052:	d00a      	beq.n	106a <mutex_unlock_platform+0x22>
    1054:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    1058:	d014      	beq.n	1084 <mutex_unlock_platform+0x3c>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    105a:	4912      	ldr	r1, [pc, #72]	; (10a4 <mutex_unlock_platform+0x5c>)
    105c:	428b      	cmp	r3, r1
    105e:	d01f      	beq.n	10a0 <mutex_unlock_platform+0x58>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    1060:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    1062:	f002 fdd9 	bl	3c18 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1066:	2000      	movs	r0, #0
    1068:	e014      	b.n	1094 <mutex_unlock_platform+0x4c>
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    106a:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    106c:	2200      	movs	r2, #0
    106e:	e8d3 1fef 	ldaex	r1, [r3]
    1072:	2901      	cmp	r1, #1
    1074:	d103      	bne.n	107e <mutex_unlock_platform+0x36>
    1076:	e8c3 2fe0 	stlex	r0, r2, [r3]
    107a:	2800      	cmp	r0, #0
    107c:	d1f7      	bne.n	106e <mutex_unlock_platform+0x26>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    107e:	d10d      	bne.n	109c <mutex_unlock_platform+0x54>
    1080:	4610      	mov	r0, r2
    1082:	e007      	b.n	1094 <mutex_unlock_platform+0x4c>
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    1084:	6803      	ldr	r3, [r0, #0]
    1086:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    1088:	f503 7380 	add.w	r3, r3, #256	; 0x100
    108c:	2000      	movs	r0, #0
    108e:	4a06      	ldr	r2, [pc, #24]	; (10a8 <mutex_unlock_platform+0x60>)
    1090:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    }
}
    1094:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1096:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    109a:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    109c:	4803      	ldr	r0, [pc, #12]	; (10ac <mutex_unlock_platform+0x64>)
    109e:	e7f9      	b.n	1094 <mutex_unlock_platform+0x4c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    10a0:	4803      	ldr	r0, [pc, #12]	; (10b0 <mutex_unlock_platform+0x68>)
    10a2:	e7f7      	b.n	1094 <mutex_unlock_platform+0x4c>
    10a4:	a95c5f2c 	.word	0xa95c5f2c
    10a8:	50030000 	.word	0x50030000
    10ac:	ffff8fe9 	.word	0xffff8fe9
    10b0:	ffff8fea 	.word	0xffff8fea

000010b4 <mutex_lock_platform>:
    if(mutex == NULL) {
    10b4:	b388      	cbz	r0, 111a <mutex_lock_platform+0x66>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    10b6:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    10b8:	6843      	ldr	r3, [r0, #4]
    10ba:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    10be:	d00f      	beq.n	10e0 <mutex_lock_platform+0x2c>
    10c0:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    10c4:	d019      	beq.n	10fa <mutex_lock_platform+0x46>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    10c6:	4916      	ldr	r1, [pc, #88]	; (1120 <mutex_lock_platform+0x6c>)
    10c8:	428b      	cmp	r3, r1
    10ca:	d024      	beq.n	1116 <mutex_lock_platform+0x62>
        p_mutex = (struct k_mutex *)mutex->mutex;
    10cc:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    10ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    10d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    10d6:	f002 fd1b 	bl	3b10 <z_impl_k_mutex_lock>
        if (ret == 0) {
    10da:	b168      	cbz	r0, 10f8 <mutex_lock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    10dc:	4811      	ldr	r0, [pc, #68]	; (1124 <mutex_lock_platform+0x70>)
    10de:	e00b      	b.n	10f8 <mutex_lock_platform+0x44>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    10e0:	6803      	ldr	r3, [r0, #0]
    10e2:	2201      	movs	r2, #1
    10e4:	e8d3 1fef 	ldaex	r1, [r3]
    10e8:	2900      	cmp	r1, #0
    10ea:	d103      	bne.n	10f4 <mutex_lock_platform+0x40>
    10ec:	e8c3 2fe0 	stlex	r0, r2, [r3]
    10f0:	2800      	cmp	r0, #0
    10f2:	d1f7      	bne.n	10e4 <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    10f4:	d10b      	bne.n	110e <mutex_lock_platform+0x5a>
    10f6:	2000      	movs	r0, #0
}
    10f8:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    10fa:	6803      	ldr	r3, [r0, #0]
    10fc:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    10fe:	f503 7380 	add.w	r3, r3, #256	; 0x100
    1102:	4a09      	ldr	r2, [pc, #36]	; (1128 <mutex_lock_platform+0x74>)
    1104:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1108:	b91b      	cbnz	r3, 1112 <mutex_lock_platform+0x5e>
    110a:	2000      	movs	r0, #0
    110c:	e7f4      	b.n	10f8 <mutex_lock_platform+0x44>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    110e:	4805      	ldr	r0, [pc, #20]	; (1124 <mutex_lock_platform+0x70>)
    1110:	e7f2      	b.n	10f8 <mutex_lock_platform+0x44>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1112:	4804      	ldr	r0, [pc, #16]	; (1124 <mutex_lock_platform+0x70>)
    1114:	e7f0      	b.n	10f8 <mutex_lock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1116:	4805      	ldr	r0, [pc, #20]	; (112c <mutex_lock_platform+0x78>)
    1118:	e7ee      	b.n	10f8 <mutex_lock_platform+0x44>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    111a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    111e:	4770      	bx	lr
    1120:	a95c5f2c 	.word	0xa95c5f2c
    1124:	ffff8fe9 	.word	0xffff8fe9
    1128:	50030000 	.word	0x50030000
    112c:	ffff8fea 	.word	0xffff8fea

00001130 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1130:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1132:	4604      	mov	r4, r0
    1134:	b1a8      	cbz	r0, 1162 <mutex_free_platform+0x32>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1136:	6863      	ldr	r3, [r4, #4]
    1138:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    113c:	d010      	beq.n	1160 <mutex_free_platform+0x30>
    113e:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    1142:	d00d      	beq.n	1160 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1144:	4a0c      	ldr	r2, [pc, #48]	; (1178 <mutex_free_platform+0x48>)
    1146:	4293      	cmp	r3, r2
    1148:	d00a      	beq.n	1160 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    114a:	f413 6f68 	tst.w	r3, #3712	; 0xe80
    114e:	d00d      	beq.n	116c <mutex_free_platform+0x3c>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1150:	4621      	mov	r1, r4
    1152:	480a      	ldr	r0, [pc, #40]	; (117c <mutex_free_platform+0x4c>)
    1154:	f005 f9cc 	bl	64f0 <k_mem_slab_free>
        mutex->mutex = NULL;
    1158:	2300      	movs	r3, #0
    115a:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    115c:	4b06      	ldr	r3, [pc, #24]	; (1178 <mutex_free_platform+0x48>)
    115e:	6063      	str	r3, [r4, #4]
}
    1160:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    1162:	4b07      	ldr	r3, [pc, #28]	; (1180 <mutex_free_platform+0x50>)
    1164:	685b      	ldr	r3, [r3, #4]
    1166:	4807      	ldr	r0, [pc, #28]	; (1184 <mutex_free_platform+0x54>)
    1168:	4798      	blx	r3
    116a:	e7e4      	b.n	1136 <mutex_free_platform+0x6>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    116c:	2214      	movs	r2, #20
    116e:	2100      	movs	r1, #0
    1170:	6820      	ldr	r0, [r4, #0]
    1172:	f004 fa68 	bl	5646 <memset>
    1176:	e7f1      	b.n	115c <mutex_free_platform+0x2c>
    1178:	a95c5f2c 	.word	0xa95c5f2c
    117c:	20000848 	.word	0x20000848
    1180:	200000d4 	.word	0x200000d4
    1184:	00006c84 	.word	0x00006c84

00001188 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1188:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    118a:	4604      	mov	r4, r0
    118c:	b368      	cbz	r0, 11ea <mutex_init_platform+0x62>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    118e:	6860      	ldr	r0, [r4, #4]
    1190:	f5b0 3f68 	cmp.w	r0, #237568	; 0x3a000
    1194:	d028      	beq.n	11e8 <mutex_init_platform+0x60>
    1196:	f5b0 0f68 	cmp.w	r0, #15204352	; 0xe80000
    119a:	d025      	beq.n	11e8 <mutex_init_platform+0x60>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    119c:	4b17      	ldr	r3, [pc, #92]	; (11fc <mutex_init_platform+0x74>)
    119e:	4298      	cmp	r0, r3
    11a0:	d028      	beq.n	11f4 <mutex_init_platform+0x6c>
        mutex_flags_unknown(mutex->flags)) {
    11a2:	f7ff ff29 	bl	ff8 <mutex_flags_unknown>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    11a6:	b1c0      	cbz	r0, 11da <mutex_init_platform+0x52>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    11a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    11ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    11b0:	4621      	mov	r1, r4
    11b2:	4813      	ldr	r0, [pc, #76]	; (1200 <mutex_init_platform+0x78>)
    11b4:	f002 fb7e 	bl	38b4 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    11b8:	b908      	cbnz	r0, 11be <mutex_init_platform+0x36>
    11ba:	6823      	ldr	r3, [r4, #0]
    11bc:	b91b      	cbnz	r3, 11c6 <mutex_init_platform+0x3e>
            platform_abort_apis.abort_fn(
    11be:	4b11      	ldr	r3, [pc, #68]	; (1204 <mutex_init_platform+0x7c>)
    11c0:	685b      	ldr	r3, [r3, #4]
    11c2:	4811      	ldr	r0, [pc, #68]	; (1208 <mutex_init_platform+0x80>)
    11c4:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    11c6:	2214      	movs	r2, #20
    11c8:	2100      	movs	r1, #0
    11ca:	6820      	ldr	r0, [r4, #0]
    11cc:	f004 fa3b 	bl	5646 <memset>
        mutex->flags = 0;
    11d0:	2300      	movs	r3, #0
    11d2:	6063      	str	r3, [r4, #4]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    11d4:	f44f 6368 	mov.w	r3, #3712	; 0xe80
    11d8:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    11da:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    11dc:	f005 f9f4 	bl	65c8 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    11e0:	6863      	ldr	r3, [r4, #4]
    11e2:	f043 033a 	orr.w	r3, r3, #58	; 0x3a
    11e6:	6063      	str	r3, [r4, #4]
}
    11e8:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    11ea:	4b06      	ldr	r3, [pc, #24]	; (1204 <mutex_init_platform+0x7c>)
    11ec:	685b      	ldr	r3, [r3, #4]
    11ee:	4807      	ldr	r0, [pc, #28]	; (120c <mutex_init_platform+0x84>)
    11f0:	4798      	blx	r3
    11f2:	e7cc      	b.n	118e <mutex_init_platform+0x6>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    11f4:	6823      	ldr	r3, [r4, #0]
    11f6:	2b00      	cmp	r3, #0
    11f8:	d1d3      	bne.n	11a2 <mutex_init_platform+0x1a>
    11fa:	e7d5      	b.n	11a8 <mutex_init_platform+0x20>
    11fc:	a95c5f2c 	.word	0xa95c5f2c
    1200:	20000848 	.word	0x20000848
    1204:	200000d4 	.word	0x200000d4
    1208:	00006cac 	.word	0x00006cac
    120c:	00006c84 	.word	0x00006c84

00001210 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1210:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1212:	2340      	movs	r3, #64	; 0x40
    1214:	2214      	movs	r2, #20
    1216:	4904      	ldr	r1, [pc, #16]	; (1228 <nrf_cc3xx_platform_mutex_init+0x18>)
    1218:	4804      	ldr	r0, [pc, #16]	; (122c <nrf_cc3xx_platform_mutex_init+0x1c>)
    121a:	f005 f95b 	bl	64d4 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    121e:	4904      	ldr	r1, [pc, #16]	; (1230 <nrf_cc3xx_platform_mutex_init+0x20>)
    1220:	4804      	ldr	r0, [pc, #16]	; (1234 <nrf_cc3xx_platform_mutex_init+0x24>)
    1222:	f003 fba7 	bl	4974 <nrf_cc3xx_platform_set_mutexes>
}
    1226:	bd08      	pop	{r3, pc}
    1228:	20000348 	.word	0x20000348
    122c:	20000848 	.word	0x20000848
    1230:	00006cdc 	.word	0x00006cdc
    1234:	00006cf0 	.word	0x00006cf0

00001238 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1238:	4901      	ldr	r1, [pc, #4]	; (1240 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    123a:	2210      	movs	r2, #16
	str	r2, [r1]
    123c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    123e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1240:	e000ed10 	.word	0xe000ed10

00001244 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1244:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1246:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1248:	f380 8811 	msr	BASEPRI, r0
	isb
    124c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1250:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1254:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1256:	b662      	cpsie	i
	isb
    1258:	f3bf 8f6f 	isb	sy

	bx	lr
    125c:	4770      	bx	lr
    125e:	bf00      	nop

00001260 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1260:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1262:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1264:	f381 8811 	msr	BASEPRI, r1

	wfe
    1268:	bf20      	wfe

	msr	BASEPRI, r0
    126a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    126e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1270:	4770      	bx	lr
    1272:	bf00      	nop

00001274 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1274:	2800      	cmp	r0, #0
    1276:	db07      	blt.n	1288 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1278:	f000 021f 	and.w	r2, r0, #31
    127c:	0940      	lsrs	r0, r0, #5
    127e:	2301      	movs	r3, #1
    1280:	4093      	lsls	r3, r2
    1282:	4a02      	ldr	r2, [pc, #8]	; (128c <__NVIC_EnableIRQ+0x18>)
    1284:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
    1288:	4770      	bx	lr
    128a:	bf00      	nop
    128c:	e000e100 	.word	0xe000e100

00001290 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1290:	2800      	cmp	r0, #0
    1292:	db08      	blt.n	12a6 <__NVIC_SetPriority+0x16>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1294:	0149      	lsls	r1, r1, #5
    1296:	b2c9      	uxtb	r1, r1
    1298:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    129c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    12a0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    12a4:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    12a6:	f000 000f 	and.w	r0, r0, #15
    12aa:	0149      	lsls	r1, r1, #5
    12ac:	b2c9      	uxtb	r1, r1
    12ae:	4b01      	ldr	r3, [pc, #4]	; (12b4 <__NVIC_SetPriority+0x24>)
    12b0:	5419      	strb	r1, [r3, r0]
  }
}
    12b2:	4770      	bx	lr
    12b4:	e000ed14 	.word	0xe000ed14

000012b8 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    12b8:	0942      	lsrs	r2, r0, #5
    12ba:	4b05      	ldr	r3, [pc, #20]	; (12d0 <arch_irq_is_enabled+0x18>)
    12bc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    12c0:	f000 001f 	and.w	r0, r0, #31
    12c4:	2301      	movs	r3, #1
    12c6:	fa03 f000 	lsl.w	r0, r3, r0
}
    12ca:	4010      	ands	r0, r2
    12cc:	4770      	bx	lr
    12ce:	bf00      	nop
    12d0:	e000e100 	.word	0xe000e100

000012d4 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    12d4:	bf30      	wfi
    b z_SysNmiOnReset
    12d6:	f7ff bffd 	b.w	12d4 <z_SysNmiOnReset>
    12da:	bf00      	nop

000012dc <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    12dc:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    12de:	4b0b      	ldr	r3, [pc, #44]	; (130c <z_arm_prep_c+0x30>)
    12e0:	4a0b      	ldr	r2, [pc, #44]	; (1310 <z_arm_prep_c+0x34>)
    12e2:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    12e6:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    12e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    12ec:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    12f0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    12f4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    12f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    12fc:	f002 fa26 	bl	374c <z_bss_zero>
	z_data_copy();
    1300:	f003 f900 	bl	4504 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1304:	f000 f9f8 	bl	16f8 <z_arm_interrupt_init>
	z_cstart();
    1308:	f002 fa7c 	bl	3804 <z_cstart>
    130c:	e000ed00 	.word	0xe000ed00
    1310:	00000000 	.word	0x00000000

00001314 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1314:	4a0a      	ldr	r2, [pc, #40]	; (1340 <arch_swap+0x2c>)
    1316:	6893      	ldr	r3, [r2, #8]
    1318:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    131c:	4909      	ldr	r1, [pc, #36]	; (1344 <arch_swap+0x30>)
    131e:	6809      	ldr	r1, [r1, #0]
    1320:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1324:	4908      	ldr	r1, [pc, #32]	; (1348 <arch_swap+0x34>)
    1326:	684b      	ldr	r3, [r1, #4]
    1328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    132c:	604b      	str	r3, [r1, #4]
    132e:	2300      	movs	r3, #0
    1330:	f383 8811 	msr	BASEPRI, r3
    1334:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1338:	6893      	ldr	r3, [r2, #8]
}
    133a:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    133e:	4770      	bx	lr
    1340:	2000095c 	.word	0x2000095c
    1344:	00006e48 	.word	0x00006e48
    1348:	e000ed00 	.word	0xe000ed00

0000134c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    134c:	4914      	ldr	r1, [pc, #80]	; (13a0 <z_arm_pendsv+0x54>)
    ldr r2, [r1, #_kernel_offset_to_current]
    134e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1350:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1354:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1356:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    135a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    135e:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1360:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1364:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1368:	4f0e      	ldr	r7, [pc, #56]	; (13a4 <z_arm_pendsv+0x58>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    136a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    136e:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1370:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1372:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1374:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    1378:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    137a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    137e:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1382:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1386:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    138a:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    138e:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    1392:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    1394:	f004 f858 	bl	5448 <configure_builtin_stack_guard>
    pop {r2, lr}
    1398:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    139c:	4770      	bx	lr
    139e:	0000      	.short	0x0000
    ldr r1, =_kernel
    13a0:	2000095c 	.word	0x2000095c
    ldr v4, =_SCS_ICSR
    13a4:	e000ed04 	.word	0xe000ed04

000013a8 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    13a8:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    13ac:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    13ae:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    13b2:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    13b6:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    13b8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    13bc:	2902      	cmp	r1, #2
    beq _oops
    13be:	d0ff      	beq.n	13c0 <_oops>

000013c0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    13c0:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    13c2:	f004 f824 	bl	540e <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    13c6:	bd01      	pop	{r0, pc}

000013c8 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    13c8:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    13ca:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    13ce:	490e      	ldr	r1, [pc, #56]	; (1408 <arch_new_thread+0x40>)
    13d0:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    13d4:	f021 0101 	bic.w	r1, r1, #1
    13d8:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    13dc:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    13e0:	9b01      	ldr	r3, [sp, #4]
    13e2:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    13e6:	9b02      	ldr	r3, [sp, #8]
    13e8:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    13ec:	9b03      	ldr	r3, [sp, #12]
    13ee:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    13f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    13f6:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe = (struct __basic_sf *)
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
    13fa:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    13fc:	2300      	movs	r3, #0
    13fe:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1402:	bc10      	pop	{r4}
    1404:	4770      	bx	lr
    1406:	bf00      	nop
    1408:	00004c17 	.word	0x00004c17

0000140c <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    140c:	4b09      	ldr	r3, [pc, #36]	; (1434 <arch_switch_to_main_thread+0x28>)
    140e:	6098      	str	r0, [r3, #8]
#endif

#if defined(CONFIG_BUILTIN_STACK_GUARD)
	/* Set PSPLIM register for built-in stack guarding of main thread. */
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
	__set_PSPLIM(main_thread->stack_info.start);
    1410:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    1414:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1418:	4610      	mov	r0, r2
    141a:	f381 8809 	msr	PSP, r1
    141e:	2100      	movs	r1, #0
    1420:	b663      	cpsie	if
    1422:	f381 8811 	msr	BASEPRI, r1
    1426:	f3bf 8f6f 	isb	sy
    142a:	2200      	movs	r2, #0
    142c:	2300      	movs	r3, #0
    142e:	f003 fbf2 	bl	4c16 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1432:	bf00      	nop
    1434:	2000095c 	.word	0x2000095c

00001438 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1438:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    143a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    143c:	4a0b      	ldr	r2, [pc, #44]	; (146c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    143e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1440:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1442:	bf1e      	ittt	ne
	movne	r1, #0
    1444:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1446:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1448:	f005 f8a2 	blne	6590 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    144c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    144e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1452:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1456:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    145a:	4905      	ldr	r1, [pc, #20]	; (1470 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    145c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    145e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1460:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1462:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1466:	4903      	ldr	r1, [pc, #12]	; (1474 <_isr_wrapper+0x3c>)
	bx r1
    1468:	4708      	bx	r1
    146a:	0000      	.short	0x0000
	ldr r2, =_kernel
    146c:	2000095c 	.word	0x2000095c
	ldr r1, =_sw_isr_table
    1470:	00006998 	.word	0x00006998
	ldr r1, =z_arm_int_exit
    1474:	00001479 	.word	0x00001479

00001478 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1478:	4b04      	ldr	r3, [pc, #16]	; (148c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    147a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    147c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    147e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1480:	d003      	beq.n	148a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1482:	4903      	ldr	r1, [pc, #12]	; (1490 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1488:	600a      	str	r2, [r1, #0]

0000148a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    148a:	4770      	bx	lr
	ldr r3, =_kernel
    148c:	2000095c 	.word	0x2000095c
	ldr r1, =_SCS_ICSR
    1490:	e000ed04 	.word	0xe000ed04

00001494 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1494:	b510      	push	{r4, lr}
    1496:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1498:	4b18      	ldr	r3, [pc, #96]	; (14fc <mem_manage_fault+0x68>)
    149a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    149c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    149e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14a0:	f013 0f02 	tst.w	r3, #2
    14a4:	d00b      	beq.n	14be <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    14a6:	4b15      	ldr	r3, [pc, #84]	; (14fc <mem_manage_fault+0x68>)
    14a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    14aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14ac:	f013 0f80 	tst.w	r3, #128	; 0x80
    14b0:	d005      	beq.n	14be <mem_manage_fault+0x2a>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    14b2:	b121      	cbz	r1, 14be <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    14b4:	4a11      	ldr	r2, [pc, #68]	; (14fc <mem_manage_fault+0x68>)
    14b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    14b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    14bc:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    14be:	4b0f      	ldr	r3, [pc, #60]	; (14fc <mem_manage_fault+0x68>)
    14c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    14c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    14c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14c6:	f013 0f10 	tst.w	r3, #16
    14ca:	d101      	bne.n	14d0 <mem_manage_fault+0x3c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    14cc:	4b0b      	ldr	r3, [pc, #44]	; (14fc <mem_manage_fault+0x68>)
    14ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    14d0:	4b0a      	ldr	r3, [pc, #40]	; (14fc <mem_manage_fault+0x68>)
    14d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14d4:	f013 0f20 	tst.w	r3, #32
    14d8:	d004      	beq.n	14e4 <mem_manage_fault+0x50>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    14da:	4a08      	ldr	r2, [pc, #32]	; (14fc <mem_manage_fault+0x68>)
    14dc:	6a53      	ldr	r3, [r2, #36]	; 0x24
    14de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    14e2:	6253      	str	r3, [r2, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    14e4:	4a05      	ldr	r2, [pc, #20]	; (14fc <mem_manage_fault+0x68>)
    14e6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    14e8:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    14ec:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    14ee:	2101      	movs	r1, #1
    14f0:	f003 ffaf 	bl	5452 <memory_fault_recoverable>
    14f4:	7020      	strb	r0, [r4, #0]

	return reason;
}
    14f6:	2000      	movs	r0, #0
    14f8:	bd10      	pop	{r4, pc}
    14fa:	bf00      	nop
    14fc:	e000ed00 	.word	0xe000ed00

00001500 <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    1500:	b510      	push	{r4, lr}
    1502:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1504:	4b12      	ldr	r3, [pc, #72]	; (1550 <bus_fault+0x50>)
    1506:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1508:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    150a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    150c:	f413 7f00 	tst.w	r3, #512	; 0x200
    1510:	d00b      	beq.n	152a <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1512:	4b0f      	ldr	r3, [pc, #60]	; (1550 <bus_fault+0x50>)
    1514:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1518:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    151c:	d005      	beq.n	152a <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    151e:	b121      	cbz	r1, 152a <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1520:	4a0b      	ldr	r2, [pc, #44]	; (1550 <bus_fault+0x50>)
    1522:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1524:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    1528:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    152a:	4b09      	ldr	r3, [pc, #36]	; (1550 <bus_fault+0x50>)
    152c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    152e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1530:	f413 7f80 	tst.w	r3, #256	; 0x100
    1534:	d101      	bne.n	153a <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1536:	4b06      	ldr	r3, [pc, #24]	; (1550 <bus_fault+0x50>)
    1538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    153a:	4a05      	ldr	r2, [pc, #20]	; (1550 <bus_fault+0x50>)
    153c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    153e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    1542:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1544:	2101      	movs	r1, #1
    1546:	f003 ff84 	bl	5452 <memory_fault_recoverable>
    154a:	7020      	strb	r0, [r4, #0]

	return reason;
}
    154c:	2000      	movs	r0, #0
    154e:	bd10      	pop	{r4, pc}
    1550:	e000ed00 	.word	0xe000ed00

00001554 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1554:	4b0a      	ldr	r3, [pc, #40]	; (1580 <usage_fault+0x2c>)
    1556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1558:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    155a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    155c:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    1560:	d10b      	bne.n	157a <usage_fault+0x26>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1562:	4b07      	ldr	r3, [pc, #28]	; (1580 <usage_fault+0x2c>)
    1564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1566:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1568:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    156a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    156c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    156e:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1572:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1576:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    1578:	4770      	bx	lr
		reason = K_ERR_STACK_CHK_FAIL;
    157a:	2002      	movs	r0, #2
    157c:	e7f1      	b.n	1562 <usage_fault+0xe>
    157e:	bf00      	nop
    1580:	e000ed00 	.word	0xe000ed00

00001584 <z_arm_is_synchronous_svc>:
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

static inline bool z_arm_is_synchronous_svc(z_arch_esf_t *esf)
{
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    1584:	6981      	ldr	r1, [r0, #24]
	/* Note: ARMv6-M does not support CCR.BFHFNMIGN so this access
	 * could generate a fault if the pc was invalid.
	 */
	uint16_t fault_insn = *(ret_addr - 1);
#else
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    1586:	4b0d      	ldr	r3, [pc, #52]	; (15bc <z_arm_is_synchronous_svc+0x38>)
    1588:	695a      	ldr	r2, [r3, #20]
    158a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    158e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1594:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();

	uint16_t fault_insn = *(ret_addr - 1);
    1598:	f831 1c02 	ldrh.w	r1, [r1, #-2]

	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    159c:	695a      	ldr	r2, [r3, #20]
    159e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    15a2:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    15a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    15a8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
#endif /* ARMV6_M_ARMV8_M_BASELINE && !ARMV8_M_BASELINE */

	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    15ac:	f64d 7302 	movw	r3, #57090	; 0xdf02
    15b0:	4299      	cmp	r1, r3
    15b2:	d001      	beq.n	15b8 <z_arm_is_synchronous_svc+0x34>
		((fault_insn & 0x00ff) == _SVC_CALL_RUNTIME_EXCEPT)) {
		return true;
	}
#undef _SVC_OPCODE
	return false;
    15b4:	2000      	movs	r0, #0
    15b6:	4770      	bx	lr
		return true;
    15b8:	2001      	movs	r0, #1
}
    15ba:	4770      	bx	lr
    15bc:	e000ed00 	.word	0xe000ed00

000015c0 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    15c0:	b538      	push	{r3, r4, r5, lr}
    15c2:	4605      	mov	r5, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    15c4:	2300      	movs	r3, #0
    15c6:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    15c8:	4b1a      	ldr	r3, [pc, #104]	; (1634 <hard_fault+0x74>)
    15ca:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    15cc:	f010 0002 	ands.w	r0, r0, #2
    15d0:	d12d      	bne.n	162e <hard_fault+0x6e>
    15d2:	460c      	mov	r4, r1
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    15d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    15d6:	2b00      	cmp	r3, #0
    15d8:	db2a      	blt.n	1630 <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    15da:	4b16      	ldr	r3, [pc, #88]	; (1634 <hard_fault+0x74>)
    15dc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    15de:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
    15e2:	d025      	beq.n	1630 <hard_fault+0x70>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
    15e4:	4628      	mov	r0, r5
    15e6:	f7ff ffcd 	bl	1584 <z_arm_is_synchronous_svc>
    15ea:	b108      	cbz	r0, 15f0 <hard_fault+0x30>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
    15ec:	6828      	ldr	r0, [r5, #0]
    15ee:	e01f      	b.n	1630 <hard_fault+0x70>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    15f0:	4b10      	ldr	r3, [pc, #64]	; (1634 <hard_fault+0x74>)
    15f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15f4:	f013 0fff 	tst.w	r3, #255	; 0xff
    15f8:	d10d      	bne.n	1616 <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    15fa:	4b0e      	ldr	r3, [pc, #56]	; (1634 <hard_fault+0x74>)
    15fc:	6a98      	ldr	r0, [r3, #40]	; 0x28
    15fe:	f410 407f 	ands.w	r0, r0, #65280	; 0xff00
    1602:	d10e      	bne.n	1622 <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    1604:	4b0b      	ldr	r3, [pc, #44]	; (1634 <hard_fault+0x74>)
    1606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    160c:	d310      	bcc.n	1630 <hard_fault+0x70>
			reason = usage_fault(esf);
    160e:	4628      	mov	r0, r5
    1610:	f7ff ffa0 	bl	1554 <usage_fault>
    1614:	e00c      	b.n	1630 <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    1616:	4622      	mov	r2, r4
    1618:	2101      	movs	r1, #1
    161a:	4628      	mov	r0, r5
    161c:	f7ff ff3a 	bl	1494 <mem_manage_fault>
    1620:	e006      	b.n	1630 <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    1622:	4622      	mov	r2, r4
    1624:	2101      	movs	r1, #1
    1626:	4628      	mov	r0, r5
    1628:	f7ff ff6a 	bl	1500 <bus_fault>
    162c:	e000      	b.n	1630 <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    162e:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    1630:	bd38      	pop	{r3, r4, r5, pc}
    1632:	bf00      	nop
    1634:	e000ed00 	.word	0xe000ed00

00001638 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1638:	b570      	push	{r4, r5, r6, lr}
    163a:	b08a      	sub	sp, #40	; 0x28
    163c:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    163e:	4b22      	ldr	r3, [pc, #136]	; (16c8 <z_arm_fault+0x90>)
    1640:	6859      	ldr	r1, [r3, #4]
    1642:	f3c1 0108 	ubfx	r1, r1, #0, #9
    1646:	2300      	movs	r3, #0
    1648:	f383 8811 	msr	BASEPRI, r3
    164c:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1650:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1654:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1658:	d115      	bne.n	1686 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    165a:	f002 030c 	and.w	r3, r2, #12
    165e:	2b08      	cmp	r3, #8
    1660:	d014      	beq.n	168c <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1662:	f012 0f08 	tst.w	r2, #8
    1666:	d00b      	beq.n	1680 <z_arm_fault+0x48>
	*nested_exc = false;
    1668:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    166a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    166e:	4620      	mov	r0, r4
    1670:	f003 fef4 	bl	545c <fault_handle>
    1674:	4605      	mov	r5, r0
	if (recoverable) {
    1676:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    167a:	b153      	cbz	r3, 1692 <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    167c:	b00a      	add	sp, #40	; 0x28
    167e:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    1680:	4604      	mov	r4, r0
			*nested_exc = true;
    1682:	2601      	movs	r6, #1
    1684:	e7f1      	b.n	166a <z_arm_fault+0x32>
	*nested_exc = false;
    1686:	2600      	movs	r6, #0
		return NULL;
    1688:	4634      	mov	r4, r6
    168a:	e7ee      	b.n	166a <z_arm_fault+0x32>
	*nested_exc = false;
    168c:	2600      	movs	r6, #0
		return NULL;
    168e:	4634      	mov	r4, r6
    1690:	e7eb      	b.n	166a <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1692:	2220      	movs	r2, #32
    1694:	4621      	mov	r1, r4
    1696:	a801      	add	r0, sp, #4
    1698:	f003 ffa6 	bl	55e8 <memcpy>
	if (nested_exc) {
    169c:	b14e      	cbz	r6, 16b2 <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    169e:	9b08      	ldr	r3, [sp, #32]
    16a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
    16a4:	b95a      	cbnz	r2, 16be <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    16a6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    16aa:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    16ae:	9308      	str	r3, [sp, #32]
    16b0:	e005      	b.n	16be <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    16b2:	9b08      	ldr	r3, [sp, #32]
    16b4:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    16b8:	f023 0301 	bic.w	r3, r3, #1
    16bc:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    16be:	a901      	add	r1, sp, #4
    16c0:	4628      	mov	r0, r5
    16c2:	f003 fea0 	bl	5406 <z_arm_fatal_error>
    16c6:	e7d9      	b.n	167c <z_arm_fault+0x44>
    16c8:	e000ed00 	.word	0xe000ed00

000016cc <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    16cc:	4b04      	ldr	r3, [pc, #16]	; (16e0 <z_arm_fault_init+0x14>)
    16ce:	695a      	ldr	r2, [r3, #20]
    16d0:	f042 0210 	orr.w	r2, r2, #16
    16d4:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    16d6:	695a      	ldr	r2, [r3, #20]
    16d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    16dc:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    16de:	4770      	bx	lr
    16e0:	e000ed00 	.word	0xe000ed00

000016e4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    16e4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    16e8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    16ec:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    16ee:	4672      	mov	r2, lr
	bl z_arm_fault
    16f0:	f7ff ffa2 	bl	1638 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    16f4:	bd01      	pop	{r0, pc}
    16f6:	bf00      	nop

000016f8 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    16f8:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    16fa:	e007      	b.n	170c <z_arm_interrupt_init+0x14>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    16fc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1700:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    1704:	2120      	movs	r1, #32
    1706:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    170a:	3201      	adds	r2, #1
    170c:	2a44      	cmp	r2, #68	; 0x44
    170e:	dc09      	bgt.n	1724 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    1710:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    1712:	2b00      	cmp	r3, #0
    1714:	daf2      	bge.n	16fc <z_arm_interrupt_init+0x4>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1716:	f003 030f 	and.w	r3, r3, #15
    171a:	4903      	ldr	r1, [pc, #12]	; (1728 <z_arm_interrupt_init+0x30>)
    171c:	4419      	add	r1, r3
    171e:	2320      	movs	r3, #32
    1720:	760b      	strb	r3, [r1, #24]
    1722:	e7f2      	b.n	170a <z_arm_interrupt_init+0x12>
	}
}
    1724:	4770      	bx	lr
    1726:	bf00      	nop
    1728:	e000ecfc 	.word	0xe000ecfc

0000172c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_DEBUG_THREAD_INFO)
    /* Clear z_sys_post_kernel flag for RTOS aware debuggers */
    movs.n r0, #0
    172c:	2000      	movs	r0, #0
    ldr r1, =z_sys_post_kernel
    172e:	4915      	ldr	r1, [pc, #84]	; (1784 <__start+0x58>)
    strb r0, [r1]
    1730:	7008      	strb	r0, [r1, #0]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1732:	2000      	movs	r0, #0
    msr CONTROL, r0
    1734:	f380 8814 	msr	CONTROL, r0
    isb
    1738:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    173c:	2000      	movs	r0, #0
    msr MSPLIM, r0
    173e:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    1742:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1746:	f7ff fb15 	bl	d74 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    174a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    174c:	490e      	ldr	r1, [pc, #56]	; (1788 <__start+0x5c>)
    str r0, [r1]
    174e:	6008      	str	r0, [r1, #0]
    dsb
    1750:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1754:	480d      	ldr	r0, [pc, #52]	; (178c <__start+0x60>)
    msr msp, r0
    1756:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    175a:	f000 f841 	bl	17e0 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    175e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1760:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1764:	480a      	ldr	r0, [pc, #40]	; (1790 <__start+0x64>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1766:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    176a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    176c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1770:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1774:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1776:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1778:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    177c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1780:	f7ff fdac 	bl	12dc <z_arm_prep_c>
    ldr r1, =z_sys_post_kernel
    1784:	20000b73 	.word	0x20000b73
    ldr r1, =_SCS_MPU_CTRL
    1788:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    178c:	200018b8 	.word	0x200018b8
    ldr r0, =z_interrupt_stacks
    1790:	20000b78 	.word	0x20000b78

00001794 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
    1794:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1798:	4905      	ldr	r1, [pc, #20]	; (17b0 <__NVIC_SystemReset+0x1c>)
    179a:	68ca      	ldr	r2, [r1, #12]
    179c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    17a0:	4b04      	ldr	r3, [pc, #16]	; (17b4 <__NVIC_SystemReset+0x20>)
    17a2:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    17a4:	60cb      	str	r3, [r1, #12]
    17a6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    17aa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    17ac:	e7fd      	b.n	17aa <__NVIC_SystemReset+0x16>
    17ae:	bf00      	nop
    17b0:	e000ed00 	.word	0xe000ed00
    17b4:	05fa0004 	.word	0x05fa0004

000017b8 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    17b8:	4b08      	ldr	r3, [pc, #32]	; (17dc <z_arm_clear_arm_mpu_config+0x24>)
    17ba:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    17be:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    17c2:	2300      	movs	r3, #0
    17c4:	e006      	b.n	17d4 <z_arm_clear_arm_mpu_config+0x1c>
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
    17c6:	4a05      	ldr	r2, [pc, #20]	; (17dc <z_arm_clear_arm_mpu_config+0x24>)
    17c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  mpu->RLAR = 0U;
    17cc:	2100      	movs	r1, #0
    17ce:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    17d2:	3301      	adds	r3, #1
    17d4:	4283      	cmp	r3, r0
    17d6:	dbf6      	blt.n	17c6 <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    17d8:	4770      	bx	lr
    17da:	bf00      	nop
    17dc:	e000ed00 	.word	0xe000ed00

000017e0 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    17e0:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    17e2:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    17e4:	2400      	movs	r4, #0
    17e6:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    17ea:	f7ff ffe5 	bl	17b8 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    17ee:	4623      	mov	r3, r4
    17f0:	e008      	b.n	1804 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    17f2:	f103 0120 	add.w	r1, r3, #32
    17f6:	4a0e      	ldr	r2, [pc, #56]	; (1830 <z_arm_init_arch_hw_at_boot+0x50>)
    17f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    17fc:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1800:	3301      	adds	r3, #1
    1802:	b2db      	uxtb	r3, r3
    1804:	2b0f      	cmp	r3, #15
    1806:	d9f4      	bls.n	17f2 <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    1808:	2300      	movs	r3, #0
    180a:	e008      	b.n	181e <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    180c:	f103 0160 	add.w	r1, r3, #96	; 0x60
    1810:	4a07      	ldr	r2, [pc, #28]	; (1830 <z_arm_init_arch_hw_at_boot+0x50>)
    1812:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1816:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    181a:	3301      	adds	r3, #1
    181c:	b2db      	uxtb	r3, r3
    181e:	2b0f      	cmp	r3, #15
    1820:	d9f4      	bls.n	180c <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    1822:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1824:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1828:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    182c:	bd10      	pop	{r4, pc}
    182e:	bf00      	nop
    1830:	e000e100 	.word	0xe000e100

00001834 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    1834:	b508      	push	{r3, lr}
	if (_current == thread) {
    1836:	4b0a      	ldr	r3, [pc, #40]	; (1860 <z_impl_k_thread_abort+0x2c>)
    1838:	689b      	ldr	r3, [r3, #8]
    183a:	4283      	cmp	r3, r0
    183c:	d002      	beq.n	1844 <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    183e:	f002 fe29 	bl	4494 <z_thread_abort>
}
    1842:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1844:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1848:	2b00      	cmp	r3, #0
    184a:	d0f8      	beq.n	183e <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    184c:	4b05      	ldr	r3, [pc, #20]	; (1864 <z_impl_k_thread_abort+0x30>)
    184e:	685a      	ldr	r2, [r3, #4]
    1850:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1854:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    1856:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1858:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    185c:	625a      	str	r2, [r3, #36]	; 0x24
    185e:	e7ee      	b.n	183e <z_impl_k_thread_abort+0xa>
    1860:	2000095c 	.word	0x2000095c
    1864:	e000ed00 	.word	0xe000ed00

00001868 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1868:	b510      	push	{r4, lr}
    186a:	b084      	sub	sp, #16
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    186c:	4c0a      	ldr	r4, [pc, #40]	; (1898 <z_arm_configure_static_mpu_regions+0x30>)
    186e:	4623      	mov	r3, r4
    1870:	4a0a      	ldr	r2, [pc, #40]	; (189c <z_arm_configure_static_mpu_regions+0x34>)
    1872:	2101      	movs	r1, #1
    1874:	480a      	ldr	r0, [pc, #40]	; (18a0 <z_arm_configure_static_mpu_regions+0x38>)
    1876:	f003 fe82 	bl	557e <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    187a:	2300      	movs	r3, #0
    187c:	9301      	str	r3, [sp, #4]
    187e:	9302      	str	r3, [sp, #8]
    1880:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    1882:	4b08      	ldr	r3, [pc, #32]	; (18a4 <z_arm_configure_static_mpu_regions+0x3c>)
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1884:	9301      	str	r3, [sp, #4]
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    1886:	1ae4      	subs	r4, r4, r3
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1888:	9402      	str	r4, [sp, #8]
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    188a:	2101      	movs	r1, #1
    188c:	a801      	add	r0, sp, #4
    188e:	f003 fe7a 	bl	5586 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1892:	b004      	add	sp, #16
    1894:	bd10      	pop	{r4, pc}
    1896:	bf00      	nop
    1898:	20070000 	.word	0x20070000
    189c:	20000000 	.word	0x20000000
    18a0:	00006d00 	.word	0x00006d00
    18a4:	20000190 	.word	0x20000190

000018a8 <mpu_init>:
static struct dynamic_region_info dyn_reg_info[MPU_DYNAMIC_REGION_AREAS_NUM];
#if defined(CONFIG_CPU_CORTEX_M23) || defined(CONFIG_CPU_CORTEX_M33) || \
	defined(CONFIG_CPU_CORTEX_M55)
static inline void mpu_set_mair0(uint32_t mair0)
{
	MPU->MAIR0 = mair0;
    18a8:	4b02      	ldr	r3, [pc, #8]	; (18b4 <mpu_init+0xc>)
    18aa:	4a03      	ldr	r2, [pc, #12]	; (18b8 <mpu_init+0x10>)
    18ac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
{
	/* Configure the cache-ability attributes for all the
	 * different types of memory regions.
	 */
	mpu_set_mair0(MPU_MAIR_ATTRS);
}
    18b0:	4770      	bx	lr
    18b2:	bf00      	nop
    18b4:	e000ed00 	.word	0xe000ed00
    18b8:	0044ffaa 	.word	0x0044ffaa

000018bc <mpu_set_region>:
	MPU->RNR = rnr;
    18bc:	4b03      	ldr	r3, [pc, #12]	; (18cc <mpu_set_region+0x10>)
    18be:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	MPU->RBAR = rbar;
    18c2:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
	MPU->RLAR = rlar;
    18c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
static void mpu_set_region(uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
	mpu_set_rnr(rnr);
	mpu_set_rbar(rbar);
	mpu_set_rlar(rlar);
}
    18ca:	4770      	bx	lr
    18cc:	e000ed00 	.word	0xe000ed00

000018d0 <mpu_region_get_conf>:
	MPU->RNR = rnr;
    18d0:	4b0e      	ldr	r3, [pc, #56]	; (190c <mpu_region_get_conf+0x3c>)
    18d2:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
    18d6:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RBAR;
    18da:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
static inline void mpu_region_get_access_attr(const uint32_t index,
	arm_mpu_region_attr_t *attr)
{
	mpu_set_rnr(index);

	attr->rbar = mpu_get_rbar() &
    18de:	7a0a      	ldrb	r2, [r1, #8]
    18e0:	f360 0204 	bfi	r2, r0, #0, #5
    18e4:	720a      	strb	r2, [r1, #8]
	return MPU->RLAR;
    18e6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
		(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk);
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    18ea:	f3c2 0242 	ubfx	r2, r2, #1, #3
    18ee:	7a08      	ldrb	r0, [r1, #8]
    18f0:	f362 1047 	bfi	r0, r2, #5, #3
    18f4:	7208      	strb	r0, [r1, #8]
	return MPU->RBAR;
    18f6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	 * - Access Permissions
	 */
	mpu_region_get_access_attr(index, &region_conf->attr);

	/* Region base address */
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    18fa:	f022 021f 	bic.w	r2, r2, #31
    18fe:	600a      	str	r2, [r1, #0]
	return MPU->RLAR;
    1900:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0

	/* Region limit address */
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
    1904:	f023 031f 	bic.w	r3, r3, #31
    1908:	60cb      	str	r3, [r1, #12]
}
    190a:	4770      	bx	lr
    190c:	e000ed00 	.word	0xe000ed00

00001910 <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    1910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1914:	b087      	sub	sp, #28
    1916:	4681      	mov	r9, r0
    1918:	9100      	str	r1, [sp, #0]
    191a:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    191c:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    191e:	2700      	movs	r7, #0
    1920:	e034      	b.n	198c <mpu_configure_regions_and_partition+0x7c>
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;

		if ((regions[i].start == u_reg_base) &&
    1922:	45d8      	cmp	r8, fp
    1924:	d165      	bne.n	19f2 <mpu_configure_regions_and_partition+0xe2>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    1926:	4629      	mov	r1, r5
    1928:	b2c0      	uxtb	r0, r0
    192a:	f003 fdf8 	bl	551e <mpu_configure_region>
    192e:	e02c      	b.n	198a <mpu_configure_regions_and_partition+0x7a>
	MPU->RNR = rnr;
    1930:	4a58      	ldr	r2, [pc, #352]	; (1a94 <mpu_configure_regions_and_partition+0x184>)
    1932:	f8c2 6098 	str.w	r6, [r2, #152]	; 0x98
	return MPU->RBAR;
    1936:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
    193a:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
    193e:	f021 011f 	bic.w	r1, r1, #31
    1942:	430b      	orrs	r3, r1
	MPU->RBAR = rbar;
    1944:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1948:	4629      	mov	r1, r5
    194a:	b2e0      	uxtb	r0, r4
    194c:	f003 fde7 	bl	551e <mpu_configure_region>
    1950:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1952:	f110 0f16 	cmn.w	r0, #22
    1956:	f000 8096 	beq.w	1a86 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    195a:	3401      	adds	r4, #1
    195c:	e015      	b.n	198a <mpu_configure_regions_and_partition+0x7a>
			 * underlying region; the end of the underlying
			 * region needs to be set to the start of the
			 * new region.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    195e:	3b01      	subs	r3, #1
	MPU->RNR = rnr;
    1960:	494c      	ldr	r1, [pc, #304]	; (1a94 <mpu_configure_regions_and_partition+0x184>)
    1962:	f8c1 6098 	str.w	r6, [r1, #152]	; 0x98
	return MPU->RLAR;
    1966:	f8d1 20a0 	ldr.w	r2, [r1, #160]	; 0xa0
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    196a:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    196e:	f023 031f 	bic.w	r3, r3, #31
    1972:	4313      	orrs	r3, r2
	MPU->RLAR = rlar;
    1974:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1978:	4629      	mov	r1, r5
    197a:	b2e0      	uxtb	r0, r4
    197c:	f003 fdcf 	bl	551e <mpu_configure_region>
    1980:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1982:	f110 0f16 	cmn.w	r0, #22
    1986:	d07e      	beq.n	1a86 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    1988:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    198a:	3701      	adds	r7, #1
    198c:	9b00      	ldr	r3, [sp, #0]
    198e:	429f      	cmp	r7, r3
    1990:	da79      	bge.n	1a86 <mpu_configure_regions_and_partition+0x176>
		if (regions[i].size == 0U) {
    1992:	eb07 0547 	add.w	r5, r7, r7, lsl #1
    1996:	ea4f 0a85 	mov.w	sl, r5, lsl #2
    199a:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    199e:	686e      	ldr	r6, [r5, #4]
    19a0:	2e00      	cmp	r6, #0
    19a2:	d0f2      	beq.n	198a <mpu_configure_regions_and_partition+0x7a>
		if (do_sanity_check &&
    19a4:	9b01      	ldr	r3, [sp, #4]
    19a6:	b123      	cbz	r3, 19b2 <mpu_configure_regions_and_partition+0xa2>
			(!mpu_partition_is_valid(&regions[i]))) {
    19a8:	4628      	mov	r0, r5
    19aa:	f003 fd9b 	bl	54e4 <mpu_partition_is_valid>
		if (do_sanity_check &&
    19ae:	2800      	cmp	r0, #0
    19b0:	d065      	beq.n	1a7e <mpu_configure_regions_and_partition+0x16e>
			get_region_index(regions[i].start, regions[i].size);
    19b2:	4631      	mov	r1, r6
    19b4:	f859 000a 	ldr.w	r0, [r9, sl]
    19b8:	f003 fdd0 	bl	555c <get_region_index>
    19bc:	4606      	mov	r6, r0
		if ((u_reg_index == -EINVAL) ||
    19be:	f110 0f16 	cmn.w	r0, #22
    19c2:	d05f      	beq.n	1a84 <mpu_configure_regions_and_partition+0x174>
    19c4:	42a0      	cmp	r0, r4
    19c6:	da62      	bge.n	1a8e <mpu_configure_regions_and_partition+0x17e>
	MPU->RNR = rnr;
    19c8:	4b32      	ldr	r3, [pc, #200]	; (1a94 <mpu_configure_regions_and_partition+0x184>)
    19ca:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RBAR;
    19ce:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    19d2:	f022 021f 	bic.w	r2, r2, #31
	MPU->RNR = rnr;
    19d6:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	return MPU->RLAR;
    19da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    19de:	f043 081f 	orr.w	r8, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    19e2:	f859 300a 	ldr.w	r3, [r9, sl]
    19e6:	6869      	ldr	r1, [r5, #4]
    19e8:	4419      	add	r1, r3
    19ea:	f101 3bff 	add.w	fp, r1, #4294967295	; 0xffffffff
		if ((regions[i].start == u_reg_base) &&
    19ee:	429a      	cmp	r2, r3
    19f0:	d097      	beq.n	1922 <mpu_configure_regions_and_partition+0x12>
		} else if (regions[i].start == u_reg_base) {
    19f2:	429a      	cmp	r2, r3
    19f4:	d09c      	beq.n	1930 <mpu_configure_regions_and_partition+0x20>
		} else if (reg_last == u_reg_last) {
    19f6:	45d8      	cmp	r8, fp
    19f8:	d0b1      	beq.n	195e <mpu_configure_regions_and_partition+0x4e>
			/* The new regions lies strictly inside the
			 * underlying region, which needs to split
			 * into two regions.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    19fa:	3b01      	subs	r3, #1
	MPU->RNR = rnr;
    19fc:	4925      	ldr	r1, [pc, #148]	; (1a94 <mpu_configure_regions_and_partition+0x184>)
    19fe:	f8c1 6098 	str.w	r6, [r1, #152]	; 0x98
	return MPU->RLAR;
    1a02:	f8d1 20a0 	ldr.w	r2, [r1, #160]	; 0xa0
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    1a06:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    1a0a:	f023 031f 	bic.w	r3, r3, #31
    1a0e:	4313      	orrs	r3, r2
	MPU->RLAR = rlar;
    1a10:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1a14:	4629      	mov	r1, r5
    1a16:	b2e0      	uxtb	r0, r4
    1a18:	f003 fd81 	bl	551e <mpu_configure_region>
    1a1c:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    1a1e:	f110 0f16 	cmn.w	r0, #22
    1a22:	d030      	beq.n	1a86 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}
			reg_index++;
    1a24:	3001      	adds	r0, #1
	MPU->RNR = rnr;
    1a26:	4b1b      	ldr	r3, [pc, #108]	; (1a94 <mpu_configure_regions_and_partition+0x184>)
    1a28:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98
	return MPU->RBAR;
    1a2c:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
    1a30:	f89d 2010 	ldrb.w	r2, [sp, #16]
    1a34:	f361 0204 	bfi	r2, r1, #0, #5
    1a38:	f88d 2010 	strb.w	r2, [sp, #16]
	return MPU->RLAR;
    1a3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    1a40:	f3c3 0342 	ubfx	r3, r3, #1, #3
    1a44:	b2d2      	uxtb	r2, r2
    1a46:	f363 1247 	bfi	r2, r3, #5, #3
    1a4a:	f88d 2010 	strb.w	r2, [sp, #16]
			 */
			struct arm_mpu_region fill_region;

			mpu_region_get_access_attr(u_reg_index,
				&fill_region.attr);
			fill_region.base = regions[i].start +
    1a4e:	f859 300a 	ldr.w	r3, [r9, sl]
				regions[i].size;
    1a52:	686a      	ldr	r2, [r5, #4]
			fill_region.base = regions[i].start +
    1a54:	4413      	add	r3, r2
    1a56:	9302      	str	r3, [sp, #8]
			fill_region.attr.r_limit =
			REGION_LIMIT_ADDR((regions[i].start +
    1a58:	f023 031f 	bic.w	r3, r3, #31
    1a5c:	eba8 080b 	sub.w	r8, r8, fp
    1a60:	4443      	add	r3, r8
    1a62:	3b01      	subs	r3, #1
    1a64:	f023 031f 	bic.w	r3, r3, #31
			fill_region.attr.r_limit =
    1a68:	9305      	str	r3, [sp, #20]
				regions[i].size), (u_reg_last - reg_last));

			reg_index =
				region_allocate_and_init(reg_index,
    1a6a:	a902      	add	r1, sp, #8
    1a6c:	b2c0      	uxtb	r0, r0
    1a6e:	f003 fd4b 	bl	5508 <region_allocate_and_init>
    1a72:	4604      	mov	r4, r0
					(const struct arm_mpu_region *)
						&fill_region);

			if (reg_index == -EINVAL) {
    1a74:	f110 0f16 	cmn.w	r0, #22
    1a78:	d005      	beq.n	1a86 <mpu_configure_regions_and_partition+0x176>
				return reg_index;
			}

			reg_index++;
    1a7a:	3401      	adds	r4, #1
    1a7c:	e785      	b.n	198a <mpu_configure_regions_and_partition+0x7a>
			return -EINVAL;
    1a7e:	f06f 0415 	mvn.w	r4, #21
    1a82:	e000      	b.n	1a86 <mpu_configure_regions_and_partition+0x176>
			return -EINVAL;
    1a84:	4604      	mov	r4, r0
		}
	}

	return reg_index;
}
    1a86:	4620      	mov	r0, r4
    1a88:	b007      	add	sp, #28
    1a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    1a8e:	f06f 0415 	mvn.w	r4, #21
    1a92:	e7f8      	b.n	1a86 <mpu_configure_regions_and_partition+0x176>
    1a94:	e000ed00 	.word	0xe000ed00

00001a98 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    1a98:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    1a9a:	4c03      	ldr	r4, [pc, #12]	; (1aa8 <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    1a9c:	2301      	movs	r3, #1
    1a9e:	7822      	ldrb	r2, [r4, #0]
    1aa0:	f7ff ff36 	bl	1910 <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1aa4:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    1aa6:	bd10      	pop	{r4, pc}
    1aa8:	20000b70 	.word	0x20000b70

00001aac <mpu_mark_areas_for_dynamic_regions>:
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
		const struct z_arm_mpu_partition dyn_region_areas[],
		const uint8_t dyn_region_areas_num)
{
    1aac:	b570      	push	{r4, r5, r6, lr}
    1aae:	4605      	mov	r5, r0
    1ab0:	460e      	mov	r6, r1
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1ab2:	2400      	movs	r4, #0
    1ab4:	e000      	b.n	1ab8 <mpu_mark_areas_for_dynamic_regions+0xc>
    1ab6:	3401      	adds	r4, #1
    1ab8:	42a6      	cmp	r6, r4
    1aba:	dd1e      	ble.n	1afa <mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1abc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1ac0:	009a      	lsls	r2, r3, #2
    1ac2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    1ac6:	6859      	ldr	r1, [r3, #4]
    1ac8:	2900      	cmp	r1, #0
    1aca:	d0f4      	beq.n	1ab6 <mpu_mark_areas_for_dynamic_regions+0xa>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    1acc:	58a8      	ldr	r0, [r5, r2]
    1ace:	f003 fd45 	bl	555c <get_region_index>
		dyn_reg_info[i].index =
    1ad2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    1ad6:	4a0b      	ldr	r2, [pc, #44]	; (1b04 <mpu_mark_areas_for_dynamic_regions+0x58>)
    1ad8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1adc:	f110 0f16 	cmn.w	r0, #22
    1ae0:	d00c      	beq.n	1afc <mpu_mark_areas_for_dynamic_regions+0x50>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1ae2:	4b09      	ldr	r3, [pc, #36]	; (1b08 <mpu_mark_areas_for_dynamic_regions+0x5c>)
    1ae4:	781b      	ldrb	r3, [r3, #0]
    1ae6:	4298      	cmp	r0, r3
    1ae8:	da09      	bge.n	1afe <mpu_mark_areas_for_dynamic_regions+0x52>

			return -EINVAL;
		}

		/* Store default configuration */
		mpu_region_get_conf(dyn_reg_info[i].index,
    1aea:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    1aee:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1af2:	3104      	adds	r1, #4
    1af4:	f7ff feec 	bl	18d0 <mpu_region_get_conf>
    1af8:	e7dd      	b.n	1ab6 <mpu_mark_areas_for_dynamic_regions+0xa>
			&dyn_reg_info[i].region_conf);
	}

	return 0;
    1afa:	2000      	movs	r0, #0
}
    1afc:	bd70      	pop	{r4, r5, r6, pc}
			return -EINVAL;
    1afe:	f06f 0015 	mvn.w	r0, #21
    1b02:	e7fb      	b.n	1afc <mpu_mark_areas_for_dynamic_regions+0x50>
    1b04:	20000864 	.word	0x20000864
    1b08:	20000b70 	.word	0x20000b70

00001b0c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1b0c:	4b04      	ldr	r3, [pc, #16]	; (1b20 <arm_core_mpu_enable+0x14>)
    1b0e:	2205      	movs	r2, #5
    1b10:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1b14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b18:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1b1c:	4770      	bx	lr
    1b1e:	bf00      	nop
    1b20:	e000ed00 	.word	0xe000ed00

00001b24 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1b24:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1b28:	4b02      	ldr	r3, [pc, #8]	; (1b34 <arm_core_mpu_disable+0x10>)
    1b2a:	2200      	movs	r2, #0
    1b2c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1b30:	4770      	bx	lr
    1b32:	bf00      	nop
    1b34:	e000ed00 	.word	0xe000ed00

00001b38 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    1b38:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1b3a:	4b0e      	ldr	r3, [pc, #56]	; (1b74 <z_arm_mpu_init+0x3c>)
    1b3c:	681d      	ldr	r5, [r3, #0]
    1b3e:	2d08      	cmp	r5, #8
    1b40:	d815      	bhi.n	1b6e <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1b42:	f7ff ffef 	bl	1b24 <arm_core_mpu_disable>
	}
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    1b46:	f7ff feaf 	bl	18a8 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1b4a:	2400      	movs	r4, #0
    1b4c:	e007      	b.n	1b5e <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1b4e:	4b09      	ldr	r3, [pc, #36]	; (1b74 <z_arm_mpu_init+0x3c>)
    1b50:	6859      	ldr	r1, [r3, #4]
    1b52:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    1b56:	4620      	mov	r0, r4
    1b58:	f003 fcb0 	bl	54bc <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1b5c:	3401      	adds	r4, #1
    1b5e:	42a5      	cmp	r5, r4
    1b60:	d8f5      	bhi.n	1b4e <z_arm_mpu_init+0x16>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1b62:	4b05      	ldr	r3, [pc, #20]	; (1b78 <z_arm_mpu_init+0x40>)
    1b64:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1b66:	f7ff ffd1 	bl	1b0c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1b6a:	2000      	movs	r0, #0
}
    1b6c:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    1b6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1b72:	e7fb      	b.n	1b6c <z_arm_mpu_init+0x34>
    1b74:	00006d0c 	.word	0x00006d0c
    1b78:	20000b70 	.word	0x20000b70

00001b7c <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    1b7c:	4b01      	ldr	r3, [pc, #4]	; (1b84 <__stdout_hook_install+0x8>)
    1b7e:	6018      	str	r0, [r3, #0]
}
    1b80:	4770      	bx	lr
    1b82:	bf00      	nop
    1b84:	20000028 	.word	0x20000028

00001b88 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    1b88:	4800      	ldr	r0, [pc, #0]	; (1b8c <get_hf_flags+0x4>)
    1b8a:	4770      	bx	lr
    1b8c:	20000904 	.word	0x20000904

00001b90 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1b90:	4b03      	ldr	r3, [pc, #12]	; (1ba0 <get_subsys+0x10>)
    1b92:	1ac0      	subs	r0, r0, r3
    1b94:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    1b96:	4b03      	ldr	r3, [pc, #12]	; (1ba4 <get_subsys+0x14>)
    1b98:	fb03 f000 	mul.w	r0, r3, r0
    1b9c:	4770      	bx	lr
    1b9e:	bf00      	nop
    1ba0:	2000088c 	.word	0x2000088c
    1ba4:	b6db6db7 	.word	0xb6db6db7

00001ba8 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1ba8:	b538      	push	{r3, r4, r5, lr}
    1baa:	4605      	mov	r5, r0
    1bac:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1bae:	f7ff ffef 	bl	1b90 <get_subsys>
    1bb2:	4601      	mov	r1, r0
    1bb4:	2240      	movs	r2, #64	; 0x40
    1bb6:	4803      	ldr	r0, [pc, #12]	; (1bc4 <onoff_stop+0x1c>)
    1bb8:	f003 fe15 	bl	57e6 <stop>
    1bbc:	4601      	mov	r1, r0
	notify(mgr, res);
    1bbe:	4628      	mov	r0, r5
    1bc0:	47a0      	blx	r4
}
    1bc2:	bd38      	pop	{r3, r4, r5, pc}
    1bc4:	00006938 	.word	0x00006938

00001bc8 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1bc8:	b530      	push	{r4, r5, lr}
    1bca:	b083      	sub	sp, #12
    1bcc:	4605      	mov	r5, r0
    1bce:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1bd0:	f7ff ffde 	bl	1b90 <get_subsys>
    1bd4:	4601      	mov	r1, r0
    1bd6:	2340      	movs	r3, #64	; 0x40
    1bd8:	9300      	str	r3, [sp, #0]
    1bda:	4623      	mov	r3, r4
    1bdc:	4a05      	ldr	r2, [pc, #20]	; (1bf4 <onoff_start+0x2c>)
    1bde:	4806      	ldr	r0, [pc, #24]	; (1bf8 <onoff_start+0x30>)
    1be0:	f003 fe1b 	bl	581a <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1be4:	1e01      	subs	r1, r0, #0
    1be6:	db01      	blt.n	1bec <onoff_start+0x24>
		notify(mgr, err);
	}
}
    1be8:	b003      	add	sp, #12
    1bea:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    1bec:	4628      	mov	r0, r5
    1bee:	47a0      	blx	r4
}
    1bf0:	e7fa      	b.n	1be8 <onoff_start+0x20>
    1bf2:	bf00      	nop
    1bf4:	00005863 	.word	0x00005863
    1bf8:	00006938 	.word	0x00006938

00001bfc <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    1bfc:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    1bfe:	2805      	cmp	r0, #5
    1c00:	d815      	bhi.n	1c2e <clock_event_handler+0x32>
    1c02:	e8df f000 	tbb	[pc, r0]
    1c06:	1a03      	.short	0x1a03
    1c08:	10151414 	.word	0x10151414
	case NRFX_CLOCK_EVT_HFCLK_STARTED:
	{
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1c0c:	2100      	movs	r1, #0
    1c0e:	480d      	ldr	r0, [pc, #52]	; (1c44 <clock_event_handler+0x48>)
    1c10:	f003 fd74 	bl	56fc <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1c14:	6883      	ldr	r3, [r0, #8]
    1c16:	f013 0f07 	tst.w	r3, #7
    1c1a:	d108      	bne.n	1c2e <clock_event_handler+0x32>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1c1c:	2100      	movs	r1, #0
    1c1e:	4809      	ldr	r0, [pc, #36]	; (1c44 <clock_event_handler+0x48>)
    1c20:	f003 fdcf 	bl	57c2 <clkstarted_handle>
    1c24:	e003      	b.n	1c2e <clock_event_handler+0x32>

		break;
	}
#if NRF_CLOCK_HAS_HFCLK192M
	case NRFX_CLOCK_EVT_HFCLK192M_STARTED:
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    1c26:	2102      	movs	r1, #2
    1c28:	4806      	ldr	r0, [pc, #24]	; (1c44 <clock_event_handler+0x48>)
    1c2a:	f003 fdca 	bl	57c2 <clkstarted_handle>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    1c2e:	bd08      	pop	{r3, pc}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    1c30:	2103      	movs	r1, #3
    1c32:	4804      	ldr	r0, [pc, #16]	; (1c44 <clock_event_handler+0x48>)
    1c34:	f003 fdc5 	bl	57c2 <clkstarted_handle>
		break;
    1c38:	e7f9      	b.n	1c2e <clock_event_handler+0x32>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1c3a:	2101      	movs	r1, #1
    1c3c:	4801      	ldr	r0, [pc, #4]	; (1c44 <clock_event_handler+0x48>)
    1c3e:	f003 fdc0 	bl	57c2 <clkstarted_handle>
}
    1c42:	e7f4      	b.n	1c2e <clock_event_handler+0x32>
    1c44:	00006938 	.word	0x00006938

00001c48 <generic_hfclk_start>:
{
    1c48:	b510      	push	{r4, lr}
    1c4a:	b082      	sub	sp, #8
	__asm__ volatile(
    1c4c:	f04f 0320 	mov.w	r3, #32
    1c50:	f3ef 8411 	mrs	r4, BASEPRI
    1c54:	f383 8812 	msr	BASEPRI_MAX, r3
    1c58:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1c5c:	4a14      	ldr	r2, [pc, #80]	; (1cb0 <generic_hfclk_start+0x68>)
    1c5e:	6813      	ldr	r3, [r2, #0]
    1c60:	f043 0102 	orr.w	r1, r3, #2
    1c64:	6011      	str	r1, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1c66:	f013 0f01 	tst.w	r3, #1
    1c6a:	d109      	bne.n	1c80 <generic_hfclk_start+0x38>
	bool already_started = false;
    1c6c:	2300      	movs	r3, #0
	__asm__ volatile(
    1c6e:	f384 8811 	msr	BASEPRI, r4
    1c72:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1c76:	b9b3      	cbnz	r3, 1ca6 <generic_hfclk_start+0x5e>
	hfclk_start();
    1c78:	f003 fdfb 	bl	5872 <hfclk_start>
}
    1c7c:	b002      	add	sp, #8
    1c7e:	bd10      	pop	{r4, pc}
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    1c80:	f10d 0207 	add.w	r2, sp, #7
    1c84:	2101      	movs	r1, #1
    1c86:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    1c8a:	f003 fcfd 	bl	5688 <nrf_clock_is_running>
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1c8e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1c92:	2b01      	cmp	r3, #1
    1c94:	d001      	beq.n	1c9a <generic_hfclk_start+0x52>
	bool already_started = false;
    1c96:	2300      	movs	r3, #0
    1c98:	e7e9      	b.n	1c6e <generic_hfclk_start+0x26>
			set_on_state(get_hf_flags());
    1c9a:	f7ff ff75 	bl	1b88 <get_hf_flags>
    1c9e:	f003 fd7d 	bl	579c <set_on_state>
			already_started = true;
    1ca2:	2301      	movs	r3, #1
    1ca4:	e7e3      	b.n	1c6e <generic_hfclk_start+0x26>
		clkstarted_handle(CLOCK_DEVICE,
    1ca6:	2100      	movs	r1, #0
    1ca8:	4802      	ldr	r0, [pc, #8]	; (1cb4 <generic_hfclk_start+0x6c>)
    1caa:	f003 fd8a 	bl	57c2 <clkstarted_handle>
		return;
    1cae:	e7e5      	b.n	1c7c <generic_hfclk_start+0x34>
    1cb0:	2000092c 	.word	0x2000092c
    1cb4:	00006938 	.word	0x00006938

00001cb8 <generic_hfclk_stop>:
{
    1cb8:	b508      	push	{r3, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1cba:	4b08      	ldr	r3, [pc, #32]	; (1cdc <generic_hfclk_stop+0x24>)
    1cbc:	e8d3 2fef 	ldaex	r2, [r3]
    1cc0:	f022 0102 	bic.w	r1, r2, #2
    1cc4:	e8c3 1fe0 	stlex	r0, r1, [r3]
    1cc8:	2800      	cmp	r0, #0
    1cca:	d1f7      	bne.n	1cbc <generic_hfclk_stop+0x4>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1ccc:	f012 0f01 	tst.w	r2, #1
    1cd0:	d000      	beq.n	1cd4 <generic_hfclk_stop+0x1c>
}
    1cd2:	bd08      	pop	{r3, pc}
	hfclk_stop();
    1cd4:	f003 fde1 	bl	589a <hfclk_stop>
    1cd8:	e7fb      	b.n	1cd2 <generic_hfclk_stop+0x1a>
    1cda:	bf00      	nop
    1cdc:	2000092c 	.word	0x2000092c

00001ce0 <lfclk_spinwait>:
{
    1ce0:	b570      	push	{r4, r5, r6, lr}
    1ce2:	b082      	sub	sp, #8
    1ce4:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1ce6:	2801      	cmp	r0, #1
    1ce8:	d107      	bne.n	1cfa <lfclk_spinwait+0x1a>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1cea:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1cee:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1cf2:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1cf6:	2b02      	cmp	r3, #2
    1cf8:	d037      	beq.n	1d6a <lfclk_spinwait+0x8a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1cfa:	f004 fc34 	bl	6566 <k_is_in_isr>
    1cfe:	4604      	mov	r4, r0
    1d00:	b910      	cbnz	r0, 1d08 <lfclk_spinwait+0x28>
	return !z_sys_post_kernel;
    1d02:	4b2b      	ldr	r3, [pc, #172]	; (1db0 <lfclk_spinwait+0xd0>)
    1d04:	781b      	ldrb	r3, [r3, #0]
    1d06:	b97b      	cbnz	r3, 1d28 <lfclk_spinwait+0x48>
	__asm__ volatile(
    1d08:	f04f 0320 	mov.w	r3, #32
    1d0c:	f3ef 8611 	mrs	r6, BASEPRI
    1d10:	f383 8812 	msr	BASEPRI_MAX, r3
    1d14:	f3bf 8f6f 	isb	sy
    1d18:	2401      	movs	r4, #1
	if (!isr_mode) {
    1d1a:	b994      	cbnz	r4, 1d42 <lfclk_spinwait+0x62>
    p_reg->INTENCLR = mask;
    1d1c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1d20:	2202      	movs	r2, #2
    1d22:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    1d26:	e00c      	b.n	1d42 <lfclk_spinwait+0x62>
	int key = isr_mode ? irq_lock() : 0;
    1d28:	2600      	movs	r6, #0
    1d2a:	e7f6      	b.n	1d1a <lfclk_spinwait+0x3a>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1d2c:	b1fc      	cbz	r4, 1d6e <lfclk_spinwait+0x8e>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1d2e:	4630      	mov	r0, r6
    1d30:	f7ff fa96 	bl	1260 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1d34:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1d38:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    1d3c:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1d3e:	2b01      	cmp	r3, #1
    1d40:	d019      	beq.n	1d76 <lfclk_spinwait+0x96>
    1d42:	f10d 0207 	add.w	r2, sp, #7
    1d46:	2100      	movs	r1, #0
    1d48:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    1d4c:	f003 fc9c 	bl	5688 <nrf_clock_is_running>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1d50:	2800      	cmp	r0, #0
    1d52:	d0eb      	beq.n	1d2c <lfclk_spinwait+0x4c>
		 && ((type == target_type)
    1d54:	f89d 3007 	ldrb.w	r3, [sp, #7]
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1d58:	2b02      	cmp	r3, #2
    1d5a:	d001      	beq.n	1d60 <lfclk_spinwait+0x80>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1d5c:	2d01      	cmp	r5, #1
    1d5e:	d1e5      	bne.n	1d2c <lfclk_spinwait+0x4c>
	if (isr_mode) {
    1d60:	b304      	cbz	r4, 1da4 <lfclk_spinwait+0xc4>
	__asm__ volatile(
    1d62:	f386 8811 	msr	BASEPRI, r6
    1d66:	f3bf 8f6f 	isb	sy
}
    1d6a:	b002      	add	sp, #8
    1d6c:	bd70      	pop	{r4, r5, r6, pc}
				k_msleep(1);
    1d6e:	2001      	movs	r0, #1
    1d70:	f003 fda7 	bl	58c2 <k_msleep>
    1d74:	e7de      	b.n	1d34 <lfclk_spinwait+0x54>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1d76:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1d7a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1d7e:	2b00      	cmp	r3, #0
    1d80:	d0df      	beq.n	1d42 <lfclk_spinwait+0x62>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1d82:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1d86:	2200      	movs	r2, #0
    1d88:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1d8c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1d90:	2202      	movs	r2, #2
    1d92:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1d96:	4a07      	ldr	r2, [pc, #28]	; (1db4 <lfclk_spinwait+0xd4>)
    1d98:	2120      	movs	r1, #32
    1d9a:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1d9e:	2201      	movs	r2, #1
    1da0:	609a      	str	r2, [r3, #8]
}
    1da2:	e7ce      	b.n	1d42 <lfclk_spinwait+0x62>
    p_reg->INTENSET = mask;
    1da4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1da8:	2202      	movs	r2, #2
    1daa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1dae:	e7dc      	b.n	1d6a <lfclk_spinwait+0x8a>
    1db0:	20000b73 	.word	0x20000b73
    1db4:	e000e100 	.word	0xe000e100

00001db8 <api_blocking_start>:
{
    1db8:	b500      	push	{lr}
    1dba:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1dbc:	f8cd d000 	str.w	sp, [sp]
    1dc0:	f8cd d004 	str.w	sp, [sp, #4]
    1dc4:	2300      	movs	r3, #0
    1dc6:	9302      	str	r3, [sp, #8]
    1dc8:	2301      	movs	r3, #1
    1dca:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1dcc:	466b      	mov	r3, sp
    1dce:	4a07      	ldr	r2, [pc, #28]	; (1dec <api_blocking_start+0x34>)
    1dd0:	f003 fd3f 	bl	5852 <api_start>
	if (err < 0) {
    1dd4:	2800      	cmp	r0, #0
    1dd6:	db05      	blt.n	1de4 <api_blocking_start+0x2c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1dd8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1ddc:	2300      	movs	r3, #0
    1dde:	4668      	mov	r0, sp
    1de0:	f001 ff7c 	bl	3cdc <z_impl_k_sem_take>
}
    1de4:	b005      	add	sp, #20
    1de6:	f85d fb04 	ldr.w	pc, [sp], #4
    1dea:	bf00      	nop
    1dec:	000058ef 	.word	0x000058ef

00001df0 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1df0:	b570      	push	{r4, r5, r6, lr}
    1df2:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1df4:	2200      	movs	r2, #0
    1df6:	2101      	movs	r1, #1
    1df8:	2005      	movs	r0, #5
    1dfa:	f003 fb13 	bl	5424 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1dfe:	4811      	ldr	r0, [pc, #68]	; (1e44 <clk_init+0x54>)
    1e00:	f000 ff32 	bl	2c68 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1e04:	4b10      	ldr	r3, [pc, #64]	; (1e48 <clk_init+0x58>)
    1e06:	4298      	cmp	r0, r3
    1e08:	d119      	bne.n	1e3e <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1e0a:	f004 fa1a 	bl	6242 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1e0e:	2400      	movs	r4, #0
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1e10:	2c03      	cmp	r4, #3
    1e12:	d812      	bhi.n	1e3a <clk_init+0x4a>
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1e14:	4621      	mov	r1, r4
    1e16:	4630      	mov	r0, r6
    1e18:	f003 fc70 	bl	56fc <get_sub_data>
    1e1c:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1e1e:	4621      	mov	r1, r4
    1e20:	4630      	mov	r0, r6
    1e22:	f003 fc76 	bl	5712 <get_onoff_manager>
    1e26:	4909      	ldr	r1, [pc, #36]	; (1e4c <clk_init+0x5c>)
    1e28:	f002 ffe0 	bl	4dec <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1e2c:	2800      	cmp	r0, #0
    1e2e:	db05      	blt.n	1e3c <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1e30:	2301      	movs	r3, #1
    1e32:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1e34:	441c      	add	r4, r3
    1e36:	b2e4      	uxtb	r4, r4
    1e38:	e7ea      	b.n	1e10 <clk_init+0x20>
	}

	return 0;
    1e3a:	2000      	movs	r0, #0
}
    1e3c:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1e3e:	f06f 0004 	mvn.w	r0, #4
    1e42:	e7fb      	b.n	1e3c <clk_init+0x4c>
    1e44:	00001bfd 	.word	0x00001bfd
    1e48:	0bad0000 	.word	0x0bad0000
    1e4c:	00006d44 	.word	0x00006d44

00001e50 <z_nrf_clock_control_lf_on>:
{
    1e50:	b510      	push	{r4, lr}
    1e52:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1e54:	4b0e      	ldr	r3, [pc, #56]	; (1e90 <z_nrf_clock_control_lf_on+0x40>)
    1e56:	2101      	movs	r1, #1
    1e58:	e8d3 2fef 	ldaex	r2, [r3]
    1e5c:	e8c3 1fe0 	stlex	r0, r1, [r3]
    1e60:	2800      	cmp	r0, #0
    1e62:	d1f9      	bne.n	1e58 <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    1e64:	b11a      	cbz	r2, 1e6e <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    1e66:	1e63      	subs	r3, r4, #1
    1e68:	2b01      	cmp	r3, #1
    1e6a:	d90d      	bls.n	1e88 <z_nrf_clock_control_lf_on+0x38>
}
    1e6c:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    1e6e:	4809      	ldr	r0, [pc, #36]	; (1e94 <z_nrf_clock_control_lf_on+0x44>)
    1e70:	f003 fc4f 	bl	5712 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1e74:	4908      	ldr	r1, [pc, #32]	; (1e98 <z_nrf_clock_control_lf_on+0x48>)
    1e76:	2300      	movs	r3, #0
    1e78:	604b      	str	r3, [r1, #4]
    1e7a:	608b      	str	r3, [r1, #8]
    1e7c:	60cb      	str	r3, [r1, #12]
    1e7e:	2301      	movs	r3, #1
    1e80:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    1e82:	f002 ffd0 	bl	4e26 <onoff_request>
    1e86:	e7ee      	b.n	1e66 <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    1e88:	4620      	mov	r0, r4
    1e8a:	f7ff ff29 	bl	1ce0 <lfclk_spinwait>
		break;
    1e8e:	e7ed      	b.n	1e6c <z_nrf_clock_control_lf_on+0x1c>
    1e90:	20000888 	.word	0x20000888
    1e94:	00006938 	.word	0x00006938
    1e98:	20000878 	.word	0x20000878

00001e9c <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1e9c:	b510      	push	{r4, lr}
    1e9e:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1ea0:	280a      	cmp	r0, #10
    1ea2:	d006      	beq.n	1eb2 <console_out+0x16>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1ea4:	b2e1      	uxtb	r1, r4
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
    1ea6:	4806      	ldr	r0, [pc, #24]	; (1ec0 <console_out+0x24>)
    1ea8:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1eaa:	685b      	ldr	r3, [r3, #4]
    1eac:	4798      	blx	r3

	return c;
}
    1eae:	4620      	mov	r0, r4
    1eb0:	bd10      	pop	{r4, pc}
	const struct uart_driver_api *api =
    1eb2:	4803      	ldr	r0, [pc, #12]	; (1ec0 <console_out+0x24>)
    1eb4:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1eb6:	685b      	ldr	r3, [r3, #4]
    1eb8:	210d      	movs	r1, #13
    1eba:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1ebc:	e7f2      	b.n	1ea4 <console_out+0x8>
    1ebe:	bf00      	nop
    1ec0:	00006980 	.word	0x00006980

00001ec4 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    1ec4:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    1ec6:	4c04      	ldr	r4, [pc, #16]	; (1ed8 <uart_console_hook_install+0x14>)
    1ec8:	4620      	mov	r0, r4
    1eca:	f7ff fe57 	bl	1b7c <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    1ece:	4620      	mov	r0, r4
    1ed0:	f7fe faf0 	bl	4b4 <__printk_hook_install>
#endif
}
    1ed4:	bd10      	pop	{r4, pc}
    1ed6:	bf00      	nop
    1ed8:	00001e9d 	.word	0x00001e9d

00001edc <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1edc:	b508      	push	{r3, lr}
    1ede:	4805      	ldr	r0, [pc, #20]	; (1ef4 <uart_console_init+0x18>)
    1ee0:	f004 faaf 	bl	6442 <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
    1ee4:	b118      	cbz	r0, 1eee <uart_console_init+0x12>
		return -ENODEV;
	}

	uart_console_hook_install();
    1ee6:	f7ff ffed 	bl	1ec4 <uart_console_hook_install>

	return 0;
    1eea:	2000      	movs	r0, #0
}
    1eec:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1eee:	f06f 0012 	mvn.w	r0, #18
    1ef2:	e7fb      	b.n	1eec <uart_console_init+0x10>
    1ef4:	00006980 	.word	0x00006980

00001ef8 <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1ef8:	b128      	cbz	r0, 1f06 <get_dev+0xe>
    1efa:	2801      	cmp	r0, #1
    1efc:	d101      	bne.n	1f02 <get_dev+0xa>
    1efe:	4803      	ldr	r0, [pc, #12]	; (1f0c <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    1f00:	4770      	bx	lr
	const struct device *dev = NULL;
    1f02:	2000      	movs	r0, #0
    1f04:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1f06:	4802      	ldr	r0, [pc, #8]	; (1f10 <get_dev+0x18>)
    1f08:	4770      	bx	lr
    1f0a:	bf00      	nop
    1f0c:	00006950 	.word	0x00006950
    1f10:	00006968 	.word	0x00006968

00001f14 <gpio_nrfx_pin_interrupt_configure>:
{
    1f14:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f16:	b085      	sub	sp, #20
    1f18:	460e      	mov	r6, r1
    1f1a:	4619      	mov	r1, r3
	return port->config;
    1f1c:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1f1e:	7b1b      	ldrb	r3, [r3, #12]
    1f20:	f006 051f 	and.w	r5, r6, #31
    1f24:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1f28:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    1f2c:	d022      	beq.n	1f74 <gpio_nrfx_pin_interrupt_configure+0x60>
    1f2e:	4607      	mov	r7, r0
    1f30:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f32:	2300      	movs	r3, #0
    1f34:	9301      	str	r3, [sp, #4]
    1f36:	9302      	str	r3, [sp, #8]
		.trigger = get_trigger(mode, trig),
    1f38:	4610      	mov	r0, r2
    1f3a:	f003 fdb2 	bl	5aa2 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f3e:	f88d 0004 	strb.w	r0, [sp, #4]
	return port->config;
    1f42:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1f44:	6899      	ldr	r1, [r3, #8]
    1f46:	40f1      	lsrs	r1, r6
    1f48:	f011 0f01 	tst.w	r1, #1
    1f4c:	d102      	bne.n	1f54 <gpio_nrfx_pin_interrupt_configure+0x40>
    1f4e:	f1b4 7fa0 	cmp.w	r4, #20971520	; 0x1400000
    1f52:	d014      	beq.n	1f7e <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1f54:	2300      	movs	r3, #0
    1f56:	aa01      	add	r2, sp, #4
    1f58:	4619      	mov	r1, r3
    1f5a:	4628      	mov	r0, r5
    1f5c:	f001 f970 	bl	3240 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1f60:	4b1a      	ldr	r3, [pc, #104]	; (1fcc <gpio_nrfx_pin_interrupt_configure+0xb8>)
    1f62:	4298      	cmp	r0, r3
    1f64:	d12f      	bne.n	1fc6 <gpio_nrfx_pin_interrupt_configure+0xb2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1f66:	2101      	movs	r1, #1
    1f68:	4628      	mov	r0, r5
    1f6a:	f001 facd 	bl	3508 <nrfx_gpiote_trigger_enable>
	return 0;
    1f6e:	2000      	movs	r0, #0
}
    1f70:	b005      	add	sp, #20
    1f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    1f74:	4628      	mov	r0, r5
    1f76:	f001 faf9 	bl	356c <nrfx_gpiote_trigger_disable>
		return 0;
    1f7a:	2000      	movs	r0, #0
    1f7c:	e7f8      	b.n	1f70 <gpio_nrfx_pin_interrupt_configure+0x5c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1f7e:	f005 031f 	and.w	r3, r5, #31

    return pin_number >> 5;
    1f82:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    1f84:	2a01      	cmp	r2, #1
    1f86:	d012      	beq.n	1fae <gpio_nrfx_pin_interrupt_configure+0x9a>
        case 0: return NRF_P0;
    1f88:	4a11      	ldr	r2, [pc, #68]	; (1fd0 <gpio_nrfx_pin_interrupt_configure+0xbc>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1f8a:	3380      	adds	r3, #128	; 0x80
    1f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1f90:	f013 0f01 	tst.w	r3, #1
    1f94:	d1de      	bne.n	1f54 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1f96:	f10d 010f 	add.w	r1, sp, #15
    1f9a:	4628      	mov	r0, r5
    1f9c:	f001 fa58 	bl	3450 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1fa0:	4b0c      	ldr	r3, [pc, #48]	; (1fd4 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1fa2:	4298      	cmp	r0, r3
    1fa4:	d005      	beq.n	1fb2 <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    1fa6:	f10d 030f 	add.w	r3, sp, #15
    1faa:	9302      	str	r3, [sp, #8]
    1fac:	e7d2      	b.n	1f54 <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
    1fae:	4a0a      	ldr	r2, [pc, #40]	; (1fd8 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1fb0:	e7eb      	b.n	1f8a <gpio_nrfx_pin_interrupt_configure+0x76>
			err = nrfx_gpiote_channel_alloc(&ch);
    1fb2:	f10d 000f 	add.w	r0, sp, #15
    1fb6:	f001 fa9f 	bl	34f8 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1fba:	4b04      	ldr	r3, [pc, #16]	; (1fcc <gpio_nrfx_pin_interrupt_configure+0xb8>)
    1fbc:	4298      	cmp	r0, r3
    1fbe:	d0f2      	beq.n	1fa6 <gpio_nrfx_pin_interrupt_configure+0x92>
				return -ENOMEM;
    1fc0:	f06f 000b 	mvn.w	r0, #11
    1fc4:	e7d4      	b.n	1f70 <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EINVAL;
    1fc6:	f06f 0015 	mvn.w	r0, #21
    1fca:	e7d1      	b.n	1f70 <gpio_nrfx_pin_interrupt_configure+0x5c>
    1fcc:	0bad0000 	.word	0x0bad0000
    1fd0:	50842500 	.word	0x50842500
    1fd4:	0bad0004 	.word	0x0bad0004
    1fd8:	50842800 	.word	0x50842800

00001fdc <gpio_nrfx_pin_configure>:
{
    1fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1fe0:	b086      	sub	sp, #24
    1fe2:	460e      	mov	r6, r1
    1fe4:	4614      	mov	r4, r2
	return port->config;
    1fe6:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1fea:	f898 300c 	ldrb.w	r3, [r8, #12]
    1fee:	f001 051f 	and.w	r5, r1, #31
    1ff2:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1ff6:	f10d 0117 	add.w	r1, sp, #23
    1ffa:	4628      	mov	r0, r5
    1ffc:	f001 fa28 	bl	3450 <nrfx_gpiote_channel_get>
    2000:	4607      	mov	r7, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    2002:	f414 3f40 	tst.w	r4, #196608	; 0x30000
    2006:	d039      	beq.n	207c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x7c>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2008:	2100      	movs	r1, #0
    200a:	9103      	str	r1, [sp, #12]
    200c:	9104      	str	r1, [sp, #16]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    200e:	460b      	mov	r3, r1
    2010:	aa03      	add	r2, sp, #12
    2012:	4628      	mov	r0, r5
    2014:	f001 f914 	bl	3240 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2018:	4b32      	ldr	r3, [pc, #200]	; (20e4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe4>)
    201a:	4298      	cmp	r0, r3
    201c:	d15f      	bne.n	20de <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xde>
	if (free_ch) {
    201e:	429f      	cmp	r7, r3
    2020:	d03c      	beq.n	209c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x9c>
	if (flags & GPIO_OUTPUT) {
    2022:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    2026:	d047      	beq.n	20b8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xb8>
		int rv = get_drive(flags, &drive);
    2028:	f10d 0103 	add.w	r1, sp, #3
    202c:	4620      	mov	r0, r4
    202e:	f003 fcc5 	bl	59bc <get_drive>
		if (rv != 0) {
    2032:	4607      	mov	r7, r0
    2034:	bb48      	cbnz	r0, 208a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8a>
		nrfx_gpiote_output_config_t output_config = {
    2036:	f89d 3003 	ldrb.w	r3, [sp, #3]
    203a:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    203e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    2042:	bf0c      	ite	eq
    2044:	2301      	moveq	r3, #1
    2046:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    2048:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    204c:	4620      	mov	r0, r4
    204e:	f003 fcf8 	bl	5a42 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    2052:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2056:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    205a:	d024      	beq.n	20a6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xa6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    205c:	f8d8 2004 	ldr.w	r2, [r8, #4]
    2060:	2301      	movs	r3, #1
    2062:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    2064:	6093      	str	r3, [r2, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2066:	2200      	movs	r2, #0
    2068:	a901      	add	r1, sp, #4
    206a:	4628      	mov	r0, r5
    206c:	f001 f97e 	bl	336c <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2070:	4b1c      	ldr	r3, [pc, #112]	; (20e4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe4>)
    2072:	4298      	cmp	r0, r3
    2074:	d009      	beq.n	208a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8a>
    2076:	f06f 0715 	mvn.w	r7, #21
    207a:	e006      	b.n	208a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8a>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    207c:	4628      	mov	r0, r5
    207e:	f001 fa97 	bl	35b0 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    2082:	4b18      	ldr	r3, [pc, #96]	; (20e4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe4>)
    2084:	429f      	cmp	r7, r3
    2086:	d004      	beq.n	2092 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x92>
		return 0;
    2088:	2700      	movs	r7, #0
}
    208a:	4638      	mov	r0, r7
    208c:	b006      	add	sp, #24
    208e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			err = nrfx_gpiote_channel_free(ch);
    2092:	f89d 0017 	ldrb.w	r0, [sp, #23]
    2096:	f001 fa27 	bl	34e8 <nrfx_gpiote_channel_free>
    209a:	e7f5      	b.n	2088 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x88>
		err = nrfx_gpiote_channel_free(ch);
    209c:	f89d 0017 	ldrb.w	r0, [sp, #23]
    20a0:	f001 fa22 	bl	34e8 <nrfx_gpiote_channel_free>
    20a4:	e7bd      	b.n	2022 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x22>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    20a6:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    20aa:	d0dc      	beq.n	2066 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x66>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    20ac:	f8d8 2004 	ldr.w	r2, [r8, #4]
    20b0:	2301      	movs	r3, #1
    20b2:	40b3      	lsls	r3, r6
    p_reg->OUTCLR = clr_mask;
    20b4:	60d3      	str	r3, [r2, #12]
}
    20b6:	e7d6      	b.n	2066 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x66>
		.pull = get_pull(flags)
    20b8:	4620      	mov	r0, r4
    20ba:	f003 fcc2 	bl	5a42 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    20be:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    20c2:	2300      	movs	r3, #0
    20c4:	461a      	mov	r2, r3
    20c6:	a902      	add	r1, sp, #8
    20c8:	4628      	mov	r0, r5
    20ca:	f001 f8b9 	bl	3240 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    20ce:	4b05      	ldr	r3, [pc, #20]	; (20e4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe4>)
    20d0:	4298      	cmp	r0, r3
    20d2:	d101      	bne.n	20d8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd8>
    20d4:	2700      	movs	r7, #0
    20d6:	e7d8      	b.n	208a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8a>
    20d8:	f06f 0715 	mvn.w	r7, #21
    20dc:	e7d5      	b.n	208a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8a>
		return -EINVAL;
    20de:	f06f 0715 	mvn.w	r7, #21
    20e2:	e7d2      	b.n	208a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8a>
    20e4:	0bad0000 	.word	0x0bad0000

000020e8 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    20e8:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    20ea:	f001 f9f3 	bl	34d4 <nrfx_gpiote_is_init>
    20ee:	b108      	cbz	r0, 20f4 <gpio_nrfx_init+0xc>
		return 0;
    20f0:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    20f2:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    20f4:	f001 f9c4 	bl	3480 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    20f8:	4b08      	ldr	r3, [pc, #32]	; (211c <gpio_nrfx_init+0x34>)
    20fa:	4298      	cmp	r0, r3
    20fc:	d10a      	bne.n	2114 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    20fe:	2100      	movs	r1, #0
    2100:	4807      	ldr	r0, [pc, #28]	; (2120 <gpio_nrfx_init+0x38>)
    2102:	f001 f99f 	bl	3444 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2106:	2200      	movs	r2, #0
    2108:	2105      	movs	r1, #5
    210a:	200d      	movs	r0, #13
    210c:	f003 f98a 	bl	5424 <z_arm_irq_priority_set>
	return 0;
    2110:	2000      	movs	r0, #0
    2112:	e7ee      	b.n	20f2 <gpio_nrfx_init+0xa>
		return -EIO;
    2114:	f06f 0004 	mvn.w	r0, #4
    2118:	e7eb      	b.n	20f2 <gpio_nrfx_init+0xa>
    211a:	bf00      	nop
    211c:	0bad0000 	.word	0x0bad0000
    2120:	00005adb 	.word	0x00005adb

00002124 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    2124:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    2126:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    2128:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    212c:	d06f      	beq.n	220e <baudrate_set+0xea>
    212e:	d83a      	bhi.n	21a6 <baudrate_set+0x82>
    2130:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    2134:	d06e      	beq.n	2214 <baudrate_set+0xf0>
    2136:	d90a      	bls.n	214e <baudrate_set+0x2a>
    2138:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    213c:	d075      	beq.n	222a <baudrate_set+0x106>
    213e:	d924      	bls.n	218a <baudrate_set+0x66>
    2140:	f647 2312 	movw	r3, #31250	; 0x7a12
    2144:	4299      	cmp	r1, r3
    2146:	d12b      	bne.n	21a0 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2148:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    214c:	e013      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    214e:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    2152:	d061      	beq.n	2218 <baudrate_set+0xf4>
    2154:	d907      	bls.n	2166 <baudrate_set+0x42>
    2156:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    215a:	d063      	beq.n	2224 <baudrate_set+0x100>
    215c:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    2160:	d110      	bne.n	2184 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2162:	4b3c      	ldr	r3, [pc, #240]	; (2254 <baudrate_set+0x130>)
    2164:	e007      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    2166:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    216a:	d058      	beq.n	221e <baudrate_set+0xfa>
    216c:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    2170:	d105      	bne.n	217e <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    2172:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2176:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    217a:	2000      	movs	r0, #0
    217c:	4770      	bx	lr
	switch (baudrate) {
    217e:	f06f 0015 	mvn.w	r0, #21
    2182:	4770      	bx	lr
    2184:	f06f 0015 	mvn.w	r0, #21
    2188:	4770      	bx	lr
    218a:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    218e:	d04e      	beq.n	222e <baudrate_set+0x10a>
    2190:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2194:	d101      	bne.n	219a <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2196:	4b30      	ldr	r3, [pc, #192]	; (2258 <baudrate_set+0x134>)
    2198:	e7ed      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    219a:	f06f 0015 	mvn.w	r0, #21
    219e:	4770      	bx	lr
    21a0:	f06f 0015 	mvn.w	r0, #21
    21a4:	4770      	bx	lr
    21a6:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    21aa:	d042      	beq.n	2232 <baudrate_set+0x10e>
    21ac:	d909      	bls.n	21c2 <baudrate_set+0x9e>
    21ae:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    21b2:	d046      	beq.n	2242 <baudrate_set+0x11e>
    21b4:	d91f      	bls.n	21f6 <baudrate_set+0xd2>
    21b6:	4b29      	ldr	r3, [pc, #164]	; (225c <baudrate_set+0x138>)
    21b8:	4299      	cmp	r1, r3
    21ba:	d148      	bne.n	224e <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    21bc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    21c0:	e7d9      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    21c2:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    21c6:	d037      	beq.n	2238 <baudrate_set+0x114>
    21c8:	d905      	bls.n	21d6 <baudrate_set+0xb2>
    21ca:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    21ce:	d10f      	bne.n	21f0 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    21d0:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    21d4:	e7cf      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    21d6:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    21da:	4299      	cmp	r1, r3
    21dc:	d02e      	beq.n	223c <baudrate_set+0x118>
    21de:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    21e2:	d102      	bne.n	21ea <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    21e4:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    21e8:	e7c5      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    21ea:	f06f 0015 	mvn.w	r0, #21
    21ee:	4770      	bx	lr
    21f0:	f06f 0015 	mvn.w	r0, #21
    21f4:	4770      	bx	lr
    21f6:	4b1a      	ldr	r3, [pc, #104]	; (2260 <baudrate_set+0x13c>)
    21f8:	4299      	cmp	r1, r3
    21fa:	d025      	beq.n	2248 <baudrate_set+0x124>
    21fc:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    2200:	d102      	bne.n	2208 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2202:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2206:	e7b6      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    2208:	f06f 0015 	mvn.w	r0, #21
    220c:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    220e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2212:	e7b0      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2214:	4b13      	ldr	r3, [pc, #76]	; (2264 <baudrate_set+0x140>)
    2216:	e7ae      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2218:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    221c:	e7ab      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    221e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2222:	e7a8      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2224:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2228:	e7a5      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    222a:	4b0f      	ldr	r3, [pc, #60]	; (2268 <baudrate_set+0x144>)
    222c:	e7a3      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    222e:	4b0f      	ldr	r3, [pc, #60]	; (226c <baudrate_set+0x148>)
    2230:	e7a1      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2232:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2236:	e79e      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2238:	4b0d      	ldr	r3, [pc, #52]	; (2270 <baudrate_set+0x14c>)
    223a:	e79c      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    223c:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2240:	e799      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2242:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2246:	e796      	b.n	2176 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2248:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    224c:	e793      	b.n	2176 <baudrate_set+0x52>
	switch (baudrate) {
    224e:	f06f 0015 	mvn.w	r0, #21
}
    2252:	4770      	bx	lr
    2254:	0013b000 	.word	0x0013b000
    2258:	004ea000 	.word	0x004ea000
    225c:	000f4240 	.word	0x000f4240
    2260:	0003d090 	.word	0x0003d090
    2264:	00275000 	.word	0x00275000
    2268:	0075c000 	.word	0x0075c000
    226c:	003af000 	.word	0x003af000
    2270:	013a9000 	.word	0x013a9000

00002274 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2276:	4605      	mov	r5, r0
    2278:	460e      	mov	r6, r1
	struct uarte_nrfx_data *data = dev->data;
    227a:	6907      	ldr	r7, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    227c:	f004 f973 	bl	6566 <k_is_in_isr>
    2280:	b910      	cbnz	r0, 2288 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    2282:	4b12      	ldr	r3, [pc, #72]	; (22cc <uarte_nrfx_poll_out+0x58>)
    2284:	781b      	ldrb	r3, [r3, #0]
    2286:	b983      	cbnz	r3, 22aa <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2288:	f04f 0320 	mov.w	r3, #32
    228c:	f3ef 8411 	mrs	r4, BASEPRI
    2290:	f383 8812 	msr	BASEPRI_MAX, r3
    2294:	f3bf 8f6f 	isb	sy
#endif

	if (isr_mode) {
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    2298:	4628      	mov	r0, r5
    229a:	f003 fce1 	bl	5c60 <is_tx_ready>
    229e:	b940      	cbnz	r0, 22b2 <uarte_nrfx_poll_out+0x3e>
	__asm__ volatile(
    22a0:	f384 8811 	msr	BASEPRI, r4
    22a4:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    22a8:	e7ee      	b.n	2288 <uarte_nrfx_poll_out+0x14>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    22aa:	4628      	mov	r0, r5
    22ac:	f003 fd3d 	bl	5d2a <wait_tx_ready>
    22b0:	4604      	mov	r4, r0
	}

	*data->char_out = c;
    22b2:	693b      	ldr	r3, [r7, #16]
    22b4:	701e      	strb	r6, [r3, #0]
	tx_start(dev, data->char_out, 1);
    22b6:	2201      	movs	r2, #1
    22b8:	6939      	ldr	r1, [r7, #16]
    22ba:	4628      	mov	r0, r5
    22bc:	f003 fcea 	bl	5c94 <tx_start>
	__asm__ volatile(
    22c0:	f384 8811 	msr	BASEPRI, r4
    22c4:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    22c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22ca:	bf00      	nop
    22cc:	20000b73 	.word	0x20000b73

000022d0 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    22d0:	b538      	push	{r3, r4, r5, lr}
    22d2:	4605      	mov	r5, r0
    22d4:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    22d6:	f101 0018 	add.w	r0, r1, #24
    22da:	f000 fd3b 	bl	2d54 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    22de:	4b0a      	ldr	r3, [pc, #40]	; (2308 <endtx_stoptx_ppi_init+0x38>)
    22e0:	4298      	cmp	r0, r3
    22e2:	d10e      	bne.n	2302 <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    22e4:	7e23      	ldrb	r3, [r4, #24]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    22e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    22ea:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    22ee:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    22f2:	7e22      	ldrb	r2, [r4, #24]
    22f4:	2301      	movs	r3, #1
    22f6:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    22f8:	4a04      	ldr	r2, [pc, #16]	; (230c <endtx_stoptx_ppi_init+0x3c>)
    22fa:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    22fe:	2000      	movs	r0, #0
}
    2300:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    2302:	f06f 0004 	mvn.w	r0, #4
    2306:	e7fb      	b.n	2300 <endtx_stoptx_ppi_init+0x30>
    2308:	0bad0000 	.word	0x0bad0000
    230c:	50017000 	.word	0x50017000

00002310 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2310:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    2314:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    2318:	4b01      	ldr	r3, [pc, #4]	; (2320 <set_comparator+0x10>)
    231a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    231e:	4770      	bx	lr
    2320:	50015000 	.word	0x50015000

00002324 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    2324:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    2328:	4b01      	ldr	r3, [pc, #4]	; (2330 <get_comparator+0xc>)
    232a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    232e:	4770      	bx	lr
    2330:	50015000 	.word	0x50015000

00002334 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2334:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2338:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    233a:	4a02      	ldr	r2, [pc, #8]	; (2344 <event_enable+0x10>)
    233c:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    2340:	4770      	bx	lr
    2342:	bf00      	nop
    2344:	50015000 	.word	0x50015000

00002348 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2348:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    234c:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    234e:	4a02      	ldr	r2, [pc, #8]	; (2358 <event_disable+0x10>)
    2350:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    2354:	4770      	bx	lr
    2356:	bf00      	nop
    2358:	50015000 	.word	0x50015000

0000235c <counter>:
     return p_reg->COUNTER;
    235c:	4b01      	ldr	r3, [pc, #4]	; (2364 <counter+0x8>)
    235e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    2362:	4770      	bx	lr
    2364:	50015000 	.word	0x50015000

00002368 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2368:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    236a:	2301      	movs	r3, #1
    236c:	4083      	lsls	r3, r0
    236e:	ea6f 0c03 	mvn.w	ip, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2372:	4a0c      	ldr	r2, [pc, #48]	; (23a4 <compare_int_lock+0x3c>)
    2374:	e8d2 1fef 	ldaex	r1, [r2]
    2378:	ea01 0e0c 	and.w	lr, r1, ip
    237c:	e8c2 efe4 	stlex	r4, lr, [r2]
    2380:	2c00      	cmp	r4, #0
    2382:	d1f7      	bne.n	2374 <compare_int_lock+0xc>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2384:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2388:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    238a:	4807      	ldr	r0, [pc, #28]	; (23a8 <compare_int_lock+0x40>)
    238c:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
    2390:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2394:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2398:	420b      	tst	r3, r1
}
    239a:	bf14      	ite	ne
    239c:	2001      	movne	r0, #1
    239e:	2000      	moveq	r0, #0
    23a0:	bd10      	pop	{r4, pc}
    23a2:	bf00      	nop
    23a4:	2000094c 	.word	0x2000094c
    23a8:	50015000 	.word	0x50015000

000023ac <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    23ac:	b538      	push	{r3, r4, r5, lr}
    23ae:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    23b0:	f003 fd66 	bl	5e80 <full_int_lock>
    23b4:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    23b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    23ba:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    23bc:	4a14      	ldr	r2, [pc, #80]	; (2410 <channel_processing_check_and_clear+0x64>)
    23be:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    23c2:	4213      	tst	r3, r2
    23c4:	d105      	bne.n	23d2 <channel_processing_check_and_clear+0x26>
	bool result = false;
    23c6:	2400      	movs	r4, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    23c8:	4628      	mov	r0, r5
    23ca:	f003 fd62 	bl	5e92 <full_int_unlock>

	return result;
}
    23ce:	4620      	mov	r0, r4
    23d0:	bd38      	pop	{r3, r4, r5, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    23d2:	2301      	movs	r3, #1
    23d4:	40a3      	lsls	r3, r4
    23d6:	43db      	mvns	r3, r3
    23d8:	4a0e      	ldr	r2, [pc, #56]	; (2414 <channel_processing_check_and_clear+0x68>)
    23da:	e8d2 1fef 	ldaex	r1, [r2]
    23de:	ea01 0003 	and.w	r0, r1, r3
    23e2:	e8c2 0fec 	stlex	ip, r0, [r2]
    23e6:	f1bc 0f00 	cmp.w	ip, #0
    23ea:	d1f6      	bne.n	23da <channel_processing_check_and_clear+0x2e>
    23ec:	b949      	cbnz	r1, 2402 <channel_processing_check_and_clear+0x56>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    23ee:	f104 0350 	add.w	r3, r4, #80	; 0x50
    23f2:	009b      	lsls	r3, r3, #2
    23f4:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    23f6:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    23fa:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    23fe:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2400:	b123      	cbz	r3, 240c <channel_processing_check_and_clear+0x60>
			event_clear(chan);
    2402:	4620      	mov	r0, r4
    2404:	f003 fd2d 	bl	5e62 <event_clear>
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2408:	2401      	movs	r4, #1
    240a:	e7dd      	b.n	23c8 <channel_processing_check_and_clear+0x1c>
    240c:	2400      	movs	r4, #0
    240e:	e7db      	b.n	23c8 <channel_processing_check_and_clear+0x1c>
    2410:	50015000 	.word	0x50015000
    2414:	20000948 	.word	0x20000948

00002418 <compare_int_unlock>:
	if (key) {
    2418:	b901      	cbnz	r1, 241c <compare_int_unlock+0x4>
}
    241a:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    241c:	2301      	movs	r3, #1
    241e:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2420:	4a0d      	ldr	r2, [pc, #52]	; (2458 <compare_int_unlock+0x40>)
    2422:	e8d2 cfef 	ldaex	ip, [r2]
    2426:	ea4c 0c03 	orr.w	ip, ip, r3
    242a:	e8c2 cfe1 	stlex	r1, ip, [r2]
    242e:	2900      	cmp	r1, #0
    2430:	d1f7      	bne.n	2422 <compare_int_unlock+0xa>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2432:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2436:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    2438:	4a08      	ldr	r2, [pc, #32]	; (245c <compare_int_unlock+0x44>)
    243a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    243e:	4b08      	ldr	r3, [pc, #32]	; (2460 <compare_int_unlock+0x48>)
    2440:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2444:	40c3      	lsrs	r3, r0
    2446:	f013 0f01 	tst.w	r3, #1
    244a:	d0e6      	beq.n	241a <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    244c:	4b05      	ldr	r3, [pc, #20]	; (2464 <compare_int_unlock+0x4c>)
    244e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2452:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    2456:	e7e0      	b.n	241a <compare_int_unlock+0x2>
    2458:	2000094c 	.word	0x2000094c
    245c:	50015000 	.word	0x50015000
    2460:	20000948 	.word	0x20000948
    2464:	e000e100 	.word	0xe000e100

00002468 <sys_clock_timeout_handler>:
{
    2468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    246c:	4607      	mov	r7, r0
    246e:	4614      	mov	r4, r2
    2470:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    2472:	4610      	mov	r0, r2
    2474:	4619      	mov	r1, r3
    2476:	f003 fd00 	bl	5e7a <absolute_time_to_cc>
    247a:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    247c:	4b15      	ldr	r3, [pc, #84]	; (24d4 <sys_clock_timeout_handler+0x6c>)
    247e:	681a      	ldr	r2, [r3, #0]
    2480:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    2482:	601c      	str	r4, [r3, #0]
    2484:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2486:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    248a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    248e:	d309      	bcc.n	24a4 <sys_clock_timeout_handler+0x3c>
	return false;
    2490:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2492:	f002 f923 	bl	46dc <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    2496:	4638      	mov	r0, r7
    2498:	f7ff ff44 	bl	2324 <get_comparator>
    249c:	42a8      	cmp	r0, r5
    249e:	d00e      	beq.n	24be <sys_clock_timeout_handler+0x56>
}
    24a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    24a4:	4b0c      	ldr	r3, [pc, #48]	; (24d8 <sys_clock_timeout_handler+0x70>)
    24a6:	681b      	ldr	r3, [r3, #0]
    24a8:	0a1a      	lsrs	r2, r3, #8
    24aa:	061b      	lsls	r3, r3, #24
    24ac:	eb15 0803 	adds.w	r8, r5, r3
    24b0:	f142 0900 	adc.w	r9, r2, #0
    24b4:	4b09      	ldr	r3, [pc, #36]	; (24dc <sys_clock_timeout_handler+0x74>)
    24b6:	e9c3 8900 	strd	r8, r9, [r3]
		return true;
    24ba:	2401      	movs	r4, #1
    24bc:	e7e9      	b.n	2492 <sys_clock_timeout_handler+0x2a>
		if (!anchor_updated) {
    24be:	b11c      	cbz	r4, 24c8 <sys_clock_timeout_handler+0x60>
		event_enable(chan);
    24c0:	4638      	mov	r0, r7
    24c2:	f7ff ff37 	bl	2334 <event_enable>
}
    24c6:	e7eb      	b.n	24a0 <sys_clock_timeout_handler+0x38>
			set_comparator(chan, COUNTER_HALF_SPAN);
    24c8:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    24cc:	4638      	mov	r0, r7
    24ce:	f7ff ff1f 	bl	2310 <set_comparator>
    24d2:	e7f5      	b.n	24c0 <sys_clock_timeout_handler+0x58>
    24d4:	200001a0 	.word	0x200001a0
    24d8:	20000950 	.word	0x20000950
    24dc:	200001a8 	.word	0x200001a8

000024e0 <z_nrf_rtc_timer_read>:
{
    24e0:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    24e2:	4b0d      	ldr	r3, [pc, #52]	; (2518 <z_nrf_rtc_timer_read+0x38>)
    24e4:	681c      	ldr	r4, [r3, #0]
    24e6:	0a25      	lsrs	r5, r4, #8
    24e8:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    24ea:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    24ee:	f7ff ff35 	bl	235c <counter>
    24f2:	4603      	mov	r3, r0
	val += cntr;
    24f4:	1900      	adds	r0, r0, r4
    24f6:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    24fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    24fe:	d20a      	bcs.n	2516 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    2500:	4b06      	ldr	r3, [pc, #24]	; (251c <z_nrf_rtc_timer_read+0x3c>)
    2502:	e9d3 2300 	ldrd	r2, r3, [r3]
    2506:	4290      	cmp	r0, r2
    2508:	eb71 0303 	sbcs.w	r3, r1, r3
    250c:	d203      	bcs.n	2516 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    250e:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    2512:	f141 0100 	adc.w	r1, r1, #0
}
    2516:	bd38      	pop	{r3, r4, r5, pc}
    2518:	20000950 	.word	0x20000950
    251c:	200001a8 	.word	0x200001a8

00002520 <compare_set_nolocks>:
{
    2520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2522:	4606      	mov	r6, r0
    2524:	4614      	mov	r4, r2
    2526:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    2528:	4610      	mov	r0, r2
    252a:	4619      	mov	r1, r3
    252c:	f003 fca5 	bl	5e7a <absolute_time_to_cc>
    2530:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2532:	f7ff ffd5 	bl	24e0 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2536:	42a0      	cmp	r0, r4
    2538:	eb71 0305 	sbcs.w	r3, r1, r5
    253c:	d21d      	bcs.n	257a <compare_set_nolocks+0x5a>
		if (target_time - curr_time > COUNTER_SPAN) {
    253e:	1a20      	subs	r0, r4, r0
    2540:	eb65 0101 	sbc.w	r1, r5, r1
    2544:	4b19      	ldr	r3, [pc, #100]	; (25ac <compare_set_nolocks+0x8c>)
    2546:	4298      	cmp	r0, r3
    2548:	f171 0100 	sbcs.w	r1, r1, #0
    254c:	d22b      	bcs.n	25a6 <compare_set_nolocks+0x86>
		if (target_time != cc_data[chan].target_time) {
    254e:	4b18      	ldr	r3, [pc, #96]	; (25b0 <compare_set_nolocks+0x90>)
    2550:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    2554:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2558:	42ab      	cmp	r3, r5
    255a:	bf08      	it	eq
    255c:	42a2      	cmpeq	r2, r4
    255e:	d016      	beq.n	258e <compare_set_nolocks+0x6e>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    2560:	4639      	mov	r1, r7
    2562:	4630      	mov	r0, r6
    2564:	f003 fc9a 	bl	5e9c <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    2568:	4639      	mov	r1, r7
    256a:	f003 fc76 	bl	5e5a <counter_sub>
    256e:	1900      	adds	r0, r0, r4
    2570:	f145 0300 	adc.w	r3, r5, #0
    2574:	4604      	mov	r4, r0
    2576:	461d      	mov	r5, r3
    2578:	e009      	b.n	258e <compare_set_nolocks+0x6e>
		atomic_or(&force_isr_mask, BIT(chan));
    257a:	2301      	movs	r3, #1
    257c:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    257e:	4a0d      	ldr	r2, [pc, #52]	; (25b4 <compare_set_nolocks+0x94>)
    2580:	e8d2 0fef 	ldaex	r0, [r2]
    2584:	4318      	orrs	r0, r3
    2586:	e8c2 0fe1 	stlex	r1, r0, [r2]
    258a:	2900      	cmp	r1, #0
    258c:	d1f8      	bne.n	2580 <compare_set_nolocks+0x60>
	cc_data[chan].target_time = target_time;
    258e:	4b08      	ldr	r3, [pc, #32]	; (25b0 <compare_set_nolocks+0x90>)
    2590:	0132      	lsls	r2, r6, #4
    2592:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    2596:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    259a:	9906      	ldr	r1, [sp, #24]
    259c:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    259e:	9b07      	ldr	r3, [sp, #28]
    25a0:	6073      	str	r3, [r6, #4]
	return ret;
    25a2:	2000      	movs	r0, #0
}
    25a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    25a6:	f06f 0015 	mvn.w	r0, #21
    25aa:	e7fb      	b.n	25a4 <compare_set_nolocks+0x84>
    25ac:	01000001 	.word	0x01000001
    25b0:	20000190 	.word	0x20000190
    25b4:	20000948 	.word	0x20000948

000025b8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    25b8:	b530      	push	{r4, r5, lr}
    25ba:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    25bc:	2300      	movs	r3, #0
    25be:	4a1d      	ldr	r2, [pc, #116]	; (2634 <sys_clock_driver_init+0x7c>)
    25c0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    25c4:	2b00      	cmp	r3, #0
    25c6:	dd24      	ble.n	2612 <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    25c8:	4c1a      	ldr	r4, [pc, #104]	; (2634 <sys_clock_driver_init+0x7c>)
    25ca:	2502      	movs	r5, #2
    25cc:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    25d0:	4b19      	ldr	r3, [pc, #100]	; (2638 <sys_clock_driver_init+0x80>)
    25d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    25d6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    25da:	2200      	movs	r2, #0
    25dc:	2101      	movs	r1, #1
    25de:	2015      	movs	r0, #21
    25e0:	f002 ff20 	bl	5424 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    25e4:	2015      	movs	r0, #21
    25e6:	f002 ff18 	bl	541a <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    25ea:	2301      	movs	r3, #1
    25ec:	60a3      	str	r3, [r4, #8]
    25ee:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    25f0:	4a12      	ldr	r2, [pc, #72]	; (263c <sys_clock_driver_init+0x84>)
    25f2:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    25f4:	2400      	movs	r4, #0
    25f6:	9401      	str	r4, [sp, #4]
    25f8:	4b11      	ldr	r3, [pc, #68]	; (2640 <sys_clock_driver_init+0x88>)
    25fa:	9300      	str	r3, [sp, #0]
    25fc:	4a11      	ldr	r2, [pc, #68]	; (2644 <sys_clock_driver_init+0x8c>)
    25fe:	2300      	movs	r3, #0
    2600:	4620      	mov	r0, r4
    2602:	f003 fc86 	bl	5f12 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    2606:	4628      	mov	r0, r5
    2608:	f7ff fc22 	bl	1e50 <z_nrf_clock_control_lf_on>

	return 0;
}
    260c:	4620      	mov	r0, r4
    260e:	b003      	add	sp, #12
    2610:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2612:	4a0d      	ldr	r2, [pc, #52]	; (2648 <sys_clock_driver_init+0x90>)
    2614:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    2618:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    261c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2620:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2624:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2628:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    262a:	4902      	ldr	r1, [pc, #8]	; (2634 <sys_clock_driver_init+0x7c>)
    262c:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2630:	3301      	adds	r3, #1
    2632:	e7c7      	b.n	25c4 <sys_clock_driver_init+0xc>
    2634:	50015000 	.word	0x50015000
    2638:	e000e100 	.word	0xe000e100
    263c:	2000094c 	.word	0x2000094c
    2640:	00002469 	.word	0x00002469
    2644:	007fffff 	.word	0x007fffff
    2648:	20000190 	.word	0x20000190

0000264c <process_channel>:
{
    264c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2650:	b082      	sub	sp, #8
    2652:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    2654:	f7ff feaa 	bl	23ac <channel_processing_check_and_clear>
    2658:	b910      	cbnz	r0, 2660 <process_channel+0x14>
}
    265a:	b002      	add	sp, #8
    265c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    2660:	f7ff ff3e 	bl	24e0 <z_nrf_rtc_timer_read>
    2664:	4682      	mov	sl, r0
    2666:	460d      	mov	r5, r1
		mcu_critical_state = full_int_lock();
    2668:	f003 fc0a 	bl	5e80 <full_int_lock>
    266c:	4606      	mov	r6, r0
		expire_time = cc_data[chan].target_time;
    266e:	4b13      	ldr	r3, [pc, #76]	; (26bc <process_channel+0x70>)
    2670:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2674:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    2678:	45c2      	cmp	sl, r8
    267a:	eb75 0509 	sbcs.w	r5, r5, r9
    267e:	d20b      	bcs.n	2698 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    2680:	2500      	movs	r5, #0
		full_int_unlock(mcu_critical_state);
    2682:	4630      	mov	r0, r6
    2684:	f003 fc05 	bl	5e92 <full_int_unlock>
		if (handler) {
    2688:	2d00      	cmp	r5, #0
    268a:	d0e6      	beq.n	265a <process_channel+0xe>
			handler(chan, expire_time, user_context);
    268c:	9700      	str	r7, [sp, #0]
    268e:	4642      	mov	r2, r8
    2690:	464b      	mov	r3, r9
    2692:	4620      	mov	r0, r4
    2694:	47a8      	blx	r5
}
    2696:	e7e0      	b.n	265a <process_channel+0xe>
			handler = cc_data[chan].callback;
    2698:	4a08      	ldr	r2, [pc, #32]	; (26bc <process_channel+0x70>)
    269a:	0123      	lsls	r3, r4, #4
    269c:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    26a0:	58d5      	ldr	r5, [r2, r3]
			user_context = cc_data[chan].user_context;
    26a2:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    26a4:	2000      	movs	r0, #0
    26a6:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    26a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    26ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    26b0:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    26b4:	4620      	mov	r0, r4
    26b6:	f7ff fe47 	bl	2348 <event_disable>
    26ba:	e7e2      	b.n	2682 <process_channel+0x36>
    26bc:	20000190 	.word	0x20000190

000026c0 <rtc_nrf_isr>:
{
    26c0:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    26c2:	4b0e      	ldr	r3, [pc, #56]	; (26fc <rtc_nrf_isr+0x3c>)
    26c4:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    26c8:	f013 0f02 	tst.w	r3, #2
    26cc:	d00d      	beq.n	26ea <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    26ce:	4b0b      	ldr	r3, [pc, #44]	; (26fc <rtc_nrf_isr+0x3c>)
    26d0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    26d4:	b14b      	cbz	r3, 26ea <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26d6:	4b09      	ldr	r3, [pc, #36]	; (26fc <rtc_nrf_isr+0x3c>)
    26d8:	2200      	movs	r2, #0
    26da:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    26de:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    26e2:	4a07      	ldr	r2, [pc, #28]	; (2700 <rtc_nrf_isr+0x40>)
    26e4:	6813      	ldr	r3, [r2, #0]
    26e6:	3301      	adds	r3, #1
    26e8:	6013      	str	r3, [r2, #0]
{
    26ea:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    26ec:	2c00      	cmp	r4, #0
    26ee:	dd00      	ble.n	26f2 <rtc_nrf_isr+0x32>
}
    26f0:	bd10      	pop	{r4, pc}
		process_channel(chan);
    26f2:	4620      	mov	r0, r4
    26f4:	f7ff ffaa 	bl	264c <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    26f8:	3401      	adds	r4, #1
    26fa:	e7f7      	b.n	26ec <rtc_nrf_isr+0x2c>
    26fc:	50015000 	.word	0x50015000
    2700:	20000950 	.word	0x20000950

00002704 <sys_clock_set_timeout>:
{
    2704:	b510      	push	{r4, lr}
    2706:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2708:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    270c:	d006      	beq.n	271c <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    270e:	2801      	cmp	r0, #1
    2710:	dd06      	ble.n	2720 <sys_clock_set_timeout+0x1c>
    2712:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2716:	da05      	bge.n	2724 <sys_clock_set_timeout+0x20>
    2718:	1e44      	subs	r4, r0, #1
    271a:	e004      	b.n	2726 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    271c:	480f      	ldr	r0, [pc, #60]	; (275c <sys_clock_set_timeout+0x58>)
    271e:	e7f8      	b.n	2712 <sys_clock_set_timeout+0xe>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2720:	2400      	movs	r4, #0
    2722:	e000      	b.n	2726 <sys_clock_set_timeout+0x22>
    2724:	4c0d      	ldr	r4, [pc, #52]	; (275c <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2726:	f7ff fedb 	bl	24e0 <z_nrf_rtc_timer_read>
    272a:	4b0d      	ldr	r3, [pc, #52]	; (2760 <sys_clock_set_timeout+0x5c>)
    272c:	681a      	ldr	r2, [r3, #0]
    272e:	685b      	ldr	r3, [r3, #4]
    2730:	1a80      	subs	r0, r0, r2
	if (unannounced >= COUNTER_HALF_SPAN) {
    2732:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2736:	d300      	bcc.n	273a <sys_clock_set_timeout+0x36>
		ticks = 0;
    2738:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    273a:	4420      	add	r0, r4
    273c:	1c41      	adds	r1, r0, #1
	if (cyc > MAX_CYCLES) {
    273e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    2742:	d300      	bcc.n	2746 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    2744:	4905      	ldr	r1, [pc, #20]	; (275c <sys_clock_set_timeout+0x58>)
	uint64_t target_time = cyc + last_count;
    2746:	2000      	movs	r0, #0
    2748:	1852      	adds	r2, r2, r1
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    274a:	9001      	str	r0, [sp, #4]
    274c:	4905      	ldr	r1, [pc, #20]	; (2764 <sys_clock_set_timeout+0x60>)
    274e:	9100      	str	r1, [sp, #0]
    2750:	f143 0300 	adc.w	r3, r3, #0
    2754:	f003 fbdd 	bl	5f12 <compare_set>
}
    2758:	b002      	add	sp, #8
    275a:	bd10      	pop	{r4, pc}
    275c:	007fffff 	.word	0x007fffff
    2760:	200001a0 	.word	0x200001a0
    2764:	00002469 	.word	0x00002469

00002768 <sys_clock_elapsed>:
{
    2768:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    276a:	f7ff feb9 	bl	24e0 <z_nrf_rtc_timer_read>
    276e:	4b02      	ldr	r3, [pc, #8]	; (2778 <sys_clock_elapsed+0x10>)
    2770:	681b      	ldr	r3, [r3, #0]
}
    2772:	1ac0      	subs	r0, r0, r3
    2774:	bd08      	pop	{r3, pc}
    2776:	bf00      	nop
    2778:	200001a0 	.word	0x200001a0

0000277c <nrf_gpio_cfg>:
{
    277c:	b430      	push	{r4, r5}
    *p_pin = pin_number & 0x1F;
    277e:	f000 0c1f 	and.w	ip, r0, #31
    return pin_number >> 5;
    2782:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2784:	2801      	cmp	r0, #1
    2786:	d018      	beq.n	27ba <nrf_gpio_cfg+0x3e>
        case 0: return NRF_P0;
    2788:	4d0d      	ldr	r5, [pc, #52]	; (27c0 <nrf_gpio_cfg+0x44>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    278a:	f10c 0080 	add.w	r0, ip, #128	; 0x80
    278e:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
    2792:	f004 4ce0 	and.w	ip, r4, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    2796:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    279a:	ea41 0383 	orr.w	r3, r1, r3, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    279e:	f89d 2008 	ldrb.w	r2, [sp, #8]
    27a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    27a6:	f89d 200c 	ldrb.w	r2, [sp, #12]
    27aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    27ae:	ea43 030c 	orr.w	r3, r3, ip
    reg->PIN_CNF[pin_number] = cnf;
    27b2:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
}
    27b6:	bc30      	pop	{r4, r5}
    27b8:	4770      	bx	lr
        case 1: return NRF_P1;
    27ba:	4d02      	ldr	r5, [pc, #8]	; (27c4 <nrf_gpio_cfg+0x48>)
    27bc:	e7e5      	b.n	278a <nrf_gpio_cfg+0xe>
    27be:	bf00      	nop
    27c0:	50842500 	.word	0x50842500
    27c4:	50842800 	.word	0x50842800

000027c8 <nrf_gpio_pin_write>:
    if (value == 0)
    27c8:	b959      	cbnz	r1, 27e2 <nrf_gpio_pin_write+0x1a>
    *p_pin = pin_number & 0x1F;
    27ca:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    27ce:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    27d0:	2801      	cmp	r0, #1
    27d2:	d004      	beq.n	27de <nrf_gpio_pin_write+0x16>
        case 0: return NRF_P0;
    27d4:	4a09      	ldr	r2, [pc, #36]	; (27fc <nrf_gpio_pin_write+0x34>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    27d6:	2301      	movs	r3, #1
    27d8:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    27da:	60d3      	str	r3, [r2, #12]
}
    27dc:	4770      	bx	lr
        case 1: return NRF_P1;
    27de:	4a08      	ldr	r2, [pc, #32]	; (2800 <nrf_gpio_pin_write+0x38>)
    27e0:	e7f9      	b.n	27d6 <nrf_gpio_pin_write+0xe>
    *p_pin = pin_number & 0x1F;
    27e2:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    27e6:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    27e8:	2801      	cmp	r0, #1
    27ea:	d004      	beq.n	27f6 <nrf_gpio_pin_write+0x2e>
        case 0: return NRF_P0;
    27ec:	4a03      	ldr	r2, [pc, #12]	; (27fc <nrf_gpio_pin_write+0x34>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    27ee:	2301      	movs	r3, #1
    27f0:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    27f2:	6093      	str	r3, [r2, #8]
}
    27f4:	4770      	bx	lr
        case 1: return NRF_P1;
    27f6:	4a02      	ldr	r2, [pc, #8]	; (2800 <nrf_gpio_pin_write+0x38>)
    27f8:	e7f9      	b.n	27ee <nrf_gpio_pin_write+0x26>
    27fa:	bf00      	nop
    27fc:	50842500 	.word	0x50842500
    2800:	50842800 	.word	0x50842800

00002804 <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    2804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2808:	b085      	sub	sp, #20
    280a:	4607      	mov	r7, r0
    280c:	468b      	mov	fp, r1
    280e:	4690      	mov	r8, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2810:	2400      	movs	r4, #0
    2812:	e022      	b.n	285a <pinctrl_configure_pins+0x56>
		uint32_t write = NO_WRITE;
		nrf_gpio_pin_dir_t dir;
		nrf_gpio_pin_input_t input;

		if (pin == NRF_PIN_DISCONNECTED) {
			pin = 0xFFFFFFFFU;
    2814:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    2818:	e02c      	b.n	2874 <pinctrl_configure_pins+0x70>
		}

		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = pin;
    281a:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			write = 1U;
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    281e:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2820:	9603      	str	r6, [sp, #12]
			write = 1U;
    2822:	4631      	mov	r1, r6
		default:
			return -ENOTSUP;
		}

		/* configure GPIO properties */
		if (pin != NRF_PIN_DISCONNECTED) {
    2824:	2d7f      	cmp	r5, #127	; 0x7f
    2826:	d016      	beq.n	2856 <pinctrl_configure_pins+0x52>
			if (write != NO_WRITE) {
    2828:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    282c:	f040 810e 	bne.w	2a4c <pinctrl_configure_pins+0x248>
				nrf_gpio_pin_write(pin, write);
			}

			/* force input and disconnected buffer for low power */
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    2830:	f857 300a 	ldr.w	r3, [r7, sl]
    2834:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2838:	d002      	beq.n	2840 <pinctrl_configure_pins+0x3c>
				dir = NRF_GPIO_PIN_DIR_INPUT;
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    283a:	2601      	movs	r6, #1
				dir = NRF_GPIO_PIN_DIR_INPUT;
    283c:	2200      	movs	r2, #0
    283e:	9203      	str	r2, [sp, #12]
			}

			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
    2840:	2200      	movs	r2, #0
    2842:	9201      	str	r2, [sp, #4]
    2844:	f8cd 9000 	str.w	r9, [sp]
    2848:	f3c3 13c1 	ubfx	r3, r3, #7, #2
    284c:	4632      	mov	r2, r6
    284e:	9903      	ldr	r1, [sp, #12]
    2850:	4628      	mov	r0, r5
    2852:	f7ff ff93 	bl	277c <nrf_gpio_cfg>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2856:	3401      	adds	r4, #1
    2858:	b2e4      	uxtb	r4, r4
    285a:	455c      	cmp	r4, fp
    285c:	f080 80fa 	bcs.w	2a54 <pinctrl_configure_pins+0x250>
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    2860:	ea4f 0a84 	mov.w	sl, r4, lsl #2
    2864:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
    2868:	f3c3 2943 	ubfx	r9, r3, #9, #4
		uint32_t pin = NRF_GET_PIN(pins[i]);
    286c:	f003 057f 	and.w	r5, r3, #127	; 0x7f
		if (pin == NRF_PIN_DISCONNECTED) {
    2870:	2d7f      	cmp	r5, #127	; 0x7f
    2872:	d0cf      	beq.n	2814 <pinctrl_configure_pins+0x10>
		switch (NRF_GET_FUN(pins[i])) {
    2874:	0c1b      	lsrs	r3, r3, #16
    2876:	2b22      	cmp	r3, #34	; 0x22
    2878:	f200 80ee 	bhi.w	2a58 <pinctrl_configure_pins+0x254>
    287c:	a201      	add	r2, pc, #4	; (adr r2, 2884 <pinctrl_configure_pins+0x80>)
    287e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2882:	bf00      	nop
    2884:	0000281b 	.word	0x0000281b
    2888:	00002911 	.word	0x00002911
    288c:	0000291f 	.word	0x0000291f
    2890:	0000292b 	.word	0x0000292b
    2894:	00002939 	.word	0x00002939
    2898:	00002947 	.word	0x00002947
    289c:	00002953 	.word	0x00002953
    28a0:	00002a59 	.word	0x00002a59
    28a4:	00002a59 	.word	0x00002a59
    28a8:	00002a59 	.word	0x00002a59
    28ac:	00002a59 	.word	0x00002a59
    28b0:	00002961 	.word	0x00002961
    28b4:	00002975 	.word	0x00002975
    28b8:	00002a59 	.word	0x00002a59
    28bc:	00002a59 	.word	0x00002a59
    28c0:	00002a59 	.word	0x00002a59
    28c4:	00002a59 	.word	0x00002a59
    28c8:	00002a59 	.word	0x00002a59
    28cc:	00002a59 	.word	0x00002a59
    28d0:	00002a59 	.word	0x00002a59
    28d4:	00002a59 	.word	0x00002a59
    28d8:	00002a59 	.word	0x00002a59
    28dc:	00002989 	.word	0x00002989
    28e0:	0000299b 	.word	0x0000299b
    28e4:	000029ad 	.word	0x000029ad
    28e8:	000029bf 	.word	0x000029bf
    28ec:	00002a59 	.word	0x00002a59
    28f0:	00002a59 	.word	0x00002a59
    28f4:	00002a59 	.word	0x00002a59
    28f8:	000029d1 	.word	0x000029d1
    28fc:	000029e1 	.word	0x000029e1
    2900:	000029ed 	.word	0x000029ed
    2904:	000029fd 	.word	0x000029fd
    2908:	00002a0d 	.word	0x00002a0d
    290c:	00002a1d 	.word	0x00002a1d
			NRF_PSEL_UART(reg, RXD) = pin;
    2910:	f8c8 5514 	str.w	r5, [r8, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2914:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2916:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2918:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    291c:	e782      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_UART(reg, RTS) = pin;
    291e:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2922:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2924:	9603      	str	r6, [sp, #12]
			write = 1U;
    2926:	4631      	mov	r1, r6
			break;
    2928:	e77c      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_UART(reg, CTS) = pin;
    292a:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    292e:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2930:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2932:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    2936:	e775      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    2938:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    293c:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    293e:	2301      	movs	r3, #1
    2940:	9303      	str	r3, [sp, #12]
			write = 0U;
    2942:	4631      	mov	r1, r6
			break;
    2944:	e76e      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    2946:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    294a:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    294c:	9603      	str	r6, [sp, #12]
			write = 0U;
    294e:	2100      	movs	r1, #0
			break;
    2950:	e768      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_SPIM(reg, MISO) = pin;
    2952:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2956:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2958:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    295a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    295e:	e761      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    2960:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    2964:	f1b9 0f00 	cmp.w	r9, #0
    2968:	d060      	beq.n	2a2c <pinctrl_configure_pins+0x228>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    296a:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    296c:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    296e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2972:	e757      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    2974:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    2978:	f1b9 0f00 	cmp.w	r9, #0
    297c:	d05e      	beq.n	2a3c <pinctrl_configure_pins+0x238>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    297e:	2600      	movs	r6, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2980:	9603      	str	r6, [sp, #12]
		uint32_t write = NO_WRITE;
    2982:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2986:	e74d      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
    2988:	f8c8 5560 	str.w	r5, [r8, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
    298c:	f857 100a 	ldr.w	r1, [r7, sl]
    2990:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2994:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2996:	9603      	str	r6, [sp, #12]
			break;
    2998:	e744      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
    299a:	f8c8 5564 	str.w	r5, [r8, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
    299e:	f857 100a 	ldr.w	r1, [r7, sl]
    29a2:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    29a6:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    29a8:	9603      	str	r6, [sp, #12]
			break;
    29aa:	e73b      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
    29ac:	f8c8 5568 	str.w	r5, [r8, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
    29b0:	f857 100a 	ldr.w	r1, [r7, sl]
    29b4:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    29b8:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    29ba:	9603      	str	r6, [sp, #12]
			break;
    29bc:	e732      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
    29be:	f8c8 556c 	str.w	r5, [r8, #1388]	; 0x56c
			write = NRF_GET_INVERT(pins[i]);
    29c2:	f857 100a 	ldr.w	r1, [r7, sl]
    29c6:	f3c1 3180 	ubfx	r1, r1, #14, #1
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    29ca:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    29cc:	9603      	str	r6, [sp, #12]
			break;
    29ce:	e729      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, SCK) = pin;
    29d0:	f8c8 5524 	str.w	r5, [r8, #1316]	; 0x524
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    29d4:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    29d6:	2300      	movs	r3, #0
    29d8:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    29da:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    29de:	e721      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, CSN) = pin;
    29e0:	f8c8 5528 	str.w	r5, [r8, #1320]	; 0x528
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    29e4:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_OUTPUT;
    29e6:	9603      	str	r6, [sp, #12]
			write = 1U;
    29e8:	4631      	mov	r1, r6
			break;
    29ea:	e71b      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO0) = pin;
    29ec:	f8c8 5530 	str.w	r5, [r8, #1328]	; 0x530
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    29f0:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    29f2:	2300      	movs	r3, #0
    29f4:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    29f6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    29fa:	e713      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO1) = pin;
    29fc:	f8c8 5534 	str.w	r5, [r8, #1332]	; 0x534
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a00:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a02:	2300      	movs	r3, #0
    2a04:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2a06:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    2a0a:	e70b      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO2) = pin;
    2a0c:	f8c8 5538 	str.w	r5, [r8, #1336]	; 0x538
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a10:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a12:	2300      	movs	r3, #0
    2a14:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2a16:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    2a1a:	e703      	b.n	2824 <pinctrl_configure_pins+0x20>
			NRF_PSEL_QSPI(reg, IO3) = pin;
    2a1c:	f8c8 553c 	str.w	r5, [r8, #1340]	; 0x53c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a20:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a22:	2300      	movs	r3, #0
    2a24:	9303      	str	r3, [sp, #12]
		uint32_t write = NO_WRITE;
    2a26:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
			break;
    2a2a:	e6fb      	b.n	2824 <pinctrl_configure_pins+0x20>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2a2c:	464e      	mov	r6, r9
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a2e:	f8cd 900c 	str.w	r9, [sp, #12]
		uint32_t write = NO_WRITE;
    2a32:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
				drive = NRF_DRIVE_S0D1;
    2a36:	f04f 0906 	mov.w	r9, #6
    2a3a:	e6f3      	b.n	2824 <pinctrl_configure_pins+0x20>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2a3c:	464e      	mov	r6, r9
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a3e:	f8cd 900c 	str.w	r9, [sp, #12]
		uint32_t write = NO_WRITE;
    2a42:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
				drive = NRF_DRIVE_S0D1;
    2a46:	f04f 0906 	mov.w	r9, #6
    2a4a:	e6eb      	b.n	2824 <pinctrl_configure_pins+0x20>
				nrf_gpio_pin_write(pin, write);
    2a4c:	4628      	mov	r0, r5
    2a4e:	f7ff febb 	bl	27c8 <nrf_gpio_pin_write>
    2a52:	e6ed      	b.n	2830 <pinctrl_configure_pins+0x2c>
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    2a54:	2000      	movs	r0, #0
    2a56:	e001      	b.n	2a5c <pinctrl_configure_pins+0x258>
		switch (NRF_GET_FUN(pins[i])) {
    2a58:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    2a5c:	b005      	add	sp, #20
    2a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2a62:	bf00      	nop

00002a64 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    2a64:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2a68:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    2a6c:	f002 0203 	and.w	r2, r2, #3
    2a70:	4b02      	ldr	r3, [pc, #8]	; (2a7c <SystemCoreClockUpdate+0x18>)
    2a72:	40d3      	lsrs	r3, r2
    2a74:	4a02      	ldr	r2, [pc, #8]	; (2a80 <SystemCoreClockUpdate+0x1c>)
    2a76:	6013      	str	r3, [r2, #0]
#endif
}
    2a78:	4770      	bx	lr
    2a7a:	bf00      	nop
    2a7c:	07a12000 	.word	0x07a12000
    2a80:	20000048 	.word	0x20000048

00002a84 <SystemInit>:

void SystemInit(void)
{
    2a84:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    2a86:	f003 fafd 	bl	6084 <nrf53_errata_97>
    2a8a:	b168      	cbz	r0, 2aa8 <SystemInit+0x24>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    2a8c:	4b4e      	ldr	r3, [pc, #312]	; (2bc8 <SystemInit+0x144>)
    2a8e:	f8d3 3a20 	ldr.w	r3, [r3, #2592]	; 0xa20
    2a92:	b94b      	cbnz	r3, 2aa8 <SystemInit+0x24>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    2a94:	4b4c      	ldr	r3, [pc, #304]	; (2bc8 <SystemInit+0x144>)
    2a96:	220d      	movs	r2, #13
    2a98:	f8c3 2a20 	str.w	r2, [r3, #2592]	; 0xa20
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    2a9c:	2201      	movs	r2, #1
    2a9e:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    2aa2:	2200      	movs	r2, #0
    2aa4:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
{
    2aa8:	2200      	movs	r2, #0
    2aaa:	e00b      	b.n	2ac4 <SystemInit+0x40>
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    2aac:	f102 0360 	add.w	r3, r2, #96	; 0x60
    2ab0:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    2ab4:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    2ab8:	00db      	lsls	r3, r3, #3
    2aba:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    2abe:	685b      	ldr	r3, [r3, #4]
    2ac0:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    2ac2:	3201      	adds	r2, #1
    2ac4:	2a1f      	cmp	r2, #31
    2ac6:	d808      	bhi.n	2ada <SystemInit+0x56>
    2ac8:	f102 0360 	add.w	r3, r2, #96	; 0x60
    2acc:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    2ad0:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    2ad4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2ad8:	d1e8      	bne.n	2aac <SystemInit+0x28>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    2ada:	f003 faab 	bl	6034 <nrf53_errata_64>
    2ade:	b130      	cbz	r0, 2aee <SystemInit+0x6a>
        {
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    2ae0:	4b39      	ldr	r3, [pc, #228]	; (2bc8 <SystemInit+0x144>)
    2ae2:	2229      	movs	r2, #41	; 0x29
    2ae4:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    2ae8:	2203      	movs	r2, #3
    2aea:	f8c3 273c 	str.w	r2, [r3, #1852]	; 0x73c
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    2aee:	f003 fa55 	bl	5f9c <nrf53_errata_42>
    2af2:	b140      	cbz	r0, 2b06 <SystemInit+0x82>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    2af4:	4b35      	ldr	r3, [pc, #212]	; (2bcc <SystemInit+0x148>)
    2af6:	4a36      	ldr	r2, [pc, #216]	; (2bd0 <SystemInit+0x14c>)
    2af8:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    2afc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b00:	2201      	movs	r2, #1
    2b02:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    2b06:	f003 fa5d 	bl	5fc4 <nrf53_errata_46>
    2b0a:	b118      	cbz	r0, 2b14 <SystemInit+0x90>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    2b0c:	4b31      	ldr	r3, [pc, #196]	; (2bd4 <SystemInit+0x150>)
    2b0e:	2200      	movs	r2, #0
    2b10:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    2b14:	f003 fa6e 	bl	5ff4 <nrf53_errata_49>
    2b18:	b168      	cbz	r0, 2b36 <SystemInit+0xb2>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    2b1a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b1e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2b22:	f013 0f01 	tst.w	r3, #1
    2b26:	d006      	beq.n	2b36 <SystemInit+0xb2>
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    2b28:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b2c:	2200      	movs	r2, #0
    2b2e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    2b32:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
            }
        }

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
    2b36:	f003 fa71 	bl	601c <nrf53_errata_55>
    2b3a:	b160      	cbz	r0, 2b56 <SystemInit+0xd2>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    2b3c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b40:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2b44:	f013 0f01 	tst.w	r3, #1
    2b48:	d005      	beq.n	2b56 <SystemInit+0xd2>
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    2b4a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b4e:	f06f 0201 	mvn.w	r2, #1
    2b52:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    2b56:	f003 fa81 	bl	605c <nrf53_errata_69>
    2b5a:	b118      	cbz	r0, 2b64 <SystemInit+0xe0>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    2b5c:	4b1a      	ldr	r3, [pc, #104]	; (2bc8 <SystemInit+0x144>)
    2b5e:	2265      	movs	r2, #101	; 0x65
    2b60:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
        }

        if (nrf53_errata_140())
    2b64:	f003 faa2 	bl	60ac <nrf53_errata_140>
    2b68:	b120      	cbz	r0, 2b74 <SystemInit+0xf0>
        {
            if (*(volatile uint32_t *)0x50032420 & 0x80000000)
    2b6a:	4b1a      	ldr	r3, [pc, #104]	; (2bd4 <SystemInit+0x150>)
    2b6c:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
    2b70:	2b00      	cmp	r3, #0
    2b72:	db11      	blt.n	2b98 <SystemInit+0x114>

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    2b74:	4a18      	ldr	r2, [pc, #96]	; (2bd8 <SystemInit+0x154>)
    2b76:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    2b7a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    2b7e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    2b82:	4a16      	ldr	r2, [pc, #88]	; (2bdc <SystemInit+0x158>)
    2b84:	6811      	ldr	r1, [r2, #0]
    2b86:	4b16      	ldr	r3, [pc, #88]	; (2be0 <SystemInit+0x15c>)
    2b88:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    2b8c:	69d2      	ldr	r2, [r2, #28]
    2b8e:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
    2b92:	f7ff ff67 	bl	2a64 <SystemCoreClockUpdate>
}
    2b96:	bd08      	pop	{r3, pc}
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFSYNT;
    2b98:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b9c:	2203      	movs	r2, #3
    2b9e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
                NRF_CLOCK_S->TASKS_LFCLKSTART = 1;
    2ba2:	2201      	movs	r2, #1
    2ba4:	609a      	str	r2, [r3, #8]
                while (NRF_CLOCK_S->EVENTS_LFCLKSTARTED == 0) {}
    2ba6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2baa:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    2bae:	2b00      	cmp	r3, #0
    2bb0:	d0f9      	beq.n	2ba6 <SystemInit+0x122>
                NRF_CLOCK_S->EVENTS_LFCLKSTARTED = 0;
    2bb2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2bb6:	2200      	movs	r2, #0
    2bb8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                NRF_CLOCK_S->TASKS_LFCLKSTOP = 1;
    2bbc:	2201      	movs	r2, #1
    2bbe:	60da      	str	r2, [r3, #12]
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFRC;
    2bc0:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    2bc4:	e7d6      	b.n	2b74 <SystemInit+0xf0>
    2bc6:	bf00      	nop
    2bc8:	50004000 	.word	0x50004000
    2bcc:	50039000 	.word	0x50039000
    2bd0:	beef0044 	.word	0xbeef0044
    2bd4:	50032000 	.word	0x50032000
    2bd8:	e000ed00 	.word	0xe000ed00
    2bdc:	00ff8000 	.word	0x00ff8000
    2be0:	50006000 	.word	0x50006000

00002be4 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2be4:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    2be6:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2be8:	fab4 f384 	clz	r3, r4
    2bec:	f1c3 031f 	rsb	r3, r3, #31
    2bf0:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    2bf4:	2b00      	cmp	r3, #0
    2bf6:	db12      	blt.n	2c1e <nrfx_flag32_alloc+0x3a>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2bf8:	2201      	movs	r2, #1
    2bfa:	fa02 f303 	lsl.w	r3, r2, r3
    2bfe:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2c02:	e8d0 2fef 	ldaex	r2, [r0]
    2c06:	42a2      	cmp	r2, r4
    2c08:	d104      	bne.n	2c14 <nrfx_flag32_alloc+0x30>
    2c0a:	e8c0 3fee 	stlex	lr, r3, [r0]
    2c0e:	f1be 0f00 	cmp.w	lr, #0
    2c12:	d1f6      	bne.n	2c02 <nrfx_flag32_alloc+0x1e>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2c14:	d1e7      	bne.n	2be6 <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    2c16:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    2c1a:	4802      	ldr	r0, [pc, #8]	; (2c24 <nrfx_flag32_alloc+0x40>)
}
    2c1c:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    2c1e:	4802      	ldr	r0, [pc, #8]	; (2c28 <nrfx_flag32_alloc+0x44>)
    2c20:	e7fc      	b.n	2c1c <nrfx_flag32_alloc+0x38>
    2c22:	bf00      	nop
    2c24:	0bad0000 	.word	0x0bad0000
    2c28:	0bad0002 	.word	0x0bad0002

00002c2c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2c2c:	6803      	ldr	r3, [r0, #0]
    2c2e:	40cb      	lsrs	r3, r1
    2c30:	f013 0f01 	tst.w	r3, #1
    2c34:	d111      	bne.n	2c5a <nrfx_flag32_free+0x2e>
{
    2c36:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    2c38:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    2c3a:	2301      	movs	r3, #1
    2c3c:	408b      	lsls	r3, r1
    2c3e:	4313      	orrs	r3, r2
    2c40:	e8d0 cfef 	ldaex	ip, [r0]
    2c44:	4594      	cmp	ip, r2
    2c46:	d104      	bne.n	2c52 <nrfx_flag32_free+0x26>
    2c48:	e8c0 3fee 	stlex	lr, r3, [r0]
    2c4c:	f1be 0f00 	cmp.w	lr, #0
    2c50:	d1f6      	bne.n	2c40 <nrfx_flag32_free+0x14>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2c52:	d1f1      	bne.n	2c38 <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    2c54:	4802      	ldr	r0, [pc, #8]	; (2c60 <nrfx_flag32_free+0x34>)
}
    2c56:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    2c5a:	4802      	ldr	r0, [pc, #8]	; (2c64 <nrfx_flag32_free+0x38>)
}
    2c5c:	4770      	bx	lr
    2c5e:	bf00      	nop
    2c60:	0bad0000 	.word	0x0bad0000
    2c64:	0bad0004 	.word	0x0bad0004

00002c68 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2c68:	4b05      	ldr	r3, [pc, #20]	; (2c80 <nrfx_clock_init+0x18>)
    2c6a:	791b      	ldrb	r3, [r3, #4]
    2c6c:	b92b      	cbnz	r3, 2c7a <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    2c6e:	4b04      	ldr	r3, [pc, #16]	; (2c80 <nrfx_clock_init+0x18>)
    2c70:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2c72:	2201      	movs	r2, #1
    2c74:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2c76:	4803      	ldr	r0, [pc, #12]	; (2c84 <nrfx_clock_init+0x1c>)
    2c78:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2c7a:	4803      	ldr	r0, [pc, #12]	; (2c88 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2c7c:	4770      	bx	lr
    2c7e:	bf00      	nop
    2c80:	20000954 	.word	0x20000954
    2c84:	0bad0000 	.word	0x0bad0000
    2c88:	0bad000c 	.word	0x0bad000c

00002c8c <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2c8c:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2c8e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c92:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2c96:	b163      	cbz	r3, 2cb2 <nrfx_power_clock_irq_handler+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c98:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c9c:	2000      	movs	r0, #0
    2c9e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    2ca2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2ca6:	2201      	movs	r2, #1
    2ca8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2cac:	4b28      	ldr	r3, [pc, #160]	; (2d50 <nrfx_power_clock_irq_handler+0xc4>)
    2cae:	681b      	ldr	r3, [r3, #0]
    2cb0:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2cb2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2cb6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2cba:	b1bb      	cbz	r3, 2cec <nrfx_power_clock_irq_handler+0x60>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cbc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2cc0:	2200      	movs	r2, #0
    2cc2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2cc6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2cca:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
    2cce:	f002 0203 	and.w	r2, r2, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2cd2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2cd6:	2a01      	cmp	r2, #1
    2cd8:	d031      	beq.n	2d3e <nrfx_power_clock_irq_handler+0xb2>
    p_reg->INTENCLR = mask;
    2cda:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2cde:	2202      	movs	r2, #2
    2ce0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2ce4:	4b1a      	ldr	r3, [pc, #104]	; (2d50 <nrfx_power_clock_irq_handler+0xc4>)
    2ce6:	681b      	ldr	r3, [r3, #0]
    2ce8:	2001      	movs	r0, #1
    2cea:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2cec:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2cf0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    2cf4:	b173      	cbz	r3, 2d14 <nrfx_power_clock_irq_handler+0x88>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cf6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2cfa:	2200      	movs	r2, #0
    2cfc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    2d00:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
    2d04:	f44f 7280 	mov.w	r2, #256	; 0x100
    2d08:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    2d0c:	4b10      	ldr	r3, [pc, #64]	; (2d50 <nrfx_power_clock_irq_handler+0xc4>)
    2d0e:	681b      	ldr	r3, [r3, #0]
    2d10:	2004      	movs	r0, #4
    2d12:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d14:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d18:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    2d1c:	b173      	cbz	r3, 2d3c <nrfx_power_clock_irq_handler+0xb0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d1e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d22:	2200      	movs	r2, #0
    2d24:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    2d28:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
    2d2c:	f44f 7200 	mov.w	r2, #512	; 0x200
    2d30:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    2d34:	4b06      	ldr	r3, [pc, #24]	; (2d50 <nrfx_power_clock_irq_handler+0xc4>)
    2d36:	681b      	ldr	r3, [r3, #0]
    2d38:	2005      	movs	r0, #5
    2d3a:	4798      	blx	r3
    }
#endif
}
    2d3c:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    2d3e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d42:	2202      	movs	r2, #2
    2d44:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d48:	2201      	movs	r2, #1
    2d4a:	609a      	str	r2, [r3, #8]
}
    2d4c:	e7ce      	b.n	2cec <nrfx_power_clock_irq_handler+0x60>
    2d4e:	bf00      	nop
    2d50:	20000954 	.word	0x20000954

00002d54 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    2d54:	b508      	push	{r3, lr}
    2d56:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
    2d58:	4801      	ldr	r0, [pc, #4]	; (2d60 <nrfx_dppi_channel_alloc+0xc>)
    2d5a:	f7ff ff43 	bl	2be4 <nrfx_flag32_alloc>
}
    2d5e:	bd08      	pop	{r3, pc}
    2d60:	2000004c 	.word	0x2000004c

00002d64 <nrf_gpio_reconfigure>:
{
    2d64:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d66:	461c      	mov	r4, r3
    2d68:	9f05      	ldr	r7, [sp, #20]
    2d6a:	9e06      	ldr	r6, [sp, #24]
    *p_pin = pin_number & 0x1F;
    2d6c:	f000 0c1f 	and.w	ip, r0, #31
    return pin_number >> 5;
    2d70:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2d72:	2801      	cmp	r0, #1
    2d74:	d034      	beq.n	2de0 <nrf_gpio_reconfigure+0x7c>
        case 0: return NRF_P0;
    2d76:	4d27      	ldr	r5, [pc, #156]	; (2e14 <nrf_gpio_reconfigure+0xb0>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2d78:	f10c 0380 	add.w	r3, ip, #128	; 0x80
    2d7c:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2d80:	b381      	cbz	r1, 2de4 <nrf_gpio_reconfigure+0x80>
    2d82:	2001      	movs	r0, #1
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    2d84:	b382      	cbz	r2, 2de8 <nrf_gpio_reconfigure+0x84>
    2d86:	f04f 0e02 	mov.w	lr, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2d8a:	ea40 000e 	orr.w	r0, r0, lr
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    2d8e:	b374      	cbz	r4, 2dee <nrf_gpio_reconfigure+0x8a>
    2d90:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    2d94:	ea40 000e 	orr.w	r0, r0, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    2d98:	b367      	cbz	r7, 2df4 <nrf_gpio_reconfigure+0x90>
    2d9a:	f44f 6e70 	mov.w	lr, #3840	; 0xf00
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    2d9e:	ea40 000e 	orr.w	r0, r0, lr
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    2da2:	b356      	cbz	r6, 2dfa <nrf_gpio_reconfigure+0x96>
    2da4:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2da8:	ea40 000e 	orr.w	r0, r0, lr
    cnf &= ~to_update;
    2dac:	ea23 0000 	bic.w	r0, r3, r0
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2db0:	b331      	cbz	r1, 2e00 <nrf_gpio_reconfigure+0x9c>
    2db2:	780b      	ldrb	r3, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2db4:	b332      	cbz	r2, 2e04 <nrf_gpio_reconfigure+0xa0>
    2db6:	7812      	ldrb	r2, [r2, #0]
    2db8:	0052      	lsls	r2, r2, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2dba:	4313      	orrs	r3, r2
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2dbc:	b324      	cbz	r4, 2e08 <nrf_gpio_reconfigure+0xa4>
    2dbe:	7822      	ldrb	r2, [r4, #0]
    2dc0:	0092      	lsls	r2, r2, #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2dc2:	4313      	orrs	r3, r2
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2dc4:	b317      	cbz	r7, 2e0c <nrf_gpio_reconfigure+0xa8>
    2dc6:	783a      	ldrb	r2, [r7, #0]
    2dc8:	0212      	lsls	r2, r2, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2dca:	4313      	orrs	r3, r2
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    2dcc:	b306      	cbz	r6, 2e10 <nrf_gpio_reconfigure+0xac>
    2dce:	7832      	ldrb	r2, [r6, #0]
    2dd0:	0412      	lsls	r2, r2, #16
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2dd2:	4313      	orrs	r3, r2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2dd4:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
    2dd6:	f10c 0c80 	add.w	ip, ip, #128	; 0x80
    2dda:	f845 302c 	str.w	r3, [r5, ip, lsl #2]
}
    2dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    2de0:	4d0d      	ldr	r5, [pc, #52]	; (2e18 <nrf_gpio_reconfigure+0xb4>)
    2de2:	e7c9      	b.n	2d78 <nrf_gpio_reconfigure+0x14>
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    2de4:	2000      	movs	r0, #0
    2de6:	e7cd      	b.n	2d84 <nrf_gpio_reconfigure+0x20>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    2de8:	f04f 0e00 	mov.w	lr, #0
    2dec:	e7cd      	b.n	2d8a <nrf_gpio_reconfigure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    2dee:	f04f 0e00 	mov.w	lr, #0
    2df2:	e7cf      	b.n	2d94 <nrf_gpio_reconfigure+0x30>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    2df4:	f04f 0e00 	mov.w	lr, #0
    2df8:	e7d1      	b.n	2d9e <nrf_gpio_reconfigure+0x3a>
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    2dfa:	f04f 0e00 	mov.w	lr, #0
    2dfe:	e7d3      	b.n	2da8 <nrf_gpio_reconfigure+0x44>
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2e00:	2300      	movs	r3, #0
    2e02:	e7d7      	b.n	2db4 <nrf_gpio_reconfigure+0x50>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2e04:	2200      	movs	r2, #0
    2e06:	e7d8      	b.n	2dba <nrf_gpio_reconfigure+0x56>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2e08:	2200      	movs	r2, #0
    2e0a:	e7da      	b.n	2dc2 <nrf_gpio_reconfigure+0x5e>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2e0c:	2200      	movs	r2, #0
    2e0e:	e7dc      	b.n	2dca <nrf_gpio_reconfigure+0x66>
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    2e10:	2200      	movs	r2, #0
    2e12:	e7de      	b.n	2dd2 <nrf_gpio_reconfigure+0x6e>
    2e14:	50842500 	.word	0x50842500
    2e18:	50842800 	.word	0x50842800

00002e1c <nrf_gpio_cfg_default>:
    *p_pin = pin_number & 0x1F;
    2e1c:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    2e20:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2e22:	2801      	cmp	r0, #1
    2e24:	d00a      	beq.n	2e3c <nrf_gpio_cfg_default+0x20>
        case 0: return NRF_P0;
    2e26:	4906      	ldr	r1, [pc, #24]	; (2e40 <nrf_gpio_cfg_default+0x24>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    2e28:	3280      	adds	r2, #128	; 0x80
    2e2a:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    2e2e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    2e32:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
    2e36:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    2e3a:	4770      	bx	lr
        case 1: return NRF_P1;
    2e3c:	4901      	ldr	r1, [pc, #4]	; (2e44 <nrf_gpio_cfg_default+0x28>)
    2e3e:	e7f3      	b.n	2e28 <nrf_gpio_cfg_default+0xc>
    2e40:	50842500 	.word	0x50842500
    2e44:	50842800 	.word	0x50842800

00002e48 <nrf_gpio_latches_read_and_clear>:
{
    2e48:	b500      	push	{lr}
    2e4a:	b083      	sub	sp, #12
    2e4c:	4684      	mov	ip, r0
    2e4e:	468e      	mov	lr, r1
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    2e50:	4b0c      	ldr	r3, [pc, #48]	; (2e84 <nrf_gpio_latches_read_and_clear+0x3c>)
    2e52:	e893 0003 	ldmia.w	r3, {r0, r1}
    2e56:	ab02      	add	r3, sp, #8
    2e58:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    2e5c:	4663      	mov	r3, ip
    2e5e:	e009      	b.n	2e74 <nrf_gpio_latches_read_and_clear+0x2c>
        *p_masks = gpio_regs[i]->LATCH;
    2e60:	a902      	add	r1, sp, #8
    2e62:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    2e66:	f851 1c08 	ldr.w	r1, [r1, #-8]
    2e6a:	6a08      	ldr	r0, [r1, #32]
    2e6c:	f842 0b04 	str.w	r0, [r2], #4
        gpio_regs[i]->LATCH = *p_masks;
    2e70:	6208      	str	r0, [r1, #32]
    for (i = start_port; i < (start_port + length); i++)
    2e72:	3301      	adds	r3, #1
    2e74:	eb0c 000e 	add.w	r0, ip, lr
    2e78:	4298      	cmp	r0, r3
    2e7a:	d8f1      	bhi.n	2e60 <nrf_gpio_latches_read_and_clear+0x18>
}
    2e7c:	b003      	add	sp, #12
    2e7e:	f85d fb04 	ldr.w	pc, [sp], #4
    2e82:	bf00      	nop
    2e84:	00006c20 	.word	0x00006c20

00002e88 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2e88:	3008      	adds	r0, #8
    2e8a:	4b03      	ldr	r3, [pc, #12]	; (2e98 <pin_in_use+0x10>)
    2e8c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2e90:	f000 0001 	and.w	r0, r0, #1
    2e94:	4770      	bx	lr
    2e96:	bf00      	nop
    2e98:	20000050 	.word	0x20000050

00002e9c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2e9c:	3008      	adds	r0, #8
    2e9e:	4b03      	ldr	r3, [pc, #12]	; (2eac <pin_in_use_by_te+0x10>)
    2ea0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2ea4:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2ea8:	4770      	bx	lr
    2eaa:	bf00      	nop
    2eac:	20000050 	.word	0x20000050

00002eb0 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    2eb0:	3008      	adds	r0, #8
    2eb2:	4b04      	ldr	r3, [pc, #16]	; (2ec4 <pin_has_trigger+0x14>)
    2eb4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2eb8:	f010 001c 	ands.w	r0, r0, #28
    2ebc:	bf18      	it	ne
    2ebe:	2001      	movne	r0, #1
    2ec0:	4770      	bx	lr
    2ec2:	bf00      	nop
    2ec4:	20000050 	.word	0x20000050

00002ec8 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2ec8:	3008      	adds	r0, #8
    2eca:	4b03      	ldr	r3, [pc, #12]	; (2ed8 <pin_is_output+0x10>)
    2ecc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2ed0:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2ed4:	4770      	bx	lr
    2ed6:	bf00      	nop
    2ed8:	20000050 	.word	0x20000050

00002edc <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2edc:	3008      	adds	r0, #8
    2ede:	4b02      	ldr	r3, [pc, #8]	; (2ee8 <pin_te_get+0xc>)
    2ee0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2ee4:	0b40      	lsrs	r0, r0, #13
    2ee6:	4770      	bx	lr
    2ee8:	20000050 	.word	0x20000050

00002eec <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2eec:	2200      	movs	r2, #0
    2eee:	e004      	b.n	2efa <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2ef0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2ef4:	4283      	cmp	r3, r0
    2ef6:	d00f      	beq.n	2f18 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2ef8:	3201      	adds	r2, #1
    2efa:	2a2f      	cmp	r2, #47	; 0x2f
    2efc:	d80a      	bhi.n	2f14 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2efe:	f102 0308 	add.w	r3, r2, #8
    2f02:	4906      	ldr	r1, [pc, #24]	; (2f1c <handler_in_use+0x30>)
    2f04:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    2f08:	f413 7f80 	tst.w	r3, #256	; 0x100
    2f0c:	d0f0      	beq.n	2ef0 <handler_in_use+0x4>
    2f0e:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2f12:	e7ef      	b.n	2ef4 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    2f14:	2000      	movs	r0, #0
    2f16:	4770      	bx	lr
            return true;
    2f18:	2001      	movs	r0, #1
}
    2f1a:	4770      	bx	lr
    2f1c:	20000050 	.word	0x20000050

00002f20 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2f20:	2300      	movs	r3, #0
    2f22:	b113      	cbz	r3, 2f2a <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    2f24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    2f28:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2f2a:	4a07      	ldr	r2, [pc, #28]	; (2f48 <find_handler+0x28>)
    2f2c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    2f30:	4282      	cmp	r2, r0
    2f32:	d001      	beq.n	2f38 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2f34:	3301      	adds	r3, #1
    2f36:	e7f4      	b.n	2f22 <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2f38:	4a03      	ldr	r2, [pc, #12]	; (2f48 <find_handler+0x28>)
    2f3a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    2f3e:	6852      	ldr	r2, [r2, #4]
    2f40:	428a      	cmp	r2, r1
    2f42:	d1f7      	bne.n	2f34 <find_handler+0x14>
            return i;
    2f44:	4618      	mov	r0, r3
    2f46:	4770      	bx	lr
    2f48:	20000050 	.word	0x20000050

00002f4c <get_initial_sense>:
    return NRFX_SUCCESS;
}

static inline nrf_gpio_pin_sense_t get_initial_sense(nrfx_gpiote_pin_t pin)
{
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2f4c:	f100 0208 	add.w	r2, r0, #8
    2f50:	4b0e      	ldr	r3, [pc, #56]	; (2f8c <get_initial_sense+0x40>)
    2f52:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2f56:	f3c3 0382 	ubfx	r3, r3, #2, #3
    nrf_gpio_pin_sense_t sense;

    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    2f5a:	2b04      	cmp	r3, #4
    2f5c:	d010      	beq.n	2f80 <get_initial_sense+0x34>
    {
        sense = NRF_GPIO_PIN_SENSE_LOW;
    }
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    2f5e:	2b05      	cmp	r3, #5
    2f60:	d010      	beq.n	2f84 <get_initial_sense+0x38>
    *p_pin = pin_number & 0x1F;
    2f62:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    2f66:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2f68:	2801      	cmp	r0, #1
    2f6a:	d007      	beq.n	2f7c <get_initial_sense+0x30>
        case 0: return NRF_P0;
    2f6c:	4b08      	ldr	r3, [pc, #32]	; (2f90 <get_initial_sense+0x44>)
    return p_reg->IN;
    2f6e:	691b      	ldr	r3, [r3, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    2f70:	40d3      	lsrs	r3, r2
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    }
    else
    {
        /* If edge detection start with sensing opposite state. */
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2f72:	f013 0f01 	tst.w	r3, #1
    2f76:	d007      	beq.n	2f88 <get_initial_sense+0x3c>
    2f78:	2003      	movs	r0, #3
    2f7a:	4770      	bx	lr
        case 1: return NRF_P1;
    2f7c:	4b05      	ldr	r3, [pc, #20]	; (2f94 <get_initial_sense+0x48>)
    2f7e:	e7f6      	b.n	2f6e <get_initial_sense+0x22>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    2f80:	2003      	movs	r0, #3
    2f82:	4770      	bx	lr
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    2f84:	2002      	movs	r0, #2
    2f86:	4770      	bx	lr
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2f88:	2002      	movs	r0, #2
    }

    return sense;
}
    2f8a:	4770      	bx	lr
    2f8c:	20000050 	.word	0x20000050
    2f90:	50842500 	.word	0x50842500
    2f94:	50842800 	.word	0x50842800

00002f98 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2f98:	3008      	adds	r0, #8
    2f9a:	4b06      	ldr	r3, [pc, #24]	; (2fb4 <channel_handler_get+0x1c>)
    2f9c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    2fa0:	f410 7f80 	tst.w	r0, #256	; 0x100
    2fa4:	d004      	beq.n	2fb0 <channel_handler_get+0x18>
    2fa6:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    2faa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    2fae:	4770      	bx	lr
        return NULL;
    2fb0:	2000      	movs	r0, #0
}
    2fb2:	4770      	bx	lr
    2fb4:	20000050 	.word	0x20000050

00002fb8 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2fb8:	b570      	push	{r4, r5, r6, lr}
    2fba:	4604      	mov	r4, r0
    2fbc:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    2fbe:	f7ff ffeb 	bl	2f98 <channel_handler_get>

    if (handler)
    2fc2:	b120      	cbz	r0, 2fce <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    2fc4:	6806      	ldr	r6, [r0, #0]
    2fc6:	6842      	ldr	r2, [r0, #4]
    2fc8:	4629      	mov	r1, r5
    2fca:	4620      	mov	r0, r4
    2fcc:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    2fce:	4b04      	ldr	r3, [pc, #16]	; (2fe0 <call_handler+0x28>)
    2fd0:	689b      	ldr	r3, [r3, #8]
    2fd2:	b123      	cbz	r3, 2fde <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2fd4:	4a02      	ldr	r2, [pc, #8]	; (2fe0 <call_handler+0x28>)
    2fd6:	68d2      	ldr	r2, [r2, #12]
    2fd8:	4629      	mov	r1, r5
    2fda:	4620      	mov	r0, r4
    2fdc:	4798      	blx	r3
    }
}
    2fde:	bd70      	pop	{r4, r5, r6, pc}
    2fe0:	20000050 	.word	0x20000050

00002fe4 <next_sense_cond_call_handler>:

static void next_sense_cond_call_handler(nrfx_gpiote_pin_t     pin,
                                         nrfx_gpiote_trigger_t trigger,
                                         nrf_gpio_pin_sense_t  sense)
{
    2fe4:	b570      	push	{r4, r5, r6, lr}
    2fe6:	4606      	mov	r6, r0
    2fe8:	460c      	mov	r4, r1
    2fea:	4615      	mov	r5, r2
    if (is_level(trigger))
    2fec:	4608      	mov	r0, r1
    2fee:	f003 fa10 	bl	6412 <is_level>
    2ff2:	b960      	cbnz	r0, 300e <next_sense_cond_call_handler+0x2a>
    {
        /* Reconfigure sense to the opposite level, so the internal PINx.DETECT signal
         * can be deasserted. Therefore PORT event can be generated again,
         * unless some other PINx.DETECT signal is still active. */
        nrf_gpio_pin_sense_t next_sense = (sense == NRF_GPIO_PIN_SENSE_HIGH) ?
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2ff4:	2d02      	cmp	r5, #2
    2ff6:	d026      	beq.n	3046 <next_sense_cond_call_handler+0x62>
    2ff8:	2102      	movs	r1, #2

        nrf_gpio_cfg_sense_set(pin, next_sense);
    2ffa:	4630      	mov	r0, r6
    2ffc:	f003 f9e1 	bl	63c2 <nrf_gpio_cfg_sense_set>

        /* Invoke user handler only if the sensed pin level matches its polarity
         * configuration. Call handler unconditionally in case of toggle trigger or
         * level trigger. */
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3000:	2c03      	cmp	r4, #3
    3002:	d024      	beq.n	304e <next_sense_cond_call_handler+0x6a>
    3004:	2d02      	cmp	r5, #2
    3006:	d020      	beq.n	304a <next_sense_cond_call_handler+0x66>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3008:	2d03      	cmp	r5, #3
    300a:	d025      	beq.n	3058 <next_sense_cond_call_handler+0x74>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
        {
            call_handler(pin, trigger);
        }
    }
}
    300c:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    300e:	4621      	mov	r1, r4
    3010:	4630      	mov	r0, r6
    3012:	f7ff ffd1 	bl	2fb8 <call_handler>
    *p_pin = pin_number & 0x1F;
    3016:	f006 031f 	and.w	r3, r6, #31
    return pin_number >> 5;
    301a:	0972      	lsrs	r2, r6, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    301c:	2a01      	cmp	r2, #1
    301e:	d010      	beq.n	3042 <next_sense_cond_call_handler+0x5e>
        case 0: return NRF_P0;
    3020:	4a0f      	ldr	r2, [pc, #60]	; (3060 <next_sense_cond_call_handler+0x7c>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3022:	3380      	adds	r3, #128	; 0x80
    3024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3028:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    302c:	429d      	cmp	r5, r3
    302e:	d1ed      	bne.n	300c <next_sense_cond_call_handler+0x28>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3030:	2100      	movs	r1, #0
    3032:	4630      	mov	r0, r6
    3034:	f003 f9c5 	bl	63c2 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    3038:	4629      	mov	r1, r5
    303a:	4630      	mov	r0, r6
    303c:	f003 f9c1 	bl	63c2 <nrf_gpio_cfg_sense_set>
    3040:	e7e4      	b.n	300c <next_sense_cond_call_handler+0x28>
        case 1: return NRF_P1;
    3042:	4a08      	ldr	r2, [pc, #32]	; (3064 <next_sense_cond_call_handler+0x80>)
    3044:	e7ed      	b.n	3022 <next_sense_cond_call_handler+0x3e>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3046:	2103      	movs	r1, #3
    3048:	e7d7      	b.n	2ffa <next_sense_cond_call_handler+0x16>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    304a:	2c01      	cmp	r4, #1
    304c:	d1dc      	bne.n	3008 <next_sense_cond_call_handler+0x24>
            call_handler(pin, trigger);
    304e:	4621      	mov	r1, r4
    3050:	4630      	mov	r0, r6
    3052:	f7ff ffb1 	bl	2fb8 <call_handler>
}
    3056:	e7d9      	b.n	300c <next_sense_cond_call_handler+0x28>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3058:	2c02      	cmp	r4, #2
    305a:	d1d7      	bne.n	300c <next_sense_cond_call_handler+0x28>
    305c:	e7f7      	b.n	304e <next_sense_cond_call_handler+0x6a>
    305e:	bf00      	nop
    3060:	50842500 	.word	0x50842500
    3064:	50842800 	.word	0x50842800

00003068 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3068:	f100 0208 	add.w	r2, r0, #8
    306c:	4b0e      	ldr	r3, [pc, #56]	; (30a8 <release_handler+0x40>)
    306e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3072:	f413 7f80 	tst.w	r3, #256	; 0x100
    3076:	d016      	beq.n	30a6 <release_handler+0x3e>
{
    3078:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    307a:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    307e:	4610      	mov	r0, r2
    3080:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3084:	4a08      	ldr	r2, [pc, #32]	; (30a8 <release_handler+0x40>)
    3086:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    308a:	4620      	mov	r0, r4
    308c:	f7ff ff2e 	bl	2eec <handler_in_use>
    3090:	b100      	cbz	r0, 3094 <release_handler+0x2c>
}
    3092:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    3094:	4804      	ldr	r0, [pc, #16]	; (30a8 <release_handler+0x40>)
    3096:	2300      	movs	r3, #0
    3098:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    309c:	4621      	mov	r1, r4
    309e:	3074      	adds	r0, #116	; 0x74
    30a0:	f7ff fdc4 	bl	2c2c <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    30a4:	e7f5      	b.n	3092 <release_handler+0x2a>
    30a6:	4770      	bx	lr
    30a8:	20000050 	.word	0x20000050

000030ac <pin_handler_trigger_uninit>:
{
    30ac:	b510      	push	{r4, lr}
    30ae:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    30b0:	f7ff fef4 	bl	2e9c <pin_in_use_by_te>
    30b4:	b150      	cbz	r0, 30cc <pin_handler_trigger_uninit+0x20>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    30b6:	4620      	mov	r0, r4
    30b8:	f7ff ff10 	bl	2edc <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    30bc:	4b08      	ldr	r3, [pc, #32]	; (30e0 <pin_handler_trigger_uninit+0x34>)
    30be:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    30c2:	2200      	movs	r2, #0
    30c4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
    30c8:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    30cc:	4620      	mov	r0, r4
    30ce:	f7ff ffcb 	bl	3068 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    30d2:	3408      	adds	r4, #8
    30d4:	4b03      	ldr	r3, [pc, #12]	; (30e4 <pin_handler_trigger_uninit+0x38>)
    30d6:	2200      	movs	r2, #0
    30d8:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    30dc:	bd10      	pop	{r4, pc}
    30de:	bf00      	nop
    30e0:	5000d000 	.word	0x5000d000
    30e4:	20000050 	.word	0x20000050

000030e8 <pin_handler_set>:
{
    30e8:	b570      	push	{r4, r5, r6, lr}
    30ea:	b082      	sub	sp, #8
    30ec:	4605      	mov	r5, r0
    30ee:	460e      	mov	r6, r1
    30f0:	4614      	mov	r4, r2
    release_handler(pin);
    30f2:	f7ff ffb9 	bl	3068 <release_handler>
    if (!handler)
    30f6:	b326      	cbz	r6, 3142 <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    30f8:	4621      	mov	r1, r4
    30fa:	4630      	mov	r0, r6
    30fc:	f7ff ff10 	bl	2f20 <find_handler>
    if (handler_id < 0)
    3100:	1e03      	subs	r3, r0, #0
    3102:	db13      	blt.n	312c <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    3104:	4910      	ldr	r1, [pc, #64]	; (3148 <pin_handler_set+0x60>)
    3106:	f841 6033 	str.w	r6, [r1, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    310a:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
    310e:	6054      	str	r4, [r2, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3110:	f105 0008 	add.w	r0, r5, #8
    3114:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    3118:	025b      	lsls	r3, r3, #9
    311a:	b29b      	uxth	r3, r3
    311c:	4313      	orrs	r3, r2
    311e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3122:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]
    return NRFX_SUCCESS;
    3126:	4809      	ldr	r0, [pc, #36]	; (314c <pin_handler_set+0x64>)
}
    3128:	b002      	add	sp, #8
    312a:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    312c:	f10d 0107 	add.w	r1, sp, #7
    3130:	4807      	ldr	r0, [pc, #28]	; (3150 <pin_handler_set+0x68>)
    3132:	f7ff fd57 	bl	2be4 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    3136:	4b05      	ldr	r3, [pc, #20]	; (314c <pin_handler_set+0x64>)
    3138:	4298      	cmp	r0, r3
    313a:	d1f5      	bne.n	3128 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    313c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3140:	e7e0      	b.n	3104 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    3142:	4802      	ldr	r0, [pc, #8]	; (314c <pin_handler_set+0x64>)
    3144:	e7f0      	b.n	3128 <pin_handler_set+0x40>
    3146:	bf00      	nop
    3148:	20000050 	.word	0x20000050
    314c:	0bad0000 	.word	0x0bad0000
    3150:	200000c4 	.word	0x200000c4

00003154 <port_event_handle>:
    }
    return false;
}

static void port_event_handle(void)
{
    3154:	b570      	push	{r4, r5, r6, lr}
    3156:	b082      	sub	sp, #8
    uint32_t latch[GPIO_COUNT];

    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);
    3158:	466a      	mov	r2, sp
    315a:	2102      	movs	r1, #2
    315c:	2000      	movs	r0, #0
    315e:	f7ff fe73 	bl	2e48 <nrf_gpio_latches_read_and_clear>
    3162:	e03e      	b.n	31e2 <port_event_handle+0x8e>
    3164:	4e21      	ldr	r6, [pc, #132]	; (31ec <port_event_handle+0x98>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3166:	f105 0380 	add.w	r3, r5, #128	; 0x80
    316a:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);

                nrf_bitmask_bit_clear(pin, latch);
                sense = nrf_gpio_pin_sense_get(pin);

                next_sense_cond_call_handler(pin, trigger, sense);
    316e:	f3c2 4201 	ubfx	r2, r2, #16, #2
    3172:	f7ff ff37 	bl	2fe4 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    3176:	2301      	movs	r3, #1
    3178:	40ab      	lsls	r3, r5
    317a:	6233      	str	r3, [r6, #32]
            while (latch[i])
    317c:	ab02      	add	r3, sp, #8
    317e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3182:	f853 0c08 	ldr.w	r0, [r3, #-8]
    3186:	b1f8      	cbz	r0, 31c8 <port_event_handle+0x74>
                uint32_t pin = NRF_CTZ(latch[i]);
    3188:	fa90 f0a0 	rbit	r0, r0
    318c:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
    3190:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3194:	f100 0208 	add.w	r2, r0, #8
    3198:	4b15      	ldr	r3, [pc, #84]	; (31f0 <port_event_handle+0x9c>)
    319a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
    319e:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    31a2:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    31a4:	f000 0607 	and.w	r6, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    31a8:	f81d 2005 	ldrb.w	r2, [sp, r5]
    31ac:	2301      	movs	r3, #1
    31ae:	40b3      	lsls	r3, r6
    31b0:	43db      	mvns	r3, r3
    31b2:	b25b      	sxtb	r3, r3
    31b4:	4013      	ands	r3, r2
    31b6:	f80d 3005 	strb.w	r3, [sp, r5]
    *p_pin = pin_number & 0x1F;
    31ba:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
    31be:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    31c0:	2b01      	cmp	r3, #1
    31c2:	d0cf      	beq.n	3164 <port_event_handle+0x10>
        case 0: return NRF_P0;
    31c4:	4e0b      	ldr	r6, [pc, #44]	; (31f4 <port_event_handle+0xa0>)
    31c6:	e7ce      	b.n	3166 <port_event_handle+0x12>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    31c8:	3401      	adds	r4, #1
    31ca:	2c01      	cmp	r4, #1
    31cc:	d9d6      	bls.n	317c <port_event_handle+0x28>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    31ce:	4b0a      	ldr	r3, [pc, #40]	; (31f8 <port_event_handle+0xa4>)
    31d0:	2200      	movs	r2, #0
    31d2:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    31d6:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        }

        /* All pins have been handled, clear PORT, check latch again in case
         * something came between deciding to exit and clearing PORT event. */
        nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
    } while (latch_pending_read_and_check(latch));
    31da:	4668      	mov	r0, sp
    31dc:	f003 f91e 	bl	641c <latch_pending_read_and_check>
    31e0:	b108      	cbz	r0, 31e6 <port_event_handle+0x92>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    31e2:	2400      	movs	r4, #0
    31e4:	e7f1      	b.n	31ca <port_event_handle+0x76>
}
    31e6:	b002      	add	sp, #8
    31e8:	bd70      	pop	{r4, r5, r6, pc}
    31ea:	bf00      	nop
    31ec:	50842800 	.word	0x50842800
    31f0:	20000050 	.word	0x20000050
    31f4:	50842500 	.word	0x50842500
    31f8:	5000d000 	.word	0x5000d000

000031fc <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    31fc:	b538      	push	{r3, r4, r5, lr}
    31fe:	4604      	mov	r4, r0
    while (mask)
    3200:	e018      	b.n	3234 <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    3202:	fa94 f3a4 	rbit	r3, r4
    3206:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    320a:	2201      	movs	r2, #1
    320c:	409a      	lsls	r2, r3
    320e:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3212:	4a0a      	ldr	r2, [pc, #40]	; (323c <gpiote_evt_handle+0x40>)
    3214:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3218:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    321c:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3220:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3224:	f3c0 4001 	ubfx	r0, r0, #16, #2
    3228:	f003 f8f1 	bl	640e <gpiote_polarity_to_trigger>
    322c:	4601      	mov	r1, r0
    322e:	4628      	mov	r0, r5
    3230:	f7ff fec2 	bl	2fb8 <call_handler>
    while (mask)
    3234:	2c00      	cmp	r4, #0
    3236:	d1e4      	bne.n	3202 <gpiote_evt_handle+0x6>
    }
}
    3238:	bd38      	pop	{r3, r4, r5, pc}
    323a:	bf00      	nop
    323c:	5000d000 	.word	0x5000d000

00003240 <nrfx_gpiote_input_configure>:
{
    3240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3244:	b084      	sub	sp, #16
    3246:	4604      	mov	r4, r0
    3248:	4615      	mov	r5, r2
    324a:	461e      	mov	r6, r3
    if (p_input_config)
    324c:	b309      	cbz	r1, 3292 <nrfx_gpiote_input_configure+0x52>
    324e:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    3250:	f003 f8c7 	bl	63e2 <pin_is_task_output>
    3254:	2800      	cmp	r0, #0
    3256:	d13f      	bne.n	32d8 <nrfx_gpiote_input_configure+0x98>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3258:	2300      	movs	r3, #0
    325a:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    325e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3262:	9301      	str	r3, [sp, #4]
    3264:	9300      	str	r3, [sp, #0]
    3266:	463b      	mov	r3, r7
    3268:	f10d 020f 	add.w	r2, sp, #15
    326c:	f10d 010e 	add.w	r1, sp, #14
    3270:	4620      	mov	r0, r4
    3272:	f7ff fd77 	bl	2d64 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3276:	4a39      	ldr	r2, [pc, #228]	; (335c <nrfx_gpiote_input_configure+0x11c>)
    3278:	f104 0108 	add.w	r1, r4, #8
    327c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3280:	f023 0302 	bic.w	r3, r3, #2
    3284:	b29b      	uxth	r3, r3
    3286:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    328a:	f043 0301 	orr.w	r3, r3, #1
    328e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    3292:	b1bd      	cbz	r5, 32c4 <nrfx_gpiote_input_configure+0x84>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3294:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3296:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    329a:	4620      	mov	r0, r4
    329c:	f7ff fe14 	bl	2ec8 <pin_is_output>
    32a0:	b1e0      	cbz	r0, 32dc <nrfx_gpiote_input_configure+0x9c>
            if (use_evt)
    32a2:	f1b8 0f00 	cmp.w	r8, #0
    32a6:	d153      	bne.n	3350 <nrfx_gpiote_input_configure+0x110>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    32a8:	4a2c      	ldr	r2, [pc, #176]	; (335c <nrfx_gpiote_input_configure+0x11c>)
    32aa:	f104 0108 	add.w	r1, r4, #8
    32ae:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    32b2:	f023 031c 	bic.w	r3, r3, #28
    32b6:	b29b      	uxth	r3, r3
    32b8:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    32bc:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    32c0:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    32c4:	2e00      	cmp	r6, #0
    32c6:	d047      	beq.n	3358 <nrfx_gpiote_input_configure+0x118>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    32c8:	6872      	ldr	r2, [r6, #4]
    32ca:	6831      	ldr	r1, [r6, #0]
    32cc:	4620      	mov	r0, r4
    32ce:	f7ff ff0b 	bl	30e8 <pin_handler_set>
}
    32d2:	b004      	add	sp, #16
    32d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return NRFX_ERROR_INVALID_PARAM;
    32d8:	4821      	ldr	r0, [pc, #132]	; (3360 <nrfx_gpiote_input_configure+0x120>)
    32da:	e7fa      	b.n	32d2 <nrfx_gpiote_input_configure+0x92>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    32dc:	4a1f      	ldr	r2, [pc, #124]	; (335c <nrfx_gpiote_input_configure+0x11c>)
    32de:	f104 0108 	add.w	r1, r4, #8
    32e2:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    32e6:	f023 0320 	bic.w	r3, r3, #32
    32ea:	04db      	lsls	r3, r3, #19
    32ec:	0cdb      	lsrs	r3, r3, #19
    32ee:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    32f2:	f1b8 0f00 	cmp.w	r8, #0
    32f6:	d0d7      	beq.n	32a8 <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    32f8:	2f03      	cmp	r7, #3
    32fa:	d82b      	bhi.n	3354 <nrfx_gpiote_input_configure+0x114>
                uint8_t ch = *p_trigger_config->p_in_channel;
    32fc:	686b      	ldr	r3, [r5, #4]
    32fe:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3300:	b947      	cbnz	r7, 3314 <nrfx_gpiote_input_configure+0xd4>
    p_reg->CONFIG[idx] = 0;
    3302:	4b18      	ldr	r3, [pc, #96]	; (3364 <nrfx_gpiote_input_configure+0x124>)
    3304:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    3308:	2200      	movs	r2, #0
    330a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
    p_reg->CONFIG[idx] = 0;
    330e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#endif
}
    3312:	e7c9      	b.n	32a8 <nrfx_gpiote_input_configure+0x68>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    3314:	4638      	mov	r0, r7
    3316:	f003 f87b 	bl	6410 <gpiote_trigger_to_polarity>
    331a:	4603      	mov	r3, r0
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    331c:	4811      	ldr	r0, [pc, #68]	; (3364 <nrfx_gpiote_input_configure+0x124>)
    331e:	f505 71a2 	add.w	r1, r5, #324	; 0x144
    3322:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    3326:	f022 0203 	bic.w	r2, r2, #3
    332a:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
                    nrf_gpiote_event_configure(NRF_GPIOTE, ch, pin, polarity);
    332e:	4622      	mov	r2, r4
    3330:	4629      	mov	r1, r5
    3332:	f003 f80e 	bl	6352 <nrf_gpiote_event_configure>
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3336:	4a09      	ldr	r2, [pc, #36]	; (335c <nrfx_gpiote_input_configure+0x11c>)
    3338:	f104 0108 	add.w	r1, r4, #8
    333c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3340:	036d      	lsls	r5, r5, #13
    3342:	b2ad      	uxth	r5, r5
    3344:	432b      	orrs	r3, r5
    3346:	f043 0320 	orr.w	r3, r3, #32
    334a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    334e:	e7ab      	b.n	32a8 <nrfx_gpiote_input_configure+0x68>
                return NRFX_ERROR_INVALID_PARAM;
    3350:	4803      	ldr	r0, [pc, #12]	; (3360 <nrfx_gpiote_input_configure+0x120>)
    3352:	e7be      	b.n	32d2 <nrfx_gpiote_input_configure+0x92>
                    return NRFX_ERROR_INVALID_PARAM;
    3354:	4802      	ldr	r0, [pc, #8]	; (3360 <nrfx_gpiote_input_configure+0x120>)
    3356:	e7bc      	b.n	32d2 <nrfx_gpiote_input_configure+0x92>
        err = NRFX_SUCCESS;
    3358:	4803      	ldr	r0, [pc, #12]	; (3368 <nrfx_gpiote_input_configure+0x128>)
    335a:	e7ba      	b.n	32d2 <nrfx_gpiote_input_configure+0x92>
    335c:	20000050 	.word	0x20000050
    3360:	0bad0004 	.word	0x0bad0004
    3364:	5000d000 	.word	0x5000d000
    3368:	0bad0000 	.word	0x0bad0000

0000336c <nrfx_gpiote_output_configure>:
{
    336c:	b570      	push	{r4, r5, r6, lr}
    336e:	b084      	sub	sp, #16
    3370:	4604      	mov	r4, r0
    3372:	4615      	mov	r5, r2
    if (p_config)
    3374:	b329      	cbz	r1, 33c2 <nrfx_gpiote_output_configure+0x56>
    3376:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3378:	f003 f842 	bl	6400 <pin_is_input>
    337c:	b120      	cbz	r0, 3388 <nrfx_gpiote_output_configure+0x1c>
    337e:	4620      	mov	r0, r4
    3380:	f7ff fd8c 	bl	2e9c <pin_in_use_by_te>
    3384:	2800      	cmp	r0, #0
    3386:	d13a      	bne.n	33fe <nrfx_gpiote_output_configure+0x92>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3388:	4620      	mov	r0, r4
    338a:	f7ff fd91 	bl	2eb0 <pin_has_trigger>
    338e:	b110      	cbz	r0, 3396 <nrfx_gpiote_output_configure+0x2a>
    3390:	7873      	ldrb	r3, [r6, #1]
    3392:	2b01      	cmp	r3, #1
    3394:	d033      	beq.n	33fe <nrfx_gpiote_output_configure+0x92>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3396:	2301      	movs	r3, #1
    3398:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    339c:	2300      	movs	r3, #0
    339e:	9301      	str	r3, [sp, #4]
    33a0:	9600      	str	r6, [sp, #0]
    33a2:	1cb3      	adds	r3, r6, #2
    33a4:	1c72      	adds	r2, r6, #1
    33a6:	f10d 010f 	add.w	r1, sp, #15
    33aa:	4620      	mov	r0, r4
    33ac:	f7ff fcda 	bl	2d64 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    33b0:	4a20      	ldr	r2, [pc, #128]	; (3434 <nrfx_gpiote_output_configure+0xc8>)
    33b2:	f104 0108 	add.w	r1, r4, #8
    33b6:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    33ba:	f043 0303 	orr.w	r3, r3, #3
    33be:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    33c2:	b395      	cbz	r5, 342a <nrfx_gpiote_output_configure+0xbe>
        if (pin_is_input(pin))
    33c4:	4620      	mov	r0, r4
    33c6:	f003 f81b 	bl	6400 <pin_is_input>
    33ca:	bb80      	cbnz	r0, 342e <nrfx_gpiote_output_configure+0xc2>
        uint32_t ch = p_task_config->task_ch;
    33cc:	782e      	ldrb	r6, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    33ce:	4b1a      	ldr	r3, [pc, #104]	; (3438 <nrfx_gpiote_output_configure+0xcc>)
    33d0:	f506 72a2 	add.w	r2, r6, #324	; 0x144
    33d4:	2100      	movs	r1, #0
    33d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    p_reg->CONFIG[idx] = 0;
    33da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    33de:	4a15      	ldr	r2, [pc, #84]	; (3434 <nrfx_gpiote_output_configure+0xc8>)
    33e0:	f104 0108 	add.w	r1, r4, #8
    33e4:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    33e8:	f023 0320 	bic.w	r3, r3, #32
    33ec:	04db      	lsls	r3, r3, #19
    33ee:	0cdb      	lsrs	r3, r3, #19
    33f0:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    33f4:	786b      	ldrb	r3, [r5, #1]
    33f6:	b923      	cbnz	r3, 3402 <nrfx_gpiote_output_configure+0x96>
    return NRFX_SUCCESS;
    33f8:	4810      	ldr	r0, [pc, #64]	; (343c <nrfx_gpiote_output_configure+0xd0>)
}
    33fa:	b004      	add	sp, #16
    33fc:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_INVALID_PARAM;
    33fe:	4810      	ldr	r0, [pc, #64]	; (3440 <nrfx_gpiote_output_configure+0xd4>)
    3400:	e7fb      	b.n	33fa <nrfx_gpiote_output_configure+0x8e>
                                      p_task_config->init_val);
    3402:	78aa      	ldrb	r2, [r5, #2]
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3404:	9200      	str	r2, [sp, #0]
    3406:	4622      	mov	r2, r4
    3408:	4631      	mov	r1, r6
    340a:	480b      	ldr	r0, [pc, #44]	; (3438 <nrfx_gpiote_output_configure+0xcc>)
    340c:	f002 ffba 	bl	6384 <nrf_gpiote_task_configure>
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3410:	4a08      	ldr	r2, [pc, #32]	; (3434 <nrfx_gpiote_output_configure+0xc8>)
    3412:	3408      	adds	r4, #8
    3414:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
    3418:	0376      	lsls	r6, r6, #13
    341a:	b2b6      	uxth	r6, r6
    341c:	4333      	orrs	r3, r6
    341e:	f043 0320 	orr.w	r3, r3, #32
    3422:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    3426:	4805      	ldr	r0, [pc, #20]	; (343c <nrfx_gpiote_output_configure+0xd0>)
    3428:	e7e7      	b.n	33fa <nrfx_gpiote_output_configure+0x8e>
    342a:	4804      	ldr	r0, [pc, #16]	; (343c <nrfx_gpiote_output_configure+0xd0>)
    342c:	e7e5      	b.n	33fa <nrfx_gpiote_output_configure+0x8e>
            return NRFX_ERROR_INVALID_PARAM;
    342e:	4804      	ldr	r0, [pc, #16]	; (3440 <nrfx_gpiote_output_configure+0xd4>)
    3430:	e7e3      	b.n	33fa <nrfx_gpiote_output_configure+0x8e>
    3432:	bf00      	nop
    3434:	20000050 	.word	0x20000050
    3438:	5000d000 	.word	0x5000d000
    343c:	0bad0000 	.word	0x0bad0000
    3440:	0bad0004 	.word	0x0bad0004

00003444 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3444:	4b01      	ldr	r3, [pc, #4]	; (344c <nrfx_gpiote_global_callback_set+0x8>)
    3446:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    3448:	60d9      	str	r1, [r3, #12]
}
    344a:	4770      	bx	lr
    344c:	20000050 	.word	0x20000050

00003450 <nrfx_gpiote_channel_get>:
{
    3450:	b538      	push	{r3, r4, r5, lr}
    3452:	4604      	mov	r4, r0
    3454:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    3456:	f7ff fd21 	bl	2e9c <pin_in_use_by_te>
    345a:	b140      	cbz	r0, 346e <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    345c:	f104 0008 	add.w	r0, r4, #8
    3460:	4b04      	ldr	r3, [pc, #16]	; (3474 <nrfx_gpiote_channel_get+0x24>)
    3462:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    3466:	0b5b      	lsrs	r3, r3, #13
    3468:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    346a:	4803      	ldr	r0, [pc, #12]	; (3478 <nrfx_gpiote_channel_get+0x28>)
}
    346c:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    346e:	4803      	ldr	r0, [pc, #12]	; (347c <nrfx_gpiote_channel_get+0x2c>)
    3470:	e7fc      	b.n	346c <nrfx_gpiote_channel_get+0x1c>
    3472:	bf00      	nop
    3474:	20000050 	.word	0x20000050
    3478:	0bad0000 	.word	0x0bad0000
    347c:	0bad0004 	.word	0x0bad0004

00003480 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3480:	4b0f      	ldr	r3, [pc, #60]	; (34c0 <nrfx_gpiote_init+0x40>)
    3482:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    3486:	b10b      	cbz	r3, 348c <nrfx_gpiote_init+0xc>
        return err_code;
    3488:	480e      	ldr	r0, [pc, #56]	; (34c4 <nrfx_gpiote_init+0x44>)
}
    348a:	4770      	bx	lr
{
    348c:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    348e:	4c0e      	ldr	r4, [pc, #56]	; (34c8 <nrfx_gpiote_init+0x48>)
    3490:	2260      	movs	r2, #96	; 0x60
    3492:	2100      	movs	r1, #0
    3494:	4620      	mov	r0, r4
    3496:	f002 f8d6 	bl	5646 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    349a:	200d      	movs	r0, #13
    349c:	f001 ffbd 	bl	541a <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    34a0:	4b0a      	ldr	r3, [pc, #40]	; (34cc <nrfx_gpiote_init+0x4c>)
    34a2:	2200      	movs	r2, #0
    34a4:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    34a8:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    34ac:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    34b0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    34b4:	2301      	movs	r3, #1
    34b6:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    34ba:	6663      	str	r3, [r4, #100]	; 0x64
    return err_code;
    34bc:	4804      	ldr	r0, [pc, #16]	; (34d0 <nrfx_gpiote_init+0x50>)
}
    34be:	bd10      	pop	{r4, pc}
    34c0:	20000050 	.word	0x20000050
    34c4:	0bad0005 	.word	0x0bad0005
    34c8:	20000060 	.word	0x20000060
    34cc:	5000d000 	.word	0x5000d000
    34d0:	0bad0000 	.word	0x0bad0000

000034d4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    34d4:	4b03      	ldr	r3, [pc, #12]	; (34e4 <nrfx_gpiote_is_init+0x10>)
    34d6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    34da:	3800      	subs	r0, #0
    34dc:	bf18      	it	ne
    34de:	2001      	movne	r0, #1
    34e0:	4770      	bx	lr
    34e2:	bf00      	nop
    34e4:	20000050 	.word	0x20000050

000034e8 <nrfx_gpiote_channel_free>:
{
    34e8:	b508      	push	{r3, lr}
    34ea:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    34ec:	4801      	ldr	r0, [pc, #4]	; (34f4 <nrfx_gpiote_channel_free+0xc>)
    34ee:	f7ff fb9d 	bl	2c2c <nrfx_flag32_free>
}
    34f2:	bd08      	pop	{r3, pc}
    34f4:	200000c0 	.word	0x200000c0

000034f8 <nrfx_gpiote_channel_alloc>:
{
    34f8:	b508      	push	{r3, lr}
    34fa:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    34fc:	4801      	ldr	r0, [pc, #4]	; (3504 <nrfx_gpiote_channel_alloc+0xc>)
    34fe:	f7ff fb71 	bl	2be4 <nrfx_flag32_alloc>
}
    3502:	bd08      	pop	{r3, pc}
    3504:	200000c0 	.word	0x200000c0

00003508 <nrfx_gpiote_trigger_enable>:
{
    3508:	b538      	push	{r3, r4, r5, lr}
    350a:	4604      	mov	r4, r0
    350c:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    350e:	f7ff fcc5 	bl	2e9c <pin_in_use_by_te>
    3512:	b300      	cbz	r0, 3556 <nrfx_gpiote_trigger_enable+0x4e>
    3514:	4620      	mov	r0, r4
    3516:	f002 ff73 	bl	6400 <pin_is_input>
    351a:	b1e0      	cbz	r0, 3556 <nrfx_gpiote_trigger_enable+0x4e>
        uint8_t ch = pin_te_get(pin);
    351c:	4620      	mov	r0, r4
    351e:	f7ff fcdd 	bl	2edc <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    3522:	0083      	lsls	r3, r0, #2
    3524:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    3528:	b29b      	uxth	r3, r3
    352a:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    352e:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3532:	2200      	movs	r2, #0
    3534:	601a      	str	r2, [r3, #0]
    3536:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3538:	4a0b      	ldr	r2, [pc, #44]	; (3568 <nrfx_gpiote_trigger_enable+0x60>)
    353a:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    353e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    3542:	f043 0301 	orr.w	r3, r3, #1
    3546:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    354a:	b15d      	cbz	r5, 3564 <nrfx_gpiote_trigger_enable+0x5c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    354c:	2301      	movs	r3, #1
    354e:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    3550:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3554:	e006      	b.n	3564 <nrfx_gpiote_trigger_enable+0x5c>
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3556:	4620      	mov	r0, r4
    3558:	f7ff fcf8 	bl	2f4c <get_initial_sense>
    355c:	4601      	mov	r1, r0
    355e:	4620      	mov	r0, r4
    3560:	f002 ff2f 	bl	63c2 <nrf_gpio_cfg_sense_set>
}
    3564:	bd38      	pop	{r3, r4, r5, pc}
    3566:	bf00      	nop
    3568:	5000d000 	.word	0x5000d000

0000356c <nrfx_gpiote_trigger_disable>:
{
    356c:	b510      	push	{r4, lr}
    356e:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3570:	f7ff fc94 	bl	2e9c <pin_in_use_by_te>
    3574:	b1a0      	cbz	r0, 35a0 <nrfx_gpiote_trigger_disable+0x34>
    3576:	4620      	mov	r0, r4
    3578:	f002 ff42 	bl	6400 <pin_is_input>
    357c:	b180      	cbz	r0, 35a0 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    357e:	4620      	mov	r0, r4
    3580:	f7ff fcac 	bl	2edc <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3584:	2201      	movs	r2, #1
    3586:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    3588:	4b08      	ldr	r3, [pc, #32]	; (35ac <nrfx_gpiote_trigger_disable+0x40>)
    358a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    358e:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3592:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    3596:	f022 0203 	bic.w	r2, r2, #3
    359a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    359e:	e003      	b.n	35a8 <nrfx_gpiote_trigger_disable+0x3c>
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    35a0:	2100      	movs	r1, #0
    35a2:	4620      	mov	r0, r4
    35a4:	f002 ff0d 	bl	63c2 <nrf_gpio_cfg_sense_set>
}
    35a8:	bd10      	pop	{r4, pc}
    35aa:	bf00      	nop
    35ac:	5000d000 	.word	0x5000d000

000035b0 <nrfx_gpiote_pin_uninit>:
{
    35b0:	b510      	push	{r4, lr}
    35b2:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    35b4:	f7ff fc68 	bl	2e88 <pin_in_use>
    35b8:	b908      	cbnz	r0, 35be <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    35ba:	4806      	ldr	r0, [pc, #24]	; (35d4 <nrfx_gpiote_pin_uninit+0x24>)
}
    35bc:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    35be:	4620      	mov	r0, r4
    35c0:	f7ff ffd4 	bl	356c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    35c4:	4620      	mov	r0, r4
    35c6:	f7ff fd71 	bl	30ac <pin_handler_trigger_uninit>
    nrf_gpio_cfg_default(pin);
    35ca:	4620      	mov	r0, r4
    35cc:	f7ff fc26 	bl	2e1c <nrf_gpio_cfg_default>
    return NRFX_SUCCESS;
    35d0:	4801      	ldr	r0, [pc, #4]	; (35d8 <nrfx_gpiote_pin_uninit+0x28>)
    35d2:	e7f3      	b.n	35bc <nrfx_gpiote_pin_uninit+0xc>
    35d4:	0bad0004 	.word	0x0bad0004
    35d8:	0bad0000 	.word	0x0bad0000

000035dc <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    35dc:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    35de:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    35e0:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    35e4:	2100      	movs	r1, #0
    uint32_t status = 0;
    35e6:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    35e8:	e003      	b.n	35f2 <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    35ea:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    35ec:	3304      	adds	r3, #4
    35ee:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    35f0:	3101      	adds	r1, #1
    35f2:	2907      	cmp	r1, #7
    35f4:	d814      	bhi.n	3620 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    35f6:	f103 42a0 	add.w	r2, r3, #1342177280	; 0x50000000
    35fa:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    35fe:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3600:	2a00      	cmp	r2, #0
    3602:	d0f2      	beq.n	35ea <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    3604:	4a0c      	ldr	r2, [pc, #48]	; (3638 <nrfx_gpiote_irq_handler+0x5c>)
    3606:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    360a:	4210      	tst	r0, r2
    360c:	d0ed      	beq.n	35ea <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    360e:	f103 42a0 	add.w	r2, r3, #1342177280	; 0x50000000
    3612:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3616:	2500      	movs	r5, #0
    3618:	6015      	str	r5, [r2, #0]
    361a:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    361c:	4304      	orrs	r4, r0
    361e:	e7e4      	b.n	35ea <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3620:	4b05      	ldr	r3, [pc, #20]	; (3638 <nrfx_gpiote_irq_handler+0x5c>)
    3622:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3626:	b91b      	cbnz	r3, 3630 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    3628:	4620      	mov	r0, r4
    362a:	f7ff fde7 	bl	31fc <gpiote_evt_handle>
}
    362e:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    3630:	f7ff fd90 	bl	3154 <port_event_handle>
    3634:	e7f8      	b.n	3628 <nrfx_gpiote_irq_handler+0x4c>
    3636:	bf00      	nop
    3638:	5000d000 	.word	0x5000d000

0000363c <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    363c:	4b03      	ldr	r3, [pc, #12]	; (364c <z_device_state_init+0x10>)

	while (dev < __device_end) {
    363e:	e000      	b.n	3642 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    3640:	3318      	adds	r3, #24
	while (dev < __device_end) {
    3642:	4a03      	ldr	r2, [pc, #12]	; (3650 <z_device_state_init+0x14>)
    3644:	4293      	cmp	r3, r2
    3646:	d3fb      	bcc.n	3640 <z_device_state_init+0x4>
	}
}
    3648:	4770      	bx	lr
    364a:	bf00      	nop
    364c:	00006938 	.word	0x00006938
    3650:	00006998 	.word	0x00006998

00003654 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
static void z_sys_init_run_level(enum init_level level)
{
    3654:	b570      	push	{r4, r5, r6, lr}
    3656:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3658:	4b11      	ldr	r3, [pc, #68]	; (36a0 <z_sys_init_run_level+0x4c>)
    365a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    365e:	e009      	b.n	3674 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    3660:	4240      	negs	r0, r0
    3662:	e017      	b.n	3694 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    3664:	68eb      	ldr	r3, [r5, #12]
    3666:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    3668:	68ea      	ldr	r2, [r5, #12]
    366a:	7853      	ldrb	r3, [r2, #1]
    366c:	f043 0301 	orr.w	r3, r3, #1
    3670:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3672:	3408      	adds	r4, #8
    3674:	1c73      	adds	r3, r6, #1
    3676:	4a0a      	ldr	r2, [pc, #40]	; (36a0 <z_sys_init_run_level+0x4c>)
    3678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    367c:	42a3      	cmp	r3, r4
    367e:	d90d      	bls.n	369c <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    3680:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    3682:	6823      	ldr	r3, [r4, #0]
    3684:	4628      	mov	r0, r5
    3686:	4798      	blx	r3
		if (dev != NULL) {
    3688:	2d00      	cmp	r5, #0
    368a:	d0f2      	beq.n	3672 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    368c:	2800      	cmp	r0, #0
    368e:	d0eb      	beq.n	3668 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    3690:	2800      	cmp	r0, #0
    3692:	dbe5      	blt.n	3660 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    3694:	28ff      	cmp	r0, #255	; 0xff
    3696:	dde5      	ble.n	3664 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    3698:	20ff      	movs	r0, #255	; 0xff
    369a:	e7e3      	b.n	3664 <z_sys_init_run_level+0x10>
		}
	}
}
    369c:	bd70      	pop	{r4, r5, r6, pc}
    369e:	bf00      	nop
    36a0:	00006e5c 	.word	0x00006e5c

000036a4 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    36a4:	b510      	push	{r4, lr}
    36a6:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    36a8:	23b0      	movs	r3, #176	; 0xb0
    36aa:	4c11      	ldr	r4, [pc, #68]	; (36f0 <init_idle_thread+0x4c>)
    36ac:	fb03 4400 	mla	r4, r3, r0, r4
	k_thread_stack_t *stack = z_idle_stacks[i];
    36b0:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    36b4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    36b8:	4b0e      	ldr	r3, [pc, #56]	; (36f4 <init_idle_thread+0x50>)
    36ba:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
	z_setup_new_thread(thread, stack,
    36be:	4a0e      	ldr	r2, [pc, #56]	; (36f8 <init_idle_thread+0x54>)
    36c0:	9205      	str	r2, [sp, #20]
    36c2:	2201      	movs	r2, #1
    36c4:	9204      	str	r2, [sp, #16]
    36c6:	220f      	movs	r2, #15
    36c8:	9203      	str	r2, [sp, #12]
    36ca:	2200      	movs	r2, #0
    36cc:	9202      	str	r2, [sp, #8]
    36ce:	9201      	str	r2, [sp, #4]
    36d0:	9300      	str	r3, [sp, #0]
    36d2:	4b0a      	ldr	r3, [pc, #40]	; (36fc <init_idle_thread+0x58>)
    36d4:	f44f 72a0 	mov.w	r2, #320	; 0x140
    36d8:	4909      	ldr	r1, [pc, #36]	; (3700 <init_idle_thread+0x5c>)
    36da:	eb01 118c 	add.w	r1, r1, ip, lsl #6
    36de:	4620      	mov	r0, r4
    36e0:	f000 f94a 	bl	3978 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    36e4:	7b63      	ldrb	r3, [r4, #13]
    36e6:	f023 0304 	bic.w	r3, r3, #4
    36ea:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    36ec:	b006      	add	sp, #24
    36ee:	bd10      	pop	{r4, pc}
    36f0:	200001b0 	.word	0x200001b0
    36f4:	2000095c 	.word	0x2000095c
    36f8:	00006e4c 	.word	0x00006e4c
    36fc:	00003ad5 	.word	0x00003ad5
    3700:	20001378 	.word	0x20001378

00003704 <bg_thread_main>:
{
    3704:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    3706:	4b0a      	ldr	r3, [pc, #40]	; (3730 <bg_thread_main+0x2c>)
    3708:	2201      	movs	r2, #1
    370a:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    370c:	2003      	movs	r0, #3
    370e:	f7ff ffa1 	bl	3654 <z_sys_init_run_level>
	boot_banner();
    3712:	f001 f865 	bl	47e0 <boot_banner>
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    3716:	2004      	movs	r0, #4
    3718:	f7ff ff9c 	bl	3654 <z_sys_init_run_level>
	z_init_static_threads();
    371c:	f000 f990 	bl	3a40 <z_init_static_threads>
	main();
    3720:	f7fc fe88 	bl	434 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3724:	4a03      	ldr	r2, [pc, #12]	; (3734 <bg_thread_main+0x30>)
    3726:	7b13      	ldrb	r3, [r2, #12]
    3728:	f023 0301 	bic.w	r3, r3, #1
    372c:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    372e:	bd08      	pop	{r3, pc}
    3730:	20000b73 	.word	0x20000b73
    3734:	20000260 	.word	0x20000260

00003738 <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    3738:	b508      	push	{r3, lr}
    373a:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    373c:	4a01      	ldr	r2, [pc, #4]	; (3744 <switch_to_main_thread+0xc>)
    373e:	4802      	ldr	r0, [pc, #8]	; (3748 <switch_to_main_thread+0x10>)
    3740:	f7fd fe64 	bl	140c <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3744:	00003705 	.word	0x00003705
    3748:	20000260 	.word	0x20000260

0000374c <z_bss_zero>:
{
    374c:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    374e:	4803      	ldr	r0, [pc, #12]	; (375c <z_bss_zero+0x10>)
    3750:	4a03      	ldr	r2, [pc, #12]	; (3760 <z_bss_zero+0x14>)
    3752:	1a12      	subs	r2, r2, r0
    3754:	2100      	movs	r1, #0
    3756:	f002 fe9e 	bl	6496 <z_early_memset>
}
    375a:	bd08      	pop	{r3, pc}
    375c:	20000190 	.word	0x20000190
    3760:	20000b74 	.word	0x20000b74

00003764 <z_init_cpu>:
{
    3764:	b510      	push	{r4, lr}
    3766:	4604      	mov	r4, r0
	init_idle_thread(id);
    3768:	f7ff ff9c 	bl	36a4 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    376c:	23b0      	movs	r3, #176	; 0xb0
    376e:	490a      	ldr	r1, [pc, #40]	; (3798 <z_init_cpu+0x34>)
    3770:	fb03 1104 	mla	r1, r3, r4, r1
    3774:	4a09      	ldr	r2, [pc, #36]	; (379c <z_init_cpu+0x38>)
    3776:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    377a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    377e:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    3780:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3782:	4b07      	ldr	r3, [pc, #28]	; (37a0 <z_init_cpu+0x3c>)
    3784:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
    3788:	f503 6300 	add.w	r3, r3, #2048	; 0x800
	_kernel.cpus[id].irq_stack =
    378c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3790:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
    3794:	6053      	str	r3, [r2, #4]
}
    3796:	bd10      	pop	{r4, pc}
    3798:	200001b0 	.word	0x200001b0
    379c:	2000095c 	.word	0x2000095c
    37a0:	20000b78 	.word	0x20000b78

000037a4 <prepare_multithreading>:
{
    37a4:	b570      	push	{r4, r5, r6, lr}
    37a6:	b086      	sub	sp, #24
	z_sched_init();
    37a8:	f000 fda6 	bl	42f8 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    37ac:	4d10      	ldr	r5, [pc, #64]	; (37f0 <prepare_multithreading+0x4c>)
    37ae:	4b11      	ldr	r3, [pc, #68]	; (37f4 <prepare_multithreading+0x50>)
    37b0:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    37b2:	4b11      	ldr	r3, [pc, #68]	; (37f8 <prepare_multithreading+0x54>)
    37b4:	9305      	str	r3, [sp, #20]
    37b6:	2301      	movs	r3, #1
    37b8:	9304      	str	r3, [sp, #16]
    37ba:	2400      	movs	r4, #0
    37bc:	9403      	str	r4, [sp, #12]
    37be:	9402      	str	r4, [sp, #8]
    37c0:	9401      	str	r4, [sp, #4]
    37c2:	9400      	str	r4, [sp, #0]
    37c4:	4b0d      	ldr	r3, [pc, #52]	; (37fc <prepare_multithreading+0x58>)
    37c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    37ca:	490d      	ldr	r1, [pc, #52]	; (3800 <prepare_multithreading+0x5c>)
    37cc:	4628      	mov	r0, r5
    37ce:	f000 f8d3 	bl	3978 <z_setup_new_thread>
    37d2:	4606      	mov	r6, r0
    37d4:	7b6b      	ldrb	r3, [r5, #13]
    37d6:	f023 0304 	bic.w	r3, r3, #4
    37da:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    37dc:	4628      	mov	r0, r5
    37de:	f002 ff3f 	bl	6660 <z_ready_thread>
	z_init_cpu(0);
    37e2:	4620      	mov	r0, r4
    37e4:	f7ff ffbe 	bl	3764 <z_init_cpu>
}
    37e8:	4630      	mov	r0, r6
    37ea:	b006      	add	sp, #24
    37ec:	bd70      	pop	{r4, r5, r6, pc}
    37ee:	bf00      	nop
    37f0:	20000260 	.word	0x20000260
    37f4:	2000095c 	.word	0x2000095c
    37f8:	00006e54 	.word	0x00006e54
    37fc:	00003705 	.word	0x00003705
    3800:	200014b8 	.word	0x200014b8

00003804 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3804:	b500      	push	{lr}
    3806:	b0ad      	sub	sp, #180	; 0xb4
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    3808:	2000      	movs	r0, #0
    380a:	f7ff ff23 	bl	3654 <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    380e:	4b1d      	ldr	r3, [pc, #116]	; (3884 <z_cstart+0x80>)
	uint32_t msp =
    3810:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3814:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    3818:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    381c:	4c1a      	ldr	r4, [pc, #104]	; (3888 <z_cstart+0x84>)
    381e:	23e0      	movs	r3, #224	; 0xe0
    3820:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    3824:	2500      	movs	r5, #0
    3826:	77e5      	strb	r5, [r4, #31]
    3828:	7625      	strb	r5, [r4, #24]
    382a:	7665      	strb	r5, [r4, #25]
    382c:	76a5      	strb	r5, [r4, #26]
    382e:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3832:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3834:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3838:	6263      	str	r3, [r4, #36]	; 0x24
    383a:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    383e:	f7fd ff45 	bl	16cc <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3842:	f7fd fcf9 	bl	1238 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3846:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    384a:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    384c:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    384e:	f7fe f973 	bl	1b38 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3852:	f7fe f809 	bl	1868 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    3856:	2401      	movs	r4, #1
    3858:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    385c:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    3860:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    3862:	9527      	str	r5, [sp, #156]	; 0x9c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
    3864:	9529      	str	r5, [sp, #164]	; 0xa4

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    3866:	4b09      	ldr	r3, [pc, #36]	; (388c <z_cstart+0x88>)
    3868:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    386c:	f7ff fee6 	bl	363c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    3870:	4620      	mov	r0, r4
    3872:	f7ff feef 	bl	3654 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    3876:	2002      	movs	r0, #2
    3878:	f7ff feec 	bl	3654 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    387c:	f7ff ff92 	bl	37a4 <prepare_multithreading>
    3880:	f7ff ff5a 	bl	3738 <switch_to_main_thread>
    3884:	20000b78 	.word	0x20000b78
    3888:	e000ed00 	.word	0xe000ed00
    388c:	2000095c 	.word	0x2000095c

00003890 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    3890:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3892:	4c06      	ldr	r4, [pc, #24]	; (38ac <init_mem_slab_module+0x1c>)
	int rc = 0;
    3894:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3896:	e000      	b.n	389a <init_mem_slab_module+0xa>
    3898:	341c      	adds	r4, #28
    389a:	4b05      	ldr	r3, [pc, #20]	; (38b0 <init_mem_slab_module+0x20>)
    389c:	429c      	cmp	r4, r3
    389e:	d204      	bcs.n	38aa <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    38a0:	4620      	mov	r0, r4
    38a2:	f002 fe00 	bl	64a6 <create_free_list>
		if (rc < 0) {
    38a6:	2800      	cmp	r0, #0
    38a8:	daf6      	bge.n	3898 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
    38aa:	bd10      	pop	{r4, pc}
    38ac:	2000013c 	.word	0x2000013c
    38b0:	2000013c 	.word	0x2000013c

000038b4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    38b4:	b530      	push	{r4, r5, lr}
    38b6:	b083      	sub	sp, #12
    38b8:	460d      	mov	r5, r1
	__asm__ volatile(
    38ba:	f04f 0120 	mov.w	r1, #32
    38be:	f3ef 8c11 	mrs	ip, BASEPRI
    38c2:	f381 8812 	msr	BASEPRI_MAX, r1
    38c6:	f3bf 8f6f 	isb	sy
    38ca:	4661      	mov	r1, ip
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    38cc:	6944      	ldr	r4, [r0, #20]
    38ce:	b164      	cbz	r4, 38ea <k_mem_slab_alloc+0x36>
		/* take a free block */
		*mem = slab->free_list;
    38d0:	602c      	str	r4, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
    38d2:	6823      	ldr	r3, [r4, #0]
    38d4:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    38d6:	6983      	ldr	r3, [r0, #24]
    38d8:	3301      	adds	r3, #1
    38da:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    38dc:	2000      	movs	r0, #0
	__asm__ volatile(
    38de:	f381 8811 	msr	BASEPRI, r1
    38e2:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    38e6:	b003      	add	sp, #12
    38e8:	bd30      	pop	{r4, r5, pc}
    38ea:	f100 0e08 	add.w	lr, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    38ee:	ea53 0402 	orrs.w	r4, r3, r2
    38f2:	d104      	bne.n	38fe <k_mem_slab_alloc+0x4a>
		*mem = NULL;
    38f4:	2300      	movs	r3, #0
    38f6:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
    38f8:	f06f 000b 	mvn.w	r0, #11
    38fc:	e7ef      	b.n	38de <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    38fe:	9200      	str	r2, [sp, #0]
    3900:	9301      	str	r3, [sp, #4]
    3902:	4602      	mov	r2, r0
    3904:	4670      	mov	r0, lr
    3906:	f000 fbf1 	bl	40ec <z_pend_curr>
		if (result == 0) {
    390a:	2800      	cmp	r0, #0
    390c:	d1eb      	bne.n	38e6 <k_mem_slab_alloc+0x32>
			*mem = _current->base.swap_data;
    390e:	4b02      	ldr	r3, [pc, #8]	; (3918 <k_mem_slab_alloc+0x64>)
    3910:	689b      	ldr	r3, [r3, #8]
    3912:	695b      	ldr	r3, [r3, #20]
    3914:	602b      	str	r3, [r5, #0]
		return result;
    3916:	e7e6      	b.n	38e6 <k_mem_slab_alloc+0x32>
    3918:	2000095c 	.word	0x2000095c

0000391c <z_thread_monitor_exit>:
	__asm__ volatile(
    391c:	f04f 0320 	mov.w	r3, #32
    3920:	f3ef 8111 	mrs	r1, BASEPRI
    3924:	f383 8812 	msr	BASEPRI_MAX, r3
    3928:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    392c:	4b0a      	ldr	r3, [pc, #40]	; (3958 <z_thread_monitor_exit+0x3c>)
    392e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3930:	4283      	cmp	r3, r0
    3932:	d104      	bne.n	393e <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    3934:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3936:	4b08      	ldr	r3, [pc, #32]	; (3958 <z_thread_monitor_exit+0x3c>)
    3938:	629a      	str	r2, [r3, #40]	; 0x28
    393a:	e007      	b.n	394c <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    393c:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    393e:	b113      	cbz	r3, 3946 <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    3940:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    3942:	4282      	cmp	r2, r0
    3944:	d1fa      	bne.n	393c <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    3946:	b10b      	cbz	r3, 394c <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    3948:	6f02      	ldr	r2, [r0, #112]	; 0x70
    394a:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    394c:	f381 8811 	msr	BASEPRI, r1
    3950:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    3954:	4770      	bx	lr
    3956:	bf00      	nop
    3958:	2000095c 	.word	0x2000095c

0000395c <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    395c:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    395e:	ea53 0102 	orrs.w	r1, r3, r2
    3962:	d102      	bne.n	396a <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    3964:	f002 fe05 	bl	6572 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    3968:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    396a:	4902      	ldr	r1, [pc, #8]	; (3974 <schedule_new_thread+0x18>)
    396c:	3018      	adds	r0, #24
    396e:	f000 fe2b 	bl	45c8 <z_add_timeout>
    3972:	e7f9      	b.n	3968 <schedule_new_thread+0xc>
    3974:	00006699 	.word	0x00006699

00003978 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    397c:	b085      	sub	sp, #20
    397e:	4604      	mov	r4, r0
    3980:	460f      	mov	r7, r1
    3982:	4615      	mov	r5, r2
    3984:	461e      	mov	r6, r3
    3986:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    398a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    398e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    3992:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3996:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    399a:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    399c:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    399e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    39a0:	2204      	movs	r2, #4
    39a2:	9911      	ldr	r1, [sp, #68]	; 0x44
    39a4:	f002 fde9 	bl	657a <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    39a8:	462a      	mov	r2, r5
    39aa:	4639      	mov	r1, r7
    39ac:	4620      	mov	r0, r4
    39ae:	f002 fdce 	bl	654e <setup_thread_stack>
    39b2:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    39b4:	f8cd 8008 	str.w	r8, [sp, #8]
    39b8:	f8cd 9004 	str.w	r9, [sp, #4]
    39bc:	f8cd a000 	str.w	sl, [sp]
    39c0:	4633      	mov	r3, r6
    39c2:	4602      	mov	r2, r0
    39c4:	4639      	mov	r1, r7
    39c6:	4620      	mov	r0, r4
    39c8:	f7fd fcfe 	bl	13c8 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    39cc:	2300      	movs	r3, #0
    39ce:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    39d0:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    39d2:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    39d6:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    39da:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    39de:	f04f 0320 	mov.w	r3, #32
    39e2:	f3ef 8211 	mrs	r2, BASEPRI
    39e6:	f383 8812 	msr	BASEPRI_MAX, r3
    39ea:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    39ee:	4b13      	ldr	r3, [pc, #76]	; (3a3c <z_setup_new_thread+0xc4>)
    39f0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    39f2:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    39f4:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    39f6:	f382 8811 	msr	BASEPRI, r2
    39fa:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    39fe:	f1bb 0f00 	cmp.w	fp, #0
    3a02:	d013      	beq.n	3a2c <z_setup_new_thread+0xb4>
		strncpy(new_thread->name, name,
    3a04:	221f      	movs	r2, #31
    3a06:	4659      	mov	r1, fp
    3a08:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3a0c:	f001 fdbf 	bl	558e <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3a10:	2300      	movs	r3, #0
    3a12:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    3a16:	4b09      	ldr	r3, [pc, #36]	; (3a3c <z_setup_new_thread+0xc4>)
    3a18:	689b      	ldr	r3, [r3, #8]
    3a1a:	b15b      	cbz	r3, 3a34 <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3a1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    3a20:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    3a24:	4628      	mov	r0, r5
    3a26:	b005      	add	sp, #20
    3a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    3a2c:	2300      	movs	r3, #0
    3a2e:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    3a32:	e7f0      	b.n	3a16 <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    3a34:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    3a38:	e7f4      	b.n	3a24 <z_setup_new_thread+0xac>
    3a3a:	bf00      	nop
    3a3c:	2000095c 	.word	0x2000095c

00003a40 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3a40:	b530      	push	{r4, r5, lr}
    3a42:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    3a44:	4c21      	ldr	r4, [pc, #132]	; (3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>)
    3a46:	e014      	b.n	3a72 <z_init_static_threads+0x32>
		z_setup_new_thread(
    3a48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3a4a:	9305      	str	r3, [sp, #20]
    3a4c:	6a23      	ldr	r3, [r4, #32]
    3a4e:	9304      	str	r3, [sp, #16]
    3a50:	69e3      	ldr	r3, [r4, #28]
    3a52:	9303      	str	r3, [sp, #12]
    3a54:	69a3      	ldr	r3, [r4, #24]
    3a56:	9302      	str	r3, [sp, #8]
    3a58:	6963      	ldr	r3, [r4, #20]
    3a5a:	9301      	str	r3, [sp, #4]
    3a5c:	6923      	ldr	r3, [r4, #16]
    3a5e:	9300      	str	r3, [sp, #0]
    3a60:	68e3      	ldr	r3, [r4, #12]
    3a62:	68a2      	ldr	r2, [r4, #8]
    3a64:	6861      	ldr	r1, [r4, #4]
    3a66:	6820      	ldr	r0, [r4, #0]
    3a68:	f7ff ff86 	bl	3978 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    3a6c:	6823      	ldr	r3, [r4, #0]
    3a6e:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3a70:	3430      	adds	r4, #48	; 0x30
    3a72:	4b17      	ldr	r3, [pc, #92]	; (3ad0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x38>)
    3a74:	429c      	cmp	r4, r3
    3a76:	d3e7      	bcc.n	3a48 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3a78:	f000 f9ea 	bl	3e50 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3a7c:	4c13      	ldr	r4, [pc, #76]	; (3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>)
    3a7e:	e000      	b.n	3a82 <z_init_static_threads+0x42>
    3a80:	3430      	adds	r4, #48	; 0x30
    3a82:	4b13      	ldr	r3, [pc, #76]	; (3ad0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x38>)
    3a84:	429c      	cmp	r4, r3
    3a86:	d21c      	bcs.n	3ac2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3a88:	6a60      	ldr	r0, [r4, #36]	; 0x24
    3a8a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    3a8e:	d0f7      	beq.n	3a80 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
    3a90:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    3a92:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3a96:	17c1      	asrs	r1, r0, #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3a98:	03c9      	lsls	r1, r1, #15
    3a9a:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    3a9e:	03c0      	lsls	r0, r0, #15
    3aa0:	f240 33e7 	movw	r3, #999	; 0x3e7
    3aa4:	18c0      	adds	r0, r0, r3
    3aa6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3aaa:	f04f 0300 	mov.w	r3, #0
    3aae:	f141 0100 	adc.w	r1, r1, #0
    3ab2:	f7fc fb4f 	bl	154 <__aeabi_uldivmod>
    3ab6:	4602      	mov	r2, r0
    3ab8:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    3aba:	4628      	mov	r0, r5
    3abc:	f7ff ff4e 	bl	395c <schedule_new_thread>
    3ac0:	e7de      	b.n	3a80 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
    3ac2:	f000 fbc7 	bl	4254 <k_sched_unlock>
}
    3ac6:	b007      	add	sp, #28
    3ac8:	bd30      	pop	{r4, r5, pc}
    3aca:	bf00      	nop
    3acc:	00006bc0 	.word	0x00006bc0
    3ad0:	00006bc0 	.word	0x00006bc0

00003ad4 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3ad4:	b508      	push	{r3, lr}
    3ad6:	e001      	b.n	3adc <idle+0x8>
	arch_cpu_idle();
    3ad8:	f7fd fbb4 	bl	1244 <arch_cpu_idle>
	__asm__ volatile(
    3adc:	f04f 0220 	mov.w	r2, #32
    3ae0:	f3ef 8311 	mrs	r3, BASEPRI
    3ae4:	f382 8812 	msr	BASEPRI_MAX, r2
    3ae8:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3aec:	f002 feaa 	bl	6844 <z_get_next_timeout_expiry>
    3af0:	4b05      	ldr	r3, [pc, #20]	; (3b08 <idle+0x34>)
    3af2:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    3af4:	4b05      	ldr	r3, [pc, #20]	; (3b0c <idle+0x38>)
    3af6:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3af8:	2b00      	cmp	r3, #0
    3afa:	d0ed      	beq.n	3ad8 <idle+0x4>
    3afc:	f7fd f99e 	bl	e3c <pm_system_suspend>
    3b00:	2800      	cmp	r0, #0
    3b02:	d1eb      	bne.n	3adc <idle+0x8>
    3b04:	e7e8      	b.n	3ad8 <idle+0x4>
    3b06:	bf00      	nop
    3b08:	2000095c 	.word	0x2000095c
    3b0c:	20000b73 	.word	0x20000b73

00003b10 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3b14:	b082      	sub	sp, #8
    3b16:	4604      	mov	r4, r0
    3b18:	461e      	mov	r6, r3
    3b1a:	f04f 0320 	mov.w	r3, #32
    3b1e:	f3ef 8511 	mrs	r5, BASEPRI
    3b22:	f383 8812 	msr	BASEPRI_MAX, r3
    3b26:	f3bf 8f6f 	isb	sy
    3b2a:	462b      	mov	r3, r5

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3b2c:	68c1      	ldr	r1, [r0, #12]
    3b2e:	b999      	cbnz	r1, 3b58 <z_impl_k_mutex_lock+0x48>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    3b30:	2900      	cmp	r1, #0
    3b32:	d151      	bne.n	3bd8 <z_impl_k_mutex_lock+0xc8>
    3b34:	4a36      	ldr	r2, [pc, #216]	; (3c10 <z_impl_k_mutex_lock+0x100>)
    3b36:	6892      	ldr	r2, [r2, #8]
    3b38:	f992 200e 	ldrsb.w	r2, [r2, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    3b3c:	6122      	str	r2, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    3b3e:	3101      	adds	r1, #1
    3b40:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    3b42:	4a33      	ldr	r2, [pc, #204]	; (3c10 <z_impl_k_mutex_lock+0x100>)
    3b44:	6892      	ldr	r2, [r2, #8]
    3b46:	60a2      	str	r2, [r4, #8]
	__asm__ volatile(
    3b48:	f383 8811 	msr	BASEPRI, r3
    3b4c:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    3b50:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    3b52:	b002      	add	sp, #8
    3b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3b58:	4617      	mov	r7, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3b5a:	6880      	ldr	r0, [r0, #8]
    3b5c:	4a2c      	ldr	r2, [pc, #176]	; (3c10 <z_impl_k_mutex_lock+0x100>)
    3b5e:	6892      	ldr	r2, [r2, #8]
    3b60:	4290      	cmp	r0, r2
    3b62:	d0e5      	beq.n	3b30 <z_impl_k_mutex_lock+0x20>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    3b64:	ea56 0107 	orrs.w	r1, r6, r7
    3b68:	d038      	beq.n	3bdc <z_impl_k_mutex_lock+0xcc>
					    mutex->owner->base.prio);
    3b6a:	f990 800e 	ldrsb.w	r8, [r0, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    3b6e:	4641      	mov	r1, r8
    3b70:	f992 000e 	ldrsb.w	r0, [r2, #14]
    3b74:	f002 fd12 	bl	659c <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    3b78:	4580      	cmp	r8, r0
    3b7a:	dc36      	bgt.n	3bea <z_impl_k_mutex_lock+0xda>
	bool resched = false;
    3b7c:	f04f 0800 	mov.w	r8, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    3b80:	9700      	str	r7, [sp, #0]
    3b82:	9601      	str	r6, [sp, #4]
    3b84:	4622      	mov	r2, r4
    3b86:	4629      	mov	r1, r5
    3b88:	4822      	ldr	r0, [pc, #136]	; (3c14 <z_impl_k_mutex_lock+0x104>)
    3b8a:	f000 faaf 	bl	40ec <z_pend_curr>
	if (got_mutex == 0) {
    3b8e:	2800      	cmp	r0, #0
    3b90:	d0df      	beq.n	3b52 <z_impl_k_mutex_lock+0x42>
	__asm__ volatile(
    3b92:	f04f 0320 	mov.w	r3, #32
    3b96:	f3ef 8511 	mrs	r5, BASEPRI
    3b9a:	f383 8812 	msr	BASEPRI_MAX, r3
    3b9e:	f3bf 8f6f 	isb	sy
    3ba2:	462e      	mov	r6, r5
	if (likely(mutex->owner != NULL)) {
    3ba4:	68a3      	ldr	r3, [r4, #8]
    3ba6:	b343      	cbz	r3, 3bfa <z_impl_k_mutex_lock+0xea>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3ba8:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3baa:	429c      	cmp	r4, r3
    3bac:	d023      	beq.n	3bf6 <z_impl_k_mutex_lock+0xe6>
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3bae:	b313      	cbz	r3, 3bf6 <z_impl_k_mutex_lock+0xe6>
    3bb0:	6921      	ldr	r1, [r4, #16]
    3bb2:	f993 000e 	ldrsb.w	r0, [r3, #14]
    3bb6:	f002 fcf1 	bl	659c <new_prio_for_inheritance>
    3bba:	4601      	mov	r1, r0
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    3bbc:	4620      	mov	r0, r4
    3bbe:	f002 fcf8 	bl	65b2 <adjust_owner_prio>
    3bc2:	b9e8      	cbnz	r0, 3c00 <z_impl_k_mutex_lock+0xf0>
    3bc4:	f1b8 0f00 	cmp.w	r8, #0
    3bc8:	d11a      	bne.n	3c00 <z_impl_k_mutex_lock+0xf0>
	__asm__ volatile(
    3bca:	f386 8811 	msr	BASEPRI, r6
    3bce:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    3bd2:	f06f 000a 	mvn.w	r0, #10
    3bd6:	e7bc      	b.n	3b52 <z_impl_k_mutex_lock+0x42>
					_current->base.prio :
    3bd8:	6922      	ldr	r2, [r4, #16]
    3bda:	e7af      	b.n	3b3c <z_impl_k_mutex_lock+0x2c>
    3bdc:	f385 8811 	msr	BASEPRI, r5
    3be0:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    3be4:	f06f 000f 	mvn.w	r0, #15
    3be8:	e7b3      	b.n	3b52 <z_impl_k_mutex_lock+0x42>
		resched = adjust_owner_prio(mutex, new_prio);
    3bea:	4601      	mov	r1, r0
    3bec:	4620      	mov	r0, r4
    3bee:	f002 fce0 	bl	65b2 <adjust_owner_prio>
    3bf2:	4680      	mov	r8, r0
    3bf4:	e7c4      	b.n	3b80 <z_impl_k_mutex_lock+0x70>
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3bf6:	6921      	ldr	r1, [r4, #16]
    3bf8:	e7e0      	b.n	3bbc <z_impl_k_mutex_lock+0xac>
	if (resched) {
    3bfa:	f1b8 0f00 	cmp.w	r8, #0
    3bfe:	d0e4      	beq.n	3bca <z_impl_k_mutex_lock+0xba>
		z_reschedule(&lock, key);
    3c00:	4629      	mov	r1, r5
    3c02:	4804      	ldr	r0, [pc, #16]	; (3c14 <z_impl_k_mutex_lock+0x104>)
    3c04:	f000 f90e 	bl	3e24 <z_reschedule>
	return -EAGAIN;
    3c08:	f06f 000a 	mvn.w	r0, #10
    3c0c:	e7a1      	b.n	3b52 <z_impl_k_mutex_lock+0x42>
    3c0e:	bf00      	nop
    3c10:	2000095c 	.word	0x2000095c
    3c14:	20000988 	.word	0x20000988

00003c18 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    3c18:	6883      	ldr	r3, [r0, #8]
    3c1a:	b38b      	cbz	r3, 3c80 <z_impl_k_mutex_unlock+0x68>
{
    3c1c:	b570      	push	{r4, r5, r6, lr}
    3c1e:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    3c20:	4a1a      	ldr	r2, [pc, #104]	; (3c8c <z_impl_k_mutex_unlock+0x74>)
    3c22:	6892      	ldr	r2, [r2, #8]
    3c24:	4293      	cmp	r3, r2
    3c26:	d12e      	bne.n	3c86 <z_impl_k_mutex_unlock+0x6e>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    3c28:	68c3      	ldr	r3, [r0, #12]
    3c2a:	2b01      	cmp	r3, #1
    3c2c:	d903      	bls.n	3c36 <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    3c2e:	3b01      	subs	r3, #1
    3c30:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    3c32:	2000      	movs	r0, #0
}
    3c34:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
    3c36:	f04f 0320 	mov.w	r3, #32
    3c3a:	f3ef 8511 	mrs	r5, BASEPRI
    3c3e:	f383 8812 	msr	BASEPRI_MAX, r3
    3c42:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    3c46:	6901      	ldr	r1, [r0, #16]
    3c48:	f002 fcb3 	bl	65b2 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    3c4c:	4620      	mov	r0, r4
    3c4e:	f002 fd9e 	bl	678e <z_unpend_first_thread>
	mutex->owner = new_owner;
    3c52:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    3c54:	b168      	cbz	r0, 3c72 <z_impl_k_mutex_unlock+0x5a>
		mutex->owner_orig_prio = new_owner->base.prio;
    3c56:	f990 300e 	ldrsb.w	r3, [r0, #14]
    3c5a:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3c5c:	2400      	movs	r4, #0
    3c5e:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    3c62:	f002 fcfd 	bl	6660 <z_ready_thread>
		z_reschedule(&lock, key);
    3c66:	4629      	mov	r1, r5
    3c68:	4809      	ldr	r0, [pc, #36]	; (3c90 <z_impl_k_mutex_unlock+0x78>)
    3c6a:	f000 f8db 	bl	3e24 <z_reschedule>
	return 0;
    3c6e:	4620      	mov	r0, r4
    3c70:	e7e0      	b.n	3c34 <z_impl_k_mutex_unlock+0x1c>
		mutex->lock_count = 0U;
    3c72:	2000      	movs	r0, #0
    3c74:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    3c76:	f385 8811 	msr	BASEPRI, r5
    3c7a:	f3bf 8f6f 	isb	sy
    3c7e:	e7d9      	b.n	3c34 <z_impl_k_mutex_unlock+0x1c>
		return -EINVAL;
    3c80:	f06f 0015 	mvn.w	r0, #21
}
    3c84:	4770      	bx	lr
		return -EPERM;
    3c86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3c8a:	e7d3      	b.n	3c34 <z_impl_k_mutex_unlock+0x1c>
    3c8c:	2000095c 	.word	0x2000095c
    3c90:	20000988 	.word	0x20000988

00003c94 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3c94:	b538      	push	{r3, r4, r5, lr}
    3c96:	4604      	mov	r4, r0
	__asm__ volatile(
    3c98:	f04f 0320 	mov.w	r3, #32
    3c9c:	f3ef 8511 	mrs	r5, BASEPRI
    3ca0:	f383 8812 	msr	BASEPRI_MAX, r3
    3ca4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3ca8:	f002 fd71 	bl	678e <z_unpend_first_thread>

	if (thread != NULL) {
    3cac:	b148      	cbz	r0, 3cc2 <z_impl_k_sem_give+0x2e>
    3cae:	2200      	movs	r2, #0
    3cb0:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3cb4:	f002 fcd4 	bl	6660 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3cb8:	4629      	mov	r1, r5
    3cba:	4807      	ldr	r0, [pc, #28]	; (3cd8 <z_impl_k_sem_give+0x44>)
    3cbc:	f000 f8b2 	bl	3e24 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3cc0:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3cc2:	68a3      	ldr	r3, [r4, #8]
    3cc4:	68e2      	ldr	r2, [r4, #12]
    3cc6:	4293      	cmp	r3, r2
    3cc8:	d003      	beq.n	3cd2 <z_impl_k_sem_give+0x3e>
    3cca:	2201      	movs	r2, #1
    3ccc:	4413      	add	r3, r2
    3cce:	60a3      	str	r3, [r4, #8]
}
    3cd0:	e7f2      	b.n	3cb8 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3cd2:	2200      	movs	r2, #0
    3cd4:	e7fa      	b.n	3ccc <z_impl_k_sem_give+0x38>
    3cd6:	bf00      	nop
    3cd8:	20000988 	.word	0x20000988

00003cdc <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3cdc:	b510      	push	{r4, lr}
    3cde:	b082      	sub	sp, #8
    3ce0:	f04f 0420 	mov.w	r4, #32
    3ce4:	f3ef 8111 	mrs	r1, BASEPRI
    3ce8:	f384 8812 	msr	BASEPRI_MAX, r4
    3cec:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3cf0:	6884      	ldr	r4, [r0, #8]
    3cf2:	b144      	cbz	r4, 3d06 <z_impl_k_sem_take+0x2a>
		sem->count--;
    3cf4:	3c01      	subs	r4, #1
    3cf6:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3cf8:	f381 8811 	msr	BASEPRI, r1
    3cfc:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3d00:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3d02:	b002      	add	sp, #8
    3d04:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3d06:	ea53 0402 	orrs.w	r4, r3, r2
    3d0a:	d006      	beq.n	3d1a <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3d0c:	9200      	str	r2, [sp, #0]
    3d0e:	9301      	str	r3, [sp, #4]
    3d10:	4602      	mov	r2, r0
    3d12:	4805      	ldr	r0, [pc, #20]	; (3d28 <z_impl_k_sem_take+0x4c>)
    3d14:	f000 f9ea 	bl	40ec <z_pend_curr>
	return ret;
    3d18:	e7f3      	b.n	3d02 <z_impl_k_sem_take+0x26>
    3d1a:	f381 8811 	msr	BASEPRI, r1
    3d1e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3d22:	f06f 000f 	mvn.w	r0, #15
    3d26:	e7ec      	b.n	3d02 <z_impl_k_sem_take+0x26>
    3d28:	20000988 	.word	0x20000988

00003d2c <sliceable>:


static inline int is_preempt(struct k_thread *thread)
{
	/* explanation in kernel_struct.h */
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3d2c:	89c3      	ldrh	r3, [r0, #14]
static inline bool sliceable(struct k_thread *thread)
{
	bool ret = is_preempt(thread)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_idle_thread_object(thread);
    3d2e:	2b7f      	cmp	r3, #127	; 0x7f
    3d30:	d80e      	bhi.n	3d50 <sliceable+0x24>
	uint8_t state = thread->base.thread_state;
    3d32:	7b43      	ldrb	r3, [r0, #13]
		&& !z_is_thread_prevented_from_running(thread)
    3d34:	f013 0f1f 	tst.w	r3, #31
    3d38:	d10c      	bne.n	3d54 <sliceable+0x28>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3d3a:	f990 200e 	ldrsb.w	r2, [r0, #14]
    3d3e:	4b08      	ldr	r3, [pc, #32]	; (3d60 <sliceable+0x34>)
    3d40:	681b      	ldr	r3, [r3, #0]
    3d42:	429a      	cmp	r2, r3
    3d44:	db08      	blt.n	3d58 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    3d46:	4b07      	ldr	r3, [pc, #28]	; (3d64 <sliceable+0x38>)
    3d48:	4298      	cmp	r0, r3
    3d4a:	d007      	beq.n	3d5c <sliceable+0x30>
    3d4c:	2001      	movs	r0, #1
    3d4e:	4770      	bx	lr
    3d50:	2000      	movs	r0, #0
    3d52:	4770      	bx	lr
    3d54:	2000      	movs	r0, #0
    3d56:	4770      	bx	lr
    3d58:	2000      	movs	r0, #0
    3d5a:	4770      	bx	lr
    3d5c:	2000      	movs	r0, #0
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    3d5e:	4770      	bx	lr
    3d60:	2000098c 	.word	0x2000098c
    3d64:	200001b0 	.word	0x200001b0

00003d68 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3d68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    3d6c:	bf08      	it	eq
    3d6e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    3d72:	d100      	bne.n	3d76 <add_thread_timeout+0xe>
    3d74:	4770      	bx	lr
{
    3d76:	b508      	push	{r3, lr}
    3d78:	4902      	ldr	r1, [pc, #8]	; (3d84 <add_thread_timeout+0x1c>)
    3d7a:	3018      	adds	r0, #24
    3d7c:	f000 fc24 	bl	45c8 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    3d80:	bd08      	pop	{r3, pc}
    3d82:	bf00      	nop
    3d84:	00006699 	.word	0x00006699

00003d88 <z_reset_time_slice>:
{
    3d88:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    3d8a:	4b07      	ldr	r3, [pc, #28]	; (3da8 <z_reset_time_slice+0x20>)
    3d8c:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    3d8e:	b904      	cbnz	r4, 3d92 <z_reset_time_slice+0xa>
}
    3d90:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    3d92:	f7fe fce9 	bl	2768 <sys_clock_elapsed>
    3d96:	4404      	add	r4, r0
    3d98:	4b04      	ldr	r3, [pc, #16]	; (3dac <z_reset_time_slice+0x24>)
    3d9a:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    3d9c:	2100      	movs	r1, #0
    3d9e:	4b02      	ldr	r3, [pc, #8]	; (3da8 <z_reset_time_slice+0x20>)
    3da0:	6818      	ldr	r0, [r3, #0]
    3da2:	f002 fd66 	bl	6872 <z_set_timeout_expiry>
}
    3da6:	e7f3      	b.n	3d90 <z_reset_time_slice+0x8>
    3da8:	20000990 	.word	0x20000990
    3dac:	2000095c 	.word	0x2000095c

00003db0 <k_sched_time_slice_set>:
{
    3db0:	b570      	push	{r4, r5, r6, lr}
    3db2:	4604      	mov	r4, r0
    3db4:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
    3db6:	2300      	movs	r3, #0
	__asm__ volatile(
    3db8:	f04f 0220 	mov.w	r2, #32
    3dbc:	f3ef 8511 	mrs	r5, BASEPRI
    3dc0:	f382 8812 	msr	BASEPRI_MAX, r2
    3dc4:	f3bf 8f6f 	isb	sy
	z_spin_lock_set_owner(l);
#if defined(CONFIG_SPIN_LOCK_TIME_LIMIT) && (CONFIG_SPIN_LOCK_TIME_LIMIT != 0)
	l->lock_time = sys_clock_cycle_get_32();
#endif /* CONFIG_SPIN_LOCK_TIME_LIMIT */
#endif/* CONFIG_SPIN_VALIDATE */
	return k;
    3dc8:	e00e      	b.n	3de8 <k_sched_time_slice_set+0x38>
			slice_ticks = MAX(2, slice_ticks);
    3dca:	2802      	cmp	r0, #2
    3dcc:	bfb8      	it	lt
    3dce:	2002      	movlt	r0, #2
    3dd0:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    3dd2:	4b11      	ldr	r3, [pc, #68]	; (3e18 <k_sched_time_slice_set+0x68>)
    3dd4:	601e      	str	r6, [r3, #0]
		z_reset_time_slice(_current);
    3dd6:	4b11      	ldr	r3, [pc, #68]	; (3e1c <k_sched_time_slice_set+0x6c>)
    3dd8:	6898      	ldr	r0, [r3, #8]
    3dda:	f7ff ffd5 	bl	3d88 <z_reset_time_slice>
	__asm__ volatile(
    3dde:	f385 8811 	msr	BASEPRI, r5
    3de2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    3de6:	2301      	movs	r3, #1
    3de8:	b9a3      	cbnz	r3, 3e14 <k_sched_time_slice_set+0x64>
		_current_cpu->slice_ticks = 0;
    3dea:	4b0c      	ldr	r3, [pc, #48]	; (3e1c <k_sched_time_slice_set+0x6c>)
    3dec:	2200      	movs	r2, #0
    3dee:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    3df0:	0c61      	lsrs	r1, r4, #17
    3df2:	03e0      	lsls	r0, r4, #15
    3df4:	f240 33e7 	movw	r3, #999	; 0x3e7
    3df8:	18c0      	adds	r0, r0, r3
    3dfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3dfe:	f04f 0300 	mov.w	r3, #0
    3e02:	f141 0100 	adc.w	r1, r1, #0
    3e06:	f7fc f9a5 	bl	154 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    3e0a:	4b05      	ldr	r3, [pc, #20]	; (3e20 <k_sched_time_slice_set+0x70>)
    3e0c:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    3e0e:	2c00      	cmp	r4, #0
    3e10:	dcdb      	bgt.n	3dca <k_sched_time_slice_set+0x1a>
    3e12:	e7de      	b.n	3dd2 <k_sched_time_slice_set+0x22>
}
    3e14:	bd70      	pop	{r4, r5, r6, pc}
    3e16:	bf00      	nop
    3e18:	2000098c 	.word	0x2000098c
    3e1c:	2000095c 	.word	0x2000095c
    3e20:	20000990 	.word	0x20000990

00003e24 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    3e24:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    3e26:	460b      	mov	r3, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3e28:	b959      	cbnz	r1, 3e42 <z_reschedule+0x1e>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3e2a:	f3ef 8205 	mrs	r2, IPSR
    3e2e:	b942      	cbnz	r2, 3e42 <z_reschedule+0x1e>
	new_thread = _kernel.ready_q.cache;
    3e30:	4a06      	ldr	r2, [pc, #24]	; (3e4c <z_reschedule+0x28>)
    3e32:	69d0      	ldr	r0, [r2, #28]
	return new_thread != _current;
    3e34:	6892      	ldr	r2, [r2, #8]
	if (resched(key.key) && need_swap()) {
    3e36:	4290      	cmp	r0, r2
    3e38:	d003      	beq.n	3e42 <z_reschedule+0x1e>
	ret = arch_swap(key);
    3e3a:	4608      	mov	r0, r1
    3e3c:	f7fd fa6a 	bl	1314 <arch_swap>
		z_swap(lock, key);
    3e40:	e003      	b.n	3e4a <z_reschedule+0x26>
    3e42:	f383 8811 	msr	BASEPRI, r3
    3e46:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
    3e4a:	bd08      	pop	{r3, pc}
    3e4c:	2000095c 	.word	0x2000095c

00003e50 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    3e50:	2300      	movs	r3, #0
	__asm__ volatile(
    3e52:	f04f 0220 	mov.w	r2, #32
    3e56:	f3ef 8111 	mrs	r1, BASEPRI
    3e5a:	f382 8812 	msr	BASEPRI_MAX, r2
    3e5e:	f3bf 8f6f 	isb	sy
    3e62:	e009      	b.n	3e78 <k_sched_lock+0x28>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3e64:	4b06      	ldr	r3, [pc, #24]	; (3e80 <k_sched_lock+0x30>)
    3e66:	689a      	ldr	r2, [r3, #8]
    3e68:	7bd3      	ldrb	r3, [r2, #15]
    3e6a:	3b01      	subs	r3, #1
    3e6c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3e6e:	f381 8811 	msr	BASEPRI, r1
    3e72:	f3bf 8f6f 	isb	sy
    3e76:	2301      	movs	r3, #1
    3e78:	2b00      	cmp	r3, #0
    3e7a:	d0f3      	beq.n	3e64 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3e7c:	4770      	bx	lr
    3e7e:	bf00      	nop
    3e80:	2000095c 	.word	0x2000095c

00003e84 <update_cache>:
{
    3e84:	b538      	push	{r3, r4, r5, lr}
    3e86:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    3e88:	4810      	ldr	r0, [pc, #64]	; (3ecc <update_cache+0x48>)
    3e8a:	f002 fbe2 	bl	6652 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3e8e:	4605      	mov	r5, r0
    3e90:	b170      	cbz	r0, 3eb0 <update_cache+0x2c>
	if (preempt_ok != 0) {
    3e92:	b984      	cbnz	r4, 3eb6 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    3e94:	4b0e      	ldr	r3, [pc, #56]	; (3ed0 <update_cache+0x4c>)
    3e96:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3e98:	7b5a      	ldrb	r2, [r3, #13]
    3e9a:	f012 0f1f 	tst.w	r2, #31
    3e9e:	d10a      	bne.n	3eb6 <update_cache+0x32>
	return node->next != NULL;
    3ea0:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3ea2:	b942      	cbnz	r2, 3eb6 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3ea4:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    3ea6:	2a7f      	cmp	r2, #127	; 0x7f
    3ea8:	d905      	bls.n	3eb6 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    3eaa:	4a09      	ldr	r2, [pc, #36]	; (3ed0 <update_cache+0x4c>)
    3eac:	61d3      	str	r3, [r2, #28]
    3eae:	e00b      	b.n	3ec8 <update_cache+0x44>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3eb0:	4b07      	ldr	r3, [pc, #28]	; (3ed0 <update_cache+0x4c>)
    3eb2:	68dd      	ldr	r5, [r3, #12]
    3eb4:	e7ed      	b.n	3e92 <update_cache+0xe>
		if (thread != _current) {
    3eb6:	4b06      	ldr	r3, [pc, #24]	; (3ed0 <update_cache+0x4c>)
    3eb8:	689b      	ldr	r3, [r3, #8]
    3eba:	42ab      	cmp	r3, r5
    3ebc:	d002      	beq.n	3ec4 <update_cache+0x40>
			z_reset_time_slice(thread);
    3ebe:	4628      	mov	r0, r5
    3ec0:	f7ff ff62 	bl	3d88 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3ec4:	4b02      	ldr	r3, [pc, #8]	; (3ed0 <update_cache+0x4c>)
    3ec6:	61dd      	str	r5, [r3, #28]
}
    3ec8:	bd38      	pop	{r3, r4, r5, pc}
    3eca:	bf00      	nop
    3ecc:	2000097c 	.word	0x2000097c
    3ed0:	2000095c 	.word	0x2000095c

00003ed4 <move_thread_to_end_of_prio_q>:
{
    3ed4:	b538      	push	{r3, r4, r5, lr}
    3ed6:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    3ed8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    3eda:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3ede:	2b00      	cmp	r3, #0
    3ee0:	db0a      	blt.n	3ef8 <move_thread_to_end_of_prio_q+0x24>
	thread->base.thread_state |= _THREAD_QUEUED;
    3ee2:	7b6b      	ldrb	r3, [r5, #13]
    3ee4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3ee8:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    3eea:	4b1b      	ldr	r3, [pc, #108]	; (3f58 <move_thread_to_end_of_prio_q+0x84>)
    3eec:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3ef0:	429c      	cmp	r4, r3
    3ef2:	d110      	bne.n	3f16 <move_thread_to_end_of_prio_q+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3ef4:	2400      	movs	r4, #0
    3ef6:	e00e      	b.n	3f16 <move_thread_to_end_of_prio_q+0x42>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3ef8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3efc:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3efe:	4601      	mov	r1, r0
    3f00:	4816      	ldr	r0, [pc, #88]	; (3f5c <move_thread_to_end_of_prio_q+0x88>)
    3f02:	f002 fb90 	bl	6626 <z_priq_dumb_remove>
}
    3f06:	e7ec      	b.n	3ee2 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3f08:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    3f0a:	606b      	str	r3, [r5, #4]
	node->next = successor;
    3f0c:	602c      	str	r4, [r5, #0]
	prev->next = node;
    3f0e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    3f10:	6065      	str	r5, [r4, #4]
}
    3f12:	e017      	b.n	3f44 <move_thread_to_end_of_prio_q+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3f14:	2400      	movs	r4, #0
    3f16:	b16c      	cbz	r4, 3f34 <move_thread_to_end_of_prio_q+0x60>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3f18:	4621      	mov	r1, r4
    3f1a:	4628      	mov	r0, r5
    3f1c:	f002 fb5f 	bl	65de <z_sched_prio_cmp>
    3f20:	2800      	cmp	r0, #0
    3f22:	dcf1      	bgt.n	3f08 <move_thread_to_end_of_prio_q+0x34>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3f24:	2c00      	cmp	r4, #0
    3f26:	d0f6      	beq.n	3f16 <move_thread_to_end_of_prio_q+0x42>
	return (node == list->tail) ? NULL : node->next;
    3f28:	4b0b      	ldr	r3, [pc, #44]	; (3f58 <move_thread_to_end_of_prio_q+0x84>)
    3f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3f2c:	429c      	cmp	r4, r3
    3f2e:	d0f1      	beq.n	3f14 <move_thread_to_end_of_prio_q+0x40>
    3f30:	6824      	ldr	r4, [r4, #0]
    3f32:	e7f0      	b.n	3f16 <move_thread_to_end_of_prio_q+0x42>
	sys_dnode_t *const tail = list->tail;
    3f34:	4b08      	ldr	r3, [pc, #32]	; (3f58 <move_thread_to_end_of_prio_q+0x84>)
    3f36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    3f38:	f103 0120 	add.w	r1, r3, #32
    3f3c:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    3f3e:	606a      	str	r2, [r5, #4]
	tail->next = node;
    3f40:	6015      	str	r5, [r2, #0]
	list->tail = node;
    3f42:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    3f44:	4b04      	ldr	r3, [pc, #16]	; (3f58 <move_thread_to_end_of_prio_q+0x84>)
    3f46:	6898      	ldr	r0, [r3, #8]
    3f48:	42a8      	cmp	r0, r5
    3f4a:	bf14      	ite	ne
    3f4c:	2000      	movne	r0, #0
    3f4e:	2001      	moveq	r0, #1
    3f50:	f7ff ff98 	bl	3e84 <update_cache>
}
    3f54:	bd38      	pop	{r3, r4, r5, pc}
    3f56:	bf00      	nop
    3f58:	2000095c 	.word	0x2000095c
    3f5c:	2000097c 	.word	0x2000097c

00003f60 <slice_expired_locked>:
{
    3f60:	b538      	push	{r3, r4, r5, lr}
    3f62:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    3f64:	4b07      	ldr	r3, [pc, #28]	; (3f84 <slice_expired_locked+0x24>)
    3f66:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3f68:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    3f6a:	f013 0f1f 	tst.w	r3, #31
    3f6e:	d004      	beq.n	3f7a <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    3f70:	4628      	mov	r0, r5
    3f72:	f7ff ff09 	bl	3d88 <z_reset_time_slice>
}
    3f76:	4620      	mov	r0, r4
    3f78:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    3f7a:	4628      	mov	r0, r5
    3f7c:	f7ff ffaa 	bl	3ed4 <move_thread_to_end_of_prio_q>
    3f80:	e7f6      	b.n	3f70 <slice_expired_locked+0x10>
    3f82:	bf00      	nop
    3f84:	2000095c 	.word	0x2000095c

00003f88 <z_time_slice>:
{
    3f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f8a:	4605      	mov	r5, r0
	__asm__ volatile(
    3f8c:	f04f 0320 	mov.w	r3, #32
    3f90:	f3ef 8611 	mrs	r6, BASEPRI
    3f94:	f383 8812 	msr	BASEPRI_MAX, r3
    3f98:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3f9c:	4b15      	ldr	r3, [pc, #84]	; (3ff4 <z_time_slice+0x6c>)
    3f9e:	6898      	ldr	r0, [r3, #8]
    3fa0:	4b15      	ldr	r3, [pc, #84]	; (3ff8 <z_time_slice+0x70>)
    3fa2:	681b      	ldr	r3, [r3, #0]
    3fa4:	4298      	cmp	r0, r3
    3fa6:	d011      	beq.n	3fcc <z_time_slice+0x44>
    3fa8:	4634      	mov	r4, r6
	pending_current = NULL;
    3faa:	4b13      	ldr	r3, [pc, #76]	; (3ff8 <z_time_slice+0x70>)
    3fac:	2200      	movs	r2, #0
    3fae:	601a      	str	r2, [r3, #0]
	int ret = slice_ticks;
    3fb0:	4b12      	ldr	r3, [pc, #72]	; (3ffc <z_time_slice+0x74>)
    3fb2:	681b      	ldr	r3, [r3, #0]
	if (slice_time(_current) && sliceable(_current)) {
    3fb4:	b1b3      	cbz	r3, 3fe4 <z_time_slice+0x5c>
    3fb6:	f7ff feb9 	bl	3d2c <sliceable>
    3fba:	b198      	cbz	r0, 3fe4 <z_time_slice+0x5c>
		if (ticks >= _current_cpu->slice_ticks) {
    3fbc:	4b0d      	ldr	r3, [pc, #52]	; (3ff4 <z_time_slice+0x6c>)
    3fbe:	691b      	ldr	r3, [r3, #16]
    3fc0:	42ab      	cmp	r3, r5
    3fc2:	dd0a      	ble.n	3fda <z_time_slice+0x52>
			_current_cpu->slice_ticks -= ticks;
    3fc4:	1b5b      	subs	r3, r3, r5
    3fc6:	4a0b      	ldr	r2, [pc, #44]	; (3ff4 <z_time_slice+0x6c>)
    3fc8:	6113      	str	r3, [r2, #16]
    3fca:	e00e      	b.n	3fea <z_time_slice+0x62>
		z_reset_time_slice(_current);
    3fcc:	f7ff fedc 	bl	3d88 <z_reset_time_slice>
	__asm__ volatile(
    3fd0:	f386 8811 	msr	BASEPRI, r6
    3fd4:	f3bf 8f6f 	isb	sy
		return;
    3fd8:	e00b      	b.n	3ff2 <z_time_slice+0x6a>
			key = slice_expired_locked(key);
    3fda:	4630      	mov	r0, r6
    3fdc:	f7ff ffc0 	bl	3f60 <slice_expired_locked>
    3fe0:	4604      	mov	r4, r0
    3fe2:	e002      	b.n	3fea <z_time_slice+0x62>
		_current_cpu->slice_ticks = 0;
    3fe4:	4b03      	ldr	r3, [pc, #12]	; (3ff4 <z_time_slice+0x6c>)
    3fe6:	2200      	movs	r2, #0
    3fe8:	611a      	str	r2, [r3, #16]
    3fea:	f384 8811 	msr	BASEPRI, r4
    3fee:	f3bf 8f6f 	isb	sy
}
    3ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ff4:	2000095c 	.word	0x2000095c
    3ff8:	20000988 	.word	0x20000988
    3ffc:	20000990 	.word	0x20000990

00004000 <ready_thread>:
	return (thread->base.thread_state & state) != 0U;
    4000:	7b42      	ldrb	r2, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4002:	f990 300d 	ldrsb.w	r3, [r0, #13]
    4006:	2b00      	cmp	r3, #0
    4008:	db33      	blt.n	4072 <ready_thread+0x72>
{
    400a:	b570      	push	{r4, r5, r6, lr}
    400c:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    400e:	f012 0f1f 	tst.w	r2, #31
    4012:	d101      	bne.n	4018 <ready_thread+0x18>
	return node->next != NULL;
    4014:	6986      	ldr	r6, [r0, #24]
    4016:	b106      	cbz	r6, 401a <ready_thread+0x1a>
}
    4018:	bd70      	pop	{r4, r5, r6, pc}
	thread->base.thread_state |= _THREAD_QUEUED;
    401a:	f062 027f 	orn	r2, r2, #127	; 0x7f
    401e:	7342      	strb	r2, [r0, #13]
	return list->head == list;
    4020:	4b14      	ldr	r3, [pc, #80]	; (4074 <ready_thread+0x74>)
    4022:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4026:	429d      	cmp	r5, r3
    4028:	d108      	bne.n	403c <ready_thread+0x3c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    402a:	4635      	mov	r5, r6
    402c:	e006      	b.n	403c <ready_thread+0x3c>
	sys_dnode_t *const prev = successor->prev;
    402e:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    4030:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4032:	6025      	str	r5, [r4, #0]
	prev->next = node;
    4034:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4036:	606c      	str	r4, [r5, #4]
}
    4038:	e017      	b.n	406a <ready_thread+0x6a>
    403a:	4635      	mov	r5, r6
    403c:	b16d      	cbz	r5, 405a <ready_thread+0x5a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    403e:	4629      	mov	r1, r5
    4040:	4620      	mov	r0, r4
    4042:	f002 facc 	bl	65de <z_sched_prio_cmp>
    4046:	2800      	cmp	r0, #0
    4048:	dcf1      	bgt.n	402e <ready_thread+0x2e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    404a:	2d00      	cmp	r5, #0
    404c:	d0f6      	beq.n	403c <ready_thread+0x3c>
	return (node == list->tail) ? NULL : node->next;
    404e:	4b09      	ldr	r3, [pc, #36]	; (4074 <ready_thread+0x74>)
    4050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4052:	429d      	cmp	r5, r3
    4054:	d0f1      	beq.n	403a <ready_thread+0x3a>
    4056:	682d      	ldr	r5, [r5, #0]
    4058:	e7f0      	b.n	403c <ready_thread+0x3c>
	sys_dnode_t *const tail = list->tail;
    405a:	4b06      	ldr	r3, [pc, #24]	; (4074 <ready_thread+0x74>)
    405c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    405e:	f103 0120 	add.w	r1, r3, #32
    4062:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    4064:	6062      	str	r2, [r4, #4]
	tail->next = node;
    4066:	6014      	str	r4, [r2, #0]
	list->tail = node;
    4068:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    406a:	2000      	movs	r0, #0
    406c:	f7ff ff0a 	bl	3e84 <update_cache>
}
    4070:	e7d2      	b.n	4018 <ready_thread+0x18>
    4072:	4770      	bx	lr
    4074:	2000095c 	.word	0x2000095c

00004078 <z_sched_start>:
{
    4078:	b510      	push	{r4, lr}
	__asm__ volatile(
    407a:	f04f 0320 	mov.w	r3, #32
    407e:	f3ef 8411 	mrs	r4, BASEPRI
    4082:	f383 8812 	msr	BASEPRI_MAX, r3
    4086:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    408a:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    408c:	f013 0f04 	tst.w	r3, #4
    4090:	d104      	bne.n	409c <z_sched_start+0x24>
	__asm__ volatile(
    4092:	f384 8811 	msr	BASEPRI, r4
    4096:	f3bf 8f6f 	isb	sy
}
    409a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    409c:	f023 0304 	bic.w	r3, r3, #4
    40a0:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    40a2:	f7ff ffad 	bl	4000 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    40a6:	4621      	mov	r1, r4
    40a8:	4801      	ldr	r0, [pc, #4]	; (40b0 <z_sched_start+0x38>)
    40aa:	f7ff febb 	bl	3e24 <z_reschedule>
    40ae:	e7f4      	b.n	409a <z_sched_start+0x22>
    40b0:	20000994 	.word	0x20000994

000040b4 <unready_thread>:
{
    40b4:	b510      	push	{r4, lr}
    40b6:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    40b8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    40ba:	f990 300d 	ldrsb.w	r3, [r0, #13]
    40be:	2b00      	cmp	r3, #0
    40c0:	db08      	blt.n	40d4 <unready_thread+0x20>
	update_cache(thread == _current);
    40c2:	4b08      	ldr	r3, [pc, #32]	; (40e4 <unready_thread+0x30>)
    40c4:	6898      	ldr	r0, [r3, #8]
    40c6:	42a0      	cmp	r0, r4
    40c8:	bf14      	ite	ne
    40ca:	2000      	movne	r0, #0
    40cc:	2001      	moveq	r0, #1
    40ce:	f7ff fed9 	bl	3e84 <update_cache>
}
    40d2:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    40d4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    40d8:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    40da:	4601      	mov	r1, r0
    40dc:	4802      	ldr	r0, [pc, #8]	; (40e8 <unready_thread+0x34>)
    40de:	f002 faa2 	bl	6626 <z_priq_dumb_remove>
}
    40e2:	e7ee      	b.n	40c2 <unready_thread+0xe>
    40e4:	2000095c 	.word	0x2000095c
    40e8:	2000097c 	.word	0x2000097c

000040ec <z_pend_curr>:
{
    40ec:	b510      	push	{r4, lr}
    40ee:	460c      	mov	r4, r1
    40f0:	4611      	mov	r1, r2
	pending_current = _current;
    40f2:	480a      	ldr	r0, [pc, #40]	; (411c <z_pend_curr+0x30>)
    40f4:	6882      	ldr	r2, [r0, #8]
    40f6:	4b0a      	ldr	r3, [pc, #40]	; (4120 <z_pend_curr+0x34>)
    40f8:	601a      	str	r2, [r3, #0]
	__asm__ volatile(
    40fa:	f04f 0220 	mov.w	r2, #32
    40fe:	f3ef 8311 	mrs	r3, BASEPRI
    4102:	f382 8812 	msr	BASEPRI_MAX, r2
    4106:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    410a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    410e:	6880      	ldr	r0, [r0, #8]
    4110:	f002 fb31 	bl	6776 <pend_locked>
    4114:	4620      	mov	r0, r4
    4116:	f7fd f8fd 	bl	1314 <arch_swap>
}
    411a:	bd10      	pop	{r4, pc}
    411c:	2000095c 	.word	0x2000095c
    4120:	20000988 	.word	0x20000988

00004124 <z_set_prio>:
{
    4124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4128:	4605      	mov	r5, r0
    412a:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    412c:	2300      	movs	r3, #0
    412e:	f04f 0220 	mov.w	r2, #32
    4132:	f3ef 8611 	mrs	r6, BASEPRI
    4136:	f382 8812 	msr	BASEPRI_MAX, r2
    413a:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    413e:	4618      	mov	r0, r3
    4140:	e029      	b.n	4196 <z_set_prio+0x72>
	sys_dnode_t *const prev = successor->prev;
    4142:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    4144:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4146:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4148:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    414a:	6065      	str	r5, [r4, #4]
}
    414c:	e017      	b.n	417e <z_set_prio+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    414e:	4644      	mov	r4, r8
    4150:	b16c      	cbz	r4, 416e <z_set_prio+0x4a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4152:	4621      	mov	r1, r4
    4154:	4628      	mov	r0, r5
    4156:	f002 fa42 	bl	65de <z_sched_prio_cmp>
    415a:	2800      	cmp	r0, #0
    415c:	dcf1      	bgt.n	4142 <z_set_prio+0x1e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    415e:	2c00      	cmp	r4, #0
    4160:	d0f6      	beq.n	4150 <z_set_prio+0x2c>
	return (node == list->tail) ? NULL : node->next;
    4162:	4b1d      	ldr	r3, [pc, #116]	; (41d8 <z_set_prio+0xb4>)
    4164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4166:	429c      	cmp	r4, r3
    4168:	d0f1      	beq.n	414e <z_set_prio+0x2a>
    416a:	6824      	ldr	r4, [r4, #0]
    416c:	e7f0      	b.n	4150 <z_set_prio+0x2c>
	sys_dnode_t *const tail = list->tail;
    416e:	4b1a      	ldr	r3, [pc, #104]	; (41d8 <z_set_prio+0xb4>)
    4170:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4172:	f103 0120 	add.w	r1, r3, #32
    4176:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4178:	606a      	str	r2, [r5, #4]
	tail->next = node;
    417a:	6015      	str	r5, [r2, #0]
	list->tail = node;
    417c:	625d      	str	r5, [r3, #36]	; 0x24
			update_cache(1);
    417e:	2001      	movs	r0, #1
    4180:	f7ff fe80 	bl	3e84 <update_cache>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4184:	2001      	movs	r0, #1
    4186:	e001      	b.n	418c <z_set_prio+0x68>
			thread->base.prio = prio;
    4188:	73af      	strb	r7, [r5, #14]
    418a:	2000      	movs	r0, #0
	__asm__ volatile(
    418c:	f386 8811 	msr	BASEPRI, r6
    4190:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4194:	2301      	movs	r3, #1
    4196:	b9e3      	cbnz	r3, 41d2 <z_set_prio+0xae>
	uint8_t state = thread->base.thread_state;
    4198:	7b6b      	ldrb	r3, [r5, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    419a:	f013 0f1f 	tst.w	r3, #31
    419e:	d1f3      	bne.n	4188 <z_set_prio+0x64>
	return node->next != NULL;
    41a0:	f8d5 8018 	ldr.w	r8, [r5, #24]
    41a4:	f1b8 0f00 	cmp.w	r8, #0
    41a8:	d1ee      	bne.n	4188 <z_set_prio+0x64>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    41aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    41ae:	736b      	strb	r3, [r5, #13]
	_priq_run_remove(thread_runq(thread), thread);
    41b0:	f8df 9028 	ldr.w	r9, [pc, #40]	; 41dc <z_set_prio+0xb8>
    41b4:	4629      	mov	r1, r5
    41b6:	4648      	mov	r0, r9
    41b8:	f002 fa35 	bl	6626 <z_priq_dumb_remove>
				thread->base.prio = prio;
    41bc:	73af      	strb	r7, [r5, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    41be:	7b6b      	ldrb	r3, [r5, #13]
    41c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    41c4:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    41c6:	f8d9 4000 	ldr.w	r4, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    41ca:	454c      	cmp	r4, r9
    41cc:	d1c0      	bne.n	4150 <z_set_prio+0x2c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    41ce:	4644      	mov	r4, r8
    41d0:	e7be      	b.n	4150 <z_set_prio+0x2c>
}
    41d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    41d6:	bf00      	nop
    41d8:	2000095c 	.word	0x2000095c
    41dc:	2000097c 	.word	0x2000097c

000041e0 <z_impl_k_thread_suspend>:
{
    41e0:	b538      	push	{r3, r4, r5, lr}
    41e2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    41e4:	3018      	adds	r0, #24
    41e6:	f002 fb0f 	bl	6808 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    41ea:	2300      	movs	r3, #0
	__asm__ volatile(
    41ec:	f04f 0220 	mov.w	r2, #32
    41f0:	f3ef 8511 	mrs	r5, BASEPRI
    41f4:	f382 8812 	msr	BASEPRI_MAX, r2
    41f8:	f3bf 8f6f 	isb	sy
    41fc:	e010      	b.n	4220 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    41fe:	7b63      	ldrb	r3, [r4, #13]
    4200:	f043 0310 	orr.w	r3, r3, #16
    4204:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    4206:	4b11      	ldr	r3, [pc, #68]	; (424c <z_impl_k_thread_suspend+0x6c>)
    4208:	6898      	ldr	r0, [r3, #8]
    420a:	42a0      	cmp	r0, r4
    420c:	bf14      	ite	ne
    420e:	2000      	movne	r0, #0
    4210:	2001      	moveq	r0, #1
    4212:	f7ff fe37 	bl	3e84 <update_cache>
	__asm__ volatile(
    4216:	f385 8811 	msr	BASEPRI, r5
    421a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    421e:	2301      	movs	r3, #1
    4220:	b963      	cbnz	r3, 423c <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    4222:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    4224:	f994 300d 	ldrsb.w	r3, [r4, #13]
    4228:	2b00      	cmp	r3, #0
    422a:	dae8      	bge.n	41fe <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    422c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4230:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4232:	4621      	mov	r1, r4
    4234:	4806      	ldr	r0, [pc, #24]	; (4250 <z_impl_k_thread_suspend+0x70>)
    4236:	f002 f9f6 	bl	6626 <z_priq_dumb_remove>
}
    423a:	e7e0      	b.n	41fe <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    423c:	4b03      	ldr	r3, [pc, #12]	; (424c <z_impl_k_thread_suspend+0x6c>)
    423e:	689b      	ldr	r3, [r3, #8]
    4240:	42a3      	cmp	r3, r4
    4242:	d000      	beq.n	4246 <z_impl_k_thread_suspend+0x66>
}
    4244:	bd38      	pop	{r3, r4, r5, pc}
		z_reschedule_unlocked();
    4246:	f002 f9e2 	bl	660e <z_reschedule_unlocked>
}
    424a:	e7fb      	b.n	4244 <z_impl_k_thread_suspend+0x64>
    424c:	2000095c 	.word	0x2000095c
    4250:	2000097c 	.word	0x2000097c

00004254 <k_sched_unlock>:

void k_sched_unlock(void)
{
    4254:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    4256:	2300      	movs	r3, #0
	__asm__ volatile(
    4258:	f04f 0220 	mov.w	r2, #32
    425c:	f3ef 8411 	mrs	r4, BASEPRI
    4260:	f382 8812 	msr	BASEPRI_MAX, r2
    4264:	f3bf 8f6f 	isb	sy
    4268:	e00c      	b.n	4284 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    426a:	4b09      	ldr	r3, [pc, #36]	; (4290 <k_sched_unlock+0x3c>)
    426c:	689a      	ldr	r2, [r3, #8]
    426e:	7bd3      	ldrb	r3, [r2, #15]
    4270:	3301      	adds	r3, #1
    4272:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4274:	2000      	movs	r0, #0
    4276:	f7ff fe05 	bl	3e84 <update_cache>
	__asm__ volatile(
    427a:	f384 8811 	msr	BASEPRI, r4
    427e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4282:	2301      	movs	r3, #1
    4284:	2b00      	cmp	r3, #0
    4286:	d0f0      	beq.n	426a <k_sched_unlock+0x16>
	LOG_DBG("scheduler unlocked (%p:%d)",
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
    4288:	f002 f9c1 	bl	660e <z_reschedule_unlocked>
}
    428c:	bd10      	pop	{r4, pc}
    428e:	bf00      	nop
    4290:	2000095c 	.word	0x2000095c

00004294 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    4294:	7b43      	ldrb	r3, [r0, #13]
    4296:	f013 0f08 	tst.w	r3, #8
    429a:	d12a      	bne.n	42f2 <end_thread+0x5e>
{
    429c:	b510      	push	{r4, lr}
    429e:	4604      	mov	r4, r0
		thread->base.thread_state |= _THREAD_DEAD;
    42a0:	f043 0208 	orr.w	r2, r3, #8
    42a4:	7342      	strb	r2, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    42a6:	f023 0220 	bic.w	r2, r3, #32
    42aa:	f042 0208 	orr.w	r2, r2, #8
    42ae:	7342      	strb	r2, [r0, #13]
		if (z_is_thread_queued(thread)) {
    42b0:	f012 0f80 	tst.w	r2, #128	; 0x80
    42b4:	d113      	bne.n	42de <end_thread+0x4a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    42b6:	68a3      	ldr	r3, [r4, #8]
    42b8:	b113      	cbz	r3, 42c0 <end_thread+0x2c>
			unpend_thread_no_timeout(thread);
    42ba:	4620      	mov	r0, r4
    42bc:	f002 f9bb 	bl	6636 <unpend_thread_no_timeout>
    42c0:	f104 0018 	add.w	r0, r4, #24
    42c4:	f002 faa0 	bl	6808 <z_abort_timeout>
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    42c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
    42cc:	f002 fa13 	bl	66f6 <unpend_all>
		update_cache(1);
    42d0:	2001      	movs	r0, #1
    42d2:	f7ff fdd7 	bl	3e84 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    42d6:	4620      	mov	r0, r4
    42d8:	f7ff fb20 	bl	391c <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    42dc:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    42de:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    42e2:	f043 0308 	orr.w	r3, r3, #8
    42e6:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    42e8:	4601      	mov	r1, r0
    42ea:	4802      	ldr	r0, [pc, #8]	; (42f4 <end_thread+0x60>)
    42ec:	f002 f99b 	bl	6626 <z_priq_dumb_remove>
}
    42f0:	e7e1      	b.n	42b6 <end_thread+0x22>
    42f2:	4770      	bx	lr
    42f4:	2000097c 	.word	0x2000097c

000042f8 <z_sched_init>:
{
    42f8:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    42fa:	4804      	ldr	r0, [pc, #16]	; (430c <z_sched_init+0x14>)
    42fc:	f002 fa69 	bl	67d2 <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4300:	2100      	movs	r1, #0
    4302:	4608      	mov	r0, r1
    4304:	f7ff fd54 	bl	3db0 <k_sched_time_slice_set>
}
    4308:	bd08      	pop	{r3, pc}
    430a:	bf00      	nop
    430c:	20000978 	.word	0x20000978

00004310 <z_impl_k_yield>:
{
    4310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    4312:	f04f 0320 	mov.w	r3, #32
    4316:	f3ef 8611 	mrs	r6, BASEPRI
    431a:	f383 8812 	msr	BASEPRI_MAX, r3
    431e:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    4322:	4c1d      	ldr	r4, [pc, #116]	; (4398 <z_impl_k_yield+0x88>)
    4324:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4326:	7b4b      	ldrb	r3, [r1, #13]
    4328:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    432c:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    432e:	f104 0720 	add.w	r7, r4, #32
    4332:	4638      	mov	r0, r7
    4334:	f002 f977 	bl	6626 <z_priq_dumb_remove>
	queue_thread(_current);
    4338:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    433a:	7b6b      	ldrb	r3, [r5, #13]
    433c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4340:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    4342:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4344:	42bc      	cmp	r4, r7
    4346:	d108      	bne.n	435a <z_impl_k_yield+0x4a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4348:	2400      	movs	r4, #0
    434a:	e006      	b.n	435a <z_impl_k_yield+0x4a>
	sys_dnode_t *const prev = successor->prev;
    434c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    434e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4350:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4352:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4354:	6065      	str	r5, [r4, #4]
}
    4356:	e017      	b.n	4388 <z_impl_k_yield+0x78>
    4358:	2400      	movs	r4, #0
    435a:	b16c      	cbz	r4, 4378 <z_impl_k_yield+0x68>
		if (z_sched_prio_cmp(thread, t) > 0) {
    435c:	4621      	mov	r1, r4
    435e:	4628      	mov	r0, r5
    4360:	f002 f93d 	bl	65de <z_sched_prio_cmp>
    4364:	2800      	cmp	r0, #0
    4366:	dcf1      	bgt.n	434c <z_impl_k_yield+0x3c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4368:	2c00      	cmp	r4, #0
    436a:	d0f6      	beq.n	435a <z_impl_k_yield+0x4a>
	return (node == list->tail) ? NULL : node->next;
    436c:	4b0a      	ldr	r3, [pc, #40]	; (4398 <z_impl_k_yield+0x88>)
    436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4370:	429c      	cmp	r4, r3
    4372:	d0f1      	beq.n	4358 <z_impl_k_yield+0x48>
    4374:	6824      	ldr	r4, [r4, #0]
    4376:	e7f0      	b.n	435a <z_impl_k_yield+0x4a>
	sys_dnode_t *const tail = list->tail;
    4378:	4b07      	ldr	r3, [pc, #28]	; (4398 <z_impl_k_yield+0x88>)
    437a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    437c:	f103 0120 	add.w	r1, r3, #32
    4380:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4382:	606a      	str	r2, [r5, #4]
	tail->next = node;
    4384:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4386:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    4388:	2001      	movs	r0, #1
    438a:	f7ff fd7b 	bl	3e84 <update_cache>
    438e:	4630      	mov	r0, r6
    4390:	f7fc ffc0 	bl	1314 <arch_swap>
}
    4394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4396:	bf00      	nop
    4398:	2000095c 	.word	0x2000095c

0000439c <z_tick_sleep>:
{
    439c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
    43a0:	ea50 0301 	orrs.w	r3, r0, r1
    43a4:	d038      	beq.n	4418 <z_tick_sleep+0x7c>
    43a6:	4604      	mov	r4, r0
    43a8:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
    43aa:	f06f 0301 	mvn.w	r3, #1
    43ae:	1a1b      	subs	r3, r3, r0
    43b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    43b4:	eb62 0201 	sbc.w	r2, r2, r1
    43b8:	2b01      	cmp	r3, #1
    43ba:	f172 0200 	sbcs.w	r2, r2, #0
    43be:	db2f      	blt.n	4420 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    43c0:	f06f 0501 	mvn.w	r5, #1
    43c4:	1a2d      	subs	r5, r5, r0
    43c6:	f04f 0320 	mov.w	r3, #32
    43ca:	f3ef 8811 	mrs	r8, BASEPRI
    43ce:	f383 8812 	msr	BASEPRI_MAX, r3
    43d2:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    43d6:	4f14      	ldr	r7, [pc, #80]	; (4428 <z_tick_sleep+0x8c>)
    43d8:	68b8      	ldr	r0, [r7, #8]
    43da:	4b14      	ldr	r3, [pc, #80]	; (442c <z_tick_sleep+0x90>)
    43dc:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    43de:	f7ff fe69 	bl	40b4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    43e2:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    43e4:	4622      	mov	r2, r4
    43e6:	4633      	mov	r3, r6
    43e8:	4911      	ldr	r1, [pc, #68]	; (4430 <z_tick_sleep+0x94>)
    43ea:	3018      	adds	r0, #24
    43ec:	f000 f8ec 	bl	45c8 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    43f0:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    43f2:	7b53      	ldrb	r3, [r2, #13]
    43f4:	f043 0310 	orr.w	r3, r3, #16
    43f8:	7353      	strb	r3, [r2, #13]
    43fa:	4640      	mov	r0, r8
    43fc:	f7fc ff8a 	bl	1314 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4400:	f002 fa62 	bl	68c8 <sys_clock_tick_get_32>
    4404:	1a28      	subs	r0, r5, r0
    4406:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    440a:	2801      	cmp	r0, #1
    440c:	f173 0300 	sbcs.w	r3, r3, #0
    4410:	da00      	bge.n	4414 <z_tick_sleep+0x78>
	return 0;
    4412:	2000      	movs	r0, #0
}
    4414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    4418:	f7ff ff7a 	bl	4310 <z_impl_k_yield>
		return 0;
    441c:	2000      	movs	r0, #0
    441e:	e7f9      	b.n	4414 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4420:	f002 fa52 	bl	68c8 <sys_clock_tick_get_32>
    4424:	1905      	adds	r5, r0, r4
    4426:	e7ce      	b.n	43c6 <z_tick_sleep+0x2a>
    4428:	2000095c 	.word	0x2000095c
    442c:	20000988 	.word	0x20000988
    4430:	00006699 	.word	0x00006699

00004434 <z_impl_k_sleep>:
{
    4434:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4436:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    443a:	bf08      	it	eq
    443c:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
    4440:	d018      	beq.n	4474 <z_impl_k_sleep+0x40>
	ticks = z_tick_sleep(ticks);
    4442:	f7ff ffab 	bl	439c <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    4446:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    4448:	0151      	lsls	r1, r2, #5
    444a:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    444e:	0143      	lsls	r3, r0, #5
    4450:	1a1b      	subs	r3, r3, r0
    4452:	eb61 0102 	sbc.w	r1, r1, r2
    4456:	0089      	lsls	r1, r1, #2
    4458:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
    445c:	009b      	lsls	r3, r3, #2
    445e:	181b      	adds	r3, r3, r0
    4460:	eb42 0201 	adc.w	r2, r2, r1
    4464:	00d2      	lsls	r2, r2, #3
    4466:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    446a:	f3c3 3310 	ubfx	r3, r3, #12, #17
    446e:	ea43 4042 	orr.w	r0, r3, r2, lsl #17
}
    4472:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
    4474:	4b03      	ldr	r3, [pc, #12]	; (4484 <z_impl_k_sleep+0x50>)
    4476:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4478:	f7ff feb2 	bl	41e0 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    447c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4480:	e7f7      	b.n	4472 <z_impl_k_sleep+0x3e>
    4482:	bf00      	nop
    4484:	2000095c 	.word	0x2000095c

00004488 <z_impl_z_current_get>:
}
    4488:	4b01      	ldr	r3, [pc, #4]	; (4490 <z_impl_z_current_get+0x8>)
    448a:	6898      	ldr	r0, [r3, #8]
    448c:	4770      	bx	lr
    448e:	bf00      	nop
    4490:	2000095c 	.word	0x2000095c

00004494 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    4494:	b570      	push	{r4, r5, r6, lr}
    4496:	f04f 0320 	mov.w	r3, #32
    449a:	f3ef 8511 	mrs	r5, BASEPRI
    449e:	f383 8812 	msr	BASEPRI_MAX, r3
    44a2:	f3bf 8f6f 	isb	sy
    44a6:	462e      	mov	r6, r5
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    44a8:	7b03      	ldrb	r3, [r0, #12]
    44aa:	f013 0f01 	tst.w	r3, #1
    44ae:	d109      	bne.n	44c4 <z_thread_abort+0x30>
    44b0:	4604      	mov	r4, r0
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
		return;
	}

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    44b2:	7b43      	ldrb	r3, [r0, #13]
    44b4:	f013 0f08 	tst.w	r3, #8
    44b8:	d00f      	beq.n	44da <z_thread_abort+0x46>
	__asm__ volatile(
    44ba:	f385 8811 	msr	BASEPRI, r5
    44be:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		return;
    44c2:	e009      	b.n	44d8 <z_thread_abort+0x44>
    44c4:	f385 8811 	msr	BASEPRI, r5
    44c8:	f3bf 8f6f 	isb	sy
		k_panic();
    44cc:	4040      	eors	r0, r0
    44ce:	f380 8811 	msr	BASEPRI, r0
    44d2:	f04f 0004 	mov.w	r0, #4
    44d6:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    44d8:	bd70      	pop	{r4, r5, r6, pc}
	end_thread(thread);
    44da:	f7ff fedb 	bl	4294 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    44de:	4b08      	ldr	r3, [pc, #32]	; (4500 <z_thread_abort+0x6c>)
    44e0:	689b      	ldr	r3, [r3, #8]
    44e2:	42a3      	cmp	r3, r4
    44e4:	d004      	beq.n	44f0 <z_thread_abort+0x5c>
    44e6:	f386 8811 	msr	BASEPRI, r6
    44ea:	f3bf 8f6f 	isb	sy
    44ee:	e7f3      	b.n	44d8 <z_thread_abort+0x44>
    44f0:	f3ef 8305 	mrs	r3, IPSR
    44f4:	2b00      	cmp	r3, #0
    44f6:	d1f6      	bne.n	44e6 <z_thread_abort+0x52>
    44f8:	4628      	mov	r0, r5
    44fa:	f7fc ff0b 	bl	1314 <arch_swap>
	return ret;
    44fe:	e7f2      	b.n	44e6 <z_thread_abort+0x52>
    4500:	2000095c 	.word	0x2000095c

00004504 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    4504:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    4506:	4806      	ldr	r0, [pc, #24]	; (4520 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    4508:	4a06      	ldr	r2, [pc, #24]	; (4524 <z_data_copy+0x20>)
    450a:	1a12      	subs	r2, r2, r0
    450c:	4906      	ldr	r1, [pc, #24]	; (4528 <z_data_copy+0x24>)
    450e:	f001 ffc6 	bl	649e <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    4512:	4a06      	ldr	r2, [pc, #24]	; (452c <z_data_copy+0x28>)
    4514:	4906      	ldr	r1, [pc, #24]	; (4530 <z_data_copy+0x2c>)
    4516:	4807      	ldr	r0, [pc, #28]	; (4534 <z_data_copy+0x30>)
    4518:	f001 ffc1 	bl	649e <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    451c:	bd08      	pop	{r3, pc}
    451e:	bf00      	nop
    4520:	20000000 	.word	0x20000000
    4524:	2000018c 	.word	0x2000018c
    4528:	00006f30 	.word	0x00006f30
    452c:	00000000 	.word	0x00000000
    4530:	00006f30 	.word	0x00006f30
    4534:	20000000 	.word	0x20000000

00004538 <first>:
	return list->head == list;
    4538:	4b03      	ldr	r3, [pc, #12]	; (4548 <first+0x10>)
    453a:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    453c:	4298      	cmp	r0, r3
    453e:	d000      	beq.n	4542 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    4540:	4770      	bx	lr
    4542:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    4544:	e7fc      	b.n	4540 <first+0x8>
    4546:	bf00      	nop
    4548:	200000cc 	.word	0x200000cc

0000454c <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    454c:	b130      	cbz	r0, 455c <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    454e:	4a04      	ldr	r2, [pc, #16]	; (4560 <next+0x14>)
    4550:	6852      	ldr	r2, [r2, #4]
    4552:	4290      	cmp	r0, r2
    4554:	d001      	beq.n	455a <next+0xe>
    4556:	6800      	ldr	r0, [r0, #0]
    4558:	4770      	bx	lr
    455a:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    455c:	4770      	bx	lr
    455e:	bf00      	nop
    4560:	200000cc 	.word	0x200000cc

00004564 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    4564:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4566:	4b04      	ldr	r3, [pc, #16]	; (4578 <elapsed+0x14>)
    4568:	681b      	ldr	r3, [r3, #0]
    456a:	b10b      	cbz	r3, 4570 <elapsed+0xc>
    456c:	2000      	movs	r0, #0
}
    456e:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4570:	f7fe f8fa 	bl	2768 <sys_clock_elapsed>
    4574:	e7fb      	b.n	456e <elapsed+0xa>
    4576:	bf00      	nop
    4578:	20000994 	.word	0x20000994

0000457c <next_timeout>:

static int32_t next_timeout(void)
{
    457c:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    457e:	f7ff ffdb 	bl	4538 <first>
    4582:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    4584:	f7ff ffee 	bl	4564 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4588:	b17c      	cbz	r4, 45aa <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    458a:	6923      	ldr	r3, [r4, #16]
    458c:	6962      	ldr	r2, [r4, #20]
    458e:	1a1b      	subs	r3, r3, r0
    4590:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    4594:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4598:	f172 0100 	sbcs.w	r1, r2, #0
    459c:	da08      	bge.n	45b0 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    459e:	2a00      	cmp	r2, #0
    45a0:	db01      	blt.n	45a6 <next_timeout+0x2a>
    45a2:	4618      	mov	r0, r3
    45a4:	e006      	b.n	45b4 <next_timeout+0x38>
    45a6:	2300      	movs	r3, #0
    45a8:	e7fb      	b.n	45a2 <next_timeout+0x26>
		ret = MAX_WAIT;
    45aa:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    45ae:	e001      	b.n	45b4 <next_timeout+0x38>
    45b0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    45b4:	4b03      	ldr	r3, [pc, #12]	; (45c4 <next_timeout+0x48>)
    45b6:	691b      	ldr	r3, [r3, #16]
    45b8:	b113      	cbz	r3, 45c0 <next_timeout+0x44>
    45ba:	4283      	cmp	r3, r0
    45bc:	da00      	bge.n	45c0 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    45be:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    45c0:	bd10      	pop	{r4, pc}
    45c2:	bf00      	nop
    45c4:	2000095c 	.word	0x2000095c

000045c8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    45c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    45cc:	bf08      	it	eq
    45ce:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    45d2:	d07b      	beq.n	46cc <z_add_timeout+0x104>
{
    45d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    45d8:	4604      	mov	r4, r0
    45da:	4692      	mov	sl, r2
    45dc:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    45de:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    45e0:	2300      	movs	r3, #0
	__asm__ volatile(
    45e2:	f04f 0220 	mov.w	r2, #32
    45e6:	f3ef 8711 	mrs	r7, BASEPRI
    45ea:	f382 8812 	msr	BASEPRI_MAX, r2
    45ee:	f3bf 8f6f 	isb	sy
    45f2:	e026      	b.n	4642 <z_add_timeout+0x7a>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    45f4:	f11a 0801 	adds.w	r8, sl, #1
    45f8:	f145 0900 	adc.w	r9, r5, #0
    45fc:	f7ff ffb2 	bl	4564 <elapsed>
    4600:	eb18 0300 	adds.w	r3, r8, r0
    4604:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    4608:	6123      	str	r3, [r4, #16]
    460a:	6160      	str	r0, [r4, #20]
    460c:	e03b      	b.n	4686 <z_add_timeout+0xbe>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    460e:	1a52      	subs	r2, r2, r1
    4610:	eb66 0303 	sbc.w	r3, r6, r3
    4614:	6102      	str	r2, [r0, #16]
    4616:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    4618:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    461a:	6063      	str	r3, [r4, #4]
	node->next = successor;
    461c:	6020      	str	r0, [r4, #0]
	prev->next = node;
    461e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4620:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    4622:	e005      	b.n	4630 <z_add_timeout+0x68>
	sys_dnode_t *const tail = list->tail;
    4624:	4b2a      	ldr	r3, [pc, #168]	; (46d0 <z_add_timeout+0x108>)
    4626:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    4628:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    462a:	6062      	str	r2, [r4, #4]
	tail->next = node;
    462c:	6014      	str	r4, [r2, #0]
	list->tail = node;
    462e:	605c      	str	r4, [r3, #4]
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4630:	f7ff ff82 	bl	4538 <first>
    4634:	4284      	cmp	r4, r0
    4636:	d03a      	beq.n	46ae <z_add_timeout+0xe6>
	__asm__ volatile(
    4638:	f387 8811 	msr	BASEPRI, r7
    463c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4640:	2301      	movs	r3, #1
    4642:	2b00      	cmp	r3, #0
    4644:	d140      	bne.n	46c8 <z_add_timeout+0x100>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4646:	4653      	mov	r3, sl
    4648:	f06f 0101 	mvn.w	r1, #1
    464c:	ebb1 010a 	subs.w	r1, r1, sl
    4650:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4654:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4658:	2a00      	cmp	r2, #0
    465a:	dbcb      	blt.n	45f4 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    465c:	4a1d      	ldr	r2, [pc, #116]	; (46d4 <z_add_timeout+0x10c>)
    465e:	6811      	ldr	r1, [r2, #0]
    4660:	6852      	ldr	r2, [r2, #4]
    4662:	185b      	adds	r3, r3, r1
    4664:	eb42 0205 	adc.w	r2, r2, r5
    4668:	f06f 0101 	mvn.w	r1, #1
    466c:	1ac9      	subs	r1, r1, r3
    466e:	eb60 0302 	sbc.w	r3, r0, r2
			to->dticks = MAX(1, ticks);
    4672:	4608      	mov	r0, r1
    4674:	461a      	mov	r2, r3
    4676:	2901      	cmp	r1, #1
    4678:	f173 0300 	sbcs.w	r3, r3, #0
    467c:	da01      	bge.n	4682 <z_add_timeout+0xba>
    467e:	2001      	movs	r0, #1
    4680:	2200      	movs	r2, #0
    4682:	6120      	str	r0, [r4, #16]
    4684:	6162      	str	r2, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4686:	f7ff ff57 	bl	4538 <first>
    468a:	2800      	cmp	r0, #0
    468c:	d0ca      	beq.n	4624 <z_add_timeout+0x5c>
			if (t->dticks > to->dticks) {
    468e:	6902      	ldr	r2, [r0, #16]
    4690:	6946      	ldr	r6, [r0, #20]
    4692:	6921      	ldr	r1, [r4, #16]
    4694:	6963      	ldr	r3, [r4, #20]
    4696:	4291      	cmp	r1, r2
    4698:	eb73 0e06 	sbcs.w	lr, r3, r6
    469c:	dbb7      	blt.n	460e <z_add_timeout+0x46>
			to->dticks -= t->dticks;
    469e:	1a89      	subs	r1, r1, r2
    46a0:	eb63 0306 	sbc.w	r3, r3, r6
    46a4:	6121      	str	r1, [r4, #16]
    46a6:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    46a8:	f7ff ff50 	bl	454c <next>
    46ac:	e7ed      	b.n	468a <z_add_timeout+0xc2>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    46ae:	f7ff ff65 	bl	457c <next_timeout>

			if (next_time == 0 ||
    46b2:	4603      	mov	r3, r0
    46b4:	b118      	cbz	r0, 46be <z_add_timeout+0xf6>
			    _current_cpu->slice_ticks != next_time) {
    46b6:	4a08      	ldr	r2, [pc, #32]	; (46d8 <z_add_timeout+0x110>)
    46b8:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    46ba:	4282      	cmp	r2, r0
    46bc:	d0bc      	beq.n	4638 <z_add_timeout+0x70>
				sys_clock_set_timeout(next_time, false);
    46be:	2100      	movs	r1, #0
    46c0:	4618      	mov	r0, r3
    46c2:	f7fe f81f 	bl	2704 <sys_clock_set_timeout>
    46c6:	e7b7      	b.n	4638 <z_add_timeout+0x70>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    46c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    46cc:	4770      	bx	lr
    46ce:	bf00      	nop
    46d0:	200000cc 	.word	0x200000cc
    46d4:	20000310 	.word	0x20000310
    46d8:	2000095c 	.word	0x2000095c

000046dc <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    46dc:	b570      	push	{r4, r5, r6, lr}
    46de:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    46e0:	f7ff fc52 	bl	3f88 <z_time_slice>
	__asm__ volatile(
    46e4:	f04f 0320 	mov.w	r3, #32
    46e8:	f3ef 8611 	mrs	r6, BASEPRI
    46ec:	f383 8812 	msr	BASEPRI_MAX, r3
    46f0:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    46f4:	4b28      	ldr	r3, [pc, #160]	; (4798 <sys_clock_announce+0xbc>)
    46f6:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    46f8:	e021      	b.n	473e <sys_clock_announce+0x62>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    46fa:	4a28      	ldr	r2, [pc, #160]	; (479c <sys_clock_announce+0xc0>)
    46fc:	6813      	ldr	r3, [r2, #0]
    46fe:	6851      	ldr	r1, [r2, #4]
    4700:	195b      	adds	r3, r3, r5
    4702:	eb41 71e5 	adc.w	r1, r1, r5, asr #31
    4706:	6013      	str	r3, [r2, #0]
    4708:	6051      	str	r1, [r2, #4]
		t->dticks = 0;
    470a:	2200      	movs	r2, #0
    470c:	2300      	movs	r3, #0
    470e:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    4712:	4620      	mov	r0, r4
    4714:	f002 f861 	bl	67da <remove_timeout>
	__asm__ volatile(
    4718:	f386 8811 	msr	BASEPRI, r6
    471c:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    4720:	68a3      	ldr	r3, [r4, #8]
    4722:	4620      	mov	r0, r4
    4724:	4798      	blx	r3
	__asm__ volatile(
    4726:	f04f 0320 	mov.w	r3, #32
    472a:	f3ef 8611 	mrs	r6, BASEPRI
    472e:	f383 8812 	msr	BASEPRI_MAX, r3
    4732:	f3bf 8f6f 	isb	sy
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
    4736:	4a18      	ldr	r2, [pc, #96]	; (4798 <sys_clock_announce+0xbc>)
    4738:	6813      	ldr	r3, [r2, #0]
    473a:	1b5b      	subs	r3, r3, r5
    473c:	6013      	str	r3, [r2, #0]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    473e:	f7ff fefb 	bl	4538 <first>
    4742:	4604      	mov	r4, r0
    4744:	b138      	cbz	r0, 4756 <sys_clock_announce+0x7a>
    4746:	6905      	ldr	r5, [r0, #16]
    4748:	6941      	ldr	r1, [r0, #20]
    474a:	4b13      	ldr	r3, [pc, #76]	; (4798 <sys_clock_announce+0xbc>)
    474c:	681a      	ldr	r2, [r3, #0]
    474e:	17d3      	asrs	r3, r2, #31
    4750:	42aa      	cmp	r2, r5
    4752:	418b      	sbcs	r3, r1
    4754:	dad1      	bge.n	46fa <sys_clock_announce+0x1e>
	}

	if (first() != NULL) {
    4756:	b144      	cbz	r4, 476a <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    4758:	6923      	ldr	r3, [r4, #16]
    475a:	6962      	ldr	r2, [r4, #20]
    475c:	490e      	ldr	r1, [pc, #56]	; (4798 <sys_clock_announce+0xbc>)
    475e:	6809      	ldr	r1, [r1, #0]
    4760:	1a5b      	subs	r3, r3, r1
    4762:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    4766:	6123      	str	r3, [r4, #16]
    4768:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    476a:	4a0c      	ldr	r2, [pc, #48]	; (479c <sys_clock_announce+0xc0>)
    476c:	4d0a      	ldr	r5, [pc, #40]	; (4798 <sys_clock_announce+0xbc>)
    476e:	6828      	ldr	r0, [r5, #0]
    4770:	6813      	ldr	r3, [r2, #0]
    4772:	6851      	ldr	r1, [r2, #4]
    4774:	181b      	adds	r3, r3, r0
    4776:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    477a:	6013      	str	r3, [r2, #0]
    477c:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    477e:	2400      	movs	r4, #0
    4780:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4782:	f7ff fefb 	bl	457c <next_timeout>
    4786:	4621      	mov	r1, r4
    4788:	f7fd ffbc 	bl	2704 <sys_clock_set_timeout>
	__asm__ volatile(
    478c:	f386 8811 	msr	BASEPRI, r6
    4790:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4794:	bd70      	pop	{r4, r5, r6, pc}
    4796:	bf00      	nop
    4798:	20000994 	.word	0x20000994
    479c:	20000310 	.word	0x20000310

000047a0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    47a0:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    47a2:	2200      	movs	r2, #0
	__asm__ volatile(
    47a4:	f04f 0320 	mov.w	r3, #32
    47a8:	f3ef 8411 	mrs	r4, BASEPRI
    47ac:	f383 8812 	msr	BASEPRI_MAX, r3
    47b0:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    47b4:	4613      	mov	r3, r2
    47b6:	4611      	mov	r1, r2
    47b8:	e00c      	b.n	47d4 <sys_clock_tick_get+0x34>
		t = curr_tick + elapsed();
    47ba:	f7ff fed3 	bl	4564 <elapsed>
    47be:	4a07      	ldr	r2, [pc, #28]	; (47dc <sys_clock_tick_get+0x3c>)
    47c0:	6813      	ldr	r3, [r2, #0]
    47c2:	6851      	ldr	r1, [r2, #4]
    47c4:	18c3      	adds	r3, r0, r3
    47c6:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
	__asm__ volatile(
    47ca:	f384 8811 	msr	BASEPRI, r4
    47ce:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    47d2:	2201      	movs	r2, #1
    47d4:	2a00      	cmp	r2, #0
    47d6:	d0f0      	beq.n	47ba <sys_clock_tick_get+0x1a>
	}
	return t;
}
    47d8:	4618      	mov	r0, r3
    47da:	bd10      	pop	{r4, pc}
    47dc:	20000310 	.word	0x20000310

000047e0 <boot_banner>:
#else
#define BANNER_VERSION KERNEL_VERSION_STRING
#endif

void boot_banner(void)
{
    47e0:	b508      	push	{r3, lr}
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    47e2:	4802      	ldr	r0, [pc, #8]	; (47ec <boot_banner+0xc>)
    47e4:	f000 fa09 	bl	4bfa <printk>
#endif /* CONFIG_BOOT_BANNER */
}
    47e8:	bd08      	pop	{r3, pc}
    47ea:	bf00      	nop
    47ec:	00006e74 	.word	0x00006e74

000047f0 <nrf_cc3xx_platform_init_no_rng>:
    47f0:	b510      	push	{r4, lr}
    47f2:	4c0a      	ldr	r4, [pc, #40]	; (481c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    47f4:	6823      	ldr	r3, [r4, #0]
    47f6:	b11b      	cbz	r3, 4800 <nrf_cc3xx_platform_init_no_rng+0x10>
    47f8:	2301      	movs	r3, #1
    47fa:	2000      	movs	r0, #0
    47fc:	6023      	str	r3, [r4, #0]
    47fe:	bd10      	pop	{r4, pc}
    4800:	f000 f8f4 	bl	49ec <CC_LibInitNoRng>
    4804:	2800      	cmp	r0, #0
    4806:	d0f7      	beq.n	47f8 <nrf_cc3xx_platform_init_no_rng+0x8>
    4808:	3801      	subs	r0, #1
    480a:	2807      	cmp	r0, #7
    480c:	d803      	bhi.n	4816 <nrf_cc3xx_platform_init_no_rng+0x26>
    480e:	4b04      	ldr	r3, [pc, #16]	; (4820 <nrf_cc3xx_platform_init_no_rng+0x30>)
    4810:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4814:	bd10      	pop	{r4, pc}
    4816:	4803      	ldr	r0, [pc, #12]	; (4824 <nrf_cc3xx_platform_init_no_rng+0x34>)
    4818:	bd10      	pop	{r4, pc}
    481a:	bf00      	nop
    481c:	20000998 	.word	0x20000998
    4820:	00006ea4 	.word	0x00006ea4
    4824:	ffff8ffe 	.word	0xffff8ffe

00004828 <nrf_cc3xx_platform_abort>:
    4828:	f3bf 8f4f 	dsb	sy
    482c:	4905      	ldr	r1, [pc, #20]	; (4844 <nrf_cc3xx_platform_abort+0x1c>)
    482e:	4b06      	ldr	r3, [pc, #24]	; (4848 <nrf_cc3xx_platform_abort+0x20>)
    4830:	68ca      	ldr	r2, [r1, #12]
    4832:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4836:	4313      	orrs	r3, r2
    4838:	60cb      	str	r3, [r1, #12]
    483a:	f3bf 8f4f 	dsb	sy
    483e:	bf00      	nop
    4840:	e7fd      	b.n	483e <nrf_cc3xx_platform_abort+0x16>
    4842:	bf00      	nop
    4844:	e000ed00 	.word	0xe000ed00
    4848:	05fa0004 	.word	0x05fa0004

0000484c <CC_PalAbort>:
    484c:	b430      	push	{r4, r5}
    484e:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    4852:	2500      	movs	r5, #0
    4854:	4b0b      	ldr	r3, [pc, #44]	; (4884 <CC_PalAbort+0x38>)
    4856:	4c0c      	ldr	r4, [pc, #48]	; (4888 <CC_PalAbort+0x3c>)
    4858:	490c      	ldr	r1, [pc, #48]	; (488c <CC_PalAbort+0x40>)
    485a:	6849      	ldr	r1, [r1, #4]
    485c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    4860:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    4864:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    4868:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    486c:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    4870:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    4874:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    4878:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    487c:	f8c4 5500 	str.w	r5, [r4, #1280]	; 0x500
    4880:	bc30      	pop	{r4, r5}
    4882:	4708      	bx	r1
    4884:	50845000 	.word	0x50845000
    4888:	50844000 	.word	0x50844000
    488c:	200000d4 	.word	0x200000d4

00004890 <nrf_cc3xx_platform_set_abort>:
    4890:	4b02      	ldr	r3, [pc, #8]	; (489c <nrf_cc3xx_platform_set_abort+0xc>)
    4892:	e9d0 1200 	ldrd	r1, r2, [r0]
    4896:	e9c3 1200 	strd	r1, r2, [r3]
    489a:	4770      	bx	lr
    489c:	200000d4 	.word	0x200000d4

000048a0 <mutex_free>:
    48a0:	b510      	push	{r4, lr}
    48a2:	4604      	mov	r4, r0
    48a4:	b150      	cbz	r0, 48bc <mutex_free+0x1c>
    48a6:	6863      	ldr	r3, [r4, #4]
    48a8:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    48ac:	d005      	beq.n	48ba <mutex_free+0x1a>
    48ae:	4a06      	ldr	r2, [pc, #24]	; (48c8 <mutex_free+0x28>)
    48b0:	4293      	cmp	r3, r2
    48b2:	d002      	beq.n	48ba <mutex_free+0x1a>
    48b4:	2300      	movs	r3, #0
    48b6:	6062      	str	r2, [r4, #4]
    48b8:	6023      	str	r3, [r4, #0]
    48ba:	bd10      	pop	{r4, pc}
    48bc:	4b03      	ldr	r3, [pc, #12]	; (48cc <mutex_free+0x2c>)
    48be:	4804      	ldr	r0, [pc, #16]	; (48d0 <mutex_free+0x30>)
    48c0:	685b      	ldr	r3, [r3, #4]
    48c2:	4798      	blx	r3
    48c4:	e7ef      	b.n	48a6 <mutex_free+0x6>
    48c6:	bf00      	nop
    48c8:	a95c5f2c 	.word	0xa95c5f2c
    48cc:	200000d4 	.word	0x200000d4
    48d0:	00006ec4 	.word	0x00006ec4

000048d4 <mutex_lock>:
    48d4:	b1c8      	cbz	r0, 490a <mutex_lock+0x36>
    48d6:	6843      	ldr	r3, [r0, #4]
    48d8:	4a0d      	ldr	r2, [pc, #52]	; (4910 <mutex_lock+0x3c>)
    48da:	4293      	cmp	r3, r2
    48dc:	d013      	beq.n	4906 <mutex_lock+0x32>
    48de:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    48e2:	d00e      	beq.n	4902 <mutex_lock+0x2e>
    48e4:	2301      	movs	r3, #1
    48e6:	e850 2f00 	ldrex	r2, [r0]
    48ea:	4619      	mov	r1, r3
    48ec:	e840 1c00 	strex	ip, r1, [r0]
    48f0:	f09c 0f00 	teq	ip, #0
    48f4:	d1f7      	bne.n	48e6 <mutex_lock+0x12>
    48f6:	2a01      	cmp	r2, #1
    48f8:	d0f5      	beq.n	48e6 <mutex_lock+0x12>
    48fa:	f3bf 8f5f 	dmb	sy
    48fe:	2000      	movs	r0, #0
    4900:	4770      	bx	lr
    4902:	4804      	ldr	r0, [pc, #16]	; (4914 <mutex_lock+0x40>)
    4904:	4770      	bx	lr
    4906:	4804      	ldr	r0, [pc, #16]	; (4918 <mutex_lock+0x44>)
    4908:	4770      	bx	lr
    490a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    490e:	4770      	bx	lr
    4910:	a95c5f2c 	.word	0xa95c5f2c
    4914:	ffff8fe9 	.word	0xffff8fe9
    4918:	ffff8fea 	.word	0xffff8fea

0000491c <mutex_unlock>:
    491c:	4603      	mov	r3, r0
    491e:	b180      	cbz	r0, 4942 <mutex_unlock+0x26>
    4920:	6842      	ldr	r2, [r0, #4]
    4922:	4909      	ldr	r1, [pc, #36]	; (4948 <mutex_unlock+0x2c>)
    4924:	428a      	cmp	r2, r1
    4926:	d00a      	beq.n	493e <mutex_unlock+0x22>
    4928:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    492c:	d005      	beq.n	493a <mutex_unlock+0x1e>
    492e:	f3bf 8f5f 	dmb	sy
    4932:	2200      	movs	r2, #0
    4934:	4610      	mov	r0, r2
    4936:	601a      	str	r2, [r3, #0]
    4938:	4770      	bx	lr
    493a:	4804      	ldr	r0, [pc, #16]	; (494c <mutex_unlock+0x30>)
    493c:	4770      	bx	lr
    493e:	4804      	ldr	r0, [pc, #16]	; (4950 <mutex_unlock+0x34>)
    4940:	4770      	bx	lr
    4942:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4946:	4770      	bx	lr
    4948:	a95c5f2c 	.word	0xa95c5f2c
    494c:	ffff8fe9 	.word	0xffff8fe9
    4950:	ffff8fea 	.word	0xffff8fea

00004954 <mutex_init>:
    4954:	b510      	push	{r4, lr}
    4956:	4604      	mov	r4, r0
    4958:	b120      	cbz	r0, 4964 <mutex_init+0x10>
    495a:	2300      	movs	r3, #0
    495c:	4a03      	ldr	r2, [pc, #12]	; (496c <mutex_init+0x18>)
    495e:	6023      	str	r3, [r4, #0]
    4960:	6062      	str	r2, [r4, #4]
    4962:	bd10      	pop	{r4, pc}
    4964:	4802      	ldr	r0, [pc, #8]	; (4970 <mutex_init+0x1c>)
    4966:	f7ff ff71 	bl	484c <CC_PalAbort>
    496a:	e7f6      	b.n	495a <mutex_init+0x6>
    496c:	3a00003a 	.word	0x3a00003a
    4970:	00006eec 	.word	0x00006eec

00004974 <nrf_cc3xx_platform_set_mutexes>:
    4974:	b570      	push	{r4, r5, r6, lr}
    4976:	4c19      	ldr	r4, [pc, #100]	; (49dc <nrf_cc3xx_platform_set_mutexes+0x68>)
    4978:	f8d0 c004 	ldr.w	ip, [r0, #4]
    497c:	6806      	ldr	r6, [r0, #0]
    497e:	f8c4 c004 	str.w	ip, [r4, #4]
    4982:	f8d0 c008 	ldr.w	ip, [r0, #8]
    4986:	68c0      	ldr	r0, [r0, #12]
    4988:	f8c4 c008 	str.w	ip, [r4, #8]
    498c:	60e0      	str	r0, [r4, #12]
    498e:	6026      	str	r6, [r4, #0]
    4990:	6808      	ldr	r0, [r1, #0]
    4992:	4b13      	ldr	r3, [pc, #76]	; (49e0 <nrf_cc3xx_platform_set_mutexes+0x6c>)
    4994:	4d13      	ldr	r5, [pc, #76]	; (49e4 <nrf_cc3xx_platform_set_mutexes+0x70>)
    4996:	6018      	str	r0, [r3, #0]
    4998:	6848      	ldr	r0, [r1, #4]
    499a:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
    499e:	6058      	str	r0, [r3, #4]
    49a0:	6888      	ldr	r0, [r1, #8]
    49a2:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    49a6:	6098      	str	r0, [r3, #8]
    49a8:	68c8      	ldr	r0, [r1, #12]
    49aa:	6909      	ldr	r1, [r1, #16]
    49ac:	60d8      	str	r0, [r3, #12]
    49ae:	6119      	str	r1, [r3, #16]
    49b0:	d012      	beq.n	49d8 <nrf_cc3xx_platform_set_mutexes+0x64>
    49b2:	2300      	movs	r3, #0
    49b4:	4a0c      	ldr	r2, [pc, #48]	; (49e8 <nrf_cc3xx_platform_set_mutexes+0x74>)
    49b6:	f505 708a 	add.w	r0, r5, #276	; 0x114
    49ba:	f8c5 3114 	str.w	r3, [r5, #276]	; 0x114
    49be:	f8c5 31b8 	str.w	r3, [r5, #440]	; 0x1b8
    49c2:	f8c5 2118 	str.w	r2, [r5, #280]	; 0x118
    49c6:	f8c5 21bc 	str.w	r2, [r5, #444]	; 0x1bc
    49ca:	47b0      	blx	r6
    49cc:	6823      	ldr	r3, [r4, #0]
    49ce:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    49d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    49d6:	4718      	bx	r3
    49d8:	bd70      	pop	{r4, r5, r6, pc}
    49da:	bf00      	nop
    49dc:	200000e4 	.word	0x200000e4
    49e0:	200000f4 	.word	0x200000f4
    49e4:	200009b0 	.word	0x200009b0
    49e8:	a95c5f2c 	.word	0xa95c5f2c

000049ec <CC_LibInitNoRng>:
    49ec:	b508      	push	{r3, lr}
    49ee:	f000 f811 	bl	4a14 <CC_HalInit>
    49f2:	b930      	cbnz	r0, 4a02 <CC_LibInitNoRng+0x16>
    49f4:	f000 f810 	bl	4a18 <CC_PalInit>
    49f8:	b938      	cbnz	r0, 4a0a <CC_LibInitNoRng+0x1e>
    49fa:	4a05      	ldr	r2, [pc, #20]	; (4a10 <CC_LibInitNoRng+0x24>)
    49fc:	f8c2 0a0c 	str.w	r0, [r2, #2572]	; 0xa0c
    4a00:	bd08      	pop	{r3, pc}
    4a02:	f000 f837 	bl	4a74 <CC_PalTerminate>
    4a06:	2003      	movs	r0, #3
    4a08:	bd08      	pop	{r3, pc}
    4a0a:	2004      	movs	r0, #4
    4a0c:	bd08      	pop	{r3, pc}
    4a0e:	bf00      	nop
    4a10:	50845000 	.word	0x50845000

00004a14 <CC_HalInit>:
    4a14:	2000      	movs	r0, #0
    4a16:	4770      	bx	lr

00004a18 <CC_PalInit>:
    4a18:	b510      	push	{r4, lr}
    4a1a:	4811      	ldr	r0, [pc, #68]	; (4a60 <CC_PalInit+0x48>)
    4a1c:	f000 f848 	bl	4ab0 <CC_PalMutexCreate>
    4a20:	b100      	cbz	r0, 4a24 <CC_PalInit+0xc>
    4a22:	bd10      	pop	{r4, pc}
    4a24:	480f      	ldr	r0, [pc, #60]	; (4a64 <CC_PalInit+0x4c>)
    4a26:	f000 f843 	bl	4ab0 <CC_PalMutexCreate>
    4a2a:	2800      	cmp	r0, #0
    4a2c:	d1f9      	bne.n	4a22 <CC_PalInit+0xa>
    4a2e:	4c0e      	ldr	r4, [pc, #56]	; (4a68 <CC_PalInit+0x50>)
    4a30:	4620      	mov	r0, r4
    4a32:	f000 f83d 	bl	4ab0 <CC_PalMutexCreate>
    4a36:	2800      	cmp	r0, #0
    4a38:	d1f3      	bne.n	4a22 <CC_PalInit+0xa>
    4a3a:	4b0c      	ldr	r3, [pc, #48]	; (4a6c <CC_PalInit+0x54>)
    4a3c:	480c      	ldr	r0, [pc, #48]	; (4a70 <CC_PalInit+0x58>)
    4a3e:	601c      	str	r4, [r3, #0]
    4a40:	f000 f836 	bl	4ab0 <CC_PalMutexCreate>
    4a44:	4601      	mov	r1, r0
    4a46:	2800      	cmp	r0, #0
    4a48:	d1eb      	bne.n	4a22 <CC_PalInit+0xa>
    4a4a:	f000 f82d 	bl	4aa8 <CC_PalDmaInit>
    4a4e:	4604      	mov	r4, r0
    4a50:	b108      	cbz	r0, 4a56 <CC_PalInit+0x3e>
    4a52:	4620      	mov	r0, r4
    4a54:	bd10      	pop	{r4, pc}
    4a56:	f000 f83f 	bl	4ad8 <CC_PalPowerSaveModeInit>
    4a5a:	4620      	mov	r0, r4
    4a5c:	e7fa      	b.n	4a54 <CC_PalInit+0x3c>
    4a5e:	bf00      	nop
    4a60:	2000012c 	.word	0x2000012c
    4a64:	20000120 	.word	0x20000120
    4a68:	20000128 	.word	0x20000128
    4a6c:	20000130 	.word	0x20000130
    4a70:	20000124 	.word	0x20000124

00004a74 <CC_PalTerminate>:
    4a74:	b508      	push	{r3, lr}
    4a76:	4808      	ldr	r0, [pc, #32]	; (4a98 <CC_PalTerminate+0x24>)
    4a78:	f000 f824 	bl	4ac4 <CC_PalMutexDestroy>
    4a7c:	4807      	ldr	r0, [pc, #28]	; (4a9c <CC_PalTerminate+0x28>)
    4a7e:	f000 f821 	bl	4ac4 <CC_PalMutexDestroy>
    4a82:	4807      	ldr	r0, [pc, #28]	; (4aa0 <CC_PalTerminate+0x2c>)
    4a84:	f000 f81e 	bl	4ac4 <CC_PalMutexDestroy>
    4a88:	4806      	ldr	r0, [pc, #24]	; (4aa4 <CC_PalTerminate+0x30>)
    4a8a:	f000 f81b 	bl	4ac4 <CC_PalMutexDestroy>
    4a8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4a92:	f000 b80b 	b.w	4aac <CC_PalDmaTerminate>
    4a96:	bf00      	nop
    4a98:	2000012c 	.word	0x2000012c
    4a9c:	20000120 	.word	0x20000120
    4aa0:	20000128 	.word	0x20000128
    4aa4:	20000124 	.word	0x20000124

00004aa8 <CC_PalDmaInit>:
    4aa8:	2000      	movs	r0, #0
    4aaa:	4770      	bx	lr

00004aac <CC_PalDmaTerminate>:
    4aac:	4770      	bx	lr
    4aae:	bf00      	nop

00004ab0 <CC_PalMutexCreate>:
    4ab0:	b508      	push	{r3, lr}
    4ab2:	4b03      	ldr	r3, [pc, #12]	; (4ac0 <CC_PalMutexCreate+0x10>)
    4ab4:	6802      	ldr	r2, [r0, #0]
    4ab6:	681b      	ldr	r3, [r3, #0]
    4ab8:	6810      	ldr	r0, [r2, #0]
    4aba:	4798      	blx	r3
    4abc:	2000      	movs	r0, #0
    4abe:	bd08      	pop	{r3, pc}
    4ac0:	200000e4 	.word	0x200000e4

00004ac4 <CC_PalMutexDestroy>:
    4ac4:	b508      	push	{r3, lr}
    4ac6:	4b03      	ldr	r3, [pc, #12]	; (4ad4 <CC_PalMutexDestroy+0x10>)
    4ac8:	6802      	ldr	r2, [r0, #0]
    4aca:	685b      	ldr	r3, [r3, #4]
    4acc:	6810      	ldr	r0, [r2, #0]
    4ace:	4798      	blx	r3
    4ad0:	2000      	movs	r0, #0
    4ad2:	bd08      	pop	{r3, pc}
    4ad4:	200000e4 	.word	0x200000e4

00004ad8 <CC_PalPowerSaveModeInit>:
    4ad8:	b570      	push	{r4, r5, r6, lr}
    4ada:	4c09      	ldr	r4, [pc, #36]	; (4b00 <CC_PalPowerSaveModeInit+0x28>)
    4adc:	4d09      	ldr	r5, [pc, #36]	; (4b04 <CC_PalPowerSaveModeInit+0x2c>)
    4ade:	6920      	ldr	r0, [r4, #16]
    4ae0:	68ab      	ldr	r3, [r5, #8]
    4ae2:	4798      	blx	r3
    4ae4:	b118      	cbz	r0, 4aee <CC_PalPowerSaveModeInit+0x16>
    4ae6:	4b08      	ldr	r3, [pc, #32]	; (4b08 <CC_PalPowerSaveModeInit+0x30>)
    4ae8:	4808      	ldr	r0, [pc, #32]	; (4b0c <CC_PalPowerSaveModeInit+0x34>)
    4aea:	685b      	ldr	r3, [r3, #4]
    4aec:	4798      	blx	r3
    4aee:	2100      	movs	r1, #0
    4af0:	4a07      	ldr	r2, [pc, #28]	; (4b10 <CC_PalPowerSaveModeInit+0x38>)
    4af2:	68eb      	ldr	r3, [r5, #12]
    4af4:	6011      	str	r1, [r2, #0]
    4af6:	6920      	ldr	r0, [r4, #16]
    4af8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4afc:	4718      	bx	r3
    4afe:	bf00      	nop
    4b00:	200000f4 	.word	0x200000f4
    4b04:	200000e4 	.word	0x200000e4
    4b08:	200000d4 	.word	0x200000d4
    4b0c:	00006f10 	.word	0x00006f10
    4b10:	200009ac 	.word	0x200009ac

00004b14 <z_impl_gpio_pin_interrupt_configure>:
{
    4b14:	b538      	push	{r3, r4, r5, lr}
	const struct gpio_driver_api *api =
    4b16:	6883      	ldr	r3, [r0, #8]
	const struct gpio_driver_data *const data =
    4b18:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    4b1a:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
    4b1e:	d006      	beq.n	4b2e <z_impl_gpio_pin_interrupt_configure+0x1a>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    4b20:	6825      	ldr	r5, [r4, #0]
    4b22:	2401      	movs	r4, #1
    4b24:	408c      	lsls	r4, r1
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    4b26:	4225      	tst	r5, r4
    4b28:	d001      	beq.n	4b2e <z_impl_gpio_pin_interrupt_configure+0x1a>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
    4b2a:	f082 62c0 	eor.w	r2, r2, #100663296	; 0x6000000
	return api->pin_interrupt_configure(port, pin, mode, trig);
    4b2e:	699c      	ldr	r4, [r3, #24]
    4b30:	f002 63c0 	and.w	r3, r2, #100663296	; 0x6000000
    4b34:	f002 72b0 	and.w	r2, r2, #23068672	; 0x1600000
    4b38:	47a0      	blx	r4
}
    4b3a:	bd38      	pop	{r3, r4, r5, pc}

00004b3c <z_impl_gpio_pin_configure>:
{
    4b3c:	b538      	push	{r3, r4, r5, lr}
    4b3e:	4613      	mov	r3, r2
	const struct gpio_driver_api *api =
    4b40:	6885      	ldr	r5, [r0, #8]
	struct gpio_driver_data *data =
    4b42:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    4b44:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
    4b48:	d007      	beq.n	4b5a <z_impl_gpio_pin_configure+0x1e>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    4b4a:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
    4b4e:	d004      	beq.n	4b5a <z_impl_gpio_pin_configure+0x1e>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    4b50:	f012 0f01 	tst.w	r2, #1
    4b54:	d001      	beq.n	4b5a <z_impl_gpio_pin_configure+0x1e>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    4b56:	f482 2340 	eor.w	r3, r2, #786432	; 0xc0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    4b5a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    4b5e:	f013 0f01 	tst.w	r3, #1
    4b62:	d00a      	beq.n	4b7a <z_impl_gpio_pin_configure+0x3e>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    4b64:	6823      	ldr	r3, [r4, #0]
    4b66:	f04f 0c01 	mov.w	ip, #1
    4b6a:	fa0c fc01 	lsl.w	ip, ip, r1
    4b6e:	ea43 030c 	orr.w	r3, r3, ip
    4b72:	6023      	str	r3, [r4, #0]
	return api->pin_configure(port, pin, flags);
    4b74:	682b      	ldr	r3, [r5, #0]
    4b76:	4798      	blx	r3
}
    4b78:	bd38      	pop	{r3, r4, r5, pc}
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    4b7a:	6823      	ldr	r3, [r4, #0]
    4b7c:	f04f 0c01 	mov.w	ip, #1
    4b80:	fa0c fc01 	lsl.w	ip, ip, r1
    4b84:	ea23 030c 	bic.w	r3, r3, ip
    4b88:	6023      	str	r3, [r4, #0]
    4b8a:	e7f3      	b.n	4b74 <z_impl_gpio_pin_configure+0x38>

00004b8c <gpio_pin_configure_dt>:
{
    4b8c:	b508      	push	{r3, lr}
    4b8e:	4603      	mov	r3, r0
    4b90:	468c      	mov	ip, r1
	return gpio_pin_configure(spec->port,
    4b92:	6800      	ldr	r0, [r0, #0]
				  spec->pin,
    4b94:	7919      	ldrb	r1, [r3, #4]
				  spec->dt_flags | extra_flags);
    4b96:	88da      	ldrh	r2, [r3, #6]
	return gpio_pin_configure(spec->port,
    4b98:	ea42 020c 	orr.w	r2, r2, ip
		union { uintptr_t x; gpio_flags_t val; } parm2 = { .val = flags };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_GPIO_PIN_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_configure(port, pin, flags);
    4b9c:	f7ff ffce 	bl	4b3c <z_impl_gpio_pin_configure>
}
    4ba0:	bd08      	pop	{r3, pc}

00004ba2 <gpio_pin_toggle_dt>:
{
    4ba2:	b508      	push	{r3, lr}
    4ba4:	4603      	mov	r3, r0
	return gpio_pin_toggle(spec->port, spec->pin);
    4ba6:	6800      	ldr	r0, [r0, #0]
    4ba8:	791b      	ldrb	r3, [r3, #4]
	return gpio_port_toggle_bits(port, (gpio_port_pins_t)BIT(pin));
    4baa:	2101      	movs	r1, #1
    4bac:	4099      	lsls	r1, r3
	const struct gpio_driver_api *api =
    4bae:	6883      	ldr	r3, [r0, #8]
	return api->port_toggle_bits(port, pins);
    4bb0:	695b      	ldr	r3, [r3, #20]
    4bb2:	4798      	blx	r3
}
    4bb4:	bd08      	pop	{r3, pc}

00004bb6 <gpio_add_callback>:
 *
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
    4bb6:	b508      	push	{r3, lr}
	const struct gpio_driver_api *api =
    4bb8:	6883      	ldr	r3, [r0, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
    4bba:	69db      	ldr	r3, [r3, #28]
    4bbc:	b113      	cbz	r3, 4bc4 <gpio_add_callback+0xe>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
    4bbe:	2201      	movs	r2, #1
    4bc0:	4798      	blx	r3
}
    4bc2:	bd08      	pop	{r3, pc}
		return -ENOTSUP;
    4bc4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    4bc8:	e7fb      	b.n	4bc2 <gpio_add_callback+0xc>

00004bca <k_msleep>:
{
    4bca:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    4bcc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    4bd0:	17c1      	asrs	r1, r0, #31
    4bd2:	03c9      	lsls	r1, r1, #15
    4bd4:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    4bd8:	03c0      	lsls	r0, r0, #15
    4bda:	f240 33e7 	movw	r3, #999	; 0x3e7
    4bde:	18c0      	adds	r0, r0, r3
    4be0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4be4:	f04f 0300 	mov.w	r3, #0
    4be8:	f141 0100 	adc.w	r1, r1, #0
    4bec:	f7fb fab2 	bl	154 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    4bf0:	f7ff fc20 	bl	4434 <z_impl_k_sleep>
}
    4bf4:	bd08      	pop	{r3, pc}

00004bf6 <arch_printk_char_out>:
}
    4bf6:	2000      	movs	r0, #0
    4bf8:	4770      	bx	lr

00004bfa <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    4bfa:	b40f      	push	{r0, r1, r2, r3}
    4bfc:	b500      	push	{lr}
    4bfe:	b083      	sub	sp, #12
    4c00:	a904      	add	r1, sp, #16
    4c02:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4c06:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    4c08:	f7fb fc5a 	bl	4c0 <vprintk>

	va_end(ap);
}
    4c0c:	b003      	add	sp, #12
    4c0e:	f85d eb04 	ldr.w	lr, [sp], #4
    4c12:	b004      	add	sp, #16
    4c14:	4770      	bx	lr

00004c16 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4c16:	b508      	push	{r3, lr}
    4c18:	4604      	mov	r4, r0
    4c1a:	4608      	mov	r0, r1
    4c1c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    4c1e:	461a      	mov	r2, r3
    4c20:	47a0      	blx	r4
	return z_impl_z_current_get();
    4c22:	f7ff fc31 	bl	4488 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    4c26:	f7fc fe05 	bl	1834 <z_impl_k_thread_abort>

00004c2a <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    4c2a:	f001 0107 	and.w	r1, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    4c2e:	8b03      	ldrh	r3, [r0, #24]
    4c30:	f023 0307 	bic.w	r3, r3, #7
    4c34:	430b      	orrs	r3, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    4c36:	8303      	strh	r3, [r0, #24]
}
    4c38:	4770      	bx	lr

00004c3a <notify_monitors>:
{
    4c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c3e:	4606      	mov	r6, r0
    4c40:	460f      	mov	r7, r1
    4c42:	4690      	mov	r8, r2
	return list->head;
    4c44:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    4c46:	b121      	cbz	r1, 4c52 <notify_monitors+0x18>
	return node->next;
    4c48:	680c      	ldr	r4, [r1, #0]
    4c4a:	b13c      	cbz	r4, 4c5c <notify_monitors+0x22>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4c4c:	b931      	cbnz	r1, 4c5c <notify_monitors+0x22>
    4c4e:	460c      	mov	r4, r1
    4c50:	e004      	b.n	4c5c <notify_monitors+0x22>
    4c52:	460c      	mov	r4, r1
    4c54:	e002      	b.n	4c5c <notify_monitors+0x22>
    4c56:	4623      	mov	r3, r4
    4c58:	4621      	mov	r1, r4
    4c5a:	461c      	mov	r4, r3
    4c5c:	b169      	cbz	r1, 4c7a <notify_monitors+0x40>
		mon->callback(mgr, mon, state, res);
    4c5e:	684d      	ldr	r5, [r1, #4]
    4c60:	4643      	mov	r3, r8
    4c62:	463a      	mov	r2, r7
    4c64:	4630      	mov	r0, r6
    4c66:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    4c68:	2c00      	cmp	r4, #0
    4c6a:	d0f4      	beq.n	4c56 <notify_monitors+0x1c>
	return node->next;
    4c6c:	6823      	ldr	r3, [r4, #0]
    4c6e:	2b00      	cmp	r3, #0
    4c70:	d0f2      	beq.n	4c58 <notify_monitors+0x1e>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4c72:	2c00      	cmp	r4, #0
    4c74:	d1f0      	bne.n	4c58 <notify_monitors+0x1e>
    4c76:	4623      	mov	r3, r4
    4c78:	e7ee      	b.n	4c58 <notify_monitors+0x1e>
}
    4c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004c7e <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4c7e:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4c80:	f013 0307 	ands.w	r3, r3, #7
    4c84:	d103      	bne.n	4c8e <process_recheck+0x10>
	return list->head;
    4c86:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    4c88:	b10a      	cbz	r2, 4c8e <process_recheck+0x10>
		evt = EVT_START;
    4c8a:	2003      	movs	r0, #3
    4c8c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    4c8e:	2b02      	cmp	r3, #2
    4c90:	d003      	beq.n	4c9a <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    4c92:	2b01      	cmp	r3, #1
    4c94:	d006      	beq.n	4ca4 <process_recheck+0x26>
	int evt = EVT_NOP;
    4c96:	2000      	movs	r0, #0
    4c98:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    4c9a:	8b42      	ldrh	r2, [r0, #26]
    4c9c:	2a00      	cmp	r2, #0
    4c9e:	d1f8      	bne.n	4c92 <process_recheck+0x14>
		evt = EVT_STOP;
    4ca0:	2004      	movs	r0, #4
    4ca2:	4770      	bx	lr
    4ca4:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    4ca6:	b10b      	cbz	r3, 4cac <process_recheck+0x2e>
		evt = EVT_RESET;
    4ca8:	2005      	movs	r0, #5
}
    4caa:	4770      	bx	lr
	int evt = EVT_NOP;
    4cac:	2000      	movs	r0, #0
    4cae:	4770      	bx	lr

00004cb0 <process_complete>:
{
    4cb0:	b510      	push	{r4, lr}
    4cb2:	4604      	mov	r4, r0
    4cb4:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4cb6:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    4cb8:	2a00      	cmp	r2, #0
    4cba:	db07      	blt.n	4ccc <process_complete+0x1c>
    4cbc:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    4cc0:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    4cc2:	2a01      	cmp	r2, #1
    4cc4:	d90e      	bls.n	4ce4 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    4cc6:	2b04      	cmp	r3, #4
    4cc8:	d036      	beq.n	4d38 <process_complete+0x88>
}
    4cca:	bd10      	pop	{r4, pc}
		*clients = mgr->clients;
    4ccc:	e9d0 0100 	ldrd	r0, r1, [r0]
    4cd0:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    4cd4:	2300      	movs	r3, #0
    4cd6:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    4cd8:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    4cda:	2101      	movs	r1, #1
    4cdc:	4620      	mov	r0, r4
    4cde:	f7ff ffa4 	bl	4c2a <set_state>
    4ce2:	e7f2      	b.n	4cca <process_complete+0x1a>
		*clients = mgr->clients;
    4ce4:	e9d0 0100 	ldrd	r0, r1, [r0]
    4ce8:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    4cec:	2200      	movs	r2, #0
    4cee:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    4cf0:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    4cf2:	2b06      	cmp	r3, #6
    4cf4:	d11b      	bne.n	4d2e <process_complete+0x7e>
	return list->head;
    4cf6:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4cfa:	b153      	cbz	r3, 4d12 <process_complete+0x62>
				mgr->refs += 1U;
    4cfc:	8b62      	ldrh	r2, [r4, #26]
    4cfe:	3201      	adds	r2, #1
    4d00:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4d02:	461a      	mov	r2, r3
	return node->next;
    4d04:	681b      	ldr	r3, [r3, #0]
    4d06:	2b00      	cmp	r3, #0
    4d08:	d0f7      	beq.n	4cfa <process_complete+0x4a>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4d0a:	2a00      	cmp	r2, #0
    4d0c:	d1f5      	bne.n	4cfa <process_complete+0x4a>
    4d0e:	4613      	mov	r3, r2
    4d10:	e7f3      	b.n	4cfa <process_complete+0x4a>
			set_state(mgr, ONOFF_STATE_ON);
    4d12:	2102      	movs	r1, #2
    4d14:	4620      	mov	r0, r4
    4d16:	f7ff ff88 	bl	4c2a <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    4d1a:	4620      	mov	r0, r4
    4d1c:	f7ff ffaf 	bl	4c7e <process_recheck>
    4d20:	2800      	cmp	r0, #0
    4d22:	d0d2      	beq.n	4cca <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    4d24:	8b23      	ldrh	r3, [r4, #24]
    4d26:	f043 0320 	orr.w	r3, r3, #32
    4d2a:	8323      	strh	r3, [r4, #24]
    4d2c:	e7cd      	b.n	4cca <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    4d2e:	2100      	movs	r1, #0
    4d30:	4620      	mov	r0, r4
    4d32:	f7ff ff7a 	bl	4c2a <set_state>
    4d36:	e7f0      	b.n	4d1a <process_complete+0x6a>
		set_state(mgr, ONOFF_STATE_OFF);
    4d38:	2100      	movs	r1, #0
    4d3a:	f7ff ff76 	bl	4c2a <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    4d3e:	4620      	mov	r0, r4
    4d40:	f7ff ff9d 	bl	4c7e <process_recheck>
    4d44:	2800      	cmp	r0, #0
    4d46:	d0c0      	beq.n	4cca <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    4d48:	8b23      	ldrh	r3, [r4, #24]
    4d4a:	f043 0320 	orr.w	r3, r3, #32
    4d4e:	8323      	strh	r3, [r4, #24]
}
    4d50:	e7bb      	b.n	4cca <process_complete+0x1a>

00004d52 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    4d52:	b150      	cbz	r0, 4d6a <validate_args+0x18>
{
    4d54:	b510      	push	{r4, lr}
    4d56:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    4d58:	b151      	cbz	r1, 4d70 <validate_args+0x1e>
	int rv = sys_notify_validate(&cli->notify);
    4d5a:	1d08      	adds	r0, r1, #4
    4d5c:	f000 f8c4 	bl	4ee8 <sys_notify_validate>
	if ((rv == 0)
    4d60:	b910      	cbnz	r0, 4d68 <validate_args+0x16>
	    && ((cli->notify.flags
    4d62:	68a3      	ldr	r3, [r4, #8]
    4d64:	2b03      	cmp	r3, #3
    4d66:	d806      	bhi.n	4d76 <validate_args+0x24>
}
    4d68:	bd10      	pop	{r4, pc}
		return -EINVAL;
    4d6a:	f06f 0015 	mvn.w	r0, #21
}
    4d6e:	4770      	bx	lr
		return -EINVAL;
    4d70:	f06f 0015 	mvn.w	r0, #21
    4d74:	e7f8      	b.n	4d68 <validate_args+0x16>
		rv = -EINVAL;
    4d76:	f06f 0015 	mvn.w	r0, #21
    4d7a:	e7f5      	b.n	4d68 <validate_args+0x16>

00004d7c <notify_one>:
{
    4d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d80:	4607      	mov	r7, r0
    4d82:	460c      	mov	r4, r1
    4d84:	4616      	mov	r6, r2
    4d86:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4d88:	4619      	mov	r1, r3
    4d8a:	1d20      	adds	r0, r4, #4
    4d8c:	f000 f8c3 	bl	4f16 <sys_notify_finalize>
	if (cb) {
    4d90:	b128      	cbz	r0, 4d9e <notify_one+0x22>
    4d92:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    4d94:	462b      	mov	r3, r5
    4d96:	4632      	mov	r2, r6
    4d98:	4621      	mov	r1, r4
    4d9a:	4638      	mov	r0, r7
    4d9c:	47c0      	blx	r8
}
    4d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004da2 <notify_all>:
{
    4da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4da6:	4680      	mov	r8, r0
    4da8:	460c      	mov	r4, r1
    4daa:	4617      	mov	r7, r2
    4dac:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    4dae:	e004      	b.n	4dba <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    4db0:	4633      	mov	r3, r6
    4db2:	463a      	mov	r2, r7
    4db4:	4640      	mov	r0, r8
    4db6:	f7ff ffe1 	bl	4d7c <notify_one>
	return list->head;
    4dba:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    4dbc:	b131      	cbz	r1, 4dcc <notify_all+0x2a>
	return node->next;
    4dbe:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    4dc0:	6025      	str	r5, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    4dc2:	6863      	ldr	r3, [r4, #4]
    4dc4:	428b      	cmp	r3, r1
    4dc6:	d1f3      	bne.n	4db0 <notify_all+0xe>
	list->tail = node;
    4dc8:	6065      	str	r5, [r4, #4]
}
    4dca:	e7f1      	b.n	4db0 <notify_all+0xe>
}
    4dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004dd0 <transition_complete>:
{
    4dd0:	b508      	push	{r3, lr}
	__asm__ volatile(
    4dd2:	f04f 0c20 	mov.w	ip, #32
    4dd6:	f3ef 8211 	mrs	r2, BASEPRI
    4dda:	f38c 8812 	msr	BASEPRI_MAX, ip
    4dde:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    4de2:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    4de4:	2101      	movs	r1, #1
    4de6:	f7fb fb79 	bl	4dc <process_event>
}
    4dea:	bd08      	pop	{r3, pc}

00004dec <onoff_manager_init>:
	if ((mgr == NULL)
    4dec:	4603      	mov	r3, r0
    4dee:	b170      	cbz	r0, 4e0e <onoff_manager_init+0x22>
	    || (transitions == NULL)
    4df0:	b181      	cbz	r1, 4e14 <onoff_manager_init+0x28>
	    || (transitions->start == NULL)
    4df2:	680a      	ldr	r2, [r1, #0]
    4df4:	b18a      	cbz	r2, 4e1a <onoff_manager_init+0x2e>
	    || (transitions->stop == NULL)) {
    4df6:	684a      	ldr	r2, [r1, #4]
    4df8:	b192      	cbz	r2, 4e20 <onoff_manager_init+0x34>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4dfa:	2000      	movs	r0, #0
    4dfc:	6018      	str	r0, [r3, #0]
    4dfe:	6058      	str	r0, [r3, #4]
    4e00:	6098      	str	r0, [r3, #8]
    4e02:	60d8      	str	r0, [r3, #12]
    4e04:	6118      	str	r0, [r3, #16]
    4e06:	6158      	str	r0, [r3, #20]
    4e08:	6198      	str	r0, [r3, #24]
    4e0a:	6119      	str	r1, [r3, #16]
	return 0;
    4e0c:	4770      	bx	lr
		return -EINVAL;
    4e0e:	f06f 0015 	mvn.w	r0, #21
    4e12:	4770      	bx	lr
    4e14:	f06f 0015 	mvn.w	r0, #21
    4e18:	4770      	bx	lr
    4e1a:	f06f 0015 	mvn.w	r0, #21
    4e1e:	4770      	bx	lr
    4e20:	f06f 0015 	mvn.w	r0, #21
}
    4e24:	4770      	bx	lr

00004e26 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    4e26:	b570      	push	{r4, r5, r6, lr}
    4e28:	4605      	mov	r5, r0
    4e2a:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4e2c:	f7ff ff91 	bl	4d52 <validate_args>

	if (rv < 0) {
    4e30:	1e04      	subs	r4, r0, #0
    4e32:	db30      	blt.n	4e96 <onoff_request+0x70>
    4e34:	f04f 0320 	mov.w	r3, #32
    4e38:	f3ef 8211 	mrs	r2, BASEPRI
    4e3c:	f383 8812 	msr	BASEPRI_MAX, r3
    4e40:	f3bf 8f6f 	isb	sy
    4e44:	4696      	mov	lr, r2
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4e46:	f8b5 c018 	ldrh.w	ip, [r5, #24]
    4e4a:	f00c 0c07 	and.w	ip, ip, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4e4e:	8b6b      	ldrh	r3, [r5, #26]
    4e50:	f64f 71ff 	movw	r1, #65535	; 0xffff
    4e54:	428b      	cmp	r3, r1
    4e56:	d02c      	beq.n	4eb2 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    4e58:	4664      	mov	r4, ip
	if (state == ONOFF_STATE_ON) {
    4e5a:	f1bc 0f02 	cmp.w	ip, #2
    4e5e:	d008      	beq.n	4e72 <onoff_request+0x4c>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    4e60:	f1bc 0f06 	cmp.w	ip, #6
    4e64:	d819      	bhi.n	4e9a <onoff_request+0x74>
    4e66:	e8df f00c 	tbb	[pc, ip]
    4e6a:	181e      	.short	0x181e
    4e6c:	2a1e1818 	.word	0x2a1e1818
    4e70:	1e          	.byte	0x1e
    4e71:	00          	.byte	0x00
		mgr->refs += 1U;
    4e72:	3301      	adds	r3, #1
    4e74:	836b      	strh	r3, [r5, #26]
		notify = true;
    4e76:	2301      	movs	r3, #1
	bool start = false;             /* trigger a start transition */
    4e78:	2100      	movs	r1, #0
	bool add_client = false;        /* add client to pending list */
    4e7a:	4608      	mov	r0, r1
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
	}

out:
	if (add_client) {
    4e7c:	b128      	cbz	r0, 4e8a <onoff_request+0x64>
	parent->next = child;
    4e7e:	2000      	movs	r0, #0
    4e80:	6030      	str	r0, [r6, #0]
	return list->tail;
    4e82:	6868      	ldr	r0, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
    4e84:	b308      	cbz	r0, 4eca <onoff_request+0xa4>
	parent->next = child;
    4e86:	6006      	str	r6, [r0, #0]
	list->tail = node;
    4e88:	606e      	str	r6, [r5, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    4e8a:	bb09      	cbnz	r1, 4ed0 <onoff_request+0xaa>
	__asm__ volatile(
    4e8c:	f38e 8811 	msr	BASEPRI, lr
    4e90:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    4e94:	bb0b      	cbnz	r3, 4eda <onoff_request+0xb4>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    4e96:	4620      	mov	r0, r4
    4e98:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    4e9a:	f06f 0404 	mvn.w	r4, #4
    4e9e:	2300      	movs	r3, #0
    4ea0:	4619      	mov	r1, r3
    4ea2:	4618      	mov	r0, r3
    4ea4:	e7ea      	b.n	4e7c <onoff_request+0x56>
		start = (state == ONOFF_STATE_OFF);
    4ea6:	fabc f18c 	clz	r1, ip
    4eaa:	0949      	lsrs	r1, r1, #5
	bool notify = false;            /* do client notification */
    4eac:	2300      	movs	r3, #0
		add_client = true;
    4eae:	2001      	movs	r0, #1
    4eb0:	e7e4      	b.n	4e7c <onoff_request+0x56>
		rv = -EAGAIN;
    4eb2:	f06f 040a 	mvn.w	r4, #10
	bool notify = false;            /* do client notification */
    4eb6:	2300      	movs	r3, #0
	bool start = false;             /* trigger a start transition */
    4eb8:	4619      	mov	r1, r3
	bool add_client = false;        /* add client to pending list */
    4eba:	4618      	mov	r0, r3
    4ebc:	e7de      	b.n	4e7c <onoff_request+0x56>
	if (state == ONOFF_STATE_ON) {
    4ebe:	f06f 0485 	mvn.w	r4, #133	; 0x85
    4ec2:	2300      	movs	r3, #0
    4ec4:	4619      	mov	r1, r3
    4ec6:	4618      	mov	r0, r3
    4ec8:	e7d8      	b.n	4e7c <onoff_request+0x56>
    4eca:	606e      	str	r6, [r5, #4]
	list->head = node;
    4ecc:	602e      	str	r6, [r5, #0]
}
    4ece:	e7dc      	b.n	4e8a <onoff_request+0x64>
		process_event(mgr, EVT_RECHECK, key);
    4ed0:	2102      	movs	r1, #2
    4ed2:	4628      	mov	r0, r5
    4ed4:	f7fb fb02 	bl	4dc <process_event>
    4ed8:	e7dd      	b.n	4e96 <onoff_request+0x70>
			notify_one(mgr, cli, state, 0);
    4eda:	2300      	movs	r3, #0
    4edc:	4662      	mov	r2, ip
    4ede:	4631      	mov	r1, r6
    4ee0:	4628      	mov	r0, r5
    4ee2:	f7ff ff4b 	bl	4d7c <notify_one>
    4ee6:	e7d6      	b.n	4e96 <onoff_request+0x70>

00004ee8 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4ee8:	4602      	mov	r2, r0
    4eea:	b158      	cbz	r0, 4f04 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4eec:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4eee:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    4ef2:	2b01      	cmp	r3, #1
    4ef4:	d003      	beq.n	4efe <sys_notify_validate+0x16>
    4ef6:	2b03      	cmp	r3, #3
    4ef8:	d107      	bne.n	4f0a <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    4efa:	6803      	ldr	r3, [r0, #0]
    4efc:	b143      	cbz	r3, 4f10 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4efe:	2000      	movs	r0, #0
    4f00:	6090      	str	r0, [r2, #8]
    4f02:	4770      	bx	lr
		return -EINVAL;
    4f04:	f06f 0015 	mvn.w	r0, #21
    4f08:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    4f0a:	f06f 0015 	mvn.w	r0, #21
    4f0e:	4770      	bx	lr
			rv = -EINVAL;
    4f10:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4f14:	4770      	bx	lr

00004f16 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    4f16:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4f18:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4f1a:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    4f1e:	6081      	str	r1, [r0, #8]
	switch (method) {
    4f20:	2a03      	cmp	r2, #3
    4f22:	d103      	bne.n	4f2c <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4f24:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4f26:	2200      	movs	r2, #0
    4f28:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4f2a:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    4f2c:	2000      	movs	r0, #0
    4f2e:	e7fa      	b.n	4f26 <sys_notify_finalize+0x10>

00004f30 <extract_decimal>:
{
    4f30:	4684      	mov	ip, r0
	const char *sp = *str;
    4f32:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    4f34:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    4f36:	e006      	b.n	4f46 <extract_decimal+0x16>
		val = 10U * val + *sp++ - '0';
    4f38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4f3c:	3201      	adds	r2, #1
    4f3e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    4f42:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    4f46:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    4f48:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    4f4c:	2909      	cmp	r1, #9
    4f4e:	d9f3      	bls.n	4f38 <extract_decimal+0x8>
	*str = sp;
    4f50:	f8cc 2000 	str.w	r2, [ip]
}
    4f54:	4770      	bx	lr

00004f56 <extract_width>:
{
    4f56:	b530      	push	{r4, r5, lr}
    4f58:	b083      	sub	sp, #12
    4f5a:	4604      	mov	r4, r0
    4f5c:	9101      	str	r1, [sp, #4]
	conv->width_present = true;
    4f5e:	7803      	ldrb	r3, [r0, #0]
    4f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4f64:	7003      	strb	r3, [r0, #0]
	if (*sp == '*') {
    4f66:	460d      	mov	r5, r1
    4f68:	780b      	ldrb	r3, [r1, #0]
    4f6a:	2b2a      	cmp	r3, #42	; 0x2a
    4f6c:	d018      	beq.n	4fa0 <extract_width+0x4a>
	size_t width = extract_decimal(&sp);
    4f6e:	a801      	add	r0, sp, #4
    4f70:	f7ff ffde 	bl	4f30 <extract_decimal>
	if (sp != wp) {
    4f74:	9b01      	ldr	r3, [sp, #4]
    4f76:	429d      	cmp	r5, r3
    4f78:	d00f      	beq.n	4f9a <extract_width+0x44>
		conv->width_present = true;
    4f7a:	7823      	ldrb	r3, [r4, #0]
    4f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4f80:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
    4f82:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
    4f84:	b2db      	uxtb	r3, r3
    4f86:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    4f8a:	2800      	cmp	r0, #0
    4f8c:	db10      	blt.n	4fb0 <extract_width+0x5a>
    4f8e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    4f90:	4313      	orrs	r3, r2
    4f92:	7822      	ldrb	r2, [r4, #0]
    4f94:	f363 0241 	bfi	r2, r3, #1, #1
    4f98:	7022      	strb	r2, [r4, #0]
	return sp;
    4f9a:	9801      	ldr	r0, [sp, #4]
}
    4f9c:	b003      	add	sp, #12
    4f9e:	bd30      	pop	{r4, r5, pc}
		conv->width_star = true;
    4fa0:	7843      	ldrb	r3, [r0, #1]
    4fa2:	f043 0301 	orr.w	r3, r3, #1
    4fa6:	7043      	strb	r3, [r0, #1]
		return ++sp;
    4fa8:	4608      	mov	r0, r1
    4faa:	3001      	adds	r0, #1
    4fac:	9001      	str	r0, [sp, #4]
    4fae:	e7f5      	b.n	4f9c <extract_width+0x46>
				      || (width != (size_t)conv->width_value));
    4fb0:	2201      	movs	r2, #1
    4fb2:	e7ed      	b.n	4f90 <extract_width+0x3a>

00004fb4 <extract_prec>:
{
    4fb4:	b510      	push	{r4, lr}
    4fb6:	b082      	sub	sp, #8
    4fb8:	9101      	str	r1, [sp, #4]
	conv->prec_present = (*sp == '.');
    4fba:	780b      	ldrb	r3, [r1, #0]
    4fbc:	2b2e      	cmp	r3, #46	; 0x2e
    4fbe:	bf14      	ite	ne
    4fc0:	2300      	movne	r3, #0
    4fc2:	2301      	moveq	r3, #1
    4fc4:	7842      	ldrb	r2, [r0, #1]
    4fc6:	f363 0241 	bfi	r2, r3, #1, #1
    4fca:	7042      	strb	r2, [r0, #1]
	if (!conv->prec_present) {
    4fcc:	b1c3      	cbz	r3, 5000 <extract_prec+0x4c>
    4fce:	4604      	mov	r4, r0
	++sp;
    4fd0:	9b01      	ldr	r3, [sp, #4]
    4fd2:	1c5a      	adds	r2, r3, #1
    4fd4:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
    4fd6:	785b      	ldrb	r3, [r3, #1]
    4fd8:	2b2a      	cmp	r3, #42	; 0x2a
    4fda:	d013      	beq.n	5004 <extract_prec+0x50>
	size_t prec = extract_decimal(&sp);
    4fdc:	a801      	add	r0, sp, #4
    4fde:	f7ff ffa7 	bl	4f30 <extract_decimal>
	conv->prec_value = prec;
    4fe2:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
    4fe4:	7823      	ldrb	r3, [r4, #0]
    4fe6:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    4fea:	2800      	cmp	r0, #0
    4fec:	db12      	blt.n	5014 <extract_prec+0x60>
    4fee:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    4ff0:	4313      	orrs	r3, r2
    4ff2:	7822      	ldrb	r2, [r4, #0]
    4ff4:	f363 0241 	bfi	r2, r3, #1, #1
    4ff8:	7022      	strb	r2, [r4, #0]
	return sp;
    4ffa:	9801      	ldr	r0, [sp, #4]
}
    4ffc:	b002      	add	sp, #8
    4ffe:	bd10      	pop	{r4, pc}
		return sp;
    5000:	4608      	mov	r0, r1
    5002:	e7fb      	b.n	4ffc <extract_prec+0x48>
		conv->prec_star = true;
    5004:	7843      	ldrb	r3, [r0, #1]
    5006:	f043 0304 	orr.w	r3, r3, #4
    500a:	7043      	strb	r3, [r0, #1]
		return ++sp;
    500c:	4610      	mov	r0, r2
    500e:	3001      	adds	r0, #1
    5010:	9001      	str	r0, [sp, #4]
    5012:	e7f3      	b.n	4ffc <extract_prec+0x48>
			      || (prec != (size_t)conv->prec_value));
    5014:	2201      	movs	r2, #1
    5016:	e7eb      	b.n	4ff0 <extract_prec+0x3c>

00005018 <extract_length>:
{
    5018:	4602      	mov	r2, r0
	switch (*sp) {
    501a:	780b      	ldrb	r3, [r1, #0]
    501c:	3b4c      	subs	r3, #76	; 0x4c
    501e:	2b2e      	cmp	r3, #46	; 0x2e
    5020:	d85b      	bhi.n	50da <extract_length+0xc2>
    5022:	e8df f003 	tbb	[pc, r3]
    5026:	5a4f      	.short	0x5a4f
    5028:	5a5a5a5a 	.word	0x5a5a5a5a
    502c:	5a5a5a5a 	.word	0x5a5a5a5a
    5030:	5a5a5a5a 	.word	0x5a5a5a5a
    5034:	5a5a5a5a 	.word	0x5a5a5a5a
    5038:	5a5a5a5a 	.word	0x5a5a5a5a
    503c:	5a5a5a5a 	.word	0x5a5a5a5a
    5040:	5a185a5a 	.word	0x5a185a5a
    5044:	5a295a3a 	.word	0x5a295a3a
    5048:	5a5a5a5a 	.word	0x5a5a5a5a
    504c:	5a485a5a 	.word	0x5a485a5a
    5050:	5a5a5a5a 	.word	0x5a5a5a5a
    5054:	41          	.byte	0x41
    5055:	00          	.byte	0x00
		if (*++sp == 'h') {
    5056:	1c48      	adds	r0, r1, #1
    5058:	784b      	ldrb	r3, [r1, #1]
    505a:	2b68      	cmp	r3, #104	; 0x68
    505c:	d005      	beq.n	506a <extract_length+0x52>
			conv->length_mod = LENGTH_H;
    505e:	7853      	ldrb	r3, [r2, #1]
    5060:	2102      	movs	r1, #2
    5062:	f361 03c6 	bfi	r3, r1, #3, #4
    5066:	7053      	strb	r3, [r2, #1]
    5068:	4770      	bx	lr
			conv->length_mod = LENGTH_HH;
    506a:	7853      	ldrb	r3, [r2, #1]
    506c:	2001      	movs	r0, #1
    506e:	f360 03c6 	bfi	r3, r0, #3, #4
    5072:	7053      	strb	r3, [r2, #1]
			++sp;
    5074:	1c88      	adds	r0, r1, #2
    5076:	4770      	bx	lr
		if (*++sp == 'l') {
    5078:	1c48      	adds	r0, r1, #1
    507a:	784b      	ldrb	r3, [r1, #1]
    507c:	2b6c      	cmp	r3, #108	; 0x6c
    507e:	d005      	beq.n	508c <extract_length+0x74>
			conv->length_mod = LENGTH_L;
    5080:	7853      	ldrb	r3, [r2, #1]
    5082:	2103      	movs	r1, #3
    5084:	f361 03c6 	bfi	r3, r1, #3, #4
    5088:	7053      	strb	r3, [r2, #1]
    508a:	4770      	bx	lr
			conv->length_mod = LENGTH_LL;
    508c:	7853      	ldrb	r3, [r2, #1]
    508e:	2004      	movs	r0, #4
    5090:	f360 03c6 	bfi	r3, r0, #3, #4
    5094:	7053      	strb	r3, [r2, #1]
			++sp;
    5096:	1c88      	adds	r0, r1, #2
    5098:	4770      	bx	lr
		conv->length_mod = LENGTH_J;
    509a:	7853      	ldrb	r3, [r2, #1]
    509c:	2005      	movs	r0, #5
    509e:	f360 03c6 	bfi	r3, r0, #3, #4
    50a2:	7053      	strb	r3, [r2, #1]
		++sp;
    50a4:	1c48      	adds	r0, r1, #1
		break;
    50a6:	4770      	bx	lr
		conv->length_mod = LENGTH_Z;
    50a8:	7853      	ldrb	r3, [r2, #1]
    50aa:	2006      	movs	r0, #6
    50ac:	f360 03c6 	bfi	r3, r0, #3, #4
    50b0:	7053      	strb	r3, [r2, #1]
		++sp;
    50b2:	1c48      	adds	r0, r1, #1
		break;
    50b4:	4770      	bx	lr
		conv->length_mod = LENGTH_T;
    50b6:	7853      	ldrb	r3, [r2, #1]
    50b8:	2007      	movs	r0, #7
    50ba:	f360 03c6 	bfi	r3, r0, #3, #4
    50be:	7053      	strb	r3, [r2, #1]
		++sp;
    50c0:	1c48      	adds	r0, r1, #1
		break;
    50c2:	4770      	bx	lr
		conv->length_mod = LENGTH_UPPER_L;
    50c4:	7853      	ldrb	r3, [r2, #1]
    50c6:	2008      	movs	r0, #8
    50c8:	f360 03c6 	bfi	r3, r0, #3, #4
    50cc:	7053      	strb	r3, [r2, #1]
		++sp;
    50ce:	1c48      	adds	r0, r1, #1
		conv->unsupported = true;
    50d0:	7813      	ldrb	r3, [r2, #0]
    50d2:	f043 0302 	orr.w	r3, r3, #2
    50d6:	7013      	strb	r3, [r2, #0]
		break;
    50d8:	4770      	bx	lr
		conv->length_mod = LENGTH_NONE;
    50da:	7853      	ldrb	r3, [r2, #1]
    50dc:	f36f 03c6 	bfc	r3, #3, #4
    50e0:	7053      	strb	r3, [r2, #1]
		break;
    50e2:	4608      	mov	r0, r1
}
    50e4:	4770      	bx	lr

000050e6 <extract_specifier>:
{
    50e6:	b500      	push	{lr}
    50e8:	4602      	mov	r2, r0
	conv->specifier = *sp++;
    50ea:	4608      	mov	r0, r1
    50ec:	f810 3b01 	ldrb.w	r3, [r0], #1
    50f0:	70d3      	strb	r3, [r2, #3]
	switch (conv->specifier) {
    50f2:	2b78      	cmp	r3, #120	; 0x78
    50f4:	d817      	bhi.n	5126 <extract_specifier+0x40>
    50f6:	2b6e      	cmp	r3, #110	; 0x6e
    50f8:	d229      	bcs.n	514e <extract_specifier+0x68>
    50fa:	2b69      	cmp	r3, #105	; 0x69
    50fc:	d813      	bhi.n	5126 <extract_specifier+0x40>
    50fe:	2b58      	cmp	r3, #88	; 0x58
    5100:	d317      	bcc.n	5132 <extract_specifier+0x4c>
    5102:	f1a3 0c58 	sub.w	ip, r3, #88	; 0x58
    5106:	fa5f fc8c 	uxtb.w	ip, ip
    510a:	2101      	movs	r1, #1
    510c:	fa01 f10c 	lsl.w	r1, r1, ip
    5110:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    5114:	d114      	bne.n	5140 <extract_specifier+0x5a>
    5116:	f640 0c01 	movw	ip, #2049	; 0x801
    511a:	ea11 0f0c 	tst.w	r1, ip
    511e:	d155      	bne.n	51cc <extract_specifier+0xe6>
    5120:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    5124:	d13a      	bne.n	519c <extract_specifier+0xb6>
		conv->invalid = true;
    5126:	7813      	ldrb	r3, [r2, #0]
    5128:	f043 0301 	orr.w	r3, r3, #1
    512c:	7013      	strb	r3, [r2, #0]
	bool unsupported = false;
    512e:	2100      	movs	r1, #0
		break;
    5130:	e042      	b.n	51b8 <extract_specifier+0xd2>
	switch (conv->specifier) {
    5132:	2b41      	cmp	r3, #65	; 0x41
    5134:	d004      	beq.n	5140 <extract_specifier+0x5a>
    5136:	d3f6      	bcc.n	5126 <extract_specifier+0x40>
    5138:	3b45      	subs	r3, #69	; 0x45
    513a:	b2db      	uxtb	r3, r3
    513c:	2b02      	cmp	r3, #2
    513e:	d8f2      	bhi.n	5126 <extract_specifier+0x40>
		conv->specifier_cat = SPECIFIER_FP;
    5140:	7893      	ldrb	r3, [r2, #2]
    5142:	2104      	movs	r1, #4
    5144:	f361 0302 	bfi	r3, r1, #0, #3
    5148:	7093      	strb	r3, [r2, #2]
			unsupported = true;
    514a:	2101      	movs	r1, #1
			break;
    514c:	e034      	b.n	51b8 <extract_specifier+0xd2>
	switch (conv->specifier) {
    514e:	f1a3 016e 	sub.w	r1, r3, #110	; 0x6e
    5152:	b2c9      	uxtb	r1, r1
    5154:	f04f 0c01 	mov.w	ip, #1
    5158:	fa0c fc01 	lsl.w	ip, ip, r1
    515c:	f240 4182 	movw	r1, #1154	; 0x482
    5160:	ea1c 0f01 	tst.w	ip, r1
    5164:	bf14      	ite	ne
    5166:	f04f 0e01 	movne.w	lr, #1
    516a:	f04f 0e00 	moveq.w	lr, #0
    516e:	d12d      	bne.n	51cc <extract_specifier+0xe6>
    5170:	f01c 0f24 	tst.w	ip, #36	; 0x24
    5174:	bf14      	ite	ne
    5176:	2101      	movne	r1, #1
    5178:	2100      	moveq	r1, #0
    517a:	d139      	bne.n	51f0 <extract_specifier+0x10a>
    517c:	f01c 0c01 	ands.w	ip, ip, #1
    5180:	d0d1      	beq.n	5126 <extract_specifier+0x40>
		conv->specifier_cat = SPECIFIER_PTR;
    5182:	7893      	ldrb	r3, [r2, #2]
    5184:	f04f 0e03 	mov.w	lr, #3
    5188:	f36e 0302 	bfi	r3, lr, #0, #3
    518c:	7093      	strb	r3, [r2, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    518e:	7853      	ldrb	r3, [r2, #1]
    5190:	f003 0378 	and.w	r3, r3, #120	; 0x78
    5194:	2b40      	cmp	r3, #64	; 0x40
    5196:	d10f      	bne.n	51b8 <extract_specifier+0xd2>
			unsupported = true;
    5198:	4661      	mov	r1, ip
    519a:	e00d      	b.n	51b8 <extract_specifier+0xd2>
		conv->specifier_cat = SPECIFIER_SINT;
    519c:	7891      	ldrb	r1, [r2, #2]
    519e:	f04f 0c01 	mov.w	ip, #1
    51a2:	f36c 0102 	bfi	r1, ip, #0, #3
    51a6:	7091      	strb	r1, [r2, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    51a8:	7851      	ldrb	r1, [r2, #1]
    51aa:	f001 0178 	and.w	r1, r1, #120	; 0x78
    51ae:	2940      	cmp	r1, #64	; 0x40
    51b0:	d013      	beq.n	51da <extract_specifier+0xf4>
		if (conv->specifier == 'c') {
    51b2:	2b63      	cmp	r3, #99	; 0x63
    51b4:	d018      	beq.n	51e8 <extract_specifier+0x102>
	bool unsupported = false;
    51b6:	2100      	movs	r1, #0
	conv->unsupported |= unsupported;
    51b8:	7813      	ldrb	r3, [r2, #0]
    51ba:	f3c3 0c40 	ubfx	ip, r3, #1, #1
    51be:	ea41 010c 	orr.w	r1, r1, ip
    51c2:	f361 0341 	bfi	r3, r1, #1, #1
    51c6:	7013      	strb	r3, [r2, #0]
}
    51c8:	f85d fb04 	ldr.w	pc, [sp], #4
		conv->specifier_cat = SPECIFIER_UINT;
    51cc:	7891      	ldrb	r1, [r2, #2]
    51ce:	f04f 0c02 	mov.w	ip, #2
    51d2:	f36c 0102 	bfi	r1, ip, #0, #3
    51d6:	7091      	strb	r1, [r2, #2]
    51d8:	e7e6      	b.n	51a8 <extract_specifier+0xc2>
			conv->invalid = true;
    51da:	f892 c000 	ldrb.w	ip, [r2]
    51de:	f04c 0c01 	orr.w	ip, ip, #1
    51e2:	f882 c000 	strb.w	ip, [r2]
    51e6:	e7e4      	b.n	51b2 <extract_specifier+0xcc>
			unsupported = (conv->length_mod != LENGTH_NONE);
    51e8:	3900      	subs	r1, #0
    51ea:	bf18      	it	ne
    51ec:	2101      	movne	r1, #1
    51ee:	e7e3      	b.n	51b8 <extract_specifier+0xd2>
		conv->specifier_cat = SPECIFIER_PTR;
    51f0:	7893      	ldrb	r3, [r2, #2]
    51f2:	f04f 0c03 	mov.w	ip, #3
    51f6:	f36c 0302 	bfi	r3, ip, #0, #3
    51fa:	7093      	strb	r3, [r2, #2]
		if (conv->length_mod != LENGTH_NONE) {
    51fc:	7853      	ldrb	r3, [r2, #1]
    51fe:	f013 0f78 	tst.w	r3, #120	; 0x78
    5202:	d1d9      	bne.n	51b8 <extract_specifier+0xd2>
	bool unsupported = false;
    5204:	4671      	mov	r1, lr
    5206:	e7d7      	b.n	51b8 <extract_specifier+0xd2>

00005208 <extract_conversion>:
{
    5208:	b510      	push	{r4, lr}
    520a:	4604      	mov	r4, r0
    520c:	4608      	mov	r0, r1
	*conv = (struct conversion) {
    520e:	2300      	movs	r3, #0
    5210:	6023      	str	r3, [r4, #0]
    5212:	6063      	str	r3, [r4, #4]
    5214:	60a3      	str	r3, [r4, #8]
	if (*sp == '%') {
    5216:	784b      	ldrb	r3, [r1, #1]
    5218:	2b25      	cmp	r3, #37	; 0x25
    521a:	d014      	beq.n	5246 <extract_conversion+0x3e>
    521c:	3101      	adds	r1, #1
	sp = extract_flags(conv, sp);
    521e:	4620      	mov	r0, r4
    5220:	f7fb fa12 	bl	648 <extract_flags>
    5224:	4601      	mov	r1, r0
	sp = extract_width(conv, sp);
    5226:	4620      	mov	r0, r4
    5228:	f7ff fe95 	bl	4f56 <extract_width>
    522c:	4601      	mov	r1, r0
	sp = extract_prec(conv, sp);
    522e:	4620      	mov	r0, r4
    5230:	f7ff fec0 	bl	4fb4 <extract_prec>
    5234:	4601      	mov	r1, r0
	sp = extract_length(conv, sp);
    5236:	4620      	mov	r0, r4
    5238:	f7ff feee 	bl	5018 <extract_length>
    523c:	4601      	mov	r1, r0
	sp = extract_specifier(conv, sp);
    523e:	4620      	mov	r0, r4
    5240:	f7ff ff51 	bl	50e6 <extract_specifier>
}
    5244:	bd10      	pop	{r4, pc}
		conv->specifier = *sp++;
    5246:	3002      	adds	r0, #2
    5248:	70e3      	strb	r3, [r4, #3]
		return sp;
    524a:	e7fb      	b.n	5244 <extract_conversion+0x3c>

0000524c <conversion_radix>:
	switch (specifier) {
    524c:	286f      	cmp	r0, #111	; 0x6f
    524e:	d00c      	beq.n	526a <conversion_radix+0x1e>
    5250:	d905      	bls.n	525e <conversion_radix+0x12>
    5252:	2870      	cmp	r0, #112	; 0x70
    5254:	d00b      	beq.n	526e <conversion_radix+0x22>
    5256:	2878      	cmp	r0, #120	; 0x78
    5258:	d10b      	bne.n	5272 <conversion_radix+0x26>
		return 16;
    525a:	2010      	movs	r0, #16
    525c:	4770      	bx	lr
	switch (specifier) {
    525e:	2858      	cmp	r0, #88	; 0x58
    5260:	d001      	beq.n	5266 <conversion_radix+0x1a>
    5262:	200a      	movs	r0, #10
    5264:	4770      	bx	lr
		return 16;
    5266:	2010      	movs	r0, #16
    5268:	4770      	bx	lr
		return 8;
    526a:	2008      	movs	r0, #8
    526c:	4770      	bx	lr
		return 16;
    526e:	2010      	movs	r0, #16
    5270:	4770      	bx	lr
	switch (specifier) {
    5272:	200a      	movs	r0, #10
}
    5274:	4770      	bx	lr

00005276 <encode_uint>:
{
    5276:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    527a:	4605      	mov	r5, r0
    527c:	460c      	mov	r4, r1
    527e:	4693      	mov	fp, r2
    5280:	4699      	mov	r9, r3
    5282:	9f0a      	ldr	r7, [sp, #40]	; 0x28
	bool upcase = isupper((int)conv->specifier);
    5284:	78d0      	ldrb	r0, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    5286:	f1a0 0a41 	sub.w	sl, r0, #65	; 0x41
	const unsigned int radix = conversion_radix(conv->specifier);
    528a:	f7ff ffdf 	bl	524c <conversion_radix>
    528e:	4606      	mov	r6, r0
	char *bp = bps + (bpe - bps);
    5290:	e015      	b.n	52be <encode_uint+0x48>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5292:	f1ba 0f19 	cmp.w	sl, #25
    5296:	d820      	bhi.n	52da <encode_uint+0x64>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    5298:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    529a:	3237      	adds	r2, #55	; 0x37
    529c:	b2d2      	uxtb	r2, r2
    529e:	f807 2d01 	strb.w	r2, [r7, #-1]!
		value /= radix;
    52a2:	4632      	mov	r2, r6
    52a4:	4643      	mov	r3, r8
    52a6:	4628      	mov	r0, r5
    52a8:	4621      	mov	r1, r4
    52aa:	f7fa ff53 	bl	154 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    52ae:	42b5      	cmp	r5, r6
    52b0:	f174 0400 	sbcs.w	r4, r4, #0
    52b4:	d315      	bcc.n	52e2 <encode_uint+0x6c>
    52b6:	454f      	cmp	r7, r9
    52b8:	d913      	bls.n	52e2 <encode_uint+0x6c>
		value /= radix;
    52ba:	4605      	mov	r5, r0
    52bc:	460c      	mov	r4, r1
		unsigned int lsv = (unsigned int)(value % radix);
    52be:	f04f 0800 	mov.w	r8, #0
    52c2:	4632      	mov	r2, r6
    52c4:	4643      	mov	r3, r8
    52c6:	4628      	mov	r0, r5
    52c8:	4621      	mov	r1, r4
    52ca:	f7fa ff43 	bl	154 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    52ce:	2a09      	cmp	r2, #9
    52d0:	d8df      	bhi.n	5292 <encode_uint+0x1c>
    52d2:	b2d2      	uxtb	r2, r2
    52d4:	3230      	adds	r2, #48	; 0x30
    52d6:	b2d2      	uxtb	r2, r2
    52d8:	e7e1      	b.n	529e <encode_uint+0x28>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    52da:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    52dc:	3257      	adds	r2, #87	; 0x57
    52de:	b2d2      	uxtb	r2, r2
    52e0:	e7dd      	b.n	529e <encode_uint+0x28>
	if (conv->flag_hash) {
    52e2:	f89b 3000 	ldrb.w	r3, [fp]
    52e6:	f013 0f20 	tst.w	r3, #32
    52ea:	d003      	beq.n	52f4 <encode_uint+0x7e>
		if (radix == 8) {
    52ec:	2e08      	cmp	r6, #8
    52ee:	d004      	beq.n	52fa <encode_uint+0x84>
		} else if (radix == 16) {
    52f0:	2e10      	cmp	r6, #16
    52f2:	d009      	beq.n	5308 <encode_uint+0x92>
}
    52f4:	4638      	mov	r0, r7
    52f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    52fa:	f89b 3002 	ldrb.w	r3, [fp, #2]
    52fe:	f043 0308 	orr.w	r3, r3, #8
    5302:	f88b 3002 	strb.w	r3, [fp, #2]
    5306:	e7f5      	b.n	52f4 <encode_uint+0x7e>
			conv->altform_0c = true;
    5308:	f89b 3002 	ldrb.w	r3, [fp, #2]
    530c:	f043 0310 	orr.w	r3, r3, #16
    5310:	f88b 3002 	strb.w	r3, [fp, #2]
    5314:	e7ee      	b.n	52f4 <encode_uint+0x7e>

00005316 <store_count>:
	switch ((enum length_mod_enum)conv->length_mod) {
    5316:	7843      	ldrb	r3, [r0, #1]
    5318:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    531c:	2b07      	cmp	r3, #7
    531e:	d818      	bhi.n	5352 <store_count+0x3c>
    5320:	e8df f003 	tbb	[pc, r3]
    5324:	0a080604 	.word	0x0a080604
    5328:	1614100c 	.word	0x1614100c
		*(int *)dp = count;
    532c:	600a      	str	r2, [r1, #0]
		break;
    532e:	4770      	bx	lr
		*(signed char *)dp = (signed char)count;
    5330:	700a      	strb	r2, [r1, #0]
		break;
    5332:	4770      	bx	lr
		*(short *)dp = (short)count;
    5334:	800a      	strh	r2, [r1, #0]
		break;
    5336:	4770      	bx	lr
		*(long *)dp = (long)count;
    5338:	600a      	str	r2, [r1, #0]
		break;
    533a:	4770      	bx	lr
		*(long long *)dp = (long long)count;
    533c:	17d3      	asrs	r3, r2, #31
    533e:	600a      	str	r2, [r1, #0]
    5340:	604b      	str	r3, [r1, #4]
		break;
    5342:	4770      	bx	lr
		*(intmax_t *)dp = (intmax_t)count;
    5344:	17d3      	asrs	r3, r2, #31
    5346:	600a      	str	r2, [r1, #0]
    5348:	604b      	str	r3, [r1, #4]
		break;
    534a:	4770      	bx	lr
		*(size_t *)dp = (size_t)count;
    534c:	600a      	str	r2, [r1, #0]
		break;
    534e:	4770      	bx	lr
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    5350:	600a      	str	r2, [r1, #0]
}
    5352:	4770      	bx	lr

00005354 <outs>:
{
    5354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5358:	4607      	mov	r7, r0
    535a:	460e      	mov	r6, r1
    535c:	4614      	mov	r4, r2
    535e:	4698      	mov	r8, r3
	size_t count = 0;
    5360:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5362:	e006      	b.n	5372 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    5364:	4631      	mov	r1, r6
    5366:	f814 0b01 	ldrb.w	r0, [r4], #1
    536a:	47b8      	blx	r7
		if (rc < 0) {
    536c:	2800      	cmp	r0, #0
    536e:	db09      	blt.n	5384 <outs+0x30>
		++count;
    5370:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5372:	4544      	cmp	r4, r8
    5374:	d3f6      	bcc.n	5364 <outs+0x10>
    5376:	f1b8 0f00 	cmp.w	r8, #0
    537a:	d102      	bne.n	5382 <outs+0x2e>
    537c:	7823      	ldrb	r3, [r4, #0]
    537e:	2b00      	cmp	r3, #0
    5380:	d1f0      	bne.n	5364 <outs+0x10>
	return (int)count;
    5382:	4628      	mov	r0, r5
}
    5384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005388 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    5388:	4770      	bx	lr

0000538a <arch_busy_wait>:

void arch_busy_wait(uint32_t time_us)
{
    538a:	b508      	push	{r3, lr}
	nrfx_coredep_delay_us(time_us);
    538c:	f7fb fc9e 	bl	ccc <nrfx_coredep_delay_us>
}
    5390:	bd08      	pop	{r3, pc}

00005392 <nrf_regulators_system_off>:
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    5392:	2301      	movs	r3, #1
    5394:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5398:	f3bf 8f4f 	dsb	sy
        __WFE();
    539c:	bf20      	wfe
    while (true)
    539e:	e7fd      	b.n	539c <nrf_regulators_system_off+0xa>

000053a0 <pm_state_exit_post_ops>:
    53a0:	2300      	movs	r3, #0
    53a2:	f383 8811 	msr	BASEPRI, r3
    53a6:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    53aa:	4770      	bx	lr

000053ac <atomic_test_and_clear_bit>:
 * @param bit Bit number (starting from 0).
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
    53ac:	b500      	push	{lr}
	atomic_val_t mask = ATOMIC_MASK(bit);
    53ae:	f001 021f 	and.w	r2, r1, #31
    53b2:	2301      	movs	r3, #1
    53b4:	4093      	lsls	r3, r2
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    53b6:	0949      	lsrs	r1, r1, #5
    53b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    53bc:	43d9      	mvns	r1, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    53be:	e8d0 2fef 	ldaex	r2, [r0]
    53c2:	ea02 0c01 	and.w	ip, r2, r1
    53c6:	e8c0 cfee 	stlex	lr, ip, [r0]
    53ca:	f1be 0f00 	cmp.w	lr, #0
    53ce:	d1f6      	bne.n	53be <atomic_test_and_clear_bit+0x12>

	return (old & mask) != 0;
    53d0:	4213      	tst	r3, r2
}
    53d2:	bf14      	ite	ne
    53d4:	2001      	movne	r0, #1
    53d6:	2000      	moveq	r0, #0
    53d8:	f85d fb04 	ldr.w	pc, [sp], #4

000053dc <atomic_set_bit>:
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    53dc:	f001 021f 	and.w	r2, r1, #31
    53e0:	2301      	movs	r3, #1
    53e2:	4093      	lsls	r3, r2

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    53e4:	0949      	lsrs	r1, r1, #5
    53e6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    53ea:	e8d0 2fef 	ldaex	r2, [r0]
    53ee:	431a      	orrs	r2, r3
    53f0:	e8c0 2fe1 	stlex	r1, r2, [r0]
    53f4:	2900      	cmp	r1, #0
    53f6:	d1f8      	bne.n	53ea <atomic_set_bit+0xe>
}
    53f8:	4770      	bx	lr

000053fa <pm_policy_state_lock_is_active>:
			return (atomic_get(&substate_lock_t[i].lock) != 0);
		}
	}

	return false;
}
    53fa:	2000      	movs	r0, #0
    53fc:	4770      	bx	lr

000053fe <abort_function>:
{
    53fe:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    5400:	2000      	movs	r0, #0
    5402:	f7fb fc4f 	bl	ca4 <sys_reboot>

00005406 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5406:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    5408:	f001 f82b 	bl	6462 <z_fatal_error>
}
    540c:	bd08      	pop	{r3, pc}

0000540e <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    540e:	b508      	push	{r3, lr}
    5410:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    5412:	6800      	ldr	r0, [r0, #0]
    5414:	f7ff fff7 	bl	5406 <z_arm_fatal_error>
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    5418:	bd08      	pop	{r3, pc}

0000541a <arch_irq_enable>:
{
    541a:	b508      	push	{r3, lr}
	NVIC_EnableIRQ((IRQn_Type)irq);
    541c:	b240      	sxtb	r0, r0
    541e:	f7fb ff29 	bl	1274 <__NVIC_EnableIRQ>
}
    5422:	bd08      	pop	{r3, pc}

00005424 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    5424:	b508      	push	{r3, lr}
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    5426:	3101      	adds	r1, #1
    5428:	b240      	sxtb	r0, r0
    542a:	f7fb ff31 	bl	1290 <__NVIC_SetPriority>
}
    542e:	bd08      	pop	{r3, pc}

00005430 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    5430:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    5432:	2100      	movs	r1, #0
    5434:	2001      	movs	r0, #1
    5436:	f7ff ffe6 	bl	5406 <z_arm_fatal_error>
}
    543a:	bd08      	pop	{r3, pc}

0000543c <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    543c:	b508      	push	{r3, lr}
	handler();
    543e:	f7fb ff49 	bl	12d4 <z_SysNmiOnReset>
	z_arm_int_exit();
    5442:	f7fc f819 	bl	1478 <z_arm_exc_exit>
}
    5446:	bd08      	pop	{r3, pc}

00005448 <configure_builtin_stack_guard>:
	uint32_t guard_start = thread->stack_info.start;
    5448:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    544c:	f383 880b 	msr	PSPLIM, r3
}
    5450:	4770      	bx	lr

00005452 <memory_fault_recoverable>:
}
    5452:	2000      	movs	r0, #0
    5454:	4770      	bx	lr

00005456 <debug_monitor>:
	*recoverable = false;
    5456:	2300      	movs	r3, #0
    5458:	700b      	strb	r3, [r1, #0]
}
    545a:	4770      	bx	lr

0000545c <fault_handle>:
{
    545c:	b508      	push	{r3, lr}
	*recoverable = false;
    545e:	2300      	movs	r3, #0
    5460:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    5462:	1ecb      	subs	r3, r1, #3
    5464:	2b09      	cmp	r3, #9
    5466:	d81a      	bhi.n	549e <fault_handle+0x42>
    5468:	e8df f003 	tbb	[pc, r3]
    546c:	110d0905 	.word	0x110d0905
    5470:	19191919 	.word	0x19191919
    5474:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
    5476:	4611      	mov	r1, r2
    5478:	f7fc f8a2 	bl	15c0 <hard_fault>
		break;
    547c:	e010      	b.n	54a0 <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    547e:	2100      	movs	r1, #0
    5480:	f7fc f808 	bl	1494 <mem_manage_fault>
		break;
    5484:	e00c      	b.n	54a0 <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    5486:	2100      	movs	r1, #0
    5488:	f7fc f83a 	bl	1500 <bus_fault>
		break;
    548c:	e008      	b.n	54a0 <fault_handle+0x44>
		reason = usage_fault(esf);
    548e:	f7fc f861 	bl	1554 <usage_fault>
		break;
    5492:	e005      	b.n	54a0 <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    5494:	4611      	mov	r1, r2
    5496:	f7ff ffde 	bl	5456 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    549a:	2000      	movs	r0, #0
		break;
    549c:	e000      	b.n	54a0 <fault_handle+0x44>
	switch (fault) {
    549e:	2000      	movs	r0, #0
}
    54a0:	bd08      	pop	{r3, pc}

000054a2 <sys_arch_reboot>:
{
    54a2:	b508      	push	{r3, lr}
	NVIC_SystemReset();
    54a4:	f7fc f976 	bl	1794 <__NVIC_SystemReset>

000054a8 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    54a8:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    54ac:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    54b0:	d001      	beq.n	54b6 <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
    54b2:	b2c0      	uxtb	r0, r0
    54b4:	4770      	bx	lr
	}

	return -EINVAL;
    54b6:	f06f 0015 	mvn.w	r0, #21
}
    54ba:	4770      	bx	lr

000054bc <region_init>:
{
    54bc:	b508      	push	{r3, lr}
		(region_conf->base & MPU_RBAR_BASE_Msk)
    54be:	680b      	ldr	r3, [r1, #0]
    54c0:	f023 0c1f 	bic.w	ip, r3, #31
		| (region_conf->attr.rbar &
    54c4:	7a0b      	ldrb	r3, [r1, #8]
    54c6:	f003 0e1f 	and.w	lr, r3, #31
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    54ca:	68ca      	ldr	r2, [r1, #12]
    54cc:	f022 021f 	bic.w	r2, r2, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    54d0:	095b      	lsrs	r3, r3, #5
    54d2:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
	mpu_set_region(
    54d6:	f042 0201 	orr.w	r2, r2, #1
    54da:	ea4c 010e 	orr.w	r1, ip, lr
    54de:	f7fc f9ed 	bl	18bc <mpu_set_region>
}
    54e2:	bd08      	pop	{r3, pc}

000054e4 <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    54e4:	6843      	ldr	r3, [r0, #4]
		&&
    54e6:	2b1f      	cmp	r3, #31
    54e8:	d908      	bls.n	54fc <mpu_partition_is_valid+0x18>
		&&
    54ea:	f013 0f1f 	tst.w	r3, #31
    54ee:	d107      	bne.n	5500 <mpu_partition_is_valid+0x1c>
		((part->start &
    54f0:	6803      	ldr	r3, [r0, #0]
		&&
    54f2:	f013 0f1f 	tst.w	r3, #31
    54f6:	d005      	beq.n	5504 <mpu_partition_is_valid+0x20>
    54f8:	2000      	movs	r0, #0
    54fa:	4770      	bx	lr
    54fc:	2000      	movs	r0, #0
    54fe:	4770      	bx	lr
    5500:	2000      	movs	r0, #0
    5502:	4770      	bx	lr
    5504:	2001      	movs	r0, #1
}
    5506:	4770      	bx	lr

00005508 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    5508:	2807      	cmp	r0, #7
    550a:	d805      	bhi.n	5518 <region_allocate_and_init+0x10>
{
    550c:	b510      	push	{r4, lr}
    550e:	4604      	mov	r4, r0
	region_init(index, region_conf);
    5510:	f7ff ffd4 	bl	54bc <region_init>
	return index;
    5514:	4620      	mov	r0, r4
}
    5516:	bd10      	pop	{r4, pc}
		return -EINVAL;
    5518:	f06f 0015 	mvn.w	r0, #21
}
    551c:	4770      	bx	lr

0000551e <mpu_configure_region>:
{
    551e:	b510      	push	{r4, lr}
    5520:	b084      	sub	sp, #16
	region_conf.base = new_region->start;
    5522:	680b      	ldr	r3, [r1, #0]
    5524:	9300      	str	r3, [sp, #0]
		&new_region->attr, new_region->start, new_region->size);
    5526:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    5528:	f8b1 c008 	ldrh.w	ip, [r1, #8]
    552c:	f89d 2008 	ldrb.w	r2, [sp, #8]
    5530:	f36c 0204 	bfi	r2, ip, #0, #5
    5534:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->mair_idx = attr->mair_idx;
    5538:	8949      	ldrh	r1, [r1, #10]
    553a:	b2d2      	uxtb	r2, r2
    553c:	f361 1247 	bfi	r2, r1, #5, #3
    5540:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    5544:	f023 031f 	bic.w	r3, r3, #31
    5548:	4423      	add	r3, r4
    554a:	3b01      	subs	r3, #1
    554c:	f023 031f 	bic.w	r3, r3, #31
    5550:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    5552:	4669      	mov	r1, sp
    5554:	f7ff ffd8 	bl	5508 <region_allocate_and_init>
}
    5558:	b004      	add	sp, #16
    555a:	bd10      	pop	{r4, pc}

0000555c <get_region_index>:
{
    555c:	b570      	push	{r4, r5, r6, lr}
    555e:	4604      	mov	r4, r0
    5560:	460e      	mov	r6, r1
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    5562:	f7ff ffa1 	bl	54a8 <arm_cmse_mpu_region_get>
    5566:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    5568:	4434      	add	r4, r6
    556a:	1e60      	subs	r0, r4, #1
    556c:	f7ff ff9c 	bl	54a8 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    5570:	4285      	cmp	r5, r0
    5572:	d101      	bne.n	5578 <get_region_index+0x1c>
}
    5574:	4628      	mov	r0, r5
    5576:	bd70      	pop	{r4, r5, r6, pc}
	return -EINVAL;
    5578:	f06f 0515 	mvn.w	r5, #21
    557c:	e7fa      	b.n	5574 <get_region_index+0x18>

0000557e <arm_core_mpu_configure_static_mpu_regions>:
{
    557e:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    5580:	f7fc fa8a 	bl	1a98 <mpu_configure_static_mpu_regions>
}
    5584:	bd08      	pop	{r3, pc}

00005586 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    5586:	b508      	push	{r3, lr}
	if (mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    5588:	f7fc fa90 	bl	1aac <mpu_mark_areas_for_dynamic_regions>
}
    558c:	bd08      	pop	{r3, pc}

0000558e <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    558e:	4603      	mov	r3, r0
    5590:	b1a2      	cbz	r2, 55bc <strncpy+0x2e>
{
    5592:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    5594:	780c      	ldrb	r4, [r1, #0]
    5596:	b12c      	cbz	r4, 55a4 <strncpy+0x16>
		*d = *s;
    5598:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    559c:	3101      	adds	r1, #1
		d++;
		n--;
    559e:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    55a0:	2a00      	cmp	r2, #0
    55a2:	d1f7      	bne.n	5594 <strncpy+0x6>
	}

	while (n > 0) {
    55a4:	b122      	cbz	r2, 55b0 <strncpy+0x22>
		*d = '\0';
    55a6:	2100      	movs	r1, #0
    55a8:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    55ac:	3a01      	subs	r2, #1
    55ae:	e7f9      	b.n	55a4 <strncpy+0x16>
	}

	return dest;
}
    55b0:	bc10      	pop	{r4}
    55b2:	4770      	bx	lr
		*d = '\0';
    55b4:	2100      	movs	r1, #0
    55b6:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    55ba:	3a01      	subs	r2, #1
	while (n > 0) {
    55bc:	2a00      	cmp	r2, #0
    55be:	d1f9      	bne.n	55b4 <strncpy+0x26>
    55c0:	4770      	bx	lr

000055c2 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    55c2:	4603      	mov	r3, r0
	size_t n = 0;
    55c4:	2000      	movs	r0, #0

	while (*s != '\0') {
    55c6:	e001      	b.n	55cc <strlen+0xa>
		s++;
    55c8:	3301      	adds	r3, #1
		n++;
    55ca:	3001      	adds	r0, #1
	while (*s != '\0') {
    55cc:	781a      	ldrb	r2, [r3, #0]
    55ce:	2a00      	cmp	r2, #0
    55d0:	d1fa      	bne.n	55c8 <strlen+0x6>
	}

	return n;
}
    55d2:	4770      	bx	lr

000055d4 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    55d4:	4603      	mov	r3, r0
	size_t n = 0;
    55d6:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    55d8:	e001      	b.n	55de <strnlen+0xa>
		s++;
    55da:	3301      	adds	r3, #1
		n++;
    55dc:	3001      	adds	r0, #1
	while (*s != '\0' && n < maxlen) {
    55de:	781a      	ldrb	r2, [r3, #0]
    55e0:	b10a      	cbz	r2, 55e6 <strnlen+0x12>
    55e2:	4288      	cmp	r0, r1
    55e4:	d3f9      	bcc.n	55da <strnlen+0x6>
	}

	return n;
}
    55e6:	4770      	bx	lr

000055e8 <memcpy>:
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    55e8:	ea80 0301 	eor.w	r3, r0, r1
    55ec:	f013 0f03 	tst.w	r3, #3
    55f0:	d001      	beq.n	55f6 <memcpy+0xe>
	unsigned char *d_byte = (unsigned char *)d;
    55f2:	4603      	mov	r3, r0
    55f4:	e023      	b.n	563e <memcpy+0x56>
    55f6:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    55f8:	f013 0f03 	tst.w	r3, #3
    55fc:	d00f      	beq.n	561e <memcpy+0x36>
			if (n == 0) {
    55fe:	b30a      	cbz	r2, 5644 <memcpy+0x5c>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    5600:	f811 cb01 	ldrb.w	ip, [r1], #1
    5604:	f803 cb01 	strb.w	ip, [r3], #1
			n--;
    5608:	3a01      	subs	r2, #1
    560a:	e7f5      	b.n	55f8 <memcpy+0x10>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    560c:	f811 cb01 	ldrb.w	ip, [r1], #1
    5610:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5614:	3a01      	subs	r2, #1
	while (n > 0) {
    5616:	2a00      	cmp	r2, #0
    5618:	d1f8      	bne.n	560c <memcpy+0x24>
	}

	return d;
}
    561a:	bc10      	pop	{r4}
    561c:	4770      	bx	lr
		while (n >= sizeof(mem_word_t)) {
    561e:	2a03      	cmp	r2, #3
    5620:	d90d      	bls.n	563e <memcpy+0x56>
{
    5622:	b410      	push	{r4}
			*(d_word++) = *(s_word++);
    5624:	f851 4b04 	ldr.w	r4, [r1], #4
    5628:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    562c:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    562e:	2a03      	cmp	r2, #3
    5630:	d8f8      	bhi.n	5624 <memcpy+0x3c>
    5632:	e7f0      	b.n	5616 <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    5634:	f811 cb01 	ldrb.w	ip, [r1], #1
    5638:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    563c:	3a01      	subs	r2, #1
	while (n > 0) {
    563e:	2a00      	cmp	r2, #0
    5640:	d1f8      	bne.n	5634 <memcpy+0x4c>
    5642:	4770      	bx	lr
}
    5644:	4770      	bx	lr

00005646 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    5646:	fa5f fc81 	uxtb.w	ip, r1
	unsigned char *d_byte = (unsigned char *)buf;
    564a:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    564c:	e002      	b.n	5654 <memset+0xe>
		if (n == 0) {
			return buf;
		}
		*(d_byte++) = c_byte;
    564e:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5652:	3a01      	subs	r2, #1
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    5654:	f013 0f03 	tst.w	r3, #3
    5658:	d002      	beq.n	5660 <memset+0x1a>
		if (n == 0) {
    565a:	2a00      	cmp	r2, #0
    565c:	d1f7      	bne.n	564e <memset+0x8>
    565e:	e00f      	b.n	5680 <memset+0x3a>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    5660:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    5662:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    5666:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    566a:	2a03      	cmp	r2, #3
    566c:	d906      	bls.n	567c <memset+0x36>
		*(d_word++) = c_word;
    566e:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    5672:	3a04      	subs	r2, #4
    5674:	e7f9      	b.n	566a <memset+0x24>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    5676:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    567a:	3a01      	subs	r2, #1
	while (n > 0) {
    567c:	2a00      	cmp	r2, #0
    567e:	d1fa      	bne.n	5676 <memset+0x30>
	}

	return buf;
}
    5680:	4770      	bx	lr

00005682 <_stdout_hook_default>:
}
    5682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5686:	4770      	bx	lr

00005688 <nrf_clock_is_running>:
    switch (domain)
    5688:	2903      	cmp	r1, #3
    568a:	d82f      	bhi.n	56ec <nrf_clock_is_running+0x64>
    568c:	e8df f001 	tbb	[pc, r1]
    5690:	291c0f02 	.word	0x291c0f02
            if (p_clk_src != NULL)
    5694:	b122      	cbz	r2, 56a0 <nrf_clock_is_running+0x18>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5696:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    569a:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    569e:	7013      	strb	r3, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    56a0:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    56a4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    56a8:	d122      	bne.n	56f0 <nrf_clock_is_running+0x68>
    return false;
    56aa:	2000      	movs	r0, #0
    56ac:	4770      	bx	lr
            if (p_clk_src != NULL)
    56ae:	b122      	cbz	r2, 56ba <nrf_clock_is_running+0x32>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    56b0:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    56b4:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    56b8:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    56ba:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    56be:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    56c2:	d117      	bne.n	56f4 <nrf_clock_is_running+0x6c>
    return false;
    56c4:	2000      	movs	r0, #0
    56c6:	4770      	bx	lr
            if (p_clk_src != NULL)
    56c8:	b122      	cbz	r2, 56d4 <nrf_clock_is_running+0x4c>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    56ca:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    56ce:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    56d2:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    56d4:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    56d8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    56dc:	d10c      	bne.n	56f8 <nrf_clock_is_running+0x70>
    return false;
    56de:	2000      	movs	r0, #0
    56e0:	4770      	bx	lr
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    56e2:	f8d0 0454 	ldr.w	r0, [r0, #1108]	; 0x454
    56e6:	f3c0 4000 	ubfx	r0, r0, #16, #1
    56ea:	4770      	bx	lr
    switch (domain)
    56ec:	2000      	movs	r0, #0
    56ee:	4770      	bx	lr
                return true;
    56f0:	2001      	movs	r0, #1
    56f2:	4770      	bx	lr
                return true;
    56f4:	2001      	movs	r0, #1
    56f6:	4770      	bx	lr
                return true;
    56f8:	2001      	movs	r0, #1
}
    56fa:	4770      	bx	lr

000056fc <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    56fc:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    56fe:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    5702:	0089      	lsls	r1, r1, #2
    5704:	3170      	adds	r1, #112	; 0x70
}
    5706:	4408      	add	r0, r1
    5708:	4770      	bx	lr

0000570a <get_sub_config>:
	const struct nrf_clock_control_config *config =
    570a:	6840      	ldr	r0, [r0, #4]
}
    570c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    5710:	4770      	bx	lr

00005712 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    5712:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    5714:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    5718:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    571c:	4770      	bx	lr

0000571e <get_status>:
{
    571e:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    5720:	b2c9      	uxtb	r1, r1
    5722:	f7ff ffeb 	bl	56fc <get_sub_data>
    5726:	6880      	ldr	r0, [r0, #8]
}
    5728:	f000 0007 	and.w	r0, r0, #7
    572c:	bd08      	pop	{r3, pc}

0000572e <set_off_state>:
	__asm__ volatile(
    572e:	f04f 0320 	mov.w	r3, #32
    5732:	f3ef 8211 	mrs	r2, BASEPRI
    5736:	f383 8812 	msr	BASEPRI_MAX, r3
    573a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    573e:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    5740:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    5744:	d001      	beq.n	574a <set_off_state+0x1c>
    5746:	428b      	cmp	r3, r1
    5748:	d107      	bne.n	575a <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    574a:	2301      	movs	r3, #1
    574c:	6003      	str	r3, [r0, #0]
	int err = 0;
    574e:	2000      	movs	r0, #0
	__asm__ volatile(
    5750:	f382 8811 	msr	BASEPRI, r2
    5754:	f3bf 8f6f 	isb	sy
}
    5758:	4770      	bx	lr
		err = -EPERM;
    575a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    575e:	e7f7      	b.n	5750 <set_off_state+0x22>

00005760 <set_starting_state>:
	__asm__ volatile(
    5760:	f04f 0320 	mov.w	r3, #32
    5764:	f3ef 8211 	mrs	r2, BASEPRI
    5768:	f383 8812 	msr	BASEPRI_MAX, r3
    576c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5770:	6803      	ldr	r3, [r0, #0]
    5772:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    5776:	f003 0307 	and.w	r3, r3, #7
    577a:	2b01      	cmp	r3, #1
    577c:	d008      	beq.n	5790 <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    577e:	458c      	cmp	ip, r1
    5780:	d009      	beq.n	5796 <set_starting_state+0x36>
		err = -EPERM;
    5782:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	__asm__ volatile(
    5786:	f382 8811 	msr	BASEPRI, r2
    578a:	f3bf 8f6f 	isb	sy
}
    578e:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    5790:	6001      	str	r1, [r0, #0]
	int err = 0;
    5792:	2000      	movs	r0, #0
    5794:	e7f7      	b.n	5786 <set_starting_state+0x26>
		err = -EALREADY;
    5796:	f06f 0077 	mvn.w	r0, #119	; 0x77
    579a:	e7f4      	b.n	5786 <set_starting_state+0x26>

0000579c <set_on_state>:
	__asm__ volatile(
    579c:	f04f 0320 	mov.w	r3, #32
    57a0:	f3ef 8211 	mrs	r2, BASEPRI
    57a4:	f383 8812 	msr	BASEPRI_MAX, r3
    57a8:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    57ac:	6803      	ldr	r3, [r0, #0]
    57ae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    57b2:	f043 0302 	orr.w	r3, r3, #2
    57b6:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    57b8:	f382 8811 	msr	BASEPRI, r2
    57bc:	f3bf 8f6f 	isb	sy
}
    57c0:	4770      	bx	lr

000057c2 <clkstarted_handle>:
{
    57c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57c4:	4606      	mov	r6, r0
    57c6:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    57c8:	f7ff ff98 	bl	56fc <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    57cc:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    57ce:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    57d0:	2300      	movs	r3, #0
    57d2:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    57d6:	f7ff ffe1 	bl	579c <set_on_state>
	if (callback) {
    57da:	b11d      	cbz	r5, 57e4 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    57dc:	463a      	mov	r2, r7
    57de:	4621      	mov	r1, r4
    57e0:	4630      	mov	r0, r6
    57e2:	47a8      	blx	r5
}
    57e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000057e6 <stop>:
{
    57e6:	b570      	push	{r4, r5, r6, lr}
    57e8:	4606      	mov	r6, r0
    57ea:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    57ec:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    57ee:	4621      	mov	r1, r4
    57f0:	f7ff ff84 	bl	56fc <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    57f4:	4629      	mov	r1, r5
    57f6:	3008      	adds	r0, #8
    57f8:	f7ff ff99 	bl	572e <set_off_state>
	if (err < 0) {
    57fc:	2800      	cmp	r0, #0
    57fe:	db06      	blt.n	580e <stop+0x28>
	get_sub_config(dev, type)->stop();
    5800:	4621      	mov	r1, r4
    5802:	4630      	mov	r0, r6
    5804:	f7ff ff81 	bl	570a <get_sub_config>
    5808:	6843      	ldr	r3, [r0, #4]
    580a:	4798      	blx	r3
	return 0;
    580c:	2000      	movs	r0, #0
}
    580e:	bd70      	pop	{r4, r5, r6, pc}

00005810 <api_stop>:
{
    5810:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    5812:	2280      	movs	r2, #128	; 0x80
    5814:	f7ff ffe7 	bl	57e6 <stop>
}
    5818:	bd08      	pop	{r3, pc}

0000581a <async_start>:
{
    581a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    581e:	4606      	mov	r6, r0
    5820:	4690      	mov	r8, r2
    5822:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5824:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5826:	4629      	mov	r1, r5
    5828:	f7ff ff68 	bl	56fc <get_sub_data>
    582c:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    582e:	9906      	ldr	r1, [sp, #24]
    5830:	3008      	adds	r0, #8
    5832:	f7ff ff95 	bl	5760 <set_starting_state>
	if (err < 0) {
    5836:	2800      	cmp	r0, #0
    5838:	db09      	blt.n	584e <async_start+0x34>
	subdata->cb = cb;
    583a:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    583e:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    5840:	4629      	mov	r1, r5
    5842:	4630      	mov	r0, r6
    5844:	f7ff ff61 	bl	570a <get_sub_config>
    5848:	6803      	ldr	r3, [r0, #0]
    584a:	4798      	blx	r3
	return 0;
    584c:	2000      	movs	r0, #0
}
    584e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005852 <api_start>:
{
    5852:	b510      	push	{r4, lr}
    5854:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    5856:	2480      	movs	r4, #128	; 0x80
    5858:	9400      	str	r4, [sp, #0]
    585a:	f7ff ffde 	bl	581a <async_start>
}
    585e:	b002      	add	sp, #8
    5860:	bd10      	pop	{r4, pc}

00005862 <onoff_started_callback>:
{
    5862:	b510      	push	{r4, lr}
    5864:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    5866:	b2c9      	uxtb	r1, r1
    5868:	f7ff ff53 	bl	5712 <get_onoff_manager>
	notify(mgr, 0);
    586c:	2100      	movs	r1, #0
    586e:	47a0      	blx	r4
}
    5870:	bd10      	pop	{r4, pc}

00005872 <hfclk_start>:
{
    5872:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    5874:	2001      	movs	r0, #1
    5876:	f000 fcf3 	bl	6260 <nrfx_clock_start>
}
    587a:	bd08      	pop	{r3, pc}

0000587c <hfclkaudio_start>:
{
    587c:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    587e:	2003      	movs	r0, #3
    5880:	f000 fcee 	bl	6260 <nrfx_clock_start>
}
    5884:	bd08      	pop	{r3, pc}

00005886 <hfclk192m_start>:
{
    5886:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    5888:	2002      	movs	r0, #2
    588a:	f000 fce9 	bl	6260 <nrfx_clock_start>
}
    588e:	bd08      	pop	{r3, pc}

00005890 <lfclk_start>:
{
    5890:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    5892:	2000      	movs	r0, #0
    5894:	f000 fce4 	bl	6260 <nrfx_clock_start>
}
    5898:	bd08      	pop	{r3, pc}

0000589a <hfclk_stop>:
{
    589a:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    589c:	2001      	movs	r0, #1
    589e:	f000 fd54 	bl	634a <nrfx_clock_stop>
}
    58a2:	bd08      	pop	{r3, pc}

000058a4 <hfclkaudio_stop>:
{
    58a4:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    58a6:	2003      	movs	r0, #3
    58a8:	f000 fd4f 	bl	634a <nrfx_clock_stop>
}
    58ac:	bd08      	pop	{r3, pc}

000058ae <hfclk192m_stop>:
{
    58ae:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    58b0:	2002      	movs	r0, #2
    58b2:	f000 fd4a 	bl	634a <nrfx_clock_stop>
}
    58b6:	bd08      	pop	{r3, pc}

000058b8 <lfclk_stop>:
{
    58b8:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    58ba:	2000      	movs	r0, #0
    58bc:	f000 fd45 	bl	634a <nrfx_clock_stop>
}
    58c0:	bd08      	pop	{r3, pc}

000058c2 <k_msleep>:
{
    58c2:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    58c4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    58c8:	17c1      	asrs	r1, r0, #31
    58ca:	03c9      	lsls	r1, r1, #15
    58cc:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    58d0:	03c0      	lsls	r0, r0, #15
    58d2:	f240 33e7 	movw	r3, #999	; 0x3e7
    58d6:	18c0      	adds	r0, r0, r3
    58d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    58dc:	f04f 0300 	mov.w	r3, #0
    58e0:	f141 0100 	adc.w	r1, r1, #0
    58e4:	f7fa fc36 	bl	154 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    58e8:	f7fe fda4 	bl	4434 <z_impl_k_sleep>
}
    58ec:	bd08      	pop	{r3, pc}

000058ee <blocking_start_callback>:
{
    58ee:	b508      	push	{r3, lr}
    58f0:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    58f2:	f7fe f9cf 	bl	3c94 <z_impl_k_sem_give>
}
    58f6:	bd08      	pop	{r3, pc}

000058f8 <sys_slist_remove>:
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    58f8:	460b      	mov	r3, r1
    58fa:	b139      	cbz	r1, 590c <sys_slist_remove+0x14>
	return node->next;
    58fc:	6811      	ldr	r1, [r2, #0]
	parent->next = child;
    58fe:	6019      	str	r1, [r3, #0]
	return list->tail;
    5900:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    5902:	428a      	cmp	r2, r1
    5904:	d009      	beq.n	591a <sys_slist_remove+0x22>
	parent->next = child;
    5906:	2300      	movs	r3, #0
    5908:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    590a:	4770      	bx	lr
	return node->next;
    590c:	6813      	ldr	r3, [r2, #0]
	list->head = node;
    590e:	6003      	str	r3, [r0, #0]
	return list->tail;
    5910:	6841      	ldr	r1, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    5912:	428a      	cmp	r2, r1
    5914:	d1f7      	bne.n	5906 <sys_slist_remove+0xe>
	list->tail = node;
    5916:	6043      	str	r3, [r0, #4]
}
    5918:	e7f5      	b.n	5906 <sys_slist_remove+0xe>
	list->tail = node;
    591a:	6043      	str	r3, [r0, #4]
}
    591c:	e7f3      	b.n	5906 <sys_slist_remove+0xe>

0000591e <sys_slist_find_and_remove>:
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    591e:	b508      	push	{r3, lr}
    5920:	460a      	mov	r2, r1
	return list->head;
    5922:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5924:	2100      	movs	r1, #0
    5926:	e001      	b.n	592c <sys_slist_find_and_remove+0xe>
    5928:	4619      	mov	r1, r3
    592a:	681b      	ldr	r3, [r3, #0]
    592c:	b12b      	cbz	r3, 593a <sys_slist_find_and_remove+0x1c>
    592e:	4293      	cmp	r3, r2
    5930:	d1fa      	bne.n	5928 <sys_slist_find_and_remove+0xa>
    5932:	f7ff ffe1 	bl	58f8 <sys_slist_remove>
    5936:	2001      	movs	r0, #1
    5938:	e000      	b.n	593c <sys_slist_find_and_remove+0x1e>
    593a:	2000      	movs	r0, #0
    593c:	bd08      	pop	{r3, pc}

0000593e <gpio_manage_callback>:
 * @return 0 on success, negative errno otherwise.
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
    593e:	b570      	push	{r4, r5, r6, lr}
    5940:	4604      	mov	r4, r0
    5942:	460d      	mov	r5, r1
    5944:	4616      	mov	r6, r2
	return list->head;
    5946:	6803      	ldr	r3, [r0, #0]
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    5948:	b133      	cbz	r3, 5958 <gpio_manage_callback+0x1a>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    594a:	f7ff ffe8 	bl	591e <sys_slist_find_and_remove>
    594e:	b970      	cbnz	r0, 596e <gpio_manage_callback+0x30>
			if (!set) {
    5950:	b91e      	cbnz	r6, 595a <gpio_manage_callback+0x1c>
				return -EINVAL;
    5952:	f06f 0015 	mvn.w	r0, #21
    5956:	e006      	b.n	5966 <gpio_manage_callback+0x28>
			}
		}
	} else if (!set) {
    5958:	b132      	cbz	r2, 5968 <gpio_manage_callback+0x2a>
    595a:	6823      	ldr	r3, [r4, #0]
	parent->next = child;
    595c:	602b      	str	r3, [r5, #0]
	list->head = node;
    595e:	6025      	str	r5, [r4, #0]
	return list->tail;
    5960:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_PREPEND(slist, snode)
    5962:	b143      	cbz	r3, 5976 <gpio_manage_callback+0x38>

	if (set) {
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    5964:	2000      	movs	r0, #0
}
    5966:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    5968:	f06f 0015 	mvn.w	r0, #21
    596c:	e7fb      	b.n	5966 <gpio_manage_callback+0x28>
	if (set) {
    596e:	2e00      	cmp	r6, #0
    5970:	d1f3      	bne.n	595a <gpio_manage_callback+0x1c>
	return 0;
    5972:	2000      	movs	r0, #0
    5974:	e7f7      	b.n	5966 <gpio_manage_callback+0x28>
	list->tail = node;
    5976:	6065      	str	r5, [r4, #4]
    5978:	2000      	movs	r0, #0
}
    597a:	e7f4      	b.n	5966 <gpio_manage_callback+0x28>

0000597c <gpio_fire_callbacks>:
 * @param pins The actual pin mask that triggered the interrupt
 */
static inline void gpio_fire_callbacks(sys_slist_t *list,
					const struct device *port,
					uint32_t pins)
{
    597c:	b570      	push	{r4, r5, r6, lr}
    597e:	460e      	mov	r6, r1
    5980:	4615      	mov	r5, r2
	return list->head;
    5982:	6801      	ldr	r1, [r0, #0]
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5984:	b121      	cbz	r1, 5990 <gpio_fire_callbacks+0x14>
	return node->next;
    5986:	680c      	ldr	r4, [r1, #0]
    5988:	b13c      	cbz	r4, 599a <gpio_fire_callbacks+0x1e>
Z_GENLIST_PEEK_NEXT(slist, snode)
    598a:	b931      	cbnz	r1, 599a <gpio_fire_callbacks+0x1e>
    598c:	460c      	mov	r4, r1
    598e:	e004      	b.n	599a <gpio_fire_callbacks+0x1e>
    5990:	460c      	mov	r4, r1
    5992:	e002      	b.n	599a <gpio_fire_callbacks+0x1e>
    5994:	4623      	mov	r3, r4
    5996:	4621      	mov	r1, r4
    5998:	461c      	mov	r4, r3
    599a:	b171      	cbz	r1, 59ba <gpio_fire_callbacks+0x3e>
		if (cb->pin_mask & pins) {
    599c:	688a      	ldr	r2, [r1, #8]
    599e:	402a      	ands	r2, r5
    59a0:	d002      	beq.n	59a8 <gpio_fire_callbacks+0x2c>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    59a2:	684b      	ldr	r3, [r1, #4]
    59a4:	4630      	mov	r0, r6
    59a6:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    59a8:	2c00      	cmp	r4, #0
    59aa:	d0f3      	beq.n	5994 <gpio_fire_callbacks+0x18>
	return node->next;
    59ac:	6823      	ldr	r3, [r4, #0]
    59ae:	2b00      	cmp	r3, #0
    59b0:	d0f1      	beq.n	5996 <gpio_fire_callbacks+0x1a>
Z_GENLIST_PEEK_NEXT(slist, snode)
    59b2:	2c00      	cmp	r4, #0
    59b4:	d1ef      	bne.n	5996 <gpio_fire_callbacks+0x1a>
    59b6:	4623      	mov	r3, r4
    59b8:	e7ed      	b.n	5996 <gpio_fire_callbacks+0x1a>
		}
	}
}
    59ba:	bd70      	pop	{r4, r5, r6, pc}

000059bc <get_drive>:
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    59bc:	f020 00f9 	bic.w	r0, r0, #249	; 0xf9
    59c0:	0580      	lsls	r0, r0, #22
    59c2:	0d80      	lsrs	r0, r0, #22
    59c4:	f5b0 7f83 	cmp.w	r0, #262	; 0x106
    59c8:	d033      	beq.n	5a32 <get_drive+0x76>
    59ca:	d816      	bhi.n	59fa <get_drive+0x3e>
    59cc:	2806      	cmp	r0, #6
    59ce:	d02c      	beq.n	5a2a <get_drive+0x6e>
    59d0:	d906      	bls.n	59e0 <get_drive+0x24>
    59d2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    59d6:	d10d      	bne.n	59f4 <get_drive+0x38>
		*drive = NRF_GPIO_PIN_H0S1;
    59d8:	2301      	movs	r3, #1
    59da:	700b      	strb	r3, [r1, #0]
	return 0;
    59dc:	2000      	movs	r0, #0
		break;
    59de:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    59e0:	b300      	cbz	r0, 5a24 <get_drive+0x68>
    59e2:	2802      	cmp	r0, #2
    59e4:	d103      	bne.n	59ee <get_drive+0x32>
		*drive = NRF_GPIO_PIN_D0S1;
    59e6:	2304      	movs	r3, #4
    59e8:	700b      	strb	r3, [r1, #0]
	return 0;
    59ea:	2000      	movs	r0, #0
		break;
    59ec:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    59ee:	f06f 0015 	mvn.w	r0, #21
    59f2:	4770      	bx	lr
    59f4:	f06f 0015 	mvn.w	r0, #21
    59f8:	4770      	bx	lr
    59fa:	f240 2302 	movw	r3, #514	; 0x202
    59fe:	4298      	cmp	r0, r3
    5a00:	d01b      	beq.n	5a3a <get_drive+0x7e>
    5a02:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
    5a06:	d103      	bne.n	5a10 <get_drive+0x54>
		*drive = NRF_GPIO_PIN_H0H1;
    5a08:	2303      	movs	r3, #3
    5a0a:	700b      	strb	r3, [r1, #0]
	return 0;
    5a0c:	2000      	movs	r0, #0
		break;
    5a0e:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    5a10:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    5a14:	d103      	bne.n	5a1e <get_drive+0x62>
		*drive = NRF_GPIO_PIN_S0H1;
    5a16:	2302      	movs	r3, #2
    5a18:	700b      	strb	r3, [r1, #0]
	return 0;
    5a1a:	2000      	movs	r0, #0
		break;
    5a1c:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    5a1e:	f06f 0015 	mvn.w	r0, #21
    5a22:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    5a24:	2000      	movs	r0, #0
    5a26:	7008      	strb	r0, [r1, #0]
		break;
    5a28:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    5a2a:	2306      	movs	r3, #6
    5a2c:	700b      	strb	r3, [r1, #0]
	return 0;
    5a2e:	2000      	movs	r0, #0
		break;
    5a30:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    5a32:	2307      	movs	r3, #7
    5a34:	700b      	strb	r3, [r1, #0]
	return 0;
    5a36:	2000      	movs	r0, #0
		break;
    5a38:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    5a3a:	2305      	movs	r3, #5
    5a3c:	700b      	strb	r3, [r1, #0]
	return 0;
    5a3e:	2000      	movs	r0, #0
}
    5a40:	4770      	bx	lr

00005a42 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    5a42:	f010 0f10 	tst.w	r0, #16
    5a46:	d104      	bne.n	5a52 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    5a48:	f010 0f20 	tst.w	r0, #32
    5a4c:	d103      	bne.n	5a56 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    5a4e:	2000      	movs	r0, #0
    5a50:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    5a52:	2003      	movs	r0, #3
    5a54:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    5a56:	2001      	movs	r0, #1
}
    5a58:	4770      	bx	lr

00005a5a <gpio_nrfx_port_get_raw>:
	return port->config;
    5a5a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a5c:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    5a5e:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    5a60:	600b      	str	r3, [r1, #0]
}
    5a62:	2000      	movs	r0, #0
    5a64:	4770      	bx	lr

00005a66 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    5a66:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a68:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    5a6a:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    5a6e:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    5a72:	6098      	str	r0, [r3, #8]
    p_reg->OUTCLR = clr_mask;
    5a74:	60d9      	str	r1, [r3, #12]
}
    5a76:	2000      	movs	r0, #0
    5a78:	4770      	bx	lr

00005a7a <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    5a7a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a7c:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    5a7e:	6099      	str	r1, [r3, #8]
}
    5a80:	2000      	movs	r0, #0
    5a82:	4770      	bx	lr

00005a84 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    5a84:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a86:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    5a88:	60d9      	str	r1, [r3, #12]
}
    5a8a:	2000      	movs	r0, #0
    5a8c:	4770      	bx	lr

00005a8e <gpio_nrfx_port_toggle_bits>:
	return port->config;
    5a8e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a90:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5a92:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
    5a94:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    5a98:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    5a9a:	6090      	str	r0, [r2, #8]
    p_reg->OUTCLR = clr_mask;
    5a9c:	60d3      	str	r3, [r2, #12]
}
    5a9e:	2000      	movs	r0, #0
    5aa0:	4770      	bx	lr

00005aa2 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    5aa2:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    5aa6:	d007      	beq.n	5ab8 <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    5aa8:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    5aac:	d00d      	beq.n	5aca <get_trigger+0x28>
    5aae:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5ab2:	d008      	beq.n	5ac6 <get_trigger+0x24>
    5ab4:	2001      	movs	r0, #1
}
    5ab6:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    5ab8:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5abc:	d001      	beq.n	5ac2 <get_trigger+0x20>
    5abe:	2005      	movs	r0, #5
    5ac0:	4770      	bx	lr
    5ac2:	2004      	movs	r0, #4
    5ac4:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    5ac6:	2002      	movs	r0, #2
    5ac8:	4770      	bx	lr
    5aca:	2003      	movs	r0, #3
    5acc:	4770      	bx	lr

00005ace <gpio_nrfx_manage_callback>:
{
    5ace:	b508      	push	{r3, lr}
	return port->data;
    5ad0:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5ad2:	3004      	adds	r0, #4
    5ad4:	f7ff ff33 	bl	593e <gpio_manage_callback>
}
    5ad8:	bd08      	pop	{r3, pc}

00005ada <nrfx_gpio_handler>:
{
    5ada:	b510      	push	{r4, lr}
    *p_pin = pin_number & 0x1F;
    5adc:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    5ae0:	0940      	lsrs	r0, r0, #5
    5ae2:	f7fc fa09 	bl	1ef8 <get_dev>
	if (port == NULL) {
    5ae6:	b130      	cbz	r0, 5af6 <nrfx_gpio_handler+0x1c>
    5ae8:	4601      	mov	r1, r0
	return port->data;
    5aea:	6900      	ldr	r0, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    5aec:	2201      	movs	r2, #1
    5aee:	40a2      	lsls	r2, r4
    5af0:	3004      	adds	r0, #4
    5af2:	f7ff ff43 	bl	597c <gpio_fire_callbacks>
}
    5af6:	bd10      	pop	{r4, pc}

00005af8 <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    5af8:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5afa:	681a      	ldr	r2, [r3, #0]
	__asm__ volatile(
    5afc:	f04f 0120 	mov.w	r1, #32
    5b00:	f3ef 8311 	mrs	r3, BASEPRI
    5b04:	f381 8812 	msr	BASEPRI_MAX, r1
    5b08:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5b0c:	f8d2 1120 	ldr.w	r1, [r2, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5b10:	b131      	cbz	r1, 5b20 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b12:	2100      	movs	r1, #0
    5b14:	f8c2 1120 	str.w	r1, [r2, #288]	; 0x120
    5b18:	f8d2 1120 	ldr.w	r1, [r2, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b1c:	2101      	movs	r1, #1
    5b1e:	60d1      	str	r1, [r2, #12]
	__asm__ volatile(
    5b20:	f383 8811 	msr	BASEPRI, r3
    5b24:	f3bf 8f6f 	isb	sy
}
    5b28:	4770      	bx	lr

00005b2a <uarte_nrfx_isr_int>:
{
    5b2a:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    5b2c:	6845      	ldr	r5, [r0, #4]
	return config->uarte_regs;
    5b2e:	682c      	ldr	r4, [r5, #0]
    return p_reg->INTENSET & mask;
    5b30:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    5b34:	f413 7f80 	tst.w	r3, #256	; 0x100
    5b38:	d002      	beq.n	5b40 <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5b3a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
    5b3e:	b9d3      	cbnz	r3, 5b76 <uarte_nrfx_isr_int+0x4c>
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5b40:	686b      	ldr	r3, [r5, #4]
    5b42:	f013 0f10 	tst.w	r3, #16
    5b46:	d015      	beq.n	5b74 <uarte_nrfx_isr_int+0x4a>
	__asm__ volatile(
    5b48:	f04f 0220 	mov.w	r2, #32
    5b4c:	f3ef 8311 	mrs	r3, BASEPRI
    5b50:	f382 8812 	msr	BASEPRI_MAX, r2
    5b54:	f3bf 8f6f 	isb	sy
    5b58:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    5b5c:	b112      	cbz	r2, 5b64 <uarte_nrfx_isr_int+0x3a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5b5e:	2200      	movs	r2, #0
    5b60:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    5b64:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    5b68:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
	__asm__ volatile(
    5b6c:	f383 8811 	msr	BASEPRI, r3
    5b70:	f3bf 8f6f 	isb	sy
}
    5b74:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    5b76:	f7ff ffbf 	bl	5af8 <endtx_isr>
    5b7a:	e7e1      	b.n	5b40 <uarte_nrfx_isr_int+0x16>

00005b7c <uarte_nrfx_configure>:
{
    5b7c:	b570      	push	{r4, r5, r6, lr}
    5b7e:	b082      	sub	sp, #8
    5b80:	4605      	mov	r5, r0
    5b82:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    5b84:	6906      	ldr	r6, [r0, #16]
	switch (cfg->stop_bits) {
    5b86:	794b      	ldrb	r3, [r1, #5]
    5b88:	2b01      	cmp	r3, #1
    5b8a:	d006      	beq.n	5b9a <uarte_nrfx_configure+0x1e>
    5b8c:	2b03      	cmp	r3, #3
    5b8e:	d011      	beq.n	5bb4 <uarte_nrfx_configure+0x38>
    5b90:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
    5b94:	4610      	mov	r0, r2
    5b96:	b002      	add	sp, #8
    5b98:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    5b9a:	2300      	movs	r3, #0
    5b9c:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    5ba0:	79a3      	ldrb	r3, [r4, #6]
    5ba2:	2b03      	cmp	r3, #3
    5ba4:	d146      	bne.n	5c34 <uarte_nrfx_configure+0xb8>
	switch (cfg->flow_ctrl) {
    5ba6:	79e3      	ldrb	r3, [r4, #7]
    5ba8:	b143      	cbz	r3, 5bbc <uarte_nrfx_configure+0x40>
    5baa:	2b01      	cmp	r3, #1
    5bac:	d015      	beq.n	5bda <uarte_nrfx_configure+0x5e>
    5bae:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5bb2:	e7ef      	b.n	5b94 <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5bb4:	2310      	movs	r3, #16
    5bb6:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
    5bba:	e7f1      	b.n	5ba0 <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    5bbc:	2300      	movs	r3, #0
    5bbe:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    5bc2:	2300      	movs	r3, #0
    5bc4:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
    5bc8:	7923      	ldrb	r3, [r4, #4]
    5bca:	2b01      	cmp	r3, #1
    5bcc:	d02a      	beq.n	5c24 <uarte_nrfx_configure+0xa8>
    5bce:	2b02      	cmp	r3, #2
    5bd0:	d024      	beq.n	5c1c <uarte_nrfx_configure+0xa0>
    5bd2:	b133      	cbz	r3, 5be2 <uarte_nrfx_configure+0x66>
    5bd4:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5bd8:	e7dc      	b.n	5b94 <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    5bda:	2301      	movs	r3, #1
    5bdc:	f88d 3000 	strb.w	r3, [sp]
		break;
    5be0:	e7ef      	b.n	5bc2 <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5be2:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    5be6:	6821      	ldr	r1, [r4, #0]
    5be8:	4628      	mov	r0, r5
    5bea:	f7fc fa9b 	bl	2124 <baudrate_set>
    5bee:	4602      	mov	r2, r0
    5bf0:	bb18      	cbnz	r0, 5c3a <uarte_nrfx_configure+0xbe>
	const struct uarte_nrfx_config *config = dev->config;
    5bf2:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    5bf4:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5bf6:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
    5bfa:	f89d 0002 	ldrb.w	r0, [sp, #2]
    5bfe:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
    5c00:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    5c04:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
    5c06:	f89d 0000 	ldrb.w	r0, [sp]
    5c0a:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5c0c:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	data->uart_config = *cfg;
    5c10:	3604      	adds	r6, #4
    5c12:	e894 0003 	ldmia.w	r4, {r0, r1}
    5c16:	e886 0003 	stmia.w	r6, {r0, r1}
	return 0;
    5c1a:	e7bb      	b.n	5b94 <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5c1c:	230e      	movs	r3, #14
    5c1e:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
    5c22:	e7e0      	b.n	5be6 <uarte_nrfx_configure+0x6a>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5c24:	230e      	movs	r3, #14
    5c26:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    5c2a:	f44f 7380 	mov.w	r3, #256	; 0x100
    5c2e:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
    5c32:	e7d8      	b.n	5be6 <uarte_nrfx_configure+0x6a>
		return -ENOTSUP;
    5c34:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5c38:	e7ac      	b.n	5b94 <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    5c3a:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5c3e:	e7a9      	b.n	5b94 <uarte_nrfx_configure+0x18>

00005c40 <uarte_nrfx_config_get>:
{
    5c40:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    5c42:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    5c44:	3304      	adds	r3, #4
    5c46:	e893 0003 	ldmia.w	r3, {r0, r1}
    5c4a:	e882 0003 	stmia.w	r2, {r0, r1}
}
    5c4e:	2000      	movs	r0, #0
    5c50:	4770      	bx	lr

00005c52 <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    5c52:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c54:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5c56:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5c5a:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5c5e:	4770      	bx	lr

00005c60 <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    5c60:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c62:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5c64:	685b      	ldr	r3, [r3, #4]
    5c66:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5c6a:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5c6e:	b929      	cbnz	r1, 5c7c <is_tx_ready+0x1c>
    5c70:	b933      	cbnz	r3, 5c80 <is_tx_ready+0x20>
    5c72:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    5c76:	b92b      	cbnz	r3, 5c84 <is_tx_ready+0x24>
    5c78:	2000      	movs	r0, #0
    5c7a:	4770      	bx	lr
    5c7c:	2001      	movs	r0, #1
    5c7e:	4770      	bx	lr
    5c80:	2000      	movs	r0, #0
    5c82:	4770      	bx	lr
    5c84:	2001      	movs	r0, #1
}
    5c86:	4770      	bx	lr

00005c88 <uarte_enable>:
	const struct uarte_nrfx_config *config = dev->config;
    5c88:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c8a:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5c8c:	2208      	movs	r2, #8
    5c8e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    5c92:	4770      	bx	lr

00005c94 <tx_start>:
{
    5c94:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    5c96:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5c98:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5c9a:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5c9e:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5ca2:	2200      	movs	r2, #0
    5ca4:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    5ca8:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    5cac:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    5cb0:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5cb4:	685b      	ldr	r3, [r3, #4]
    5cb6:	f013 0f10 	tst.w	r3, #16
    5cba:	d102      	bne.n	5cc2 <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5cbc:	2301      	movs	r3, #1
    5cbe:	60a3      	str	r3, [r4, #8]
}
    5cc0:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    5cc2:	2101      	movs	r1, #1
    5cc4:	f7ff ffe0 	bl	5c88 <uarte_enable>
    p_reg->INTENSET = mask;
    5cc8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5ccc:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    5cd0:	e7f4      	b.n	5cbc <tx_start+0x28>

00005cd2 <uarte_nrfx_poll_in>:
{
    5cd2:	b410      	push	{r4}
	const struct uarte_nrfx_data *data = dev->data;
    5cd4:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    5cd6:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5cd8:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5cda:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5cde:	b15a      	cbz	r2, 5cf8 <uarte_nrfx_poll_in+0x26>
	*c = *data->rx_data;
    5ce0:	6962      	ldr	r2, [r4, #20]
    5ce2:	7812      	ldrb	r2, [r2, #0]
    5ce4:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5ce6:	2000      	movs	r0, #0
    5ce8:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    5cec:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5cf0:	2201      	movs	r2, #1
    5cf2:	601a      	str	r2, [r3, #0]
}
    5cf4:	bc10      	pop	{r4}
    5cf6:	4770      	bx	lr
		return -1;
    5cf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5cfc:	e7fa      	b.n	5cf4 <uarte_nrfx_poll_in+0x22>

00005cfe <k_msleep>:
{
    5cfe:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    5d00:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    5d04:	17c1      	asrs	r1, r0, #31
    5d06:	03c9      	lsls	r1, r1, #15
    5d08:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    5d0c:	03c0      	lsls	r0, r0, #15
    5d0e:	f240 33e7 	movw	r3, #999	; 0x3e7
    5d12:	18c0      	adds	r0, r0, r3
    5d14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5d18:	f04f 0300 	mov.w	r3, #0
    5d1c:	f141 0100 	adc.w	r1, r1, #0
    5d20:	f7fa fa18 	bl	154 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    5d24:	f7fe fb86 	bl	4434 <z_impl_k_sleep>
}
    5d28:	bd08      	pop	{r3, pc}

00005d2a <wait_tx_ready>:
{
    5d2a:	b570      	push	{r4, r5, r6, lr}
    5d2c:	4606      	mov	r6, r0
    5d2e:	e013      	b.n	5d58 <wait_tx_ready+0x2e>
		if (res) {
    5d30:	b17d      	cbz	r5, 5d52 <wait_tx_ready+0x28>
	__asm__ volatile(
    5d32:	f04f 0320 	mov.w	r3, #32
    5d36:	f3ef 8411 	mrs	r4, BASEPRI
    5d3a:	f383 8812 	msr	BASEPRI_MAX, r3
    5d3e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    5d42:	4630      	mov	r0, r6
    5d44:	f7ff ff8c 	bl	5c60 <is_tx_ready>
    5d48:	b998      	cbnz	r0, 5d72 <wait_tx_ready+0x48>
	__asm__ volatile(
    5d4a:	f384 8811 	msr	BASEPRI, r4
    5d4e:	f3bf 8f6f 	isb	sy
			k_msleep(1);
    5d52:	2001      	movs	r0, #1
    5d54:	f7ff ffd3 	bl	5cfe <k_msleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    5d58:	2464      	movs	r4, #100	; 0x64
    5d5a:	4630      	mov	r0, r6
    5d5c:	f7ff ff80 	bl	5c60 <is_tx_ready>
    5d60:	4605      	mov	r5, r0
    5d62:	2800      	cmp	r0, #0
    5d64:	d1e4      	bne.n	5d30 <wait_tx_ready+0x6>
    5d66:	2001      	movs	r0, #1
    5d68:	f000 f9af 	bl	60ca <nrfx_busy_wait>
    5d6c:	3c01      	subs	r4, #1
    5d6e:	d1f4      	bne.n	5d5a <wait_tx_ready+0x30>
    5d70:	e7de      	b.n	5d30 <wait_tx_ready+0x6>
}
    5d72:	4620      	mov	r0, r4
    5d74:	bd70      	pop	{r4, r5, r6, pc}

00005d76 <pinctrl_apply_state>:
 * @retval -ENOENT If given state id does not exist.
 * @retval -errno Negative errno for other failures.
 */
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
				      uint8_t id)
{
    5d76:	b510      	push	{r4, lr}
    5d78:	b082      	sub	sp, #8
    5d7a:	4604      	mov	r4, r0
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    5d7c:	aa01      	add	r2, sp, #4
    5d7e:	f000 f8e1 	bl	5f44 <pinctrl_lookup_state>
	if (ret < 0) {
    5d82:	2800      	cmp	r0, #0
    5d84:	db05      	blt.n	5d92 <pinctrl_apply_state+0x1c>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    5d86:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    5d88:	6822      	ldr	r2, [r4, #0]
    5d8a:	7919      	ldrb	r1, [r3, #4]
    5d8c:	6818      	ldr	r0, [r3, #0]
    5d8e:	f7fc fd39 	bl	2804 <pinctrl_configure_pins>
}
    5d92:	b002      	add	sp, #8
    5d94:	bd10      	pop	{r4, pc}

00005d96 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    5d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5d9a:	4604      	mov	r4, r0
	const struct uarte_nrfx_config *config = dev->config;
    5d9c:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    5d9e:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    5da0:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5da4:	2100      	movs	r1, #0
    5da6:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    5daa:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    5dae:	68f8      	ldr	r0, [r7, #12]
    5db0:	f7ff ffe1 	bl	5d76 <pinctrl_apply_state>
	if (err < 0) {
    5db4:	1e05      	subs	r5, r0, #0
    5db6:	db35      	blt.n	5e24 <uarte_instance_init+0x8e>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    5db8:	f108 0104 	add.w	r1, r8, #4
    5dbc:	4620      	mov	r0, r4
    5dbe:	f7ff fedd 	bl	5b7c <uarte_nrfx_configure>
	if (err) {
    5dc2:	4605      	mov	r5, r0
    5dc4:	bb70      	cbnz	r0, 5e24 <uarte_instance_init+0x8e>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5dc6:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    5dc8:	f013 0f02 	tst.w	r3, #2
    5dcc:	d12d      	bne.n	5e2a <uarte_instance_init+0x94>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5dce:	2308      	movs	r3, #8
    5dd0:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    5dd4:	7a3b      	ldrb	r3, [r7, #8]
    5dd6:	b95b      	cbnz	r3, 5df0 <uarte_instance_init+0x5a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dd8:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    5ddc:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, data->rx_data, 1);
    5de0:	f8d8 3014 	ldr.w	r3, [r8, #20]

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5de4:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    5de8:	2301      	movs	r3, #1
    5dea:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5dee:	6033      	str	r3, [r6, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    5df0:	687b      	ldr	r3, [r7, #4]
    5df2:	f013 0f02 	tst.w	r3, #2
    5df6:	d103      	bne.n	5e00 <uarte_instance_init+0x6a>
    p_reg->INTENSET = mask;
    5df8:	f44f 7380 	mov.w	r3, #256	; 0x100
    5dfc:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5e00:	687b      	ldr	r3, [r7, #4]
    5e02:	f013 0f10 	tst.w	r3, #16
    5e06:	d003      	beq.n	5e10 <uarte_instance_init+0x7a>
    5e08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5e0c:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, data->char_out, 0);
    5e10:	f8d8 3010 	ldr.w	r3, [r8, #16]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5e14:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5e18:	2300      	movs	r3, #0
    5e1a:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e1e:	2301      	movs	r3, #1
    5e20:	60b3      	str	r3, [r6, #8]
    5e22:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    5e24:	4628      	mov	r0, r5
    5e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    5e2a:	4641      	mov	r1, r8
    5e2c:	4630      	mov	r0, r6
    5e2e:	f7fc fa4f 	bl	22d0 <endtx_stoptx_ppi_init>
		if (err < 0) {
    5e32:	2800      	cmp	r0, #0
    5e34:	dacb      	bge.n	5dce <uarte_instance_init+0x38>
			return err;
    5e36:	4605      	mov	r5, r0
    5e38:	e7f4      	b.n	5e24 <uarte_instance_init+0x8e>

00005e3a <uarte_0_init>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(UARTE(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    5e3a:	b510      	push	{r4, lr}
    5e3c:	4604      	mov	r4, r0
    5e3e:	2200      	movs	r2, #0
    5e40:	2101      	movs	r1, #1
    5e42:	2008      	movs	r0, #8
    5e44:	f7ff faee 	bl	5424 <z_arm_irq_priority_set>
    5e48:	2008      	movs	r0, #8
    5e4a:	f7ff fae6 	bl	541a <arch_irq_enable>
    5e4e:	2100      	movs	r1, #0
    5e50:	4620      	mov	r0, r4
    5e52:	f7ff ffa0 	bl	5d96 <uarte_instance_init>
    5e56:	bd10      	pop	{r4, pc}

00005e58 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    5e58:	4770      	bx	lr

00005e5a <counter_sub>:
	return (a - b) & COUNTER_MAX;
    5e5a:	1a40      	subs	r0, r0, r1
}
    5e5c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5e60:	4770      	bx	lr

00005e62 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5e62:	f100 0350 	add.w	r3, r0, #80	; 0x50
    5e66:	009b      	lsls	r3, r3, #2
    5e68:	b29b      	uxth	r3, r3
    5e6a:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5e6e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    5e72:	2200      	movs	r2, #0
    5e74:	601a      	str	r2, [r3, #0]
    5e76:	681b      	ldr	r3, [r3, #0]
}
    5e78:	4770      	bx	lr

00005e7a <absolute_time_to_cc>:
}
    5e7a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5e7e:	4770      	bx	lr

00005e80 <full_int_lock>:
	__asm__ volatile(
    5e80:	f04f 0320 	mov.w	r3, #32
    5e84:	f3ef 8011 	mrs	r0, BASEPRI
    5e88:	f383 8812 	msr	BASEPRI_MAX, r3
    5e8c:	f3bf 8f6f 	isb	sy
}
    5e90:	4770      	bx	lr

00005e92 <full_int_unlock>:
	__asm__ volatile(
    5e92:	f380 8811 	msr	BASEPRI, r0
    5e96:	f3bf 8f6f 	isb	sy
}
    5e9a:	4770      	bx	lr

00005e9c <set_absolute_alarm>:
{
    5e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e9e:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    5ea0:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    5ea4:	f7fc fa3e 	bl	2324 <get_comparator>
    5ea8:	4607      	mov	r7, r0
    5eaa:	e019      	b.n	5ee0 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    5eac:	2013      	movs	r0, #19
    5eae:	f000 fd0f 	bl	68d0 <z_impl_k_busy_wait>
}
    5eb2:	e022      	b.n	5efa <set_absolute_alarm+0x5e>
		event_clear(chan);
    5eb4:	4630      	mov	r0, r6
    5eb6:	f7ff ffd4 	bl	5e62 <event_clear>
		event_enable(chan);
    5eba:	4630      	mov	r0, r6
    5ebc:	f7fc fa3a 	bl	2334 <event_enable>
		set_comparator(chan, cc_val);
    5ec0:	4629      	mov	r1, r5
    5ec2:	4630      	mov	r0, r6
    5ec4:	f7fc fa24 	bl	2310 <set_comparator>
		now2 = counter();
    5ec8:	f7fc fa48 	bl	235c <counter>
	} while ((now2 != now) &&
    5ecc:	4284      	cmp	r4, r0
    5ece:	d01e      	beq.n	5f0e <set_absolute_alarm+0x72>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    5ed0:	1c81      	adds	r1, r0, #2
    5ed2:	4628      	mov	r0, r5
    5ed4:	f7ff ffc1 	bl	5e5a <counter_sub>
	} while ((now2 != now) &&
    5ed8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5edc:	d917      	bls.n	5f0e <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    5ede:	462f      	mov	r7, r5
		now = counter();
    5ee0:	f7fc fa3c 	bl	235c <counter>
    5ee4:	4604      	mov	r4, r0
		set_comparator(chan, now);
    5ee6:	4601      	mov	r1, r0
    5ee8:	4630      	mov	r0, r6
    5eea:	f7fc fa11 	bl	2310 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    5eee:	4621      	mov	r1, r4
    5ef0:	4638      	mov	r0, r7
    5ef2:	f7ff ffb2 	bl	5e5a <counter_sub>
    5ef6:	2801      	cmp	r0, #1
    5ef8:	d0d8      	beq.n	5eac <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    5efa:	1ca7      	adds	r7, r4, #2
    5efc:	4639      	mov	r1, r7
    5efe:	4628      	mov	r0, r5
    5f00:	f7ff ffab 	bl	5e5a <counter_sub>
    5f04:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5f08:	d9d4      	bls.n	5eb4 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    5f0a:	463d      	mov	r5, r7
    5f0c:	e7d2      	b.n	5eb4 <set_absolute_alarm+0x18>
}
    5f0e:	4628      	mov	r0, r5
    5f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005f12 <compare_set>:
{
    5f12:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f14:	b083      	sub	sp, #12
    5f16:	4604      	mov	r4, r0
    5f18:	4617      	mov	r7, r2
    5f1a:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    5f1c:	f7fc fa24 	bl	2368 <compare_int_lock>
    5f20:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    5f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5f24:	9301      	str	r3, [sp, #4]
    5f26:	9b08      	ldr	r3, [sp, #32]
    5f28:	9300      	str	r3, [sp, #0]
    5f2a:	463a      	mov	r2, r7
    5f2c:	462b      	mov	r3, r5
    5f2e:	4620      	mov	r0, r4
    5f30:	f7fc faf6 	bl	2520 <compare_set_nolocks>
    5f34:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    5f36:	4631      	mov	r1, r6
    5f38:	4620      	mov	r0, r4
    5f3a:	f7fc fa6d 	bl	2418 <compare_int_unlock>
}
    5f3e:	4628      	mov	r0, r5
    5f40:	b003      	add	sp, #12
    5f42:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005f44 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    5f44:	b410      	push	{r4}
	*state = &config->states[0];
    5f46:	6843      	ldr	r3, [r0, #4]
    5f48:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    5f4a:	e001      	b.n	5f50 <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    5f4c:	3408      	adds	r4, #8
    5f4e:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    5f50:	6814      	ldr	r4, [r2, #0]
    5f52:	7a03      	ldrb	r3, [r0, #8]
    5f54:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    5f58:	3b01      	subs	r3, #1
    5f5a:	f8d0 c004 	ldr.w	ip, [r0, #4]
    5f5e:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
    5f62:	429c      	cmp	r4, r3
    5f64:	d804      	bhi.n	5f70 <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
    5f66:	7963      	ldrb	r3, [r4, #5]
    5f68:	428b      	cmp	r3, r1
    5f6a:	d1ef      	bne.n	5f4c <pinctrl_lookup_state+0x8>
			return 0;
    5f6c:	2000      	movs	r0, #0
    5f6e:	e001      	b.n	5f74 <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
    5f70:	f06f 0001 	mvn.w	r0, #1
}
    5f74:	bc10      	pop	{r4}
    5f76:	4770      	bx	lr

00005f78 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    5f78:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    5f7a:	2000      	movs	r0, #0
    5f7c:	f7ff fa91 	bl	54a2 <sys_arch_reboot>

00005f80 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    5f80:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    5f82:	f7fe fc35 	bl	47f0 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    5f86:	bd08      	pop	{r3, pc}

00005f88 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    5f88:	b510      	push	{r4, lr}
    5f8a:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    5f8c:	f7fb f82c 	bl	fe8 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    5f90:	f7fb f93e 	bl	1210 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    5f94:	4620      	mov	r0, r4
    5f96:	f7ff fff3 	bl	5f80 <hw_cc3xx_init_internal>
	return res;
}
    5f9a:	bd10      	pop	{r4, pc}

00005f9c <nrf53_errata_42>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5f9c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5fa0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5fa4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5fa8:	2a07      	cmp	r2, #7
    5faa:	d001      	beq.n	5fb0 <nrf53_errata_42+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5fac:	2000      	movs	r0, #0
    5fae:	4770      	bx	lr
                    switch(var2)
    5fb0:	3b02      	subs	r3, #2
    5fb2:	2b00      	cmp	r3, #0
    5fb4:	d804      	bhi.n	5fc0 <nrf53_errata_42+0x24>
    5fb6:	e8df f003 	tbb	[pc, r3]
    5fba:	01          	.byte	0x01
    5fbb:	00          	.byte	0x00
    5fbc:	2001      	movs	r0, #1
    5fbe:	4770      	bx	lr
                            return false;
    5fc0:	2000      	movs	r0, #0
    #endif
}
    5fc2:	4770      	bx	lr

00005fc4 <nrf53_errata_46>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5fc4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5fc8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5fcc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5fd0:	2a07      	cmp	r2, #7
    5fd2:	d001      	beq.n	5fd8 <nrf53_errata_46+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5fd4:	2000      	movs	r0, #0
    5fd6:	4770      	bx	lr
                    switch(var2)
    5fd8:	2b04      	cmp	r3, #4
    5fda:	d007      	beq.n	5fec <nrf53_errata_46+0x28>
    5fdc:	d808      	bhi.n	5ff0 <nrf53_errata_46+0x2c>
    5fde:	3b02      	subs	r3, #2
    5fe0:	2b01      	cmp	r3, #1
    5fe2:	d801      	bhi.n	5fe8 <nrf53_errata_46+0x24>
    5fe4:	2001      	movs	r0, #1
    #endif
}
    5fe6:	4770      	bx	lr
                            return false;
    5fe8:	2000      	movs	r0, #0
    5fea:	4770      	bx	lr
                            return false;
    5fec:	2000      	movs	r0, #0
    5fee:	4770      	bx	lr
                            return false;
    5ff0:	2000      	movs	r0, #0
    5ff2:	4770      	bx	lr

00005ff4 <nrf53_errata_49>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    5ff4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5ff8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    5ffc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    6000:	2a07      	cmp	r2, #7
    6002:	d001      	beq.n	6008 <nrf53_errata_49+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6004:	2000      	movs	r0, #0
    6006:	4770      	bx	lr
                    switch(var2)
    6008:	3b02      	subs	r3, #2
    600a:	2b00      	cmp	r3, #0
    600c:	d804      	bhi.n	6018 <nrf53_errata_49+0x24>
    600e:	e8df f003 	tbb	[pc, r3]
    6012:	01          	.byte	0x01
    6013:	00          	.byte	0x00
    6014:	2001      	movs	r0, #1
    6016:	4770      	bx	lr
                            return false;
    6018:	2000      	movs	r0, #0
    #endif
}
    601a:	4770      	bx	lr

0000601c <nrf53_errata_55>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    601c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6020:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6024:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    6028:	2a07      	cmp	r2, #7
    602a:	d001      	beq.n	6030 <nrf53_errata_55+0x14>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    602c:	2000      	movs	r0, #0
    602e:	4770      	bx	lr
                            return true;
    6030:	2001      	movs	r0, #1
    #endif
}
    6032:	4770      	bx	lr

00006034 <nrf53_errata_64>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6034:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6038:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    603c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    6040:	2a07      	cmp	r2, #7
    6042:	d001      	beq.n	6048 <nrf53_errata_64+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6044:	2000      	movs	r0, #0
    6046:	4770      	bx	lr
                    switch(var2)
    6048:	3b02      	subs	r3, #2
    604a:	2b00      	cmp	r3, #0
    604c:	d804      	bhi.n	6058 <nrf53_errata_64+0x24>
    604e:	e8df f003 	tbb	[pc, r3]
    6052:	01          	.byte	0x01
    6053:	00          	.byte	0x00
    6054:	2001      	movs	r0, #1
    6056:	4770      	bx	lr
                            return false;
    6058:	2000      	movs	r0, #0
    #endif
}
    605a:	4770      	bx	lr

0000605c <nrf53_errata_69>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    605c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6060:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6064:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    6068:	2a07      	cmp	r2, #7
    606a:	d001      	beq.n	6070 <nrf53_errata_69+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    606c:	2000      	movs	r0, #0
    606e:	4770      	bx	lr
                    switch(var2)
    6070:	3b02      	subs	r3, #2
    6072:	2b00      	cmp	r3, #0
    6074:	d804      	bhi.n	6080 <nrf53_errata_69+0x24>
    6076:	e8df f003 	tbb	[pc, r3]
    607a:	01          	.byte	0x01
    607b:	00          	.byte	0x00
    607c:	2001      	movs	r0, #1
    607e:	4770      	bx	lr
                            return false;
    6080:	2000      	movs	r0, #0
    #endif
}
    6082:	4770      	bx	lr

00006084 <nrf53_errata_97>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6084:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6088:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    608c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    6090:	2a07      	cmp	r2, #7
    6092:	d001      	beq.n	6098 <nrf53_errata_97+0x14>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6094:	2000      	movs	r0, #0
    6096:	4770      	bx	lr
                    switch(var2)
    6098:	3b02      	subs	r3, #2
    609a:	2b00      	cmp	r3, #0
    609c:	d804      	bhi.n	60a8 <nrf53_errata_97+0x24>
    609e:	e8df f003 	tbb	[pc, r3]
    60a2:	01          	.byte	0x01
    60a3:	00          	.byte	0x00
    60a4:	2001      	movs	r0, #1
    60a6:	4770      	bx	lr
                            return false;
    60a8:	2000      	movs	r0, #0
    #endif
}
    60aa:	4770      	bx	lr

000060ac <nrf53_errata_140>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    60ac:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    60b0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    60b4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    60b8:	2a07      	cmp	r2, #7
    60ba:	d001      	beq.n	60c0 <nrf53_errata_140+0x14>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    60bc:	2000      	movs	r0, #0
    60be:	4770      	bx	lr
                            return true;
    60c0:	2001      	movs	r0, #1
    #endif
}
    60c2:	4770      	bx	lr

000060c4 <nrfx_isr>:
#include <nrfx.h>
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
    60c4:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    60c6:	4780      	blx	r0
}
    60c8:	bd08      	pop	{r3, pc}

000060ca <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    60ca:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    60cc:	f000 fc00 	bl	68d0 <z_impl_k_busy_wait>
	if (IS_ENABLED(CONFIG_SYS_CLOCK_EXISTS)) {
		k_busy_wait(usec_to_wait);
	} else {
		nrfx_coredep_delay_us(usec_to_wait);
	}
}
    60d0:	bd08      	pop	{r3, pc}

000060d2 <nrf_clock_is_running>:
    switch (domain)
    60d2:	2903      	cmp	r1, #3
    60d4:	d82f      	bhi.n	6136 <nrf_clock_is_running+0x64>
    60d6:	e8df f001 	tbb	[pc, r1]
    60da:	0f02      	.short	0x0f02
    60dc:	291c      	.short	0x291c
            if (p_clk_src != NULL)
    60de:	b122      	cbz	r2, 60ea <nrf_clock_is_running+0x18>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    60e0:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    60e4:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    60e8:	7013      	strb	r3, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    60ea:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    60ee:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60f2:	d122      	bne.n	613a <nrf_clock_is_running+0x68>
    return false;
    60f4:	2000      	movs	r0, #0
    60f6:	4770      	bx	lr
            if (p_clk_src != NULL)
    60f8:	b122      	cbz	r2, 6104 <nrf_clock_is_running+0x32>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    60fa:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    60fe:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    6102:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    6104:	f8d0 340c 	ldr.w	r3, [r0, #1036]	; 0x40c
    6108:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    610c:	d117      	bne.n	613e <nrf_clock_is_running+0x6c>
    return false;
    610e:	2000      	movs	r0, #0
    6110:	4770      	bx	lr
            if (p_clk_src != NULL)
    6112:	b122      	cbz	r2, 611e <nrf_clock_is_running+0x4c>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    6114:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    6118:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    611c:	7013      	strb	r3, [r2, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    611e:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
    6122:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6126:	d10c      	bne.n	6142 <nrf_clock_is_running+0x70>
    return false;
    6128:	2000      	movs	r0, #0
    612a:	4770      	bx	lr
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    612c:	f8d0 0454 	ldr.w	r0, [r0, #1108]	; 0x454
    6130:	f3c0 4000 	ubfx	r0, r0, #16, #1
    6134:	4770      	bx	lr
    switch (domain)
    6136:	2000      	movs	r0, #0
    6138:	4770      	bx	lr
                return true;
    613a:	2001      	movs	r0, #1
    613c:	4770      	bx	lr
                return true;
    613e:	2001      	movs	r0, #1
    6140:	4770      	bx	lr
                return true;
    6142:	2001      	movs	r0, #1
}
    6144:	4770      	bx	lr

00006146 <clock_initial_lfclksrc_get>:
}
    6146:	2001      	movs	r0, #1
    6148:	4770      	bx	lr

0000614a <nrfx_power_clock_irq_init>:
extern "C" {
#endif


__STATIC_INLINE void nrfx_power_clock_irq_init(void)
{
    614a:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    614c:	2005      	movs	r0, #5
    614e:	f7fb f8b3 	bl	12b8 <arch_irq_is_enabled>
    6152:	b100      	cbz	r0, 6156 <nrfx_power_clock_irq_init+0xc>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    }
}
    6154:	bd08      	pop	{r3, pc}
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    6156:	2005      	movs	r0, #5
    6158:	f7ff f95f 	bl	541a <arch_irq_enable>
}
    615c:	e7fa      	b.n	6154 <nrfx_power_clock_irq_init+0xa>

0000615e <clock_stop>:
{
    615e:	b570      	push	{r4, r5, r6, lr}
    6160:	b082      	sub	sp, #8
    6162:	4606      	mov	r6, r0
    switch (domain)
    6164:	2803      	cmp	r0, #3
    6166:	d855      	bhi.n	6214 <clock_stop+0xb6>
    6168:	e8df f000 	tbb	[pc, r0]
    616c:	31231702 	.word	0x31231702
    p_reg->INTENCLR = mask;
    6170:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6174:	2202      	movs	r2, #2
    6176:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    617a:	2200      	movs	r2, #0
    617c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6180:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6184:	2201      	movs	r2, #1
    6186:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    6188:	2301      	movs	r3, #1
    618a:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    618e:	429e      	cmp	r6, r3
    6190:	d02b      	beq.n	61ea <clock_stop+0x8c>
    6192:	2500      	movs	r5, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    6194:	f242 7410 	movw	r4, #10000	; 0x2710
    6198:	e02f      	b.n	61fa <clock_stop+0x9c>
    p_reg->INTENCLR = mask;
    619a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    619e:	2201      	movs	r2, #1
    61a0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    61a4:	2100      	movs	r1, #0
    61a6:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    61aa:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    61ae:	605a      	str	r2, [r3, #4]
}
    61b0:	e7ea      	b.n	6188 <clock_stop+0x2a>
    p_reg->INTENCLR = mask;
    61b2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    61b6:	f44f 7200 	mov.w	r2, #512	; 0x200
    61ba:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    61be:	2200      	movs	r2, #0
    61c0:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    61c4:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    61c8:	2201      	movs	r2, #1
    61ca:	625a      	str	r2, [r3, #36]	; 0x24
}
    61cc:	e7dc      	b.n	6188 <clock_stop+0x2a>
    p_reg->INTENCLR = mask;
    61ce:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    61d2:	f44f 7280 	mov.w	r2, #256	; 0x100
    61d6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    61da:	2200      	movs	r2, #0
    61dc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    61e0:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    61e4:	2201      	movs	r2, #1
    61e6:	61da      	str	r2, [r3, #28]
}
    61e8:	e7ce      	b.n	6188 <clock_stop+0x2a>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    61ea:	f10d 0507 	add.w	r5, sp, #7
    61ee:	e7d1      	b.n	6194 <clock_stop+0x36>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    61f0:	2001      	movs	r0, #1
    61f2:	f7ff ff6a 	bl	60ca <nrfx_busy_wait>
    61f6:	3c01      	subs	r4, #1
    61f8:	d00c      	beq.n	6214 <clock_stop+0xb6>
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    61fa:	462a      	mov	r2, r5
    61fc:	4631      	mov	r1, r6
    61fe:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    6202:	f7ff ff66 	bl	60d2 <nrf_clock_is_running>
    6206:	b128      	cbz	r0, 6214 <clock_stop+0xb6>
    6208:	2d00      	cmp	r5, #0
    620a:	d0f1      	beq.n	61f0 <clock_stop+0x92>
    620c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6210:	2b01      	cmp	r3, #1
    6212:	d0ed      	beq.n	61f0 <clock_stop+0x92>
}
    6214:	b002      	add	sp, #8
    6216:	bd70      	pop	{r4, r5, r6, pc}

00006218 <clock_lfclksrc_tweak>:
{
    6218:	b538      	push	{r3, r4, r5, lr}
    621a:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
    621c:	7803      	ldrb	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    621e:	2b02      	cmp	r3, #2
    6220:	d006      	beq.n	6230 <clock_lfclksrc_tweak+0x18>
    6222:	2b01      	cmp	r3, #1
    6224:	d000      	beq.n	6228 <clock_lfclksrc_tweak+0x10>
    6226:	2300      	movs	r3, #0
    if (!is_correct_clk)
    6228:	461d      	mov	r5, r3
    622a:	b11b      	cbz	r3, 6234 <clock_lfclksrc_tweak+0x1c>
}
    622c:	4628      	mov	r0, r5
    622e:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    6230:	2301      	movs	r3, #1
    6232:	e7f9      	b.n	6228 <clock_lfclksrc_tweak+0x10>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6234:	2000      	movs	r0, #0
    6236:	f7ff ff92 	bl	615e <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    623a:	f7ff ff84 	bl	6146 <clock_initial_lfclksrc_get>
    623e:	7020      	strb	r0, [r4, #0]
    6240:	e7f4      	b.n	622c <clock_lfclksrc_tweak+0x14>

00006242 <nrfx_clock_enable>:
{
    6242:	b508      	push	{r3, lr}
    nrfx_power_clock_irq_init();
    6244:	f7ff ff81 	bl	614a <nrfx_power_clock_irq_init>
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    6248:	f7ff ff7d 	bl	6146 <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    624c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6250:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
    6254:	2201      	movs	r2, #1
    6256:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    625a:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
    625e:	bd08      	pop	{r3, pc}

00006260 <nrfx_clock_start>:
    switch (domain)
    6260:	2803      	cmp	r0, #3
    6262:	d871      	bhi.n	6348 <nrfx_clock_start+0xe8>
    6264:	e8df f000 	tbb	[pc, r0]
    6268:	62544802 	.word	0x62544802
{
    626c:	b500      	push	{lr}
    626e:	b083      	sub	sp, #12
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6270:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    6274:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    6278:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    627c:	f88d 3007 	strb.w	r3, [sp, #7]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6280:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    6284:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6288:	d11d      	bne.n	62c6 <nrfx_clock_start+0x66>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    628a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    628e:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    6292:	f013 0f01 	tst.w	r3, #1
    6296:	d11b      	bne.n	62d0 <nrfx_clock_start+0x70>
                    lfclksrc = clock_initial_lfclksrc_get();
    6298:	f7ff ff55 	bl	6146 <clock_initial_lfclksrc_get>
    629c:	f88d 0007 	strb.w	r0, [sp, #7]
                nrf_clock_lf_src_set(NRF_CLOCK, lfclksrc);
    62a0:	f89d 2007 	ldrb.w	r2, [sp, #7]
    p_reg->LFCLKSRC = (uint32_t)(source);
    62a4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    62a8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    62ac:	2200      	movs	r2, #0
    62ae:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    62b2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    62b6:	2202      	movs	r2, #2
    62b8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    62bc:	2201      	movs	r2, #1
    62be:	609a      	str	r2, [r3, #8]
}
    62c0:	b003      	add	sp, #12
    62c2:	f85d fb04 	ldr.w	pc, [sp], #4
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    62c6:	f10d 0007 	add.w	r0, sp, #7
    62ca:	f7ff ffa5 	bl	6218 <clock_lfclksrc_tweak>
    62ce:	e7e7      	b.n	62a0 <nrfx_clock_start+0x40>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    62d0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    62d4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    62d8:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    62dc:	f88d 3007 	strb.w	r3, [sp, #7]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    62e0:	f10d 0007 	add.w	r0, sp, #7
    62e4:	f7ff ff98 	bl	6218 <clock_lfclksrc_tweak>
    62e8:	2800      	cmp	r0, #0
    62ea:	d0d9      	beq.n	62a0 <nrfx_clock_start+0x40>
    p_reg->INTENSET = mask;
    62ec:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    62f0:	2202      	movs	r2, #2
    62f2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    62f6:	e7e3      	b.n	62c0 <nrfx_clock_start+0x60>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    62f8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    62fc:	2200      	movs	r2, #0
    62fe:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    6302:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    6306:	2201      	movs	r2, #1
    6308:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    630c:	601a      	str	r2, [r3, #0]
}
    630e:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6310:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6314:	2200      	movs	r2, #0
    6316:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    631a:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
    631e:	f44f 7200 	mov.w	r2, #512	; 0x200
    6322:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6326:	2201      	movs	r2, #1
    6328:	621a      	str	r2, [r3, #32]
}
    632a:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    632c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6330:	2200      	movs	r2, #0
    6332:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6336:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
    633a:	f44f 7280 	mov.w	r2, #256	; 0x100
    633e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6342:	2201      	movs	r2, #1
    6344:	619a      	str	r2, [r3, #24]
}
    6346:	4770      	bx	lr
    6348:	4770      	bx	lr

0000634a <nrfx_clock_stop>:
{
    634a:	b508      	push	{r3, lr}
    clock_stop(domain);
    634c:	f7ff ff07 	bl	615e <clock_stop>
}
    6350:	bd08      	pop	{r3, pc}

00006352 <nrf_gpiote_event_configure>:
{
    6352:	b410      	push	{r4}
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    6354:	f501 71a2 	add.w	r1, r1, #324	; 0x144
    6358:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    635c:	f424 344f 	bic.w	r4, r4, #211968	; 0x33c00
    6360:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    6364:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6368:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    636c:	0212      	lsls	r2, r2, #8
    636e:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    6372:	041b      	lsls	r3, r3, #16
    6374:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6378:	431a      	orrs	r2, r3
    637a:	4314      	orrs	r4, r2
    637c:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
    6380:	bc10      	pop	{r4}
    6382:	4770      	bx	lr

00006384 <nrf_gpiote_task_configure>:
{
    6384:	b410      	push	{r4}
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    6386:	f501 71a2 	add.w	r1, r1, #324	; 0x144
    638a:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    638e:	f424 1499 	bic.w	r4, r4, #1253376	; 0x132000
    6392:	f424 54f8 	bic.w	r4, r4, #7936	; 0x1f00
    6396:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    639a:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    639e:	0212      	lsls	r2, r2, #8
    63a0:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    63a4:	041b      	lsls	r3, r3, #16
    63a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    63aa:	431a      	orrs	r2, r3
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    63ac:	f89d 3004 	ldrb.w	r3, [sp, #4]
    63b0:	051b      	lsls	r3, r3, #20
    63b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    63b6:	431a      	orrs	r2, r3
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    63b8:	4314      	orrs	r4, r2
    63ba:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
    63be:	bc10      	pop	{r4}
    63c0:	4770      	bx	lr

000063c2 <nrf_gpio_cfg_sense_set>:
{
    63c2:	b500      	push	{lr}
    63c4:	b085      	sub	sp, #20
    63c6:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    63ca:	f10d 030f 	add.w	r3, sp, #15
    63ce:	9301      	str	r3, [sp, #4]
    63d0:	2100      	movs	r1, #0
    63d2:	9100      	str	r1, [sp, #0]
    63d4:	460b      	mov	r3, r1
    63d6:	460a      	mov	r2, r1
    63d8:	f7fc fcc4 	bl	2d64 <nrf_gpio_reconfigure>
}
    63dc:	b005      	add	sp, #20
    63de:	f85d fb04 	ldr.w	pc, [sp], #4

000063e2 <pin_is_task_output>:
{
    63e2:	b510      	push	{r4, lr}
    63e4:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    63e6:	f7fc fd6f 	bl	2ec8 <pin_is_output>
    63ea:	b128      	cbz	r0, 63f8 <pin_is_task_output+0x16>
    63ec:	4620      	mov	r0, r4
    63ee:	f7fc fd55 	bl	2e9c <pin_in_use_by_te>
    63f2:	b118      	cbz	r0, 63fc <pin_is_task_output+0x1a>
    63f4:	2001      	movs	r0, #1
    63f6:	e000      	b.n	63fa <pin_is_task_output+0x18>
    63f8:	2000      	movs	r0, #0
}
    63fa:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    63fc:	2000      	movs	r0, #0
    63fe:	e7fc      	b.n	63fa <pin_is_task_output+0x18>

00006400 <pin_is_input>:
{
    6400:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    6402:	f7fc fd61 	bl	2ec8 <pin_is_output>
    6406:	f080 0001 	eor.w	r0, r0, #1
}
    640a:	b2c0      	uxtb	r0, r0
    640c:	bd08      	pop	{r3, pc}

0000640e <gpiote_polarity_to_trigger>:
}
    640e:	4770      	bx	lr

00006410 <gpiote_trigger_to_polarity>:
}
    6410:	4770      	bx	lr

00006412 <is_level>:
}
    6412:	2803      	cmp	r0, #3
    6414:	bf94      	ite	ls
    6416:	2000      	movls	r0, #0
    6418:	2001      	movhi	r0, #1
    641a:	4770      	bx	lr

0000641c <latch_pending_read_and_check>:
{
    641c:	b510      	push	{r4, lr}
    641e:	4604      	mov	r4, r0
    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);
    6420:	4602      	mov	r2, r0
    6422:	2102      	movs	r1, #2
    6424:	2000      	movs	r0, #0
    6426:	f7fc fd0f 	bl	2e48 <nrf_gpio_latches_read_and_clear>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    642a:	2300      	movs	r3, #0
    642c:	2b01      	cmp	r3, #1
    642e:	d804      	bhi.n	643a <latch_pending_read_and_check+0x1e>
        if (latch[port_idx])
    6430:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    6434:	b91a      	cbnz	r2, 643e <latch_pending_read_and_check+0x22>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    6436:	3301      	adds	r3, #1
    6438:	e7f8      	b.n	642c <latch_pending_read_and_check+0x10>
    return false;
    643a:	2000      	movs	r0, #0
}
    643c:	bd10      	pop	{r4, pc}
            return true;
    643e:	2001      	movs	r0, #1
    6440:	e7fc      	b.n	643c <latch_pending_read_and_check+0x20>

00006442 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    6442:	b160      	cbz	r0, 645e <z_device_is_ready+0x1c>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    6444:	68c3      	ldr	r3, [r0, #12]
    6446:	785a      	ldrb	r2, [r3, #1]
    6448:	f012 0f01 	tst.w	r2, #1
    644c:	d003      	beq.n	6456 <z_device_is_ready+0x14>
    644e:	781b      	ldrb	r3, [r3, #0]
    6450:	b11b      	cbz	r3, 645a <z_device_is_ready+0x18>
    6452:	2000      	movs	r0, #0
    6454:	4770      	bx	lr
    6456:	2000      	movs	r0, #0
    6458:	4770      	bx	lr
    645a:	2001      	movs	r0, #1
    645c:	4770      	bx	lr
		return false;
    645e:	2000      	movs	r0, #0
}
    6460:	4770      	bx	lr

00006462 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    6462:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6464:	4605      	mov	r5, r0
    6466:	460e      	mov	r6, r1
	__asm__ volatile(
    6468:	f04f 0320 	mov.w	r3, #32
    646c:	f3ef 8711 	mrs	r7, BASEPRI
    6470:	f383 8812 	msr	BASEPRI_MAX, r3
    6474:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6478:	f7fe f806 	bl	4488 <z_impl_z_current_get>
    647c:	4604      	mov	r4, r0

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    647e:	4631      	mov	r1, r6
    6480:	4628      	mov	r0, r5
    6482:	f7ff fd79 	bl	5f78 <k_sys_fatal_error_handler>
	__asm__ volatile(
    6486:	f387 8811 	msr	BASEPRI, r7
    648a:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    648e:	4620      	mov	r0, r4
    6490:	f7fb f9d0 	bl	1834 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    6494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006496 <z_early_memset>:
{
    6496:	b508      	push	{r3, lr}
	(void) memset(dst, c, n);
    6498:	f7ff f8d5 	bl	5646 <memset>
}
    649c:	bd08      	pop	{r3, pc}

0000649e <z_early_memcpy>:
{
    649e:	b508      	push	{r3, lr}
	(void) memcpy(dst, src, n);
    64a0:	f7ff f8a2 	bl	55e8 <memcpy>
}
    64a4:	bd08      	pop	{r3, pc}

000064a6 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    64a6:	68c2      	ldr	r2, [r0, #12]
    64a8:	6903      	ldr	r3, [r0, #16]
    64aa:	431a      	orrs	r2, r3
    64ac:	f012 0203 	ands.w	r2, r2, #3
    64b0:	d10d      	bne.n	64ce <create_free_list+0x28>
	slab->free_list = NULL;
    64b2:	2100      	movs	r1, #0
    64b4:	6141      	str	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    64b6:	e005      	b.n	64c4 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    64b8:	6941      	ldr	r1, [r0, #20]
    64ba:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    64bc:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    64be:	68c1      	ldr	r1, [r0, #12]
    64c0:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    64c2:	3201      	adds	r2, #1
    64c4:	6881      	ldr	r1, [r0, #8]
    64c6:	4291      	cmp	r1, r2
    64c8:	d8f6      	bhi.n	64b8 <create_free_list+0x12>
	return 0;
    64ca:	2000      	movs	r0, #0
    64cc:	4770      	bx	lr
		return -EINVAL;
    64ce:	f06f 0015 	mvn.w	r0, #21
}
    64d2:	4770      	bx	lr

000064d4 <k_mem_slab_init>:
{
    64d4:	b510      	push	{r4, lr}
    64d6:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    64d8:	6083      	str	r3, [r0, #8]
	slab->block_size = block_size;
    64da:	60c2      	str	r2, [r0, #12]
	slab->buffer = buffer;
    64dc:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    64de:	2300      	movs	r3, #0
    64e0:	6183      	str	r3, [r0, #24]
	rc = create_free_list(slab);
    64e2:	f7ff ffe0 	bl	64a6 <create_free_list>
	if (rc < 0) {
    64e6:	2800      	cmp	r0, #0
    64e8:	db01      	blt.n	64ee <k_mem_slab_init+0x1a>
	list->head = (sys_dnode_t *)list;
    64ea:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    64ec:	6064      	str	r4, [r4, #4]
}
    64ee:	bd10      	pop	{r4, pc}

000064f0 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    64f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    64f4:	4604      	mov	r4, r0
    64f6:	460d      	mov	r5, r1
	__asm__ volatile(
    64f8:	f04f 0320 	mov.w	r3, #32
    64fc:	f3ef 8611 	mrs	r6, BASEPRI
    6500:	f383 8812 	msr	BASEPRI_MAX, r3
    6504:	f3bf 8f6f 	isb	sy
    6508:	4637      	mov	r7, r6
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    650a:	6943      	ldr	r3, [r0, #20]
    650c:	b16b      	cbz	r3, 652a <k_mem_slab_free+0x3a>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    650e:	682b      	ldr	r3, [r5, #0]
    6510:	6962      	ldr	r2, [r4, #20]
    6512:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6514:	682b      	ldr	r3, [r5, #0]
    6516:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    6518:	69a3      	ldr	r3, [r4, #24]
    651a:	3b01      	subs	r3, #1
    651c:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    651e:	f387 8811 	msr	BASEPRI, r7
    6522:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    652a:	f100 0808 	add.w	r8, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    652e:	f000 f92e 	bl	678e <z_unpend_first_thread>
		if (pending_thread != NULL) {
    6532:	2800      	cmp	r0, #0
    6534:	d0eb      	beq.n	650e <k_mem_slab_free+0x1e>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6536:	682a      	ldr	r2, [r5, #0]
    6538:	2100      	movs	r1, #0
    653a:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    653e:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    6540:	f000 f88e 	bl	6660 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6544:	4631      	mov	r1, r6
    6546:	4640      	mov	r0, r8
    6548:	f7fd fc6c 	bl	3e24 <z_reschedule>
			return;
    654c:	e7eb      	b.n	6526 <k_mem_slab_free+0x36>

0000654e <setup_thread_stack>:
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    654e:	3207      	adds	r2, #7
    6550:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    6554:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    6558:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    655c:	2300      	movs	r3, #0
    655e:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
    6562:	1888      	adds	r0, r1, r2
    6564:	4770      	bx	lr

00006566 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6566:	f3ef 8005 	mrs	r0, IPSR
}
    656a:	3800      	subs	r0, #0
    656c:	bf18      	it	ne
    656e:	2001      	movne	r0, #1
    6570:	4770      	bx	lr

00006572 <z_impl_k_thread_start>:
{
    6572:	b508      	push	{r3, lr}
	z_sched_start(thread);
    6574:	f7fd fd80 	bl	4078 <z_sched_start>
}
    6578:	bd08      	pop	{r3, pc}

0000657a <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    657a:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    657c:	2400      	movs	r4, #0
    657e:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    6580:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    6582:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    6584:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    6586:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    6588:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    658a:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    658c:	bc10      	pop	{r4}
    658e:	4770      	bx	lr

00006590 <z_pm_save_idle_exit>:
{
    6590:	b508      	push	{r3, lr}
	pm_system_resume();
    6592:	f7fa fc2f 	bl	df4 <pm_system_resume>
	sys_clock_idle_exit();
    6596:	f7ff fc5f 	bl	5e58 <sys_clock_idle_exit>
}
    659a:	bd08      	pop	{r3, pc}

0000659c <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    659c:	4288      	cmp	r0, r1
    659e:	da00      	bge.n	65a2 <new_prio_for_inheritance+0x6>
    65a0:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    65a2:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    65a6:	db01      	blt.n	65ac <new_prio_for_inheritance+0x10>
    65a8:	4608      	mov	r0, r1
    65aa:	4770      	bx	lr
    65ac:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    65b0:	4770      	bx	lr

000065b2 <adjust_owner_prio>:
{
    65b2:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    65b4:	6880      	ldr	r0, [r0, #8]
    65b6:	f990 300e 	ldrsb.w	r3, [r0, #14]
    65ba:	428b      	cmp	r3, r1
    65bc:	d101      	bne.n	65c2 <adjust_owner_prio+0x10>
	return false;
    65be:	2000      	movs	r0, #0
}
    65c0:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    65c2:	f7fd fdaf 	bl	4124 <z_set_prio>
    65c6:	e7fb      	b.n	65c0 <adjust_owner_prio+0xe>

000065c8 <z_impl_k_mutex_init>:
{
    65c8:	4603      	mov	r3, r0
	mutex->owner = NULL;
    65ca:	2000      	movs	r0, #0
    65cc:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    65ce:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    65d0:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    65d2:	605b      	str	r3, [r3, #4]
}
    65d4:	4770      	bx	lr

000065d6 <thread_active_elsewhere>:
}
    65d6:	2000      	movs	r0, #0
    65d8:	4770      	bx	lr

000065da <pended_on_thread>:
}
    65da:	6880      	ldr	r0, [r0, #8]
    65dc:	4770      	bx	lr

000065de <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    65de:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    65e2:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    65e6:	4283      	cmp	r3, r0
    65e8:	d001      	beq.n	65ee <z_sched_prio_cmp+0x10>
		return b2 - b1;
    65ea:	1ac0      	subs	r0, r0, r3
    65ec:	4770      	bx	lr
	return 0;
    65ee:	2000      	movs	r0, #0
}
    65f0:	4770      	bx	lr

000065f2 <z_reschedule_irqlock>:
{
    65f2:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    65f4:	4603      	mov	r3, r0
    65f6:	b928      	cbnz	r0, 6604 <z_reschedule_irqlock+0x12>
    65f8:	f3ef 8205 	mrs	r2, IPSR
    65fc:	b912      	cbnz	r2, 6604 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    65fe:	f7fa fe89 	bl	1314 <arch_swap>
	return ret;
    6602:	e003      	b.n	660c <z_reschedule_irqlock+0x1a>
    6604:	f383 8811 	msr	BASEPRI, r3
    6608:	f3bf 8f6f 	isb	sy
}
    660c:	bd08      	pop	{r3, pc}

0000660e <z_reschedule_unlocked>:
{
    660e:	b508      	push	{r3, lr}
	__asm__ volatile(
    6610:	f04f 0320 	mov.w	r3, #32
    6614:	f3ef 8011 	mrs	r0, BASEPRI
    6618:	f383 8812 	msr	BASEPRI_MAX, r3
    661c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    6620:	f7ff ffe7 	bl	65f2 <z_reschedule_irqlock>
}
    6624:	bd08      	pop	{r3, pc}

00006626 <z_priq_dumb_remove>:
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    6626:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    6628:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    662a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    662c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    662e:	2300      	movs	r3, #0
    6630:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    6632:	604b      	str	r3, [r1, #4]
}
    6634:	4770      	bx	lr

00006636 <unpend_thread_no_timeout>:
{
    6636:	b510      	push	{r4, lr}
    6638:	4604      	mov	r4, r0
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    663a:	f7ff ffce 	bl	65da <pended_on_thread>
    663e:	4621      	mov	r1, r4
    6640:	f7ff fff1 	bl	6626 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6644:	7b63      	ldrb	r3, [r4, #13]
    6646:	f023 0302 	bic.w	r3, r3, #2
    664a:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    664c:	2300      	movs	r3, #0
    664e:	60a3      	str	r3, [r4, #8]
}
    6650:	bd10      	pop	{r4, pc}

00006652 <z_priq_dumb_best>:
{
    6652:	4603      	mov	r3, r0
	return list->head == list;
    6654:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6656:	4283      	cmp	r3, r0
    6658:	d000      	beq.n	665c <z_priq_dumb_best+0xa>
}
    665a:	4770      	bx	lr
	struct k_thread *thread = NULL;
    665c:	2000      	movs	r0, #0
	return thread;
    665e:	e7fc      	b.n	665a <z_priq_dumb_best+0x8>

00006660 <z_ready_thread>:
{
    6660:	b538      	push	{r3, r4, r5, lr}
    6662:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    6664:	2300      	movs	r3, #0
    6666:	f04f 0220 	mov.w	r2, #32
    666a:	f3ef 8511 	mrs	r5, BASEPRI
    666e:	f382 8812 	msr	BASEPRI_MAX, r2
    6672:	f3bf 8f6f 	isb	sy
    6676:	e004      	b.n	6682 <z_ready_thread+0x22>
	__asm__ volatile(
    6678:	f385 8811 	msr	BASEPRI, r5
    667c:	f3bf 8f6f 	isb	sy
    6680:	2301      	movs	r3, #1
    6682:	b943      	cbnz	r3, 6696 <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    6684:	4620      	mov	r0, r4
    6686:	f7ff ffa6 	bl	65d6 <thread_active_elsewhere>
    668a:	2800      	cmp	r0, #0
    668c:	d1f4      	bne.n	6678 <z_ready_thread+0x18>
			ready_thread(thread);
    668e:	4620      	mov	r0, r4
    6690:	f7fd fcb6 	bl	4000 <ready_thread>
    6694:	e7f0      	b.n	6678 <z_ready_thread+0x18>
}
    6696:	bd38      	pop	{r3, r4, r5, pc}

00006698 <z_thread_timeout>:
{
    6698:	b570      	push	{r4, r5, r6, lr}
    669a:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    669c:	f1a0 0618 	sub.w	r6, r0, #24
	LOCKED(&sched_spinlock) {
    66a0:	2300      	movs	r3, #0
	__asm__ volatile(
    66a2:	f04f 0220 	mov.w	r2, #32
    66a6:	f3ef 8511 	mrs	r5, BASEPRI
    66aa:	f382 8812 	msr	BASEPRI_MAX, r2
    66ae:	f3bf 8f6f 	isb	sy
    66b2:	e011      	b.n	66d8 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    66b4:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    66b8:	f023 0204 	bic.w	r2, r3, #4
    66bc:	f804 2c0b 	strb.w	r2, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    66c0:	f023 0314 	bic.w	r3, r3, #20
    66c4:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    66c8:	4630      	mov	r0, r6
    66ca:	f7fd fc99 	bl	4000 <ready_thread>
	__asm__ volatile(
    66ce:	f385 8811 	msr	BASEPRI, r5
    66d2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    66d6:	2301      	movs	r3, #1
    66d8:	b963      	cbnz	r3, 66f4 <z_thread_timeout+0x5c>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    66da:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    66de:	f013 0f28 	tst.w	r3, #40	; 0x28
    66e2:	d1f4      	bne.n	66ce <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
    66e4:	f854 3c10 	ldr.w	r3, [r4, #-16]
    66e8:	2b00      	cmp	r3, #0
    66ea:	d0e3      	beq.n	66b4 <z_thread_timeout+0x1c>
				unpend_thread_no_timeout(thread);
    66ec:	4630      	mov	r0, r6
    66ee:	f7ff ffa2 	bl	6636 <unpend_thread_no_timeout>
    66f2:	e7df      	b.n	66b4 <z_thread_timeout+0x1c>
}
    66f4:	bd70      	pop	{r4, r5, r6, pc}

000066f6 <unpend_all>:
{
    66f6:	b538      	push	{r3, r4, r5, lr}
    66f8:	4605      	mov	r5, r0
	return list->head == list;
    66fa:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    66fc:	42a5      	cmp	r5, r4
    66fe:	d00e      	beq.n	671e <unpend_all+0x28>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    6700:	b16c      	cbz	r4, 671e <unpend_all+0x28>
		unpend_thread_no_timeout(thread);
    6702:	4620      	mov	r0, r4
    6704:	f7ff ff97 	bl	6636 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    6708:	f104 0018 	add.w	r0, r4, #24
    670c:	f000 f87c 	bl	6808 <z_abort_timeout>
    6710:	2300      	movs	r3, #0
    6712:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
		ready_thread(thread);
    6716:	4620      	mov	r0, r4
    6718:	f7fd fc72 	bl	4000 <ready_thread>
    671c:	e7ed      	b.n	66fa <unpend_all+0x4>
}
    671e:	bd38      	pop	{r3, r4, r5, pc}

00006720 <add_to_waitq_locked>:
{
    6720:	b570      	push	{r4, r5, r6, lr}
    6722:	4605      	mov	r5, r0
    6724:	460e      	mov	r6, r1
	unready_thread(thread);
    6726:	f7fd fcc5 	bl	40b4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    672a:	7b6b      	ldrb	r3, [r5, #13]
    672c:	f043 0302 	orr.w	r3, r3, #2
    6730:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    6732:	b1fe      	cbz	r6, 6774 <add_to_waitq_locked+0x54>
		thread->base.pended_on = wait_q;
    6734:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    6736:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6738:	42a6      	cmp	r6, r4
    673a:	d108      	bne.n	674e <add_to_waitq_locked+0x2e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    673c:	2400      	movs	r4, #0
    673e:	e006      	b.n	674e <add_to_waitq_locked+0x2e>
	sys_dnode_t *const prev = successor->prev;
    6740:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    6742:	606b      	str	r3, [r5, #4]
	node->next = successor;
    6744:	602c      	str	r4, [r5, #0]
	prev->next = node;
    6746:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    6748:	6065      	str	r5, [r4, #4]
}
    674a:	e013      	b.n	6774 <add_to_waitq_locked+0x54>
    674c:	2400      	movs	r4, #0
    674e:	b164      	cbz	r4, 676a <add_to_waitq_locked+0x4a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    6750:	4621      	mov	r1, r4
    6752:	4628      	mov	r0, r5
    6754:	f7ff ff43 	bl	65de <z_sched_prio_cmp>
    6758:	2800      	cmp	r0, #0
    675a:	dcf1      	bgt.n	6740 <add_to_waitq_locked+0x20>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    675c:	2c00      	cmp	r4, #0
    675e:	d0f6      	beq.n	674e <add_to_waitq_locked+0x2e>
	return (node == list->tail) ? NULL : node->next;
    6760:	6873      	ldr	r3, [r6, #4]
    6762:	429c      	cmp	r4, r3
    6764:	d0f2      	beq.n	674c <add_to_waitq_locked+0x2c>
    6766:	6824      	ldr	r4, [r4, #0]
    6768:	e7f1      	b.n	674e <add_to_waitq_locked+0x2e>
	sys_dnode_t *const tail = list->tail;
    676a:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    676c:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    676e:	606b      	str	r3, [r5, #4]
	tail->next = node;
    6770:	601d      	str	r5, [r3, #0]
	list->tail = node;
    6772:	6075      	str	r5, [r6, #4]
}
    6774:	bd70      	pop	{r4, r5, r6, pc}

00006776 <pend_locked>:
{
    6776:	b570      	push	{r4, r5, r6, lr}
    6778:	4604      	mov	r4, r0
    677a:	4616      	mov	r6, r2
    677c:	461d      	mov	r5, r3
	add_to_waitq_locked(thread, wait_q);
    677e:	f7ff ffcf 	bl	6720 <add_to_waitq_locked>
	add_thread_timeout(thread, timeout);
    6782:	4632      	mov	r2, r6
    6784:	462b      	mov	r3, r5
    6786:	4620      	mov	r0, r4
    6788:	f7fd faee 	bl	3d68 <add_thread_timeout>
}
    678c:	bd70      	pop	{r4, r5, r6, pc}

0000678e <z_unpend_first_thread>:
{
    678e:	b570      	push	{r4, r5, r6, lr}
    6790:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    6792:	2300      	movs	r3, #0
	__asm__ volatile(
    6794:	f04f 0220 	mov.w	r2, #32
    6798:	f3ef 8511 	mrs	r5, BASEPRI
    679c:	f382 8812 	msr	BASEPRI_MAX, r2
    67a0:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    67a4:	461c      	mov	r4, r3
    67a6:	e004      	b.n	67b2 <z_unpend_first_thread+0x24>
	__asm__ volatile(
    67a8:	f385 8811 	msr	BASEPRI, r5
    67ac:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    67b0:	2301      	movs	r3, #1
    67b2:	b963      	cbnz	r3, 67ce <z_unpend_first_thread+0x40>
		thread = _priq_wait_best(&wait_q->waitq);
    67b4:	4630      	mov	r0, r6
    67b6:	f7ff ff4c 	bl	6652 <z_priq_dumb_best>
		if (thread != NULL) {
    67ba:	4604      	mov	r4, r0
    67bc:	2800      	cmp	r0, #0
    67be:	d0f3      	beq.n	67a8 <z_unpend_first_thread+0x1a>
			unpend_thread_no_timeout(thread);
    67c0:	f7ff ff39 	bl	6636 <unpend_thread_no_timeout>
    67c4:	f104 0018 	add.w	r0, r4, #24
    67c8:	f000 f81e 	bl	6808 <z_abort_timeout>
    67cc:	e7ec      	b.n	67a8 <z_unpend_first_thread+0x1a>
}
    67ce:	4620      	mov	r0, r4
    67d0:	bd70      	pop	{r4, r5, r6, pc}

000067d2 <init_ready_q>:
	sys_dlist_init(&rq->runq);
    67d2:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    67d4:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    67d6:	6083      	str	r3, [r0, #8]
}
    67d8:	4770      	bx	lr

000067da <remove_timeout>:
{
    67da:	b510      	push	{r4, lr}
    67dc:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    67de:	f7fd feb5 	bl	454c <next>
    67e2:	b148      	cbz	r0, 67f8 <remove_timeout+0x1e>
    67e4:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    67e6:	6903      	ldr	r3, [r0, #16]
    67e8:	6941      	ldr	r1, [r0, #20]
    67ea:	6920      	ldr	r0, [r4, #16]
    67ec:	181b      	adds	r3, r3, r0
    67ee:	6960      	ldr	r0, [r4, #20]
    67f0:	eb41 0100 	adc.w	r1, r1, r0
    67f4:	6113      	str	r3, [r2, #16]
    67f6:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    67f8:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    67fa:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    67fc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    67fe:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6800:	2300      	movs	r3, #0
    6802:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    6804:	6063      	str	r3, [r4, #4]
}
    6806:	bd10      	pop	{r4, pc}

00006808 <z_abort_timeout>:
{
    6808:	b570      	push	{r4, r5, r6, lr}
    680a:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    680c:	2300      	movs	r3, #0
	__asm__ volatile(
    680e:	f04f 0220 	mov.w	r2, #32
    6812:	f3ef 8611 	mrs	r6, BASEPRI
    6816:	f382 8812 	msr	BASEPRI_MAX, r2
    681a:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    681e:	f06f 0015 	mvn.w	r0, #21
    6822:	e004      	b.n	682e <z_abort_timeout+0x26>
	__asm__ volatile(
    6824:	f386 8811 	msr	BASEPRI, r6
    6828:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    682c:	2301      	movs	r3, #1
    682e:	461d      	mov	r5, r3
    6830:	b93b      	cbnz	r3, 6842 <z_abort_timeout+0x3a>
	return node->next != NULL;
    6832:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    6834:	2b00      	cmp	r3, #0
    6836:	d0f5      	beq.n	6824 <z_abort_timeout+0x1c>
			remove_timeout(to);
    6838:	4620      	mov	r0, r4
    683a:	f7ff ffce 	bl	67da <remove_timeout>
			ret = 0;
    683e:	4628      	mov	r0, r5
    6840:	e7f0      	b.n	6824 <z_abort_timeout+0x1c>
}
    6842:	bd70      	pop	{r4, r5, r6, pc}

00006844 <z_get_next_timeout_expiry>:
{
    6844:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    6846:	2300      	movs	r3, #0
	__asm__ volatile(
    6848:	f04f 0220 	mov.w	r2, #32
    684c:	f3ef 8411 	mrs	r4, BASEPRI
    6850:	f382 8812 	msr	BASEPRI_MAX, r2
    6854:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    6858:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    685c:	e006      	b.n	686c <z_get_next_timeout_expiry+0x28>
		ret = next_timeout();
    685e:	f7fd fe8d 	bl	457c <next_timeout>
	__asm__ volatile(
    6862:	f384 8811 	msr	BASEPRI, r4
    6866:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    686a:	2301      	movs	r3, #1
    686c:	2b00      	cmp	r3, #0
    686e:	d0f6      	beq.n	685e <z_get_next_timeout_expiry+0x1a>
}
    6870:	bd10      	pop	{r4, pc}

00006872 <z_set_timeout_expiry>:
{
    6872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6874:	4606      	mov	r6, r0
    6876:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    6878:	2300      	movs	r3, #0
	__asm__ volatile(
    687a:	f04f 0220 	mov.w	r2, #32
    687e:	f3ef 8511 	mrs	r5, BASEPRI
    6882:	f382 8812 	msr	BASEPRI_MAX, r2
    6886:	f3bf 8f6f 	isb	sy
    688a:	e00a      	b.n	68a2 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    688c:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    688e:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6892:	2801      	cmp	r0, #1
    6894:	dd00      	ble.n	6898 <z_set_timeout_expiry+0x26>
    6896:	b97c      	cbnz	r4, 68b8 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    6898:	f385 8811 	msr	BASEPRI, r5
    689c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    68a0:	2301      	movs	r3, #1
    68a2:	461c      	mov	r4, r3
    68a4:	b97b      	cbnz	r3, 68c6 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    68a6:	f7fd fe69 	bl	457c <next_timeout>
			      || (ticks <= next_to);
    68aa:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    68ae:	d0ed      	beq.n	688c <z_set_timeout_expiry+0x1a>
    68b0:	42b0      	cmp	r0, r6
    68b2:	dbec      	blt.n	688e <z_set_timeout_expiry+0x1c>
    68b4:	2401      	movs	r4, #1
    68b6:	e7ea      	b.n	688e <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    68b8:	4639      	mov	r1, r7
    68ba:	42b0      	cmp	r0, r6
    68bc:	bfa8      	it	ge
    68be:	4630      	movge	r0, r6
    68c0:	f7fb ff20 	bl	2704 <sys_clock_set_timeout>
    68c4:	e7e8      	b.n	6898 <z_set_timeout_expiry+0x26>
}
    68c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000068c8 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    68c8:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    68ca:	f7fd ff69 	bl	47a0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    68ce:	bd08      	pop	{r3, pc}

000068d0 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    68d0:	b900      	cbnz	r0, 68d4 <z_impl_k_busy_wait+0x4>
    68d2:	4770      	bx	lr
{
    68d4:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    68d6:	f7fe fd58 	bl	538a <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    68da:	bd08      	pop	{r3, pc}

000068dc <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    68dc:	4770      	bx	lr
	...
