<profile>

<section name = "Vitis HLS Report for 'exec_pipeline'" level="0">
<item name = "Date">Tue Mar 19 21:35:38 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">prj_ob</item>
<item name = "Solution">simulatedAnnealingTop (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.12 ns, 2.423 ns, 0.84 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">120000079, 120000079, 0.375 sec, 0.375 sec, 120000079, 120000079, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253">exec_pipeline_Pipeline_VITIS_LOOP_6_1, 51, 51, 0.159 us, 0.159 us, 51, 51, no</column>
<column name="grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267">exec_pipeline_Pipeline_VITIS_LOOP_27_1, 120000021, 120000021, 0.375 sec, 0.375 sec, 120000021, 120000021, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 14289, 35797, -</column>
<column name="Memory">0, -, 66, 75, 0</column>
<column name="Multiplexer">-, -, -, 643, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 1, 8, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267">exec_pipeline_Pipeline_VITIS_LOOP_27_1, 0, 0, 13750, 35195, 0</column>
<column name="grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253">exec_pipeline_Pipeline_VITIS_LOOP_6_1, 0, 0, 539, 602, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="st0_m_cell_a_V_U">exec_pipeline_st0_m_cell_a_V_RAM_AUTO_1R1W, 0, 8, 9, 0, 6, 8, 1, 48</column>
<column name="st0_m_cell_b_V_U">exec_pipeline_st0_m_cell_b_V_RAM_1WNR_AUTO_1R1W, 0, 8, 9, 0, 6, 8, 1, 48</column>
<column name="st0_m_th_valid_U">exec_pipeline_st0_m_th_valid_RAM_1WNR_AUTO_1R1W, 0, 2, 3, 0, 6, 1, 1, 6</column>
<column name="st1_m_fifo_a_m_arr_th_idx_V_U">exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W, 0, 8, 9, 0, 10, 8, 1, 80</column>
<column name="st1_m_fifo_a_m_arr_cell_V_U">exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W, 0, 8, 9, 0, 10, 8, 1, 80</column>
<column name="st1_m_fifo_a_m_arr_node_V_U">exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W, 0, 8, 9, 0, 10, 8, 1, 80</column>
<column name="st1_m_fifo_b_m_arr_th_idx_V_U">exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W, 0, 8, 9, 0, 10, 8, 1, 80</column>
<column name="st1_m_fifo_b_m_arr_cell_V_U">exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W, 0, 8, 9, 0, 10, 8, 1, 80</column>
<column name="st1_m_fifo_b_m_arr_node_V_U">exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W, 0, 8, 9, 0, 10, 8, 1, 80</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="st0_m_cell_a_V_address0">26, 5, 3, 15</column>
<column name="st0_m_cell_a_V_address1">20, 4, 3, 12</column>
<column name="st0_m_cell_a_V_ce0">14, 3, 1, 3</column>
<column name="st0_m_cell_a_V_d0">14, 3, 8, 24</column>
<column name="st0_m_cell_a_V_we0">14, 3, 1, 3</column>
<column name="st0_m_cell_b_V_address0">43, 8, 3, 24</column>
<column name="st0_m_cell_b_V_ce0">14, 3, 1, 3</column>
<column name="st0_m_cell_b_V_d0">14, 3, 8, 24</column>
<column name="st0_m_cell_b_V_we0">14, 3, 1, 3</column>
<column name="st0_m_th_valid_address0">43, 8, 3, 24</column>
<column name="st0_m_th_valid_ce0">14, 3, 1, 3</column>
<column name="st0_m_th_valid_d0">14, 3, 1, 3</column>
<column name="st0_m_th_valid_we0">14, 3, 1, 3</column>
<column name="st1_m_fifo_a_m_arr_cell_V_address0">14, 3, 4, 12</column>
<column name="st1_m_fifo_a_m_arr_cell_V_ce0">14, 3, 1, 3</column>
<column name="st1_m_fifo_a_m_arr_cell_V_d0">14, 3, 8, 24</column>
<column name="st1_m_fifo_a_m_arr_cell_V_we0">14, 3, 1, 3</column>
<column name="st1_m_fifo_a_m_arr_node_V_address0">14, 3, 4, 12</column>
<column name="st1_m_fifo_a_m_arr_node_V_ce0">14, 3, 1, 3</column>
<column name="st1_m_fifo_a_m_arr_node_V_d0">14, 3, 8, 24</column>
<column name="st1_m_fifo_a_m_arr_node_V_we0">14, 3, 1, 3</column>
<column name="st1_m_fifo_a_m_arr_th_idx_V_address0">14, 3, 4, 12</column>
<column name="st1_m_fifo_a_m_arr_th_idx_V_ce0">14, 3, 1, 3</column>
<column name="st1_m_fifo_a_m_arr_th_idx_V_d0">14, 3, 8, 24</column>
<column name="st1_m_fifo_a_m_arr_th_idx_V_we0">14, 3, 1, 3</column>
<column name="st1_m_fifo_b_m_arr_cell_V_address0">14, 3, 4, 12</column>
<column name="st1_m_fifo_b_m_arr_cell_V_ce0">14, 3, 1, 3</column>
<column name="st1_m_fifo_b_m_arr_cell_V_d0">14, 3, 8, 24</column>
<column name="st1_m_fifo_b_m_arr_cell_V_we0">14, 3, 1, 3</column>
<column name="st1_m_fifo_b_m_arr_node_V_address0">14, 3, 4, 12</column>
<column name="st1_m_fifo_b_m_arr_node_V_ce0">14, 3, 1, 3</column>
<column name="st1_m_fifo_b_m_arr_node_V_d0">14, 3, 8, 24</column>
<column name="st1_m_fifo_b_m_arr_node_V_we0">14, 3, 1, 3</column>
<column name="st1_m_fifo_b_m_arr_th_idx_V_address0">14, 3, 4, 12</column>
<column name="st1_m_fifo_b_m_arr_th_idx_V_ce0">14, 3, 1, 3</column>
<column name="st1_m_fifo_b_m_arr_th_idx_V_d0">14, 3, 8, 24</column>
<column name="st1_m_fifo_b_m_arr_th_idx_V_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, exec_pipeline, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, exec_pipeline, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, exec_pipeline, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, exec_pipeline, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, exec_pipeline, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, exec_pipeline, return value</column>
<column name="n2c_address0">out, 3, ap_memory, n2c, array</column>
<column name="n2c_ce0">out, 1, ap_memory, n2c, array</column>
<column name="n2c_we0">out, 100, ap_memory, n2c, array</column>
<column name="n2c_d0">out, 800, ap_memory, n2c, array</column>
<column name="n2c_q0">in, 800, ap_memory, n2c, array</column>
<column name="n2c_address1">out, 3, ap_memory, n2c, array</column>
<column name="n2c_ce1">out, 1, ap_memory, n2c, array</column>
<column name="n2c_q1">in, 800, ap_memory, n2c, array</column>
<column name="c2n_address0">out, 3, ap_memory, c2n, array</column>
<column name="c2n_ce0">out, 1, ap_memory, c2n, array</column>
<column name="c2n_we0">out, 100, ap_memory, c2n, array</column>
<column name="c2n_d0">out, 800, ap_memory, c2n, array</column>
<column name="c2n_q0">in, 800, ap_memory, c2n, array</column>
<column name="c2n_address1">out, 3, ap_memory, c2n, array</column>
<column name="c2n_ce1">out, 1, ap_memory, c2n, array</column>
<column name="c2n_q1">in, 800, ap_memory, c2n, array</column>
<column name="n_address0">out, 7, ap_memory, n, array</column>
<column name="n_ce0">out, 1, ap_memory, n, array</column>
<column name="n_q0">in, 32, ap_memory, n, array</column>
<column name="n_address1">out, 7, ap_memory, n, array</column>
<column name="n_ce1">out, 1, ap_memory, n, array</column>
<column name="n_q1">in, 32, ap_memory, n, array</column>
</table>
</item>
</section>
</profile>
