
---------- Begin Simulation Statistics ----------
final_tick                               821171761000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62360                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701348                       # Number of bytes of host memory used
host_op_rate                                    62567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9823.01                       # Real time elapsed on the host
host_tick_rate                               83596790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612559030                       # Number of instructions simulated
sim_ops                                     614596603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.821172                       # Number of seconds simulated
sim_ticks                                821171761000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.600676                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78347801                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90470196                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7248694                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122840362                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11154446                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11322581                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          168135                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157585372                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061794                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018174                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5047010                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143209701                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16597156                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058434                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43946287                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580296546                       # Number of instructions committed
system.cpu0.commit.committedOps             581316024                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1068008839                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544299                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299256                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    778735933     72.91%     72.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    178678764     16.73%     89.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41057957      3.84%     93.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35702691      3.34%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10298822      0.96%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3346062      0.31%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2429751      0.23%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1161703      0.11%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16597156      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1068008839                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887152                       # Number of function calls committed.
system.cpu0.commit.int_insts                561291147                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952357                       # Number of loads committed
system.cpu0.commit.membars                    2037576                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037582      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322240649     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970523     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912377     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581316024                       # Class of committed instruction
system.cpu0.commit.refs                     251882928                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580296546                       # Number of Instructions Simulated
system.cpu0.committedOps                    581316024                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.809874                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.809874                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            181507072                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2210807                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77568991                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             641488649                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               444730463                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                442409882                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5050939                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7165978                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3231730                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157585372                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98869940                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    625065978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1990844                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     653970255                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14505248                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.096645                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         444611359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89502247                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.401071                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1076930086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.608201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               613859286     57.00%     57.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               343701404     31.91%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68922936      6.40%     95.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37885236      3.52%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8155491      0.76%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2329649      0.22%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   36389      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018972      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020723      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1076930086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      553629897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5154528                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149342620                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.379680                       # Inst execution rate
system.cpu0.iew.exec_refs                   274874607                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76035419                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149919875                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199253206                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021770                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3551616                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76606572                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625240776                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198839188                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3727259                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            619091633                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1005901                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4908002                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5050939                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7099049                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        79186                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11206766                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10304                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4365                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2881448                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19300849                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4676001                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4365                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878614                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4275914                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270216042                       # num instructions consuming a value
system.cpu0.iew.wb_count                    612443385                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.834144                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225399138                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.375603                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     612495358                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               754476413                       # number of integer regfile reads
system.cpu0.int_regfile_writes              391656952                       # number of integer regfile writes
system.cpu0.ipc                              0.355888                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.355888                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038429      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339010938     54.43%     54.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212874      0.68%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018302      0.16%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201327191     32.33%     87.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75211107     12.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             622818892                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1588571                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002551                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 490826     30.90%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                960324     60.45%     91.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               137419      8.65%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             622368981                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2324250394                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    612443335                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669168807                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622181240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                622818892                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059536                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43924749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94057                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1102                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12919780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1076930086                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.837116                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          631337812     58.62%     58.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316149457     29.36%     87.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           94978035      8.82%     96.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26060286      2.42%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5588237      0.52%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1314963      0.12%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             988612      0.09%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             428400      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              84284      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1076930086                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.381966                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9932558                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          797139                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199253206                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76606572                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    876                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1630559983                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11783712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              164080812                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370578380                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6811855                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               450975538                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3548084                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11698                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            775767851                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             635554179                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          408657422                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                438791383                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7341473                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5050939                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17839294                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38079038                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       775767807                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        192120                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2825                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14226463                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1676663087                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1259458862                       # The number of ROB writes
system.cpu0.timesIdled                       17191919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  843                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.590973                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4551836                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5080686                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819746                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7802403                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            219645                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         377450                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157805                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8758055                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3198                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485510                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095440                       # Number of branches committed
system.cpu1.commit.bw_lim_events               760281                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3701652                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262484                       # Number of instructions committed
system.cpu1.commit.committedOps              33280579                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191259029                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174008                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824295                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177395664     92.75%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7020366      3.67%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2274147      1.19%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2019250      1.06%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       517503      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       203793      0.11%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       993231      0.52%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        74794      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       760281      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191259029                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320796                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047224                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248458                       # Number of loads committed
system.cpu1.commit.membars                    2035967                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035967      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082317     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266383     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895774      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280579                       # Class of committed instruction
system.cpu1.commit.refs                      12162169                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262484                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280579                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.960708                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.960708                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171610642                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337814                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4355066                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39560683                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5303945                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12390256                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485719                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               572138                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2305626                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8758055                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5156147                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185466804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75872                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40531103                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1639910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045542                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5809428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4771481                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210762                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192096188                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.651253                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167026106     86.95%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14731965      7.67%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5821288      3.03%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3096125      1.61%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1220084      0.64%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197467      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2887      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     259      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192096188                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         211054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              513062                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7661185                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186368                       # Inst execution rate
system.cpu1.iew.exec_refs                    12893700                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943358                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148202818                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10054626                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018675                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           701572                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2972568                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36975551                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9950342                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373610                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35839828                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                899159                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1568082                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485719                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3569882                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          156419                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4719                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          394                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       806168                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        58857                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91593                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421469                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20952571                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35613950                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.865569                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18135899                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185193                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35622391                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44147379                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24191949                       # number of integer regfile writes
system.cpu1.ipc                              0.167765                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167765                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036063      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21187446     58.51%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11058136     30.54%     94.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1931653      5.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36213438                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1097706                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030312                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 204238     18.61%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804912     73.33%     91.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                88554      8.07%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35275067                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265688809                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35613938                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40670636                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33920728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36213438                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054823                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3694971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            68065                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           406                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1423334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192096188                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188517                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647845                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169952048     88.47%     88.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14625139      7.61%     96.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4134086      2.15%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1345849      0.70%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1432431      0.75%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             240539      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             246380      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              85847      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33869      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192096188                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188310                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6165638                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          536181                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10054626                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2972568                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       192307242                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1450019653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159176754                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412478                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6583647                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6378782                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1206852                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6153                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47614683                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38637164                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26602209                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13132784                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5007792                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485719                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12907483                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4189731                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47614671                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         14666                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13219395                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227480797                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74803236                       # The number of ROB writes
system.cpu1.timesIdled                           2185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2053301                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11153                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2217144                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5637096                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7573403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15122841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        64900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24177                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32717245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6091083                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65409625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6115260                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6165562                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1669651                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5879645                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1407186                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1407179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6165563                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22695582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22695582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    591513088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               591513088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7573545                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7573545    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7573545                       # Request fanout histogram
system.membus.respLayer1.occupancy        39831403249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23981844609                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   821171761000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   821171761000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       981976500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1232081400.455506                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       370500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3239034500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   815279902000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5891859000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     80933635                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        80933635                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     80933635                       # number of overall hits
system.cpu0.icache.overall_hits::total       80933635                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17936305                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17936305                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17936305                       # number of overall misses
system.cpu0.icache.overall_misses::total     17936305                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 533049583999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 533049583999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 533049583999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 533049583999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98869940                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98869940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98869940                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98869940                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.181413                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.181413                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.181413                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.181413                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29719.029867                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29719.029867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29719.029867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29719.029867                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2877                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.603448                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16844690                       # number of writebacks
system.cpu0.icache.writebacks::total         16844690                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1091582                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1091582                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1091582                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1091582                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16844723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16844723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16844723                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16844723                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 456840272000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 456840272000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 456840272000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 456840272000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170373                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170373                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170373                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170373                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27120.675834                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27120.675834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27120.675834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27120.675834                       # average overall mshr miss latency
system.cpu0.icache.replacements              16844690                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     80933635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       80933635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17936305                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17936305                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 533049583999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 533049583999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98869940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98869940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.181413                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.181413                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29719.029867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29719.029867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1091582                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1091582                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16844723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16844723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 456840272000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 456840272000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170373                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170373                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27120.675834                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27120.675834                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999931                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97778124                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16844690                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.804685                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999931                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214584602                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214584602                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    235133085                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       235133085                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    235133085                       # number of overall hits
system.cpu0.dcache.overall_hits::total      235133085                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20177637                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20177637                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20177637                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20177637                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 569846322301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 569846322301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 569846322301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 569846322301                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255310722                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255310722                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255310722                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255310722                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.079032                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.079032                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.079032                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.079032                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28241.479530                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28241.479530                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28241.479530                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28241.479530                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4426881                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       212310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            91578                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2650                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.340005                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.116981                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14812710                       # number of writebacks
system.cpu0.dcache.writebacks::total         14812710                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5758092                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5758092                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5758092                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5758092                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14419545                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14419545                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14419545                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14419545                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 265377876865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 265377876865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 265377876865                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 265377876865                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056478                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056478                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056478                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056478                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18404.039577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18404.039577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18404.039577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18404.039577                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14812710                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167604787                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167604787                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16795374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16795374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 388438151000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 388438151000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184400161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184400161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091081                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091081                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23127.686886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23127.686886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3669695                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3669695                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13125679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13125679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 207055320000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 207055320000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071180                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071180                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15774.827344                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15774.827344                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67528298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67528298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3382263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3382263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 181408171301                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 181408171301                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53635.146439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53635.146439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2088397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2088397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1293866                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1293866                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58322556865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58322556865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45076.195576                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45076.195576                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          784                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          784                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59411500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59411500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.415474                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.415474                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 75779.974490                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 75779.974490                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          766                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          766                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1045000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1045000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009539                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009539                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1023000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1023000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091603                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091603                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6089.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6089.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       855000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       855000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091603                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091603                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5089.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5089.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612417                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612417                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405757                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405757                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31285707500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31285707500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018174                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018174                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77104.541635                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77104.541635                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405757                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405757                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30879950500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30879950500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76104.541635                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76104.541635                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975270                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250573768                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14825062                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.902038                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975270                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999227                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999227                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        527490328                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       527490328                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13023120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13449722                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              166795                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26640217                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13023120                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13449722                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                580                       # number of overall hits
system.l2.overall_hits::.cpu1.data             166795                       # number of overall hits
system.l2.overall_hits::total                26640217                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3821602                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1361733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            865431                       # number of demand (read+write) misses
system.l2.demand_misses::total                6050651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3821602                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1361733                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1885                       # number of overall misses
system.l2.overall_misses::.cpu1.data           865431                       # number of overall misses
system.l2.overall_misses::total               6050651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 290354633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 125534143493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    161085500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85713898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     501763759993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 290354633000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 125534143493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    161085500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85713898000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    501763759993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16844722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14811455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32690868                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16844722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14811455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32690868                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.226872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.091938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.764706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185087                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.226872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.091938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.764706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185087                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75977.203539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92187.046574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85456.498674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99041.862378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82927.235432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75977.203539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92187.046574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85456.498674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99041.862378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82927.235432                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2287                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        47                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.659574                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1352624                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1669652                       # number of writebacks
system.l2.writebacks::total                   1669652                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          58536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               81380                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         58536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              81380                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3821593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1303197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       842605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5969271                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3821593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1303197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       842605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1619239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7588510                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 252138296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108324031495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    141709001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75200653500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 435804690496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 252138296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108324031495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    141709001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75200653500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 130602519544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 566407210040                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.226872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.087986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.761055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.816299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182598                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.226872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.087986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.761055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.816299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232129                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65977.276099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83121.762477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75537.847015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89247.813032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73008.025686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65977.276099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83121.762477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75537.847015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89247.813032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80656.727972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74640.108538                       # average overall mshr miss latency
system.l2.replacements                       13643820                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2608497                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2608497                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2608498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2608498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     30020161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30020161                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30020161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30020161                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1619239                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1619239                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 130602519544                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 130602519544                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80656.727972                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80656.727972                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 64                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       123500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       302500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.942308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.831169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3653.061224                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8233.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4726.562500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       982000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       360000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1342000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.942308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.560000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20040.816327                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21301.587302                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       177000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       177000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16090.909091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        11800                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       215500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       295500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19590.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19700                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           876874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            78090                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                954964                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         809370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         657241                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1466611                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76053347996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64889153500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140942501496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1686244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2421575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.479984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93966.106967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98729.618968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96100.807573                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        42106                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18586                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60692                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       767264                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1405919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  65037081997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56616445500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121653527497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.455014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.868527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.580580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84764.933578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88649.498556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86529.542240                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13023120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13023700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3821602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3823487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 290354633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    161085500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 290515718500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16844722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16847187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.226872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.764706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.226951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75977.203539                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85456.498674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75981.876884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3821593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3823469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 252138296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    141709001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 252280005501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.226872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.761055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.226950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65977.276099                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75537.847015                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65981.967031                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12572848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        88705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12661553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       552363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       208190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          760553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49480795497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20824744500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  70305539997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13125211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13422106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.701224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89580.213550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100027.592584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92440.027187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16430                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4240                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20670                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       535933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       739883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43286949498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18584208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  61871157498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.686943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80769.330304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91121.392498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83622.893752                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                25                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          228                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             241                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2606500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       512500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3119000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          250                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           266                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.912000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.812500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.906015                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11432.017544                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 39423.076923                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12941.908714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           42                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          186                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3670500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       119000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3789500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.744000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.375000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.721805                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19733.870968                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19736.979167                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999895                       # Cycle average of tags in use
system.l2.tags.total_refs                    66841500                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13643894                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.899005                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.531141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.530729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.412011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.408040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.111799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.539549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.055168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.131438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.267372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 536203086                       # Number of tag accesses
system.l2.tags.data_accesses                536203086                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     244581952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83459264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53954688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    102539520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          484655488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    244581952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     244702016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106857664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106857664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3821593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1304051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         843042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1602180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7572742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1669651                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1669651                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        297845059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101634357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           146211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         65704510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    124869759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590199896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    297845059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       146211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        297991270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      130128274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            130128274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      130128274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       297845059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101634357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          146211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        65704510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    124869759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            720328170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1552634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3821593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1175839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    827198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1598234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003930058750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15606475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1461138                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7572742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1669651                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7572742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1669651                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 148002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                117017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            173665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1054112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            283523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2349069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            250143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            223091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            249199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           265403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           239101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           222433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           199953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           220272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1184621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            105952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            132530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           142082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           123818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           106741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81327                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 132031702429                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                37123700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            271245577429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17782.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36532.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5835075                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  980479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7572742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1669651                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4953674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  833242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  435080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  361037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  311990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  174280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  103610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   81954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   59612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2161786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.774881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.070074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.445785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1037146     47.98%     47.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       350385     16.21%     64.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       227968     10.55%     74.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       143868      6.66%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61628      2.85%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       110462      5.11%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55172      2.55%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12804      0.59%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       162353      7.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2161786                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.116279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.196377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    330.768712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95042     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.312987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81434     85.68%     85.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1670      1.76%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7567      7.96%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2973      3.13%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1013      1.07%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              298      0.31%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               66      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              475183360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9472128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99366656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               484655488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106857664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       578.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    130.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  821171747500                       # Total gap between requests
system.mem_ctrls.avgGap                      88848.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    244581952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     75253696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52940672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    102286976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99366656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 297845059.482019841671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 91641845.925580963492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 146210.580663160421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 64469669.458105005324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 124562218.110663935542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121005934.104448586702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3821593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1304051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       843042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1602180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1669651                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  95232421669                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  55596349669                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63377508                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40358978715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  79994449868                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19788868893677                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24919.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42633.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33783.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47873.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49928.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11852098.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7156657620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3803842350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20021081220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4542960780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     64822392960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     355978360230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15558705600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       471884000760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        574.647136                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37348502200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27420640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 756402618800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8278522980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4400135520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32991562380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3561632100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     64822392960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     365457935610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7575905280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       487088086830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.162247                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16426573470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27420640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 777324547530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8837047865.853659                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   43546564872.771851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348299262500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96533836000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 724637925000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5152475                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5152475                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5152475                       # number of overall hits
system.cpu1.icache.overall_hits::total        5152475                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3672                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3672                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3672                       # number of overall misses
system.cpu1.icache.overall_misses::total         3672                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    239860000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    239860000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    239860000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    239860000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5156147                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5156147                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5156147                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5156147                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000712                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000712                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000712                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000712                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65321.350763                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65321.350763                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65321.350763                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65321.350763                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2433                       # number of writebacks
system.cpu1.icache.writebacks::total             2433                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1207                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1207                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2465                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2465                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2465                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2465                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    171233500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    171233500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    171233500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    171233500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000478                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000478                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000478                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000478                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69465.922921                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69465.922921                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69465.922921                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69465.922921                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2433                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5152475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5152475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    239860000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    239860000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5156147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5156147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65321.350763                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65321.350763                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2465                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2465                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    171233500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    171233500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000478                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000478                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69465.922921                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69465.922921                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.985126                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4795856                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2433                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1971.169749                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        380329500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.985126                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999535                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999535                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10314759                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10314759                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9380782                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9380782                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9380782                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9380782                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2241792                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2241792                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2241792                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2241792                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 203136003762                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 203136003762                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 203136003762                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 203136003762                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11622574                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11622574                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11622574                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11622574                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192883                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192883                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192883                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192883                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90613.225385                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90613.225385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90613.225385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90613.225385                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1102462                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       129101                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18123                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1618                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.832202                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.790482                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031748                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031748                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1623306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1623306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1623306                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1623306                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618486                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618486                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54847824139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54847824139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54847824139                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54847824139                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053214                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88680.785238                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88680.785238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88680.785238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88680.785238                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031748                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8361291                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8361291                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1365926                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1365926                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104820573000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104820573000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9727217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9727217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76739.569347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76739.569347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1068324                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1068324                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22400120000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22400120000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030595                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030595                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75268.714592                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75268.714592                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1019491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1019491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       875866                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       875866                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98315430762                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98315430762                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.462111                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.462111                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112249.397467                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112249.397467                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       554982                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       554982                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32447704139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32447704139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101119.732174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101119.732174                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3683000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3683000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.215886                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.215886                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34745.283019                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34745.283019                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097760                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097760                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66281.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66281.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       529500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       529500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238876                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238876                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5191.176471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5191.176471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       428500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       428500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.238876                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.238876                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4200.980392                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4200.980392                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591201                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591201                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426724                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426724                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35111289500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35111289500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419210                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419210                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82281.028252                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82281.028252                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426723                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426723                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34684565500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34684565500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419209                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419209                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81281.218730                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81281.218730                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.454396                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11010318                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045108                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.535101                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        380341000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.454396                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.951700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26327968                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26327968                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 821171761000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30270529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4278150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30083074                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11974168                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2750943                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            620                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2446621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2446619                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16847187                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13423342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          266                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50534134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44449965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3109378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98100840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2156122368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1895946240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       313472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132094080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4184476160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16421571                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108539968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49112808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.126849                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334280                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42907077     87.36%     87.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6181553     12.59%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24177      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49112808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65396395977                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22238558057                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25267464236                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568222654                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3702989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1164926154000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112288                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723832                       # Number of bytes of host memory used
host_op_rate                                   113288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7735.55                       # Real time elapsed on the host
host_tick_rate                               44438288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868612172                       # Number of instructions simulated
sim_ops                                     876346318                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.343754                       # Number of seconds simulated
sim_ticks                                343754393000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.935804                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35783617                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            36168521                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5542777                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58728629                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             61371                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          97754                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           36383                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59992773                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12173                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        744347                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3625159                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25865718                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7197820                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6497981                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70061905                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           128034236                       # Number of instructions committed
system.cpu0.commit.committedOps             130908252                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    656763514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.199323                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.962121                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    605267724     92.16%     92.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27775870      4.23%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9604781      1.46%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3425185      0.52%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2037647      0.31%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       982094      0.15%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       303104      0.05%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       169289      0.03%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7197820      1.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    656763514                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10756837                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86704                       # Number of function calls committed.
system.cpu0.commit.int_insts                122417883                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33196442                       # Number of loads committed
system.cpu0.commit.membars                    4680674                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4680869      3.58%      3.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81890141     62.56%     66.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2811      0.00%     66.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1038407      0.79%     66.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.46%     67.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1745073      1.33%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       706259      0.54%     69.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1313428      1.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       31080514     23.74%     94.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2496600      1.91%     95.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2860275      2.18%     98.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2485921      1.90%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130908252                       # Class of committed instruction
system.cpu0.commit.refs                      38923310                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  128034236                       # Number of Instructions Simulated
system.cpu0.committedOps                    130908252                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.291602                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.291602                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            538402255                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1920946                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            27079582                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             217744710                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33567556                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 85964086                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3640657                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4640824                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6454807                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59992773                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27939325                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    629302284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               717957                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          170                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     270902439                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11116566                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.088549                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33168431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35844988                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.399852                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         668029361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.420829                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.952848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               495151993     74.12%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120655728     18.06%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24844387      3.72%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13929912      2.09%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7435572      1.11%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  314027      0.05%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3240527      0.49%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1421385      0.21%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1035830      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           668029361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11483346                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8917099                       # number of floating regfile writes
system.cpu0.idleCycles                        9476840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3990099                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                33058033                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.272758                       # Inst execution rate
system.cpu0.iew.exec_refs                    64788905                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6119154                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              103358868                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             51119004                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2492500                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2355054                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7421207                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          200273250                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58669751                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2392210                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            184795262                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                847223                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             97049581                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3640657                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             98359737                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2808029                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10286                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13124                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17922562                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1694339                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13124                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       942807                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3047292                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                137086804                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168569452                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821736                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112649163                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.248809                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     168852276                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               233960289                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117989142                       # number of integer regfile writes
system.cpu0.ipc                              0.188979                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.188979                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4683395      2.50%      2.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110352119     58.95%     61.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3156      0.00%     61.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  500      0.00%     61.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1098654      0.59%     62.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             652049      0.35%     62.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2212819      1.18%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         706392      0.38%     63.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1313728      0.70%     64.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            755127      0.40%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55529672     29.67%     94.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2525074      1.35%     96.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4448745      2.38%     98.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2906042      1.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             187187472                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14967396                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29352217                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12421896                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          19515085                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4232138                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022609                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 748304     17.68%     17.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     17.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     13      0.00%     17.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   24      0.00%     17.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  411      0.01%     17.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1185      0.03%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           149592      3.53%     21.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               475689     11.24%     32.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               63150      1.49%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2579008     60.94%     94.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30967      0.73%     95.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           169441      4.00%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           14348      0.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             171768819                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1018228661                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    156147556                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        250136278                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 192017794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                187187472                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8255456                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69365000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           944435                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1757475                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39658340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    668029361                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.280208                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.781917                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          555847570     83.21%     83.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71234381     10.66%     93.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23901833      3.58%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7220286      1.08%     98.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5498946      0.82%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2055129      0.31%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1813074      0.27%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             326442      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             131700      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      668029361                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.276289                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15017167                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1123700                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            51119004                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7421207                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10681199                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5410641                       # number of misc regfile writes
system.cpu0.numCycles                       677506201                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10002585                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              250170306                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96499987                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6823131                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40055232                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              62032344                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2184348                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            283651220                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             208152387                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          155282652                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84407620                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7447398                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3640657                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             75823455                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58782669                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16702297                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       266948923                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     213932091                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1743056                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35298727                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1745862                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   850511333                       # The number of ROB reads
system.cpu0.rob.rob_writes                  413211513                       # The number of ROB writes
system.cpu0.timesIdled                          97531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2517                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.403261                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34196031                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34401317                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4835802                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56421512                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             58985                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          88068                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29083                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57670849                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6345                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        730418                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3273022                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25847817                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7407630                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6380603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       70696945                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128018906                       # Number of instructions committed
system.cpu1.commit.committedOps             130841463                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    653267850                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.200288                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.972605                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    602861305     92.28%     92.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26877010      4.11%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9061615      1.39%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3625019      0.55%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2135087      0.33%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       819338      0.13%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       297834      0.05%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       183012      0.03%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7407630      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    653267850                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10948519                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69436                       # Number of function calls committed.
system.cpu1.commit.int_insts                122358020                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33267605                       # Number of loads committed
system.cpu1.commit.membars                    4596711                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4596711      3.51%      3.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        81940553     62.63%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            610      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1071042      0.82%     66.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607121      0.46%     67.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1806764      1.38%     68.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       735688      0.56%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1342792      1.03%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31105257     23.77%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2249621      1.72%     95.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2892766      2.21%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2492235      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130841463                       # Class of committed instruction
system.cpu1.commit.refs                      38739879                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128018906                       # Number of Instructions Simulated
system.cpu1.committedOps                    130841463                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.226754                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.226754                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            540200437                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1565750                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26726458                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             218079637                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31373066                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 82766454                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3287657                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3334832                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6711345                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57670849                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27877999                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    627983184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               730709                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     266545803                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9700874                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086189                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31505287                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34255016                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.398351                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         664338959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.412298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.924396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               492567629     74.14%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120738892     18.17%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24830767      3.74%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14015674      2.11%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7444706      1.12%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  278690      0.04%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1971555      0.30%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1471655      0.22%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1019391      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           664338959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11707352                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9121917                       # number of floating regfile writes
system.cpu1.idleCycles                        4784395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3651242                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33198720                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.277734                       # Inst execution rate
system.cpu1.iew.exec_refs                    65056457                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5868247                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              105144567                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51208695                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2330720                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2039142                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7039781                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          200827321                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59188210                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2416278                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            185838216                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                860935                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             98726128                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3287657                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            100062045                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2870346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6479                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12733                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17941090                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1567507                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12733                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       943871                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2707371                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139178419                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169278952                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822811                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114517599                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252986                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     169566041                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               235127286                       # number of integer regfile reads
system.cpu1.int_regfile_writes              118647666                       # number of integer regfile writes
system.cpu1.ipc                              0.191323                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191323                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4598852      2.44%      2.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111081082     59.01%     61.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 642      0.00%     61.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1131964      0.60%     62.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645099      0.34%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2279850      1.21%     63.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         735831      0.39%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1343081      0.71%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            784007      0.42%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            55943056     29.72%     94.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2272958      1.21%     96.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4516677      2.40%     98.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2921203      1.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             188254494                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15268522                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           29931099                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12634950                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          19874257                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4313771                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022915                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 756646     17.54%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   26      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    3      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1373      0.03%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           154612      3.58%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               499471     11.58%     32.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               65915      1.53%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2633884     61.06%     95.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12431      0.29%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           175378      4.07%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           14032      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172700891                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1016201231                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    156644002                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        250951493                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 192982898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                188254494                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7844423                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       69985858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           970612                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1463820                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     39785967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    664338959                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.283371                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.792362                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          553185077     83.27%     83.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           69518883     10.46%     93.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23755712      3.58%     97.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7620707      1.15%     98.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5822078      0.88%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2136603      0.32%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1839664      0.28%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             329125      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             131110      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      664338959                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.281345                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15557688                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1221671                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51208695                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7039781                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10988514                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5563518                       # number of misc regfile writes
system.cpu1.numCycles                       669123354                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18284636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              254541008                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             96747804                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6709519                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37405231                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62951233                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2252808                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284670901                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             208620598                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          156096728                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81882553                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6903871                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3287657                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             76520935                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59348924                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         17084003                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       267586898                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     210701575                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1596874                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37970606                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1600775                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   847380935                       # The number of ROB reads
system.cpu1.rob.rob_writes                  414153216                       # The number of ROB writes
system.cpu1.timesIdled                          52347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9928521                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               195354                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11283040                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  1                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35206004                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19886223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39444418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1006002                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       315059                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14880712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11994750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29748145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12309809                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18157031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3062790                       # Transaction distribution
system.membus.trans_dist::WritebackClean           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16498428                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10593                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9413                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1705790                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1705726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18157031                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     59307175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               59307175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1467238016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1467238016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14726                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19883153                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19883153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19883153                       # Request fanout histogram
system.membus.respLayer1.occupancy       103675680786                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         55571389332                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   343754393000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   343754393000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1264                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          632                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7913937.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   42759865.370698                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          632    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    735032500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            632                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   338752784500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5001608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27838132                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27838132                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27838132                       # number of overall hits
system.cpu0.icache.overall_hits::total       27838132                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       101191                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        101191                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       101191                       # number of overall misses
system.cpu0.icache.overall_misses::total       101191                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7713269996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7713269996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7713269996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7713269996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27939323                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27939323                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27939323                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27939323                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003622                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003622                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003622                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003622                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76224.861855                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76224.861855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76224.861855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76224.861855                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7016                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              127                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.244094                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        93752                       # number of writebacks
system.cpu0.icache.writebacks::total            93752                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7438                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7438                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7438                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7438                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        93753                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        93753                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        93753                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        93753                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7176830996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7176830996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7176830996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7176830996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003356                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003356                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003356                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003356                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76550.414344                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76550.414344                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76550.414344                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76550.414344                       # average overall mshr miss latency
system.cpu0.icache.replacements                 93752                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27838132                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27838132                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       101191                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       101191                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7713269996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7713269996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27939323                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27939323                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003622                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003622                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76224.861855                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76224.861855                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7438                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7438                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        93753                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        93753                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7176830996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7176830996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76550.414344                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76550.414344                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27932117                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            93784                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           297.834567                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55972398                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55972398                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34214450                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34214450                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34214450                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34214450                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13394791                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13394791                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13394791                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13394791                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1119138295850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1119138295850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1119138295850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1119138295850                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47609241                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47609241                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47609241                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47609241                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.281349                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.281349                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.281349                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.281349                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83550.261878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83550.261878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83550.261878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83550.261878                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    177725885                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         9061                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3084648                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            111                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.616261                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.630631                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7316234                       # number of writebacks
system.cpu0.dcache.writebacks::total          7316234                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6610041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6610041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6610041                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6610041                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6784750                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6784750                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6784750                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6784750                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 619888367324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 619888367324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 619888367324                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 619888367324                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.142509                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.142509                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.142509                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.142509                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91364.953362                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91364.953362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91364.953362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91364.953362                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7316233                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32430541                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32430541                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11266426                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11266426                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 957095409000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 957095409000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43696967                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43696967                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.257831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.257831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84951.111293                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84951.111293                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5015607                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5015607                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6250819                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6250819                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 573747255000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 573747255000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143049                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143049                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91787.532962                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91787.532962                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1783909                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1783909                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2128365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2128365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 162042886850                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 162042886850                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3912274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3912274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.544022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.544022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76134.914289                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76134.914289                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1594434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1594434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       533931                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       533931                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  46141112324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  46141112324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.136476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.136476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86417.743723                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86417.743723                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1069437                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1069437                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2400                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2400                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76875500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76875500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1071837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1071837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32031.458333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32031.458333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          521                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          521                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1879                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1879                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     44191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     44191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23518.626929                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23518.626929                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1064989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1064989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     61370500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     61370500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1070137                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1070137                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004811                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004811                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11921.231546                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11921.231546                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5121                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5121                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56317500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56317500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004785                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10997.363796                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10997.363796                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1860500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1860500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       189897                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         189897                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       554450                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       554450                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  49314299794                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  49314299794                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       744347                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       744347                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744881                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744881                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88942.735673                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88942.735673                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       554442                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       554442                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48759841294                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48759841294                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744870                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744870                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87943.989261                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87943.989261                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.927142                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43887299                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7335696                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.982704                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.927142                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108326788                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108326788                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14261                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1311199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1322194                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2659447                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14261                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1311199                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11793                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1322194                       # number of overall hits
system.l2.overall_hits::total                 2659447                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             79493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5998710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             39851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6055363                       # number of demand (read+write) misses
system.l2.demand_misses::total               12173417                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            79493                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5998710                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            39851                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6055363                       # number of overall misses
system.l2.overall_misses::total              12173417                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6867956998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 639886519841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3634130997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 646174488279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1296563096115                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6867956998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 639886519841                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3634130997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 646174488279                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1296563096115                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           93754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7309909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7377557                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14832864                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          93754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7309909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7377557                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14832864                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.847889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.820627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.771648                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.820782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.820706                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.847889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.820627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.771648                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.820782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.820706                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86397.003485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106670.687505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91192.968734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106711.106878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106507.736991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86397.003485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106670.687505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91192.968734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106711.106878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106507.736991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             278921                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9196                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.330687                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7703954                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3062774                       # number of writebacks
system.l2.writebacks::total                   3062774                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            928                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         168717                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         168421                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              338740                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           928                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        168717                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        168421                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             338740                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        78565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5829993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        39177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5886942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11834677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        78565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5829993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        39177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5886942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8196820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20031497                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6024920507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 570080171394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3198789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 575957886839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1155261768240                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6024920507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 570080171394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3198789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 575957886839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 694624590399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1849886358639                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.837991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.797547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.758597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.797953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.797869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.837991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.797547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.758597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.797953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.350481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76687.080850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97784.023307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81649.679659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97836.514584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97616.670758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76687.080850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97784.023307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81649.679659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97836.514584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84743.179721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92348.882295                       # average overall mshr miss latency
system.l2.replacements                       31667160                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3447109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3447109                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           14                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             14                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3447123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3447123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           14                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           14                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10433039                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10433039                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           47                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             47                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10433086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10433086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           47                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           47                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8196820                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8196820                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 694624590399                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 694624590399                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84743.179721                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84743.179721                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             340                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             409                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  749                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1311                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2601                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      6224000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      6187000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12411000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1720                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791411                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.762209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.776418                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4824.806202                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4719.298246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4771.626298                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           44                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              81                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1267                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2520                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     26784000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     26826997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     53610997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.768712                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.736628                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.752239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21375.897845                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21173.636148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21274.205159                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           315                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           310                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                625                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1296                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1360                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2656                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7683500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      7319000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15002500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1611                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1670                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.804469                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.814371                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.809509                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5928.626543                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5381.617647                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5648.531627                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           40                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            69                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1267                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1320                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2587                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26267000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     27871000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     54138000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.786468                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.790419                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.788479                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20731.649566                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21114.393939                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20926.942404                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           156854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           147435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                304289                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         916331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         898887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1815218                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  91205333476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  89744414972                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  180949748448                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1073185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1046322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2119507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.853843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.859092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99533.174667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99839.484798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99684.857933                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57975                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        53416                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           111391                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       858356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       845471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1703827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  77713399491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  76775974482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154489373973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.799821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.808041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.803879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90537.492009                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90808.525049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90671.983701                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14261                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        79493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        39851                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           119344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6867956998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3634130997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10502087995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        93754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.847889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.771648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86397.003485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91192.968734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87998.458196                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          928                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          674                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1602                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        78565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        39177                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       117742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6024920507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3198789500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9223710007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.837991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.758597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.809791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76687.080850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81649.679659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78338.316038                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1154345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1174759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2329104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5082379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5156476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10238855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 548681186365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 556430073307                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1105111259672                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6236724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6331235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12567959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.814912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.814450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107957.550266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107908.981503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107933.090143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       110742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       115005                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       225747                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4971637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5041471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10013108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 492366771903                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 499181912357                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 991548684260                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.797155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.796286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.796717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99035.141122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99015.131170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99025.066369                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          207                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               220                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          372                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          123                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             495                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9939500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3306500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13246000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          579                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          136                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           715                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.642487                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.904412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26719.086022                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26882.113821                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26759.595960                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          130                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          242                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          319                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4755495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1555498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6310993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.417962                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.566176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.446154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19650.805785                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20201.272727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19783.677116                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999941                       # Cycle average of tags in use
system.l2.tags.total_refs                    36404809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31667613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.149591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.621744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.120942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.123230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.106542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.210138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.817344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.572215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.048800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.050158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.325271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 261432805                       # Number of tag accesses
system.l2.tags.data_accesses                261432805                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5028032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     373459584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     377106240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    513115200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1271216384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5028032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2507328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7535360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196018560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196018560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          78563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5835306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          39177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5892285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8017425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19862756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3062790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3062790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14626815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1086413997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7293952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1097022315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1492679688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3698036767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14626815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7293952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21920767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      570228524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570228524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      570228524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14626815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1086413997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7293952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1097022315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1492679688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4268265290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2975011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     78564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5749069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     39177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5807508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7996037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001001073250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32268084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2804722                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19862757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3062837                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19862757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3062837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 192402                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 87826                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            654295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            681356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            656635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1588892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2508809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1853354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1421708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1183760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            803909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1060345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1149714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1534941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1640168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1222386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           922389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           787694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            144213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            143129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            175178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            197354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            188280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            155930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            236222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           260487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           243384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           236022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           153619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 735833931956                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                98351775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1104653088206                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37408.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56158.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13437931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2024346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19862757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3062837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2384000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2554055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2513053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2405659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2130029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1740091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1410736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1138375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  898776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  704789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 557863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 486210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 309790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 186438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 118995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  72284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 185920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 190310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 195625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 202364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 213589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 199376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 197423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 195304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 193692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7183095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.765907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.551474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.335715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3946984     54.95%     54.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1576272     21.94%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       573114      7.98%     84.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       290361      4.04%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       155085      2.16%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       108035      1.50%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        74466      1.04%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        57031      0.79%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       401747      5.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7183095                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.411871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.704090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.625775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        180872     98.77%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         1420      0.78%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          421      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          194      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           93      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           41      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           27      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           163395     89.22%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3378      1.84%     91.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10415      5.69%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3957      2.16%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1327      0.72%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              454      0.25%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              155      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1258902720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12313728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190401280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1271216448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196021568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3662.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       553.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3698.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  343754383000                       # Total gap between requests
system.mem_ctrls.avgGap                      14994.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5028096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    367940416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2507328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    371680512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    511746368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190401280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14627001.435876922682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1070358440.481079220772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7293951.876856450923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1081238580.709570884705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1488697681.894060850143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 553887554.245743155479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        78564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5835306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        39177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5892285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8017425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3062837                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2763862819                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 327919523902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1564886743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 331407280085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 440997534657                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8580656321416                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35179.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56195.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39944.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56244.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55004.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2801538.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25090809660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13336081605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         65127838440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8563608360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27135741360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153609144390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2646618240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       295509842055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        859.654009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5567826337                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11478740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 326707826663                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26196510060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13923763920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         75318489120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6965996040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27135741360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     153035906790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3129344640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       305705751930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        889.314459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6807038037                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11478740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 325468614963                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1564                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          783                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11740877.394636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56923025.188233                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          783    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    775757500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            783                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   334561286000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9193107000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27821874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27821874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27821874                       # number of overall hits
system.cpu1.icache.overall_hits::total       27821874                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        56124                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         56124                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        56124                       # number of overall misses
system.cpu1.icache.overall_misses::total        56124                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4173537000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4173537000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4173537000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4173537000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27877998                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27877998                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27877998                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27877998                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002013                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74362.785974                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74362.785974                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74362.785974                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74362.785974                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2141                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.913793                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51644                       # number of writebacks
system.cpu1.icache.writebacks::total            51644                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4480                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4480                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4480                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4480                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51644                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51644                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51644                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51644                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3847416000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3847416000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3847416000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3847416000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001853                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001853                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001853                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001853                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74498.799473                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74498.799473                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74498.799473                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74498.799473                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51644                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27821874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27821874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        56124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        56124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4173537000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4173537000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27877998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27877998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74362.785974                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74362.785974                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4480                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4480                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51644                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51644                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3847416000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3847416000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74498.799473                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74498.799473                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28232602                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51676                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           546.338765                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55807640                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55807640                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34147856                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34147856                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34147856                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34147856                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13442037                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13442037                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13442037                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13442037                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1124896851305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1124896851305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1124896851305                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1124896851305                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47589893                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47589893                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47589893                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47589893                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.282456                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.282456                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.282456                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.282456                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83684.998881                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83684.998881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83684.998881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83684.998881                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    180896761                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8122                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3147809                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.467515                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.252101                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7380340                       # number of writebacks
system.cpu1.dcache.writebacks::total          7380340                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6583574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6583574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6583574                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6583574                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6858463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6858463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6858463                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6858463                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 626882089675                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 626882089675                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 626882089675                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 626882089675                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144116                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91402.707819                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91402.707819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91402.707819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91402.707819                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7380338                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32455093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32455093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11444277                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11444277                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 970721994000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 970721994000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43899370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43899370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.260693                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.260693                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84821.609438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84821.609438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5099913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5099913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6344364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6344364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 581909774500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 581909774500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91720.742142                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91720.742142                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1692763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1692763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1997760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1997760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 154174857305                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 154174857305                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3690523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3690523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.541322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.541322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77173.863379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77173.863379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1483661                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1483661                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       514099                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       514099                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44972315175                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44972315175                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139302                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139302                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87477.927743                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87477.927743                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1050690                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1050690                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2268                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2268                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     69058500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     69058500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1052958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1052958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002154                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002154                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30449.074074                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30449.074074                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          197                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          197                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2071                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2071                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     60062000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     60062000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001967                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001967                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29001.448576                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29001.448576                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1046125                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1046125                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5084                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5084                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     63537500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     63537500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1051209                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1051209                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004836                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004836                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12497.541306                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12497.541306                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5064                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5064                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     58529500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     58529500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004817                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004817                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11557.958136                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11557.958136                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1509000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1509000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1453000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1453000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       184097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         184097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       546321                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       546321                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  48853927386                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  48853927386                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       730418                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       730418                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.747957                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.747957                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89423.484336                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89423.484336                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       546319                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       546319                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  48307606386                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  48307606386                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.747954                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.747954                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88423.808043                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88423.808043                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.866764                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43850321                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7401460                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.924550                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.866764                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995836                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995836                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108250390                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108250390                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 343754393000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12744474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6509897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11394819                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28604389                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13984972                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11232                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10061                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21293                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2137182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2137184                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145398                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12599078                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          715                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       281258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     21976270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       154932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22173493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44585953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12000256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    936072640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6610432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    944504960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1899188288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45715726                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199148992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60557171                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.225628                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47208846     77.96%     77.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13033260     21.52%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 315059      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60557171                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29717326874                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11019060433                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         141158432                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11117948360                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77857714                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16513                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
