## RTL Design using Verilog HDL – NIELIT Virtual Academy Internship

**Duration:** 19 Aug 2024 – 05 Sep 2024  
**Issued by:** National Institute of Electronics & Information Technology (NIELIT)  
**Certificate ID:** NVA-C-IN13-4-2927

### Skills Acquired
- RTL design fundamentals
- Verilog HDL syntax and simulation
- FPGA design workflows
