transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/R0_hazard.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Load_Imm_dep.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Mux1_4x1.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/RR_EX.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/ROM.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Register_file.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Register_2bit.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/RAM.vhdl}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/IF_ID.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/dff_en.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/complementor.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/ID_adder.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/SE10.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/SE7.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/EX_MEM.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/ID_RR.vhd}
vcom -93 -work work {D:/github/RISC_pipeline/VHDL_Implementation/MEM_WB.vhd}

