{"version":"1.1.0","info":[["/Users/ethanvosburg/Documents/git/CPE333/Lab_2_5_Stage_Pipeline/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv",[[[[[["#AnonymousStructUnion0",[[34,8],[49,1]],[[34,8],[34,14]],[],["struct"]],[49,0]],[[["opcode",[[35,4],[35,19]],[[35,13],[35,19]],["#AnonymousStructUnion0"],["struct_union_member"]],["rs1_addr",[[36,4],[36,24]],[[36,16],[36,24]],["#AnonymousStructUnion0"],["struct_union_member"]],["rs2_addr",[[37,4],[37,24]],[[37,16],[37,24]],["#AnonymousStructUnion0"],["struct_union_member"]],["rd_addr",[[38,4],[38,23]],[[38,16],[38,23]],["#AnonymousStructUnion0"],["struct_union_member"]],["rs1_used",[[39,4],[39,18]],[[39,10],[39,18]],["#AnonymousStructUnion0"],["struct_union_member"]],["rs2_used",[[40,4],[40,18]],[[40,10],[40,18]],["#AnonymousStructUnion0"],["struct_union_member"]],["rd_used",[[41,4],[41,17]],[[41,10],[41,17]],["#AnonymousStructUnion0"],["struct_union_member"]],["alu_fun",[[42,4],[42,23]],[[42,16],[42,23]],["#AnonymousStructUnion0"],["struct_union_member"]],["memWrite",[[43,4],[43,18]],[[43,10],[43,18]],["#AnonymousStructUnion0"],["struct_union_member"]],["memRead2",[[44,4],[44,18]],[[44,10],[44,18]],["#AnonymousStructUnion0"],["struct_union_member"]],["regWrite",[[45,4],[45,18]],[[45,10],[45,18]],["#AnonymousStructUnion0"],["struct_union_member"]],["rf_wr_sel",[[46,4],[46,25]],[[46,16],[46,25]],["#AnonymousStructUnion0"],["struct_union_member"]],["mem_type",[[47,4],[47,24]],[[47,16],[47,24]],["#AnonymousStructUnion0"],["struct_union_member"]],["pc",[[48,4],[48,19]],[[48,17],[48,19]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["OTTER_MCU",[[51,0],[58,2]],[[51,7],[51,16]],[],["module"]],[148,10]],[[["CLK",[[51,17],[51,26]],[[51,23],[51,26]],["OTTER_MCU"],["port","input"]],["INTR",[[52,16],[52,26]],[[52,22],[52,26]],["OTTER_MCU"],["port","input"]],["RESET",[[53,16],[53,27]],[[53,22],[53,27]],["OTTER_MCU"],["port","input"]],["IOBUS_IN",[[54,16],[54,37]],[[54,29],[54,37]],["OTTER_MCU"],["port","input"]],["IOBUS_OUT",[[55,16],[55,39]],[[55,30],[55,39]],["OTTER_MCU"],["port","output"]],["IOBUS_ADDR",[[56,16],[56,40]],[[56,30],[56,40]],["OTTER_MCU"],["port","output"]],["IOBUS_WR",[[57,16],[57,37]],[[57,29],[57,37]],["OTTER_MCU"],["port","logic"]],["opcode",[[59,4],[59,21]],[[59,15],[59,21]],["OTTER_MCU"],["variable","wire"]],["pc",[[60,4],[60,18]],[[60,16],[60,18]],["OTTER_MCU"],["variable","wire"]],["pc_value",[[60,4],[60,28]],[[60,20],[60,28]],["OTTER_MCU"],["variable","pc"]],["next_pc",[[60,4],[60,37]],[[60,30],[60,37]],["OTTER_MCU"],["variable","pc_value"]],["jalr_pc",[[60,4],[60,46]],[[60,39],[60,46]],["OTTER_MCU"],["variable","next_pc"]],["branch_pc",[[60,4],[60,57]],[[60,48],[60,57]],["OTTER_MCU"],["variable","jalr_pc"]],["jump_pc",[[60,4],[60,66]],[[60,59],[60,66]],["OTTER_MCU"],["variable","branch_pc"]],["int_pc",[[60,4],[60,74]],[[60,68],[60,74]],["OTTER_MCU"],["variable","jump_pc"]],["A",[[60,4],[60,76]],[[60,75],[60,76]],["OTTER_MCU"],["variable","int_pc"]],["B",[[60,4],[60,78]],[[60,77],[60,78]],["OTTER_MCU"],["variable","A"]],["I_immed",[[60,4],[61,15]],[[61,8],[61,15]],["OTTER_MCU"],["variable","B"]],["S_immed",[[60,4],[61,23]],[[61,16],[61,23]],["OTTER_MCU"],["variable","I_immed"]],["U_immed",[[60,4],[61,31]],[[61,24],[61,31]],["OTTER_MCU"],["variable","S_immed"]],["aluBin",[[60,4],[61,38]],[[61,32],[61,38]],["OTTER_MCU"],["variable","U_immed"]],["aluAin",[[60,4],[61,45]],[[61,39],[61,45]],["OTTER_MCU"],["variable","aluBin"]],["aluResult",[[60,4],[61,55]],[[61,46],[61,55]],["OTTER_MCU"],["variable","aluAin"]],["rfIn",[[60,4],[61,60]],[[61,56],[61,60]],["OTTER_MCU"],["variable","aluResult"]],["csr_reg",[[60,4],[61,68]],[[61,61],[61,68]],["OTTER_MCU"],["variable","rfIn"]],["mem_data",[[60,4],[61,78]],[[61,70],[61,78]],["OTTER_MCU"],["variable","csr_reg"]],["IR",[[63,4],[63,18]],[[63,16],[63,18]],["OTTER_MCU"],["variable","wire"]],["memRead1",[[64,4],[64,17]],[[64,9],[64,17]],["OTTER_MCU"],["variable","wire"]],["memRead2",[[64,4],[64,26]],[[64,18],[64,26]],["OTTER_MCU"],["variable","memRead1"]],["pcWrite",[[66,4],[66,16]],[[66,9],[66,16]],["OTTER_MCU"],["variable","wire"]],["regWrite",[[66,4],[66,25]],[[66,17],[66,25]],["OTTER_MCU"],["variable","pcWrite"]],["memWrite",[[66,4],[66,34]],[[66,26],[66,34]],["OTTER_MCU"],["variable","regWrite"]],["op1_sel",[[66,4],[66,43]],[[66,36],[66,43]],["OTTER_MCU"],["variable","memWrite"]],["mem_op",[[66,4],[66,50]],[[66,44],[66,50]],["OTTER_MCU"],["variable","op1_sel"]],["IorD",[[66,4],[66,55]],[[66,51],[66,55]],["OTTER_MCU"],["variable","mem_op"]],["pcWriteCond",[[66,4],[66,67]],[[66,56],[66,67]],["OTTER_MCU"],["variable","IorD"]],["memRead",[[66,4],[66,75]],[[66,68],[66,75]],["OTTER_MCU"],["variable","pcWriteCond"]],["opB_sel",[[67,4],[67,22]],[[67,15],[67,22]],["OTTER_MCU"],["variable","wire"]],["rf_sel",[[67,4],[67,30]],[[67,24],[67,30]],["OTTER_MCU"],["variable","opB_sel"]],["wb_sel",[[67,4],[67,38]],[[67,32],[67,38]],["OTTER_MCU"],["variable","rf_sel"]],["mSize",[[67,4],[67,45]],[[67,40],[67,45]],["OTTER_MCU"],["variable","wb_sel"]],["pc_sel",[[68,4],[68,22]],[[68,16],[68,22]],["OTTER_MCU"],["variable","logic"]],["alu_fun",[[69,4],[69,21]],[[69,14],[69,21]],["OTTER_MCU"],["variable","wire"]],["opA_sel",[[70,4],[70,16]],[[70,9],[70,16]],["OTTER_MCU"],["variable","wire"]],["br_lt",[[72,4],[72,15]],[[72,10],[72,15]],["OTTER_MCU"],["variable","logic"]],["br_eq",[[72,4],[72,21]],[[72,16],[72,21]],["OTTER_MCU"],["variable","br_lt"]],["br_ltu",[[72,4],[72,28]],[[72,22],[72,28]],["OTTER_MCU"],["variable","br_eq"]],["if_de_pc",[[76,5],[76,26]],[[76,18],[76,26]],["OTTER_MCU"],["variable","logic"]],["de_ex_opA",[[92,4],[92,26]],[[92,17],[92,26]],["OTTER_MCU"],["variable","logic"]],["de_ex_opB",[[93,4],[93,26]],[[93,17],[93,26]],["OTTER_MCU"],["variable","logic"]],["de_ex_rs2",[[94,4],[94,26]],[[94,17],[94,26]],["OTTER_MCU"],["variable","logic"]],["de_ex_inst",[[96,4],[96,22]],[[96,12],[96,22]],["OTTER_MCU"],["variable","instr_t"]],["de_inst",[[96,4],[96,31]],[[96,24],[96,31]],["OTTER_MCU"],["variable","de_ex_inst"]],["OPCODE",[[98,4],[98,19]],[[98,13],[98,19]],["OTTER_MCU"],["variable","opcode_t"]],["ex_mem_rs2",[[116,5],[116,28]],[[116,18],[116,28]],["OTTER_MCU"],["variable","logic"]],["ex_mem_aluRes",[[117,5],[117,28]],[[117,11],[117,24]],["OTTER_MCU"],["variable","logic"]],["ex_mem_inst",[[118,5],[118,24]],[[118,13],[118,24]],["OTTER_MCU"],["variable","instr_t"]],["opA_forwarded",[[119,5],[119,31]],[[119,18],[119,31]],["OTTER_MCU"],["variable","logic"]],["opB_forwarded",[[120,5],[120,31]],[[120,18],[120,31]],["OTTER_MCU"],["variable","logic"]],["ALU",[[123,4],[123,71]],[[123,14],[123,17]],["OTTER_MCU"],["instance","OTTER_ALU"]]]]]],null,null,null,[["LUI",[[22,11],[22,32]],[[22,11],[22,14]],[],["enum_member","#AnonymousEnum0"]],["AUIPC",[[23,11],[23,32]],[[23,11],[23,16]],[],["enum_member","#AnonymousEnum0"]],["JAL",[[24,11],[24,32]],[[24,11],[24,14]],[],["enum_member","#AnonymousEnum0"]],["JALR",[[25,11],[25,32]],[[25,11],[25,15]],[],["enum_member","#AnonymousEnum0"]],["BRANCH",[[26,11],[26,32]],[[26,11],[26,17]],[],["enum_member","#AnonymousEnum0"]],["LOAD",[[27,11],[27,32]],[[27,11],[27,15]],[],["enum_member","#AnonymousEnum0"]],["STORE",[[28,11],[28,32]],[[28,11],[28,16]],[],["enum_member","#AnonymousEnum0"]],["OP_IMM",[[29,11],[29,32]],[[29,11],[29,17]],[],["enum_member","#AnonymousEnum0"]],["OP",[[30,11],[30,32]],[[30,11],[30,13]],[],["enum_member","#AnonymousEnum0"]],["SYSTEM",[[31,11],[31,32]],[[31,11],[31,17]],[],["enum_member","#AnonymousEnum0"]],["opcode_t",[[21,2],[32,12]],[[32,3],[32,11]],[],["typedef","#AnonymousEnum0"]],["instr_t",[[34,0],[49,10]],[[49,2],[49,9]],[],["typedef","#AnonymousStructUnion0"]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Addr_Gen/Branch_Addr_Gen.srcs/sources_1/new/Branch_Address_Generator.sv",[[[[[["Branch_Address_Generator",[[14,0],[23,6]],[[14,7],[14,31]],[],["module"]],[29,9]],[[["B_Type",[[15,4],[15,23]],[[15,17],[15,23]],["Branch_Address_Generator"],["port","input"]],["J_Type",[[16,4],[16,23]],[[16,17],[16,23]],["Branch_Address_Generator"],["port","input"]],["I_Type",[[17,4],[17,23]],[[17,17],[17,23]],["Branch_Address_Generator"],["port","input"]],["PC",[[18,4],[18,19]],[[18,17],[18,19]],["Branch_Address_Generator"],["port","input"]],["rs",[[19,4],[19,19]],[[19,17],[19,19]],["Branch_Address_Generator"],["port","input"]],["branch",[[20,4],[20,24]],[[20,18],[20,24]],["Branch_Address_Generator"],["port","output"]],["jal",[[21,4],[21,20]],[[21,17],[21,20]],["Branch_Address_Generator"],["port","output"]],["jalr",[[22,4],[22,22]],[[22,18],[22,22]],["Branch_Address_Generator"],["port","output"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Cond_Gen/Branch_Cond_Gen.srcs/sources_1/new/Branch_Condition_Generator.sv",[[[[[["Branch_Condition_Generator",[[14,0],[20,6]],[[14,7],[14,33]],[],["module"]],[27,9]],[[["br1",[[15,4],[15,20]],[[15,17],[15,20]],["Branch_Condition_Generator"],["port","input"]],["br2",[[16,4],[16,20]],[[16,17],[16,20]],["Branch_Condition_Generator"],["port","input"]],["br_eq",[[17,4],[17,22]],[[17,17],[17,22]],["Branch_Condition_Generator"],["port","logic"]],["br_lt",[[18,4],[18,22]],[[18,17],[18,22]],["Branch_Condition_Generator"],["port","logic"]],["br_ltu",[[19,4],[19,23]],[[19,17],[19,23]],["Branch_Condition_Generator"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Control_Unit/Control_Unit.srcs/sources_1/new/CU_Decoder.sv",[[[[[["CU_Decoder",[[14,0],[30,6]],[[14,7],[14,17]],[],["module"]],[85,9]],[[["ir",[[15,4],[15,19]],[[15,17],[15,19]],["CU_Decoder"],["port","input"]],["br_EQ",[[16,4],[16,15]],[[16,10],[16,15]],["CU_Decoder"],["port","input"]],["br_LT",[[17,4],[17,15]],[[17,10],[17,15]],["CU_Decoder"],["port","input"]],["br_LTU",[[18,4],[18,16]],[[18,10],[18,16]],["CU_Decoder"],["port","input"]],["CU_RST",[[19,4],[19,16]],[[19,10],[19,16]],["CU_Decoder"],["port","input"]],["ALU_FUN",[[20,4],[20,30]],[[20,23],[20,30]],["CU_Decoder"],["port","logic"]],["srcA_SEL",[[21,4],[21,31]],[[21,23],[21,31]],["CU_Decoder"],["port","logic"]],["srcB_SEL",[[22,4],[22,31]],[[22,23],[22,31]],["CU_Decoder"],["port","logic"]],["PC_SEL",[[23,4],[23,29]],[[23,23],[23,29]],["CU_Decoder"],["port","logic"]],["RF_SEL",[[24,4],[24,29]],[[24,23],[24,29]],["CU_Decoder"],["port","logic"]],["RF_WE",[[26,4],[26,22]],[[26,17],[26,22]],["CU_Decoder"],["port","logic"]],["memWE2",[[27,4],[27,23]],[[27,17],[27,23]],["CU_Decoder"],["port","logic"]],["memRDEN2",[[29,4],[29,25]],[[29,17],[29,25]],["CU_Decoder"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Control_Unit/Control_Unit.srcs/sources_1/new/CU_FSM.sv",[[[[[["CU_FSM",[[14,0],[28,6]],[[14,7],[14,13]],[],["module"]],[88,9]],[[["clk",[[15,4],[15,13]],[[15,10],[15,13]],["CU_FSM"],["port","input"]],["ir",[[16,4],[16,19]],[[16,17],[16,19]],["CU_FSM"],["port","input"]],["CU_RST",[[17,4],[17,16]],[[17,10],[17,16]],["CU_FSM"],["port","input"]],["Interrupt",[[18,4],[18,19]],[[18,10],[18,19]],["CU_FSM"],["port","input"]],["PC_WE",[[19,4],[19,22]],[[19,17],[19,22]],["CU_FSM"],["port","logic"]],["RF_WE",[[20,4],[20,22]],[[20,17],[20,22]],["CU_FSM"],["port","logic"]],["memWE2",[[21,4],[21,23]],[[21,17],[21,23]],["CU_FSM"],["port","logic"]],["memRDEN1",[[22,4],[22,25]],[[22,17],[22,25]],["CU_FSM"],["port","logic"]],["memRDEN2",[[23,4],[23,25]],[[23,17],[23,25]],["CU_FSM"],["port","logic"]],["reset",[[24,4],[24,22]],[[24,17],[24,22]],["CU_FSM"],["port","logic"]],["csr_WE",[[25,4],[25,23]],[[25,17],[25,23]],["CU_FSM"],["port","logic"]],["int_taken",[[26,4],[26,26]],[[26,17],[26,26]],["CU_FSM"],["port","logic"]],["mret_exec",[[27,4],[27,26]],[[27,17],[27,26]],["CU_FSM"],["port","logic"]],["ST_INIT",[[30,18],[30,25]],[[30,18],[30,25]],["CU_FSM"],["enum_member","#AnonymousEnum2"]],["ST_FETCH",[[30,27],[30,35]],[[30,27],[30,35]],["CU_FSM"],["enum_member","#AnonymousEnum2"]],["ST_EXEC",[[30,37],[30,44]],[[30,37],[30,44]],["CU_FSM"],["enum_member","#AnonymousEnum2"]],["STATES",[[30,4],[30,53]],[[30,46],[30,52]],["CU_FSM"],["typedef","#AnonymousEnum2"]],["PS",[[31,4],[31,13]],[[31,11],[31,13]],["CU_FSM"],["variable","STATES"]],["NS",[[31,4],[31,17]],[[31,15],[31,17]],["CU_FSM"],["variable","PS"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/HazardDetectionUnit.sv",[[],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Immediate Generator/Immediate Generator.srcs/sources_1/new/Immed_Gen.sv",[[[[[["Immed_Gen",[[14,0],[21,6]],[[14,7],[14,16]],[],["module"]],[29,9]],[[["Instruction",[[15,4],[15,28]],[[15,17],[15,28]],["Immed_Gen"],["port","input"]],["U_Type",[[16,4],[16,24]],[[16,18],[16,24]],["Immed_Gen"],["port","output"]],["I_Type",[[17,4],[17,24]],[[17,18],[17,24]],["Immed_Gen"],["port","output"]],["S_Type",[[18,4],[18,24]],[[18,18],[18,24]],["Immed_Gen"],["port","output"]],["J_Type",[[19,4],[19,24]],[[19,18],[19,24]],["Immed_Gen"],["port","output"]],["B_Type",[[20,4],[20,24]],[[20,18],[20,24]],["Immed_Gen"],["port","output"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_A.sv",[[[[[["ALU_MUX_A",[[14,0],[20,6]],[[14,7],[14,16]],[],["module"]],[34,9]],[[["ALUmuxA0",[[15,4],[15,25]],[[15,17],[15,25]],["ALU_MUX_A"],["port","input"]],["ALUmuxA1",[[16,4],[16,25]],[[16,17],[16,25]],["ALU_MUX_A"],["port","input"]],["ALUmuxA2",[[17,4],[17,25]],[[17,17],[17,25]],["ALU_MUX_A"],["port","input"]],["ALUmuxA_SEL",[[18,4],[18,27]],[[18,16],[18,27]],["ALU_MUX_A"],["port","input"]],["ALUmuxA_out",[[19,4],[19,35]],[[19,24],[19,35]],["ALU_MUX_A"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_B.sv",[[[[[["ALU_MUX_B",[[14,0],[22,6]],[[14,7],[14,16]],[],["module"]],[40,9]],[[["ALUmuxB0",[[15,4],[15,25]],[[15,17],[15,25]],["ALU_MUX_B"],["port","input"]],["ALUmuxB1",[[16,4],[16,25]],[[16,17],[16,25]],["ALU_MUX_B"],["port","input"]],["ALUmuxB2",[[17,4],[17,25]],[[17,17],[17,25]],["ALU_MUX_B"],["port","input"]],["ALUmuxB3",[[18,4],[18,25]],[[18,17],[18,25]],["ALU_MUX_B"],["port","input"]],["ALUmuxB4",[[19,4],[19,25]],[[19,17],[19,25]],["ALU_MUX_B"],["port","input"]],["ALUmuxB_SEL",[[20,4],[20,27]],[[20,16],[20,27]],["ALU_MUX_B"],["port","input"]],["ALUmuxB_out",[[21,4],[21,35]],[[21,24],[21,35]],["ALU_MUX_B"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/RF_MUX.sv",[[[[[["RF_MUX",[[22,0],[29,6]],[[22,7],[22,13]],[],["module"]],[45,9]],[[["RFmux0",[[23,4],[23,23]],[[23,17],[23,23]],["RF_MUX"],["port","input"]],["RFmux1",[[24,4],[24,23]],[[24,17],[24,23]],["RF_MUX"],["port","input"]],["RFmux2",[[25,4],[25,23]],[[25,17],[25,23]],["RF_MUX"],["port","input"]],["RFmux3",[[26,4],[26,23]],[[26,17],[26,23]],["RF_MUX"],["port","input"]],["RFmux_SEL",[[27,4],[27,25]],[[27,16],[27,25]],["RF_MUX"],["port","input"]],["RFmux_out",[[28,4],[28,33]],[[28,24],[28,33]],["RF_MUX"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/ALU/ALU.srcs/sources_1/new/ALU_MUX.sv",[[],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/ALU/ALU.srcs/sources_1/new/ALU.sv",[[[[[["ALU",[[13,0],[18,6]],[[13,7],[13,10]],[],["module"]],[36,9]],[[["srcA",[[14,4],[14,21]],[[14,17],[14,21]],["ALU"],["port","input"]],["srcB",[[15,4],[15,21]],[[15,17],[15,21]],["ALU"],["port","input"]],["alu_fun",[[16,4],[16,23]],[[16,16],[16,23]],["ALU"],["port","input"]],["alu_result",[[17,4],[17,34]],[[17,24],[17,34]],["ALU"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/imports/CPE133/Lab3/Lab3.srcs/sources_1/new/MUX.sv",[[[[[["MUX",[[17,0],[26,6]],[[17,7],[17,10]],[],["module"]],[47,10]],[[["MUX_A",[[18,4],[18,22]],[[18,17],[18,22]],["MUX"],["port","input"]],["MUX_B",[[19,4],[19,22]],[[19,17],[19,22]],["MUX"],["port","input"]],["MUX_C",[[20,4],[20,22]],[[20,17],[20,22]],["MUX"],["port","input"]],["MUX_D",[[21,4],[21,22]],[[21,17],[21,22]],["MUX"],["port","input"]],["MUX_E",[[22,4],[22,22]],[[22,17],[22,22]],["MUX"],["port","input"]],["MUX_F",[[23,4],[23,22]],[[23,17],[23,22]],["MUX"],["port","input"]],["MUX_SEL",[[24,4],[24,23]],[[24,16],[24,23]],["MUX"],["port","input"]],["MUX_Out",[[25,4],[25,31]],[[25,24],[25,31]],["MUX"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/otter_memory_v1_07.sv",[[[[[["Memory",[[47,2],[61,35]],[[47,9],[47,15]],[],["module"]],[157,10]],[[["MEM_CLK",[[48,4],[48,17]],[[48,10],[48,17]],["Memory"],["port","input"]],["MEM_RDEN1",[[49,4],[49,19]],[[49,10],[49,19]],["Memory"],["port","input"]],["MEM_RDEN2",[[50,4],[50,19]],[[50,10],[50,19]],["Memory"],["port","input"]],["MEM_WE2",[[51,4],[51,17]],[[51,10],[51,17]],["Memory"],["port","input"]],["MEM_ADDR1",[[52,4],[52,26]],[[52,17],[52,26]],["Memory"],["port","input"]],["MEM_ADDR2",[[53,4],[53,26]],[[53,17],[53,26]],["Memory"],["port","input"]],["MEM_DIN2",[[54,4],[54,25]],[[54,17],[54,25]],["Memory"],["port","input"]],["MEM_SIZE",[[55,4],[55,24]],[[55,16],[55,24]],["Memory"],["port","input"]],["MEM_SIGN",[[56,4],[56,18]],[[56,10],[56,18]],["Memory"],["port","input"]],["IO_IN",[[57,4],[57,22]],[[57,17],[57,22]],["Memory"],["port","input"]],["IO_WR",[[59,4],[59,22]],[[59,17],[59,22]],["Memory"],["port","logic"]],["MEM_DOUT1",[[60,4],[60,33]],[[60,24],[60,33]],["Memory"],["port","logic"]],["MEM_DOUT2",[[61,4],[61,33]],[[61,24],[61,33]],["Memory"],["port","logic"]],["wordAddr2",[[63,4],[63,26]],[[63,17],[63,26]],["Memory"],["variable","logic"]],["memReadWord",[[64,4],[64,28]],[[64,17],[64,28]],["Memory"],["variable","logic"]],["ioBuffer",[[64,4],[64,38]],[[64,30],[64,38]],["Memory"],["variable","memReadWord"]],["memReadSized",[[64,4],[64,52]],[[64,40],[64,52]],["Memory"],["variable","ioBuffer"]],["byteOffset",[[65,4],[65,26]],[[65,16],[65,26]],["Memory"],["variable","logic"]],["weAddrValid",[[66,4],[66,21]],[[66,10],[66,21]],["Memory"],["variable","logic"]],["memory",[[69,31],[69,60]],[[69,44],[69,50]],["Memory"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_wrapper/OTTER_wrapper.srcs/sources_1/new/CSR.sv",[[[[[["CSR",[[13,0],[26,6]],[[13,7],[13,10]],[],["module"]],[67,9]],[[["RST",[[14,4],[14,13]],[[14,10],[14,13]],["CSR"],["port","input"]],["INT_TAKEN",[[15,4],[15,19]],[[15,10],[15,19]],["CSR"],["port","input"]],["ADDR",[[16,4],[16,21]],[[16,17],[16,21]],["CSR"],["port","input"]],["WR_EN",[[17,4],[17,15]],[[17,10],[17,15]],["CSR"],["port","input"]],["PC",[[18,4],[18,19]],[[18,17],[18,19]],["CSR"],["port","input"]],["WD",[[19,4],[19,19]],[[19,17],[19,19]],["CSR"],["port","input"]],["CLK",[[20,4],[20,13]],[[20,10],[20,13]],["CSR"],["port","input"]],["mret_exec",[[21,4],[21,19]],[[21,10],[21,19]],["CSR"],["port","input"]],["flag",[[22,4],[22,21]],[[22,17],[22,21]],["CSR"],["port","logic"]],["mepc",[[23,4],[23,28]],[[23,24],[23,28]],["CSR"],["port","logic"]],["mtvec",[[24,4],[24,29]],[[24,24],[24,29]],["CSR"],["port","logic"]],["RD",[[25,4],[25,26]],[[25,24],[25,26]],["CSR"],["port","logic"]],["MTVEC",[[28,4],[28,24]],[[28,15],[28,20]],["CSR"],["variable","reg"]],["MEPC",[[29,4],[29,23]],[[29,15],[29,19]],["CSR"],["variable","reg"]],["MSTATUS",[[30,4],[30,26]],[[30,15],[30,22]],["CSR"],["variable","reg"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/PCregister.sv",[[[[[["PCregister",[[17,0],[24,6]],[[17,7],[17,17]],[],["module"]],[35,9]],[[["PC_RST",[[18,4],[18,16]],[[18,10],[18,16]],["PCregister"],["port","input"]],["PC_WE",[[19,4],[19,15]],[[19,10],[19,15]],["PCregister"],["port","input"]],["PC_DIN",[[20,4],[20,23]],[[20,17],[20,23]],["PCregister"],["port","input"]],["CLK",[[21,4],[21,13]],[[21,10],[21,13]],["PCregister"],["port","input"]],["PC_COUNT",[[22,4],[22,32]],[[22,24],[22,32]],["PCregister"],["port","logic"]],["PCP4",[[23,4],[23,28]],[[23,24],[23,28]],["PCregister"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/ProgramCounter.sv",[[[[[["ProgramCounter",[[21,0],[32,6]],[[21,7],[21,21]],[],["module"]],[39,9]],[[["pc_rst",[[22,4],[22,16]],[[22,10],[22,16]],["ProgramCounter"],["port","input"]],["pc_we",[[23,4],[23,15]],[[23,10],[23,15]],["ProgramCounter"],["port","input"]],["clk",[[24,4],[24,13]],[[24,10],[24,13]],["ProgramCounter"],["port","input"]],["JALR",[[25,4],[25,21]],[[25,17],[25,21]],["ProgramCounter"],["port","input"]],["BRANCH",[[26,4],[26,23]],[[26,17],[26,23]],["ProgramCounter"],["port","input"]],["JAL",[[27,4],[27,20]],[[27,17],[27,20]],["ProgramCounter"],["port","input"]],["MTVEC",[[28,4],[28,22]],[[28,17],[28,22]],["ProgramCounter"],["port","input"]],["MEPC",[[29,4],[29,21]],[[29,17],[29,21]],["ProgramCounter"],["port","input"]],["PC_SEL",[[30,4],[30,22]],[[30,16],[30,22]],["ProgramCounter"],["port","input"]],["pc_count",[[31,4],[31,26]],[[31,18],[31,26]],["ProgramCounter"],["port","output"]],["plus4",[[34,4],[34,22]],[[34,17],[34,22]],["ProgramCounter"],["variable","logic"]],["mux_pc",[[34,4],[34,30]],[[34,24],[34,30]],["ProgramCounter"],["variable","plus4"]],["PCMUX",[[36,4],[36,137]],[[36,8],[36,13]],["ProgramCounter"],["instance","MUX"]],["pc_register",[[37,4],[37,122]],[[37,15],[37,26]],["ProgramCounter"],["instance","PCregister"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/RegFile/RegFile.srcs/sources_1/new/RegFile.sv",[[[[[["RegFile",[[16,0],[25,6]],[[16,7],[16,14]],[],["module"]],[56,9]],[[["en",[[17,4],[17,12]],[[17,10],[17,12]],["RegFile"],["port","input"]],["adr1",[[18,4],[18,20]],[[18,16],[18,20]],["RegFile"],["port","input"]],["adr2",[[19,4],[19,20]],[[19,16],[19,20]],["RegFile"],["port","input"]],["w_adr",[[20,4],[20,21]],[[20,16],[20,21]],["RegFile"],["port","input"]],["w_data",[[21,4],[21,23]],[[21,17],[21,23]],["RegFile"],["port","input"]],["CLK",[[22,4],[22,13]],[[22,10],[22,13]],["RegFile"],["port","input"]],["rs1",[[23,4],[23,27]],[[23,24],[23,27]],["RegFile"],["port","logic"]],["rs2",[[24,4],[24,27]],[[24,24],[24,27]],["RegFile"],["port","logic"]],["memory",[[27,4],[27,30]],[[27,17],[27,23]],["RegFile"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline_template_v2.sv",[[[[[["#AnonymousStructUnion1",[[34,8],[53,1]],[[34,8],[34,14]],[],["struct"]],[53,0]],[[["opcode",[[35,4],[35,19]],[[35,13],[35,19]],["#AnonymousStructUnion1"],["struct_union_member"]],["rs1_addr",[[36,4],[36,24]],[[36,16],[36,24]],["#AnonymousStructUnion1"],["struct_union_member"]],["rs2_addr",[[37,4],[37,24]],[[37,16],[37,24]],["#AnonymousStructUnion1"],["struct_union_member"]],["rd_addr",[[38,4],[38,23]],[[38,16],[38,23]],["#AnonymousStructUnion1"],["struct_union_member"]],["rs1_used",[[39,4],[39,18]],[[39,10],[39,18]],["#AnonymousStructUnion1"],["struct_union_member"]],["rs2_used",[[40,4],[40,18]],[[40,10],[40,18]],["#AnonymousStructUnion1"],["struct_union_member"]],["rd_used",[[41,4],[41,17]],[[41,10],[41,17]],["#AnonymousStructUnion1"],["struct_union_member"]],["alu_fun",[[42,4],[42,23]],[[42,16],[42,23]],["#AnonymousStructUnion1"],["struct_union_member"]],["memWrite",[[43,4],[43,18]],[[43,10],[43,18]],["#AnonymousStructUnion1"],["struct_union_member"]],["memRead2",[[44,4],[44,18]],[[44,10],[44,18]],["#AnonymousStructUnion1"],["struct_union_member"]],["regWrite",[[45,4],[45,18]],[[45,10],[45,18]],["#AnonymousStructUnion1"],["struct_union_member"]],["rf_wr_sel",[[46,4],[46,25]],[[46,16],[46,25]],["#AnonymousStructUnion1"],["struct_union_member"]],["mem_type",[[47,4],[47,24]],[[47,16],[47,24]],["#AnonymousStructUnion1"],["struct_union_member"]],["pc",[[48,4],[48,19]],[[48,17],[48,19]],["#AnonymousStructUnion1"],["struct_union_member"]],["mux_A_out",[[50,4],[50,26]],[[50,17],[50,26]],["#AnonymousStructUnion1"],["struct_union_member"]],["mux_B_out",[[51,4],[51,26]],[[51,17],[51,26]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["OTTER_MCU",[[55,0],[62,2]],[[55,7],[55,16]],[],["module"]],[230,10]],[[["CLK",[[55,17],[55,26]],[[55,23],[55,26]],["OTTER_MCU"],["port","input"]],["INTR",[[56,16],[56,26]],[[56,22],[56,26]],["OTTER_MCU"],["port","input"]],["RESET",[[57,16],[57,27]],[[57,22],[57,27]],["OTTER_MCU"],["port","input"]],["IOBUS_IN",[[58,16],[58,37]],[[58,29],[58,37]],["OTTER_MCU"],["port","input"]],["IOBUS_OUT",[[59,16],[59,39]],[[59,30],[59,39]],["OTTER_MCU"],["port","output"]],["IOBUS_ADDR",[[60,16],[60,40]],[[60,30],[60,40]],["OTTER_MCU"],["port","output"]],["IOBUS_WR",[[61,16],[61,37]],[[61,29],[61,37]],["OTTER_MCU"],["port","logic"]],["opcode",[[63,4],[63,21]],[[63,15],[63,21]],["OTTER_MCU"],["variable","wire"]],["cu_csr_mret",[[64,4],[64,20]],[[64,9],[64,20]],["OTTER_MCU"],["variable","wire"]],["cu_csr_we",[[64,4],[64,31]],[[64,22],[64,31]],["OTTER_MCU"],["variable","cu_csr_mret"]],["cu_csr_int_taken",[[64,4],[64,49]],[[64,33],[64,49]],["OTTER_MCU"],["variable","cu_csr_we"]],["cu_br_eq",[[64,4],[64,59]],[[64,51],[64,59]],["OTTER_MCU"],["variable","cu_csr_int_taken"]],["cu_br_lt",[[64,4],[64,69]],[[64,61],[64,69]],["OTTER_MCU"],["variable","cu_br_eq"]],["cu_br_ltu",[[64,4],[65,21]],[[65,12],[65,21]],["OTTER_MCU"],["variable","cu_br_lt"]],["cu_pc_we",[[64,4],[65,31]],[[65,23],[65,31]],["OTTER_MCU"],["variable","cu_br_ltu"]],["cu_rf_we",[[64,4],[65,41]],[[65,33],[65,41]],["OTTER_MCU"],["variable","cu_pc_we"]],["cu_memWE2",[[64,4],[65,52]],[[65,43],[65,52]],["OTTER_MCU"],["variable","cu_rf_we"]],["cu_memRDEN1",[[64,4],[65,65]],[[65,54],[65,65]],["OTTER_MCU"],["variable","cu_memWE2"]],["cu_memRDEN2",[[64,4],[65,78]],[[65,67],[65,78]],["OTTER_MCU"],["variable","cu_memRDEN1"]],["cu_reset",[[64,4],[66,24]],[[66,16],[66,24]],["OTTER_MCU"],["variable","cu_memRDEN2"]],["int_taken",[[64,4],[66,35]],[[66,26],[66,35]],["OTTER_MCU"],["variable","cu_reset"]],["mret_exec",[[64,4],[66,46]],[[66,37],[66,46]],["OTTER_MCU"],["variable","int_taken"]],["csr_CU",[[64,4],[66,54]],[[66,48],[66,54]],["OTTER_MCU"],["variable","mret_exec"]],["csr_pc_mepc",[[67,4],[67,27]],[[67,16],[67,27]],["OTTER_MCU"],["variable","wire"]],["csr_pc_mtvec",[[67,4],[67,41]],[[67,29],[67,41]],["OTTER_MCU"],["variable","csr_pc_mepc"]],["csr_rd",[[67,4],[67,49]],[[67,43],[67,49]],["OTTER_MCU"],["variable","csr_pc_mtvec"]],["mux_a_out",[[67,4],[67,60]],[[67,51],[67,60]],["OTTER_MCU"],["variable","csr_rd"]],["mux_b_out",[[67,4],[67,71]],[[67,62],[67,71]],["OTTER_MCU"],["variable","mux_a_out"]],["U_imm",[[67,4],[67,78]],[[67,73],[67,78]],["OTTER_MCU"],["variable","mux_b_out"]],["I_imm",[[67,4],[68,25]],[[68,20],[68,25]],["OTTER_MCU"],["variable","U_imm"]],["S_imm",[[67,4],[68,32]],[[68,27],[68,32]],["OTTER_MCU"],["variable","I_imm"]],["B_imm",[[67,4],[68,39]],[[68,34],[68,39]],["OTTER_MCU"],["variable","S_imm"]],["J_imm",[[67,4],[68,46]],[[68,41],[68,46]],["OTTER_MCU"],["variable","B_imm"]],["RF_MUX_out",[[67,4],[68,58]],[[68,48],[68,58]],["OTTER_MCU"],["variable","J_imm"]],["out_data2",[[67,4],[68,69]],[[68,60],[68,69]],["OTTER_MCU"],["variable","RF_MUX_out"]],["ir",[[67,4],[68,73]],[[68,71],[68,73]],["OTTER_MCU"],["variable","out_data2"]],["sreg1",[[67,4],[68,80]],[[68,75],[68,80]],["OTTER_MCU"],["variable","ir"]],["sreg2",[[67,4],[68,87]],[[68,82],[68,87]],["OTTER_MCU"],["variable","sreg1"]],["alu_out",[[67,4],[69,31]],[[69,24],[69,31]],["OTTER_MCU"],["variable","sreg2"]],["pcplus4",[[67,4],[69,40]],[[69,33],[69,40]],["OTTER_MCU"],["variable","alu_out"]],["addr_pc_jal",[[67,4],[69,53]],[[69,42],[69,53]],["OTTER_MCU"],["variable","pcplus4"]],["addr_pc_branch",[[67,4],[69,69]],[[69,55],[69,69]],["OTTER_MCU"],["variable","addr_pc_jal"]],["addr_pc_jalr",[[67,4],[69,83]],[[69,71],[69,83]],["OTTER_MCU"],["variable","addr_pc_branch"]],["pc_out",[[67,4],[69,91]],[[69,85],[69,91]],["OTTER_MCU"],["variable","addr_pc_jalr"]],["cu_rf_sel",[[70,4],[70,24]],[[70,15],[70,24]],["OTTER_MCU"],["variable","wire"]],["mux_a_sel",[[70,4],[70,35]],[[70,26],[70,35]],["OTTER_MCU"],["variable","cu_rf_sel"]],["mux_b_sel",[[71,4],[71,24]],[[71,15],[71,24]],["OTTER_MCU"],["variable","wire"]],["cu_pc_sel",[[71,4],[71,35]],[[71,26],[71,35]],["OTTER_MCU"],["variable","mux_b_sel"]],["cu_alu_fun",[[72,4],[72,25]],[[72,15],[72,25]],["OTTER_MCU"],["variable","wire"]],["br_lt",[[74,4],[74,15]],[[74,10],[74,15]],["OTTER_MCU"],["variable","logic"]],["br_eq",[[74,4],[74,21]],[[74,16],[74,21]],["OTTER_MCU"],["variable","br_lt"]],["br_ltu",[[74,4],[74,28]],[[74,22],[74,28]],["OTTER_MCU"],["variable","br_eq"]],["if_de_pc",[[78,5],[78,26]],[[78,18],[78,26]],["OTTER_MCU"],["variable","logic"]],["if_de_reg",[[79,5],[79,27]],[[79,18],[79,27]],["OTTER_MCU"],["variable","logic"]],["otter_PC",[[88,4],[90,87]],[[88,19],[88,27]],["OTTER_MCU"],["instance","ProgramCounter"]],["otter_memory",[[209,1],[212,75]],[[209,8],[209,20]],["OTTER_MCU"],["instance","Memory"]],["de_ex_opA",[[99,4],[99,26]],[[99,17],[99,26]],["OTTER_MCU"],["variable","logic"]],["de_ex_opB",[[100,4],[100,26]],[[100,17],[100,26]],["OTTER_MCU"],["variable","logic"]],["de_ex_rs2",[[101,4],[101,26]],[[101,17],[101,26]],["OTTER_MCU"],["variable","logic"]],["de_ex_struct",[[103,4],[103,24]],[[103,12],[103,24]],["OTTER_MCU"],["variable","instr_t"]],["de_inst",[[103,4],[103,33]],[[103,26],[103,33]],["OTTER_MCU"],["variable","de_ex_struct"]],["OPCODE",[[105,4],[105,19]],[[105,13],[105,19]],["OTTER_MCU"],["variable","opcode_t"]],["otter_cu_dec",[[134,3],[135,152]],[[134,14],[134,26]],["OTTER_MCU"],["instance","CU_Decoder"]],["otter_reg_file",[[224,1],[225,85]],[[224,9],[224,23]],["OTTER_MCU"],["instance","RegFile"]],["otter_immed_gen",[[140,4],[141,62]],[[140,14],[140,29]],["OTTER_MCU"],["instance","Immed_Gen"]],["otter_alu_muxA",[[144,4],[145,79]],[[144,14],[144,28]],["OTTER_MCU"],["instance","ALU_MUX_A"]],["otter_alu_muxB",[[147,4],[148,98]],[[147,14],[147,28]],["OTTER_MCU"],["instance","ALU_MUX_B"]],["id_ex_struct",[[151,3],[151,22]],[[151,10],[151,22]],["OTTER_MCU"],["variable","intr_t"]],["ex_mem_rs2",[[170,5],[170,28]],[[170,18],[170,28]],["OTTER_MCU"],["variable","logic"]],["ex_mem_aluRes",[[171,5],[171,28]],[[171,11],[171,24]],["OTTER_MCU"],["variable","logic"]],["ex_mem_inst",[[172,5],[172,24]],[[172,13],[172,24]],["OTTER_MCU"],["variable","instr_t"]],["opA_forwarded",[[173,5],[173,31]],[[173,18],[173,31]],["OTTER_MCU"],["variable","logic"]],["opB_forwarded",[[174,5],[174,31]],[[174,18],[174,31]],["OTTER_MCU"],["variable","logic"]],["otter_ALU",[[183,4],[183,134]],[[183,8],[183,17]],["OTTER_MCU"],["instance","ALU"]],["otter_cond_gen",[[185,4],[186,84]],[[185,31],[185,45]],["OTTER_MCU"],["instance","Branch_Condition_Generator"]],["otter_addr_gen",[[188,4],[190,84]],[[188,29],[188,43]],["OTTER_MCU"],["instance","Branch_Address_Generator"]],["ex_mem_inst",[[192,4],[192,22]],[[192,11],[192,22]],["OTTER_MCU"],["variable","intr_t"]],["otter_rf_mux",[[220,0],[221,71]],[[220,7],[220,19]],["OTTER_MCU"],["instance","RF_MUX"]]]]]],null,null,null,[["LUI",[[22,11],[22,32]],[[22,11],[22,14]],[],["enum_member","#AnonymousEnum1"]],["AUIPC",[[23,11],[23,32]],[[23,11],[23,16]],[],["enum_member","#AnonymousEnum1"]],["JAL",[[24,11],[24,32]],[[24,11],[24,14]],[],["enum_member","#AnonymousEnum1"]],["JALR",[[25,11],[25,32]],[[25,11],[25,15]],[],["enum_member","#AnonymousEnum1"]],["BRANCH",[[26,11],[26,32]],[[26,11],[26,17]],[],["enum_member","#AnonymousEnum1"]],["LOAD",[[27,11],[27,32]],[[27,11],[27,15]],[],["enum_member","#AnonymousEnum1"]],["STORE",[[28,11],[28,32]],[[28,11],[28,16]],[],["enum_member","#AnonymousEnum1"]],["OP_IMM",[[29,11],[29,32]],[[29,11],[29,17]],[],["enum_member","#AnonymousEnum1"]],["OP",[[30,11],[30,32]],[[30,11],[30,13]],[],["enum_member","#AnonymousEnum1"]],["SYSTEM",[[31,11],[31,32]],[[31,11],[31,17]],[],["enum_member","#AnonymousEnum1"]],["opcode_t",[[21,2],[32,12]],[[32,3],[32,11]],[],["typedef","#AnonymousEnum1"]],["instr_t",[[34,0],[53,10]],[[53,2],[53,9]],[],["typedef","#AnonymousStructUnion1"]]]],null,0]]]}