
BT touch controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000690c  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000718  08006af0  08006af0  00007af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007208  08007208  00009090  2**0
                  CONTENTS
  4 .ARM          00000008  08007208  08007208  00008208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007210  08007210  00009090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007210  08007210  00008210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007214  08007214  00008214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08007218  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  20000090  080072a8  00009090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  080072a8  0000936c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c60c  00000000  00000000  000090b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025d5  00000000  00000000  000156c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  00017ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000890  00000000  00000000  000187d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a919  00000000  00000000  00019068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ea57  00000000  00000000  00033981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099c6e  00000000  00000000  000423d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc046  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003450  00000000  00000000  000dc08c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  000df4dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000090 	.word	0x20000090
 8000200:	00000000 	.word	0x00000000
 8000204:	08006ad8 	.word	0x08006ad8

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000094 	.word	0x20000094
 8000220:	08006ad8 	.word	0x08006ad8

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <__aeabi_drsub>:
 8000234:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000238:	e002      	b.n	8000240 <__adddf3>
 800023a:	bf00      	nop

0800023c <__aeabi_dsub>:
 800023c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000240 <__adddf3>:
 8000240:	b530      	push	{r4, r5, lr}
 8000242:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000246:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024a:	ea94 0f05 	teq	r4, r5
 800024e:	bf08      	it	eq
 8000250:	ea90 0f02 	teqeq	r0, r2
 8000254:	bf1f      	itttt	ne
 8000256:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000262:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000266:	f000 80e2 	beq.w	800042e <__adddf3+0x1ee>
 800026a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000272:	bfb8      	it	lt
 8000274:	426d      	neglt	r5, r5
 8000276:	dd0c      	ble.n	8000292 <__adddf3+0x52>
 8000278:	442c      	add	r4, r5
 800027a:	ea80 0202 	eor.w	r2, r0, r2
 800027e:	ea81 0303 	eor.w	r3, r1, r3
 8000282:	ea82 0000 	eor.w	r0, r2, r0
 8000286:	ea83 0101 	eor.w	r1, r3, r1
 800028a:	ea80 0202 	eor.w	r2, r0, r2
 800028e:	ea81 0303 	eor.w	r3, r1, r3
 8000292:	2d36      	cmp	r5, #54	@ 0x36
 8000294:	bf88      	it	hi
 8000296:	bd30      	pophi	{r4, r5, pc}
 8000298:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800029c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x70>
 80002aa:	4240      	negs	r0, r0
 80002ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x84>
 80002be:	4252      	negs	r2, r2
 80002c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c4:	ea94 0f05 	teq	r4, r5
 80002c8:	f000 80a7 	beq.w	800041a <__adddf3+0x1da>
 80002cc:	f1a4 0401 	sub.w	r4, r4, #1
 80002d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d4:	db0d      	blt.n	80002f2 <__adddf3+0xb2>
 80002d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002da:	fa22 f205 	lsr.w	r2, r2, r5
 80002de:	1880      	adds	r0, r0, r2
 80002e0:	f141 0100 	adc.w	r1, r1, #0
 80002e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e8:	1880      	adds	r0, r0, r2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	4159      	adcs	r1, r3
 80002f0:	e00e      	b.n	8000310 <__adddf3+0xd0>
 80002f2:	f1a5 0520 	sub.w	r5, r5, #32
 80002f6:	f10e 0e20 	add.w	lr, lr, #32
 80002fa:	2a01      	cmp	r2, #1
 80002fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000300:	bf28      	it	cs
 8000302:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	18c0      	adds	r0, r0, r3
 800030c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000310:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000314:	d507      	bpl.n	8000326 <__adddf3+0xe6>
 8000316:	f04f 0e00 	mov.w	lr, #0
 800031a:	f1dc 0c00 	rsbs	ip, ip, #0
 800031e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000322:	eb6e 0101 	sbc.w	r1, lr, r1
 8000326:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032a:	d31b      	bcc.n	8000364 <__adddf3+0x124>
 800032c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000330:	d30c      	bcc.n	800034c <__adddf3+0x10c>
 8000332:	0849      	lsrs	r1, r1, #1
 8000334:	ea5f 0030 	movs.w	r0, r0, rrx
 8000338:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800033c:	f104 0401 	add.w	r4, r4, #1
 8000340:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000344:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000348:	f080 809a 	bcs.w	8000480 <__adddf3+0x240>
 800034c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000350:	bf08      	it	eq
 8000352:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000356:	f150 0000 	adcs.w	r0, r0, #0
 800035a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035e:	ea41 0105 	orr.w	r1, r1, r5
 8000362:	bd30      	pop	{r4, r5, pc}
 8000364:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000368:	4140      	adcs	r0, r0
 800036a:	eb41 0101 	adc.w	r1, r1, r1
 800036e:	3c01      	subs	r4, #1
 8000370:	bf28      	it	cs
 8000372:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000376:	d2e9      	bcs.n	800034c <__adddf3+0x10c>
 8000378:	f091 0f00 	teq	r1, #0
 800037c:	bf04      	itt	eq
 800037e:	4601      	moveq	r1, r0
 8000380:	2000      	moveq	r0, #0
 8000382:	fab1 f381 	clz	r3, r1
 8000386:	bf08      	it	eq
 8000388:	3320      	addeq	r3, #32
 800038a:	f1a3 030b 	sub.w	r3, r3, #11
 800038e:	f1b3 0220 	subs.w	r2, r3, #32
 8000392:	da0c      	bge.n	80003ae <__adddf3+0x16e>
 8000394:	320c      	adds	r2, #12
 8000396:	dd08      	ble.n	80003aa <__adddf3+0x16a>
 8000398:	f102 0c14 	add.w	ip, r2, #20
 800039c:	f1c2 020c 	rsb	r2, r2, #12
 80003a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a4:	fa21 f102 	lsr.w	r1, r1, r2
 80003a8:	e00c      	b.n	80003c4 <__adddf3+0x184>
 80003aa:	f102 0214 	add.w	r2, r2, #20
 80003ae:	bfd8      	it	le
 80003b0:	f1c2 0c20 	rsble	ip, r2, #32
 80003b4:	fa01 f102 	lsl.w	r1, r1, r2
 80003b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003bc:	bfdc      	itt	le
 80003be:	ea41 010c 	orrle.w	r1, r1, ip
 80003c2:	4090      	lslle	r0, r2
 80003c4:	1ae4      	subs	r4, r4, r3
 80003c6:	bfa2      	ittt	ge
 80003c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003cc:	4329      	orrge	r1, r5
 80003ce:	bd30      	popge	{r4, r5, pc}
 80003d0:	ea6f 0404 	mvn.w	r4, r4
 80003d4:	3c1f      	subs	r4, #31
 80003d6:	da1c      	bge.n	8000412 <__adddf3+0x1d2>
 80003d8:	340c      	adds	r4, #12
 80003da:	dc0e      	bgt.n	80003fa <__adddf3+0x1ba>
 80003dc:	f104 0414 	add.w	r4, r4, #20
 80003e0:	f1c4 0220 	rsb	r2, r4, #32
 80003e4:	fa20 f004 	lsr.w	r0, r0, r4
 80003e8:	fa01 f302 	lsl.w	r3, r1, r2
 80003ec:	ea40 0003 	orr.w	r0, r0, r3
 80003f0:	fa21 f304 	lsr.w	r3, r1, r4
 80003f4:	ea45 0103 	orr.w	r1, r5, r3
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	f1c4 040c 	rsb	r4, r4, #12
 80003fe:	f1c4 0220 	rsb	r2, r4, #32
 8000402:	fa20 f002 	lsr.w	r0, r0, r2
 8000406:	fa01 f304 	lsl.w	r3, r1, r4
 800040a:	ea40 0003 	orr.w	r0, r0, r3
 800040e:	4629      	mov	r1, r5
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	fa21 f004 	lsr.w	r0, r1, r4
 8000416:	4629      	mov	r1, r5
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	f094 0f00 	teq	r4, #0
 800041e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000422:	bf06      	itte	eq
 8000424:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000428:	3401      	addeq	r4, #1
 800042a:	3d01      	subne	r5, #1
 800042c:	e74e      	b.n	80002cc <__adddf3+0x8c>
 800042e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000432:	bf18      	it	ne
 8000434:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000438:	d029      	beq.n	800048e <__adddf3+0x24e>
 800043a:	ea94 0f05 	teq	r4, r5
 800043e:	bf08      	it	eq
 8000440:	ea90 0f02 	teqeq	r0, r2
 8000444:	d005      	beq.n	8000452 <__adddf3+0x212>
 8000446:	ea54 0c00 	orrs.w	ip, r4, r0
 800044a:	bf04      	itt	eq
 800044c:	4619      	moveq	r1, r3
 800044e:	4610      	moveq	r0, r2
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	ea91 0f03 	teq	r1, r3
 8000456:	bf1e      	ittt	ne
 8000458:	2100      	movne	r1, #0
 800045a:	2000      	movne	r0, #0
 800045c:	bd30      	popne	{r4, r5, pc}
 800045e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000462:	d105      	bne.n	8000470 <__adddf3+0x230>
 8000464:	0040      	lsls	r0, r0, #1
 8000466:	4149      	adcs	r1, r1
 8000468:	bf28      	it	cs
 800046a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000474:	bf3c      	itt	cc
 8000476:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047a:	bd30      	popcc	{r4, r5, pc}
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000484:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000488:	f04f 0000 	mov.w	r0, #0
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf1a      	itte	ne
 8000494:	4619      	movne	r1, r3
 8000496:	4610      	movne	r0, r2
 8000498:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800049c:	bf1c      	itt	ne
 800049e:	460b      	movne	r3, r1
 80004a0:	4602      	movne	r2, r0
 80004a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a6:	bf06      	itte	eq
 80004a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004ac:	ea91 0f03 	teqeq	r1, r3
 80004b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	bf00      	nop

080004b8 <__aeabi_ui2d>:
 80004b8:	f090 0f00 	teq	r0, #0
 80004bc:	bf04      	itt	eq
 80004be:	2100      	moveq	r1, #0
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004cc:	f04f 0500 	mov.w	r5, #0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e750      	b.n	8000378 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_i2d>:
 80004d8:	f090 0f00 	teq	r0, #0
 80004dc:	bf04      	itt	eq
 80004de:	2100      	moveq	r1, #0
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f0:	bf48      	it	mi
 80004f2:	4240      	negmi	r0, r0
 80004f4:	f04f 0100 	mov.w	r1, #0
 80004f8:	e73e      	b.n	8000378 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_f2d>:
 80004fc:	0042      	lsls	r2, r0, #1
 80004fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000502:	ea4f 0131 	mov.w	r1, r1, rrx
 8000506:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050a:	bf1f      	itttt	ne
 800050c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000510:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000514:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000518:	4770      	bxne	lr
 800051a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051e:	bf08      	it	eq
 8000520:	4770      	bxeq	lr
 8000522:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000526:	bf04      	itt	eq
 8000528:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000534:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000538:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800053c:	e71c      	b.n	8000378 <__adddf3+0x138>
 800053e:	bf00      	nop

08000540 <__aeabi_ul2d>:
 8000540:	ea50 0201 	orrs.w	r2, r0, r1
 8000544:	bf08      	it	eq
 8000546:	4770      	bxeq	lr
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	f04f 0500 	mov.w	r5, #0
 800054e:	e00a      	b.n	8000566 <__aeabi_l2d+0x16>

08000550 <__aeabi_l2d>:
 8000550:	ea50 0201 	orrs.w	r2, r0, r1
 8000554:	bf08      	it	eq
 8000556:	4770      	bxeq	lr
 8000558:	b530      	push	{r4, r5, lr}
 800055a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055e:	d502      	bpl.n	8000566 <__aeabi_l2d+0x16>
 8000560:	4240      	negs	r0, r0
 8000562:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000566:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000572:	f43f aed8 	beq.w	8000326 <__adddf3+0xe6>
 8000576:	f04f 0203 	mov.w	r2, #3
 800057a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057e:	bf18      	it	ne
 8000580:	3203      	addne	r2, #3
 8000582:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000586:	bf18      	it	ne
 8000588:	3203      	addne	r2, #3
 800058a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058e:	f1c2 0320 	rsb	r3, r2, #32
 8000592:	fa00 fc03 	lsl.w	ip, r0, r3
 8000596:	fa20 f002 	lsr.w	r0, r0, r2
 800059a:	fa01 fe03 	lsl.w	lr, r1, r3
 800059e:	ea40 000e 	orr.w	r0, r0, lr
 80005a2:	fa21 f102 	lsr.w	r1, r1, r2
 80005a6:	4414      	add	r4, r2
 80005a8:	e6bd      	b.n	8000326 <__adddf3+0xe6>
 80005aa:	bf00      	nop

080005ac <__aeabi_dmul>:
 80005ac:	b570      	push	{r4, r5, r6, lr}
 80005ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ba:	bf1d      	ittte	ne
 80005bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c0:	ea94 0f0c 	teqne	r4, ip
 80005c4:	ea95 0f0c 	teqne	r5, ip
 80005c8:	f000 f8de 	bleq	8000788 <__aeabi_dmul+0x1dc>
 80005cc:	442c      	add	r4, r5
 80005ce:	ea81 0603 	eor.w	r6, r1, r3
 80005d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005de:	bf18      	it	ne
 80005e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005ec:	d038      	beq.n	8000660 <__aeabi_dmul+0xb4>
 80005ee:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f2:	f04f 0500 	mov.w	r5, #0
 80005f6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fa:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fe:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000602:	f04f 0600 	mov.w	r6, #0
 8000606:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060a:	f09c 0f00 	teq	ip, #0
 800060e:	bf18      	it	ne
 8000610:	f04e 0e01 	orrne.w	lr, lr, #1
 8000614:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000618:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800061c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000620:	d204      	bcs.n	800062c <__aeabi_dmul+0x80>
 8000622:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000626:	416d      	adcs	r5, r5
 8000628:	eb46 0606 	adc.w	r6, r6, r6
 800062c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000630:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000634:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000638:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800063c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000640:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000644:	bf88      	it	hi
 8000646:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064a:	d81e      	bhi.n	800068a <__aeabi_dmul+0xde>
 800064c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000664:	ea46 0101 	orr.w	r1, r6, r1
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	ea81 0103 	eor.w	r1, r1, r3
 8000670:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000674:	bfc2      	ittt	gt
 8000676:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067e:	bd70      	popgt	{r4, r5, r6, pc}
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f04f 0e00 	mov.w	lr, #0
 8000688:	3c01      	subs	r4, #1
 800068a:	f300 80ab 	bgt.w	80007e4 <__aeabi_dmul+0x238>
 800068e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000692:	bfde      	ittt	le
 8000694:	2000      	movle	r0, #0
 8000696:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069a:	bd70      	pople	{r4, r5, r6, pc}
 800069c:	f1c4 0400 	rsb	r4, r4, #0
 80006a0:	3c20      	subs	r4, #32
 80006a2:	da35      	bge.n	8000710 <__aeabi_dmul+0x164>
 80006a4:	340c      	adds	r4, #12
 80006a6:	dc1b      	bgt.n	80006e0 <__aeabi_dmul+0x134>
 80006a8:	f104 0414 	add.w	r4, r4, #20
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f305 	lsl.w	r3, r0, r5
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f205 	lsl.w	r2, r1, r5
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	fa21 f604 	lsr.w	r6, r1, r4
 80006d0:	eb42 0106 	adc.w	r1, r2, r6
 80006d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d8:	bf08      	it	eq
 80006da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f1c4 040c 	rsb	r4, r4, #12
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f304 	lsl.w	r3, r0, r4
 80006ec:	fa20 f005 	lsr.w	r0, r0, r5
 80006f0:	fa01 f204 	lsl.w	r2, r1, r4
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	f141 0100 	adc.w	r1, r1, #0
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f205 	lsl.w	r2, r0, r5
 8000718:	ea4e 0e02 	orr.w	lr, lr, r2
 800071c:	fa20 f304 	lsr.w	r3, r0, r4
 8000720:	fa01 f205 	lsl.w	r2, r1, r5
 8000724:	ea43 0302 	orr.w	r3, r3, r2
 8000728:	fa21 f004 	lsr.w	r0, r1, r4
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000730:	fa21 f204 	lsr.w	r2, r1, r4
 8000734:	ea20 0002 	bic.w	r0, r0, r2
 8000738:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800073c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000740:	bf08      	it	eq
 8000742:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000746:	bd70      	pop	{r4, r5, r6, pc}
 8000748:	f094 0f00 	teq	r4, #0
 800074c:	d10f      	bne.n	800076e <__aeabi_dmul+0x1c2>
 800074e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000752:	0040      	lsls	r0, r0, #1
 8000754:	eb41 0101 	adc.w	r1, r1, r1
 8000758:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800075c:	bf08      	it	eq
 800075e:	3c01      	subeq	r4, #1
 8000760:	d0f7      	beq.n	8000752 <__aeabi_dmul+0x1a6>
 8000762:	ea41 0106 	orr.w	r1, r1, r6
 8000766:	f095 0f00 	teq	r5, #0
 800076a:	bf18      	it	ne
 800076c:	4770      	bxne	lr
 800076e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000772:	0052      	lsls	r2, r2, #1
 8000774:	eb43 0303 	adc.w	r3, r3, r3
 8000778:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800077c:	bf08      	it	eq
 800077e:	3d01      	subeq	r5, #1
 8000780:	d0f7      	beq.n	8000772 <__aeabi_dmul+0x1c6>
 8000782:	ea43 0306 	orr.w	r3, r3, r6
 8000786:	4770      	bx	lr
 8000788:	ea94 0f0c 	teq	r4, ip
 800078c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000790:	bf18      	it	ne
 8000792:	ea95 0f0c 	teqne	r5, ip
 8000796:	d00c      	beq.n	80007b2 <__aeabi_dmul+0x206>
 8000798:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079c:	bf18      	it	ne
 800079e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a2:	d1d1      	bne.n	8000748 <__aeabi_dmul+0x19c>
 80007a4:	ea81 0103 	eor.w	r1, r1, r3
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b6:	bf06      	itte	eq
 80007b8:	4610      	moveq	r0, r2
 80007ba:	4619      	moveq	r1, r3
 80007bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c0:	d019      	beq.n	80007f6 <__aeabi_dmul+0x24a>
 80007c2:	ea94 0f0c 	teq	r4, ip
 80007c6:	d102      	bne.n	80007ce <__aeabi_dmul+0x222>
 80007c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007cc:	d113      	bne.n	80007f6 <__aeabi_dmul+0x24a>
 80007ce:	ea95 0f0c 	teq	r5, ip
 80007d2:	d105      	bne.n	80007e0 <__aeabi_dmul+0x234>
 80007d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d8:	bf1c      	itt	ne
 80007da:	4610      	movne	r0, r2
 80007dc:	4619      	movne	r1, r3
 80007de:	d10a      	bne.n	80007f6 <__aeabi_dmul+0x24a>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ec:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fa:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fe:	bd70      	pop	{r4, r5, r6, pc}

08000800 <__aeabi_ddiv>:
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000806:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080e:	bf1d      	ittte	ne
 8000810:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000814:	ea94 0f0c 	teqne	r4, ip
 8000818:	ea95 0f0c 	teqne	r5, ip
 800081c:	f000 f8a7 	bleq	800096e <__aeabi_ddiv+0x16e>
 8000820:	eba4 0405 	sub.w	r4, r4, r5
 8000824:	ea81 0e03 	eor.w	lr, r1, r3
 8000828:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800082c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000830:	f000 8088 	beq.w	8000944 <__aeabi_ddiv+0x144>
 8000834:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000838:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800083c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000840:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000844:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000848:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800084c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000850:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000854:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000858:	429d      	cmp	r5, r3
 800085a:	bf08      	it	eq
 800085c:	4296      	cmpeq	r6, r2
 800085e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000862:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000866:	d202      	bcs.n	800086e <__aeabi_ddiv+0x6e>
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	1ab6      	subs	r6, r6, r2
 8000870:	eb65 0503 	sbc.w	r5, r5, r3
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 000c 	orrcs.w	r0, r0, ip
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ba:	bf22      	ittt	cs
 80008bc:	1ab6      	subcs	r6, r6, r2
 80008be:	4675      	movcs	r5, lr
 80008c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d2:	bf22      	ittt	cs
 80008d4:	1ab6      	subcs	r6, r6, r2
 80008d6:	4675      	movcs	r5, lr
 80008d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008dc:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e0:	d018      	beq.n	8000914 <__aeabi_ddiv+0x114>
 80008e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fe:	d1c0      	bne.n	8000882 <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	d10b      	bne.n	800091e <__aeabi_ddiv+0x11e>
 8000906:	ea41 0100 	orr.w	r1, r1, r0
 800090a:	f04f 0000 	mov.w	r0, #0
 800090e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000912:	e7b6      	b.n	8000882 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000918:	bf04      	itt	eq
 800091a:	4301      	orreq	r1, r0
 800091c:	2000      	moveq	r0, #0
 800091e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000922:	bf88      	it	hi
 8000924:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000928:	f63f aeaf 	bhi.w	800068a <__aeabi_dmul+0xde>
 800092c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000930:	bf04      	itt	eq
 8000932:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000936:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093a:	f150 0000 	adcs.w	r0, r0, #0
 800093e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000942:	bd70      	pop	{r4, r5, r6, pc}
 8000944:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000948:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800094c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000950:	bfc2      	ittt	gt
 8000952:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000956:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095a:	bd70      	popgt	{r4, r5, r6, pc}
 800095c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000960:	f04f 0e00 	mov.w	lr, #0
 8000964:	3c01      	subs	r4, #1
 8000966:	e690      	b.n	800068a <__aeabi_dmul+0xde>
 8000968:	ea45 0e06 	orr.w	lr, r5, r6
 800096c:	e68d      	b.n	800068a <__aeabi_dmul+0xde>
 800096e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000972:	ea94 0f0c 	teq	r4, ip
 8000976:	bf08      	it	eq
 8000978:	ea95 0f0c 	teqeq	r5, ip
 800097c:	f43f af3b 	beq.w	80007f6 <__aeabi_dmul+0x24a>
 8000980:	ea94 0f0c 	teq	r4, ip
 8000984:	d10a      	bne.n	800099c <__aeabi_ddiv+0x19c>
 8000986:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098a:	f47f af34 	bne.w	80007f6 <__aeabi_dmul+0x24a>
 800098e:	ea95 0f0c 	teq	r5, ip
 8000992:	f47f af25 	bne.w	80007e0 <__aeabi_dmul+0x234>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e72c      	b.n	80007f6 <__aeabi_dmul+0x24a>
 800099c:	ea95 0f0c 	teq	r5, ip
 80009a0:	d106      	bne.n	80009b0 <__aeabi_ddiv+0x1b0>
 80009a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a6:	f43f aefd 	beq.w	80007a4 <__aeabi_dmul+0x1f8>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e722      	b.n	80007f6 <__aeabi_dmul+0x24a>
 80009b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b4:	bf18      	it	ne
 80009b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ba:	f47f aec5 	bne.w	8000748 <__aeabi_dmul+0x19c>
 80009be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c2:	f47f af0d 	bne.w	80007e0 <__aeabi_dmul+0x234>
 80009c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ca:	f47f aeeb 	bne.w	80007a4 <__aeabi_dmul+0x1f8>
 80009ce:	e712      	b.n	80007f6 <__aeabi_dmul+0x24a>

080009d0 <__gedf2>:
 80009d0:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009d4:	e006      	b.n	80009e4 <__cmpdf2+0x4>
 80009d6:	bf00      	nop

080009d8 <__ledf2>:
 80009d8:	f04f 0c01 	mov.w	ip, #1
 80009dc:	e002      	b.n	80009e4 <__cmpdf2+0x4>
 80009de:	bf00      	nop

080009e0 <__cmpdf2>:
 80009e0:	f04f 0c01 	mov.w	ip, #1
 80009e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	bf18      	it	ne
 80009f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fa:	d01b      	beq.n	8000a34 <__cmpdf2+0x54>
 80009fc:	b001      	add	sp, #4
 80009fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a02:	bf0c      	ite	eq
 8000a04:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a08:	ea91 0f03 	teqne	r1, r3
 8000a0c:	bf02      	ittt	eq
 8000a0e:	ea90 0f02 	teqeq	r0, r2
 8000a12:	2000      	moveq	r0, #0
 8000a14:	4770      	bxeq	lr
 8000a16:	f110 0f00 	cmn.w	r0, #0
 8000a1a:	ea91 0f03 	teq	r1, r3
 8000a1e:	bf58      	it	pl
 8000a20:	4299      	cmppl	r1, r3
 8000a22:	bf08      	it	eq
 8000a24:	4290      	cmpeq	r0, r2
 8000a26:	bf2c      	ite	cs
 8000a28:	17d8      	asrcs	r0, r3, #31
 8000a2a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2e:	f040 0001 	orr.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	d102      	bne.n	8000a44 <__cmpdf2+0x64>
 8000a3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a42:	d107      	bne.n	8000a54 <__cmpdf2+0x74>
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	d1d6      	bne.n	80009fc <__cmpdf2+0x1c>
 8000a4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a52:	d0d3      	beq.n	80009fc <__cmpdf2+0x1c>
 8000a54:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_cdrcmple>:
 8000a5c:	4684      	mov	ip, r0
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4662      	mov	r2, ip
 8000a62:	468c      	mov	ip, r1
 8000a64:	4619      	mov	r1, r3
 8000a66:	4663      	mov	r3, ip
 8000a68:	e000      	b.n	8000a6c <__aeabi_cdcmpeq>
 8000a6a:	bf00      	nop

08000a6c <__aeabi_cdcmpeq>:
 8000a6c:	b501      	push	{r0, lr}
 8000a6e:	f7ff ffb7 	bl	80009e0 <__cmpdf2>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	bf48      	it	mi
 8000a76:	f110 0f00 	cmnmi.w	r0, #0
 8000a7a:	bd01      	pop	{r0, pc}

08000a7c <__aeabi_dcmpeq>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff fff4 	bl	8000a6c <__aeabi_cdcmpeq>
 8000a84:	bf0c      	ite	eq
 8000a86:	2001      	moveq	r0, #1
 8000a88:	2000      	movne	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmplt>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffea 	bl	8000a6c <__aeabi_cdcmpeq>
 8000a98:	bf34      	ite	cc
 8000a9a:	2001      	movcc	r0, #1
 8000a9c:	2000      	movcs	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmple>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffe0 	bl	8000a6c <__aeabi_cdcmpeq>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpge>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffce 	bl	8000a5c <__aeabi_cdrcmple>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpgt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffc4 	bl	8000a5c <__aeabi_cdrcmple>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_d2uiz>:
 8000ae0:	004a      	lsls	r2, r1, #1
 8000ae2:	d211      	bcs.n	8000b08 <__aeabi_d2uiz+0x28>
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae8:	d211      	bcs.n	8000b0e <__aeabi_d2uiz+0x2e>
 8000aea:	d50d      	bpl.n	8000b08 <__aeabi_d2uiz+0x28>
 8000aec:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d40e      	bmi.n	8000b14 <__aeabi_d2uiz+0x34>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_d2uiz+0x3a>
 8000b14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0000 	mov.w	r0, #0
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_frsub>:
 8000b20:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b24:	e002      	b.n	8000b2c <__addsf3>
 8000b26:	bf00      	nop

08000b28 <__aeabi_fsub>:
 8000b28:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b2c <__addsf3>:
 8000b2c:	0042      	lsls	r2, r0, #1
 8000b2e:	bf1f      	itttt	ne
 8000b30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b34:	ea92 0f03 	teqne	r2, r3
 8000b38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b40:	d06a      	beq.n	8000c18 <__addsf3+0xec>
 8000b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4a:	bfc1      	itttt	gt
 8000b4c:	18d2      	addgt	r2, r2, r3
 8000b4e:	4041      	eorgt	r1, r0
 8000b50:	4048      	eorgt	r0, r1
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	bfb8      	it	lt
 8000b56:	425b      	neglt	r3, r3
 8000b58:	2b19      	cmp	r3, #25
 8000b5a:	bf88      	it	hi
 8000b5c:	4770      	bxhi	lr
 8000b5e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b66:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4240      	negne	r0, r0
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b72:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b76:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4249      	negne	r1, r1
 8000b7e:	ea92 0f03 	teq	r2, r3
 8000b82:	d03f      	beq.n	8000c04 <__addsf3+0xd8>
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	fa41 fc03 	asr.w	ip, r1, r3
 8000b8c:	eb10 000c 	adds.w	r0, r0, ip
 8000b90:	f1c3 0320 	rsb	r3, r3, #32
 8000b94:	fa01 f103 	lsl.w	r1, r1, r3
 8000b98:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b9c:	d502      	bpl.n	8000ba4 <__addsf3+0x78>
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ba8:	d313      	bcc.n	8000bd2 <__addsf3+0xa6>
 8000baa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bae:	d306      	bcc.n	8000bbe <__addsf3+0x92>
 8000bb0:	0840      	lsrs	r0, r0, #1
 8000bb2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bb6:	f102 0201 	add.w	r2, r2, #1
 8000bba:	2afe      	cmp	r2, #254	@ 0xfe
 8000bbc:	d251      	bcs.n	8000c62 <__addsf3+0x136>
 8000bbe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	ea40 0003 	orr.w	r0, r0, r3
 8000bd0:	4770      	bx	lr
 8000bd2:	0049      	lsls	r1, r1, #1
 8000bd4:	eb40 0000 	adc.w	r0, r0, r0
 8000bd8:	3a01      	subs	r2, #1
 8000bda:	bf28      	it	cs
 8000bdc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be0:	d2ed      	bcs.n	8000bbe <__addsf3+0x92>
 8000be2:	fab0 fc80 	clz	ip, r0
 8000be6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bea:	ebb2 020c 	subs.w	r2, r2, ip
 8000bee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf2:	bfaa      	itet	ge
 8000bf4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf8:	4252      	neglt	r2, r2
 8000bfa:	4318      	orrge	r0, r3
 8000bfc:	bfbc      	itt	lt
 8000bfe:	40d0      	lsrlt	r0, r2
 8000c00:	4318      	orrlt	r0, r3
 8000c02:	4770      	bx	lr
 8000c04:	f092 0f00 	teq	r2, #0
 8000c08:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c0c:	bf06      	itte	eq
 8000c0e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c12:	3201      	addeq	r2, #1
 8000c14:	3b01      	subne	r3, #1
 8000c16:	e7b5      	b.n	8000b84 <__addsf3+0x58>
 8000c18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c20:	bf18      	it	ne
 8000c22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c26:	d021      	beq.n	8000c6c <__addsf3+0x140>
 8000c28:	ea92 0f03 	teq	r2, r3
 8000c2c:	d004      	beq.n	8000c38 <__addsf3+0x10c>
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	bf08      	it	eq
 8000c34:	4608      	moveq	r0, r1
 8000c36:	4770      	bx	lr
 8000c38:	ea90 0f01 	teq	r0, r1
 8000c3c:	bf1c      	itt	ne
 8000c3e:	2000      	movne	r0, #0
 8000c40:	4770      	bxne	lr
 8000c42:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c46:	d104      	bne.n	8000c52 <__addsf3+0x126>
 8000c48:	0040      	lsls	r0, r0, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c50:	4770      	bx	lr
 8000c52:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c56:	bf3c      	itt	cc
 8000c58:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c5c:	4770      	bxcc	lr
 8000c5e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c62:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6a:	4770      	bx	lr
 8000c6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c70:	bf16      	itet	ne
 8000c72:	4608      	movne	r0, r1
 8000c74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c78:	4601      	movne	r1, r0
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	bf06      	itte	eq
 8000c7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c82:	ea90 0f01 	teqeq	r0, r1
 8000c86:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_ui2f>:
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e004      	b.n	8000c9c <__aeabi_i2f+0x8>
 8000c92:	bf00      	nop

08000c94 <__aeabi_i2f>:
 8000c94:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c98:	bf48      	it	mi
 8000c9a:	4240      	negmi	r0, r0
 8000c9c:	ea5f 0c00 	movs.w	ip, r0
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ca8:	4601      	mov	r1, r0
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	e01c      	b.n	8000cea <__aeabi_l2f+0x2a>

08000cb0 <__aeabi_ul2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e00a      	b.n	8000cd4 <__aeabi_l2f+0x14>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_l2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__aeabi_l2f+0x14>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	ea5f 0c01 	movs.w	ip, r1
 8000cd8:	bf02      	ittt	eq
 8000cda:	4684      	moveq	ip, r0
 8000cdc:	4601      	moveq	r1, r0
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ce4:	bf08      	it	eq
 8000ce6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cea:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cee:	fabc f28c 	clz	r2, ip
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf8:	db10      	blt.n	8000d1c <__aeabi_l2f+0x5c>
 8000cfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cfe:	4463      	add	r3, ip
 8000d00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	f020 0001 	biceq.w	r0, r0, #1
 8000d1a:	4770      	bx	lr
 8000d1c:	f102 0220 	add.w	r2, r2, #32
 8000d20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_fmul>:
 8000d3c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d44:	bf1e      	ittt	ne
 8000d46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d4a:	ea92 0f0c 	teqne	r2, ip
 8000d4e:	ea93 0f0c 	teqne	r3, ip
 8000d52:	d06f      	beq.n	8000e34 <__aeabi_fmul+0xf8>
 8000d54:	441a      	add	r2, r3
 8000d56:	ea80 0c01 	eor.w	ip, r0, r1
 8000d5a:	0240      	lsls	r0, r0, #9
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d62:	d01e      	beq.n	8000da2 <__aeabi_fmul+0x66>
 8000d64:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d68:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d6c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d70:	fba0 3101 	umull	r3, r1, r0, r1
 8000d74:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d78:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d7c:	bf3e      	ittt	cc
 8000d7e:	0049      	lslcc	r1, r1, #1
 8000d80:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d84:	005b      	lslcc	r3, r3, #1
 8000d86:	ea40 0001 	orr.w	r0, r0, r1
 8000d8a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d8e:	2afd      	cmp	r2, #253	@ 0xfd
 8000d90:	d81d      	bhi.n	8000dce <__aeabi_fmul+0x92>
 8000d92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9a:	bf08      	it	eq
 8000d9c:	f020 0001 	biceq.w	r0, r0, #1
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000daa:	bf08      	it	eq
 8000dac:	0249      	lsleq	r1, r1, #9
 8000dae:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000db6:	3a7f      	subs	r2, #127	@ 0x7f
 8000db8:	bfc2      	ittt	gt
 8000dba:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dbe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc2:	4770      	bxgt	lr
 8000dc4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	dc5d      	bgt.n	8000e8c <__aeabi_fmul+0x150>
 8000dd0:	f112 0f19 	cmn.w	r2, #25
 8000dd4:	bfdc      	itt	le
 8000dd6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000dda:	4770      	bxle	lr
 8000ddc:	f1c2 0200 	rsb	r2, r2, #0
 8000de0:	0041      	lsls	r1, r0, #1
 8000de2:	fa21 f102 	lsr.w	r1, r1, r2
 8000de6:	f1c2 0220 	rsb	r2, r2, #32
 8000dea:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dee:	ea5f 0031 	movs.w	r0, r1, rrx
 8000df2:	f140 0000 	adc.w	r0, r0, #0
 8000df6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dfa:	bf08      	it	eq
 8000dfc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e00:	4770      	bx	lr
 8000e02:	f092 0f00 	teq	r2, #0
 8000e06:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0040      	lsleq	r0, r0, #1
 8000e0e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e12:	3a01      	subeq	r2, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xce>
 8000e16:	ea40 000c 	orr.w	r0, r0, ip
 8000e1a:	f093 0f00 	teq	r3, #0
 8000e1e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0049      	lsleq	r1, r1, #1
 8000e26:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e2a:	3b01      	subeq	r3, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fmul+0xe6>
 8000e2e:	ea41 010c 	orr.w	r1, r1, ip
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fmul+0x18>
 8000e34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	bf18      	it	ne
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d00a      	beq.n	8000e5a <__aeabi_fmul+0x11e>
 8000e44:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e48:	bf18      	it	ne
 8000e4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e4e:	d1d8      	bne.n	8000e02 <__aeabi_fmul+0xc6>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	bf17      	itett	ne
 8000e60:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e64:	4608      	moveq	r0, r1
 8000e66:	f091 0f00 	teqne	r1, #0
 8000e6a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e6e:	d014      	beq.n	8000e9a <__aeabi_fmul+0x15e>
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d101      	bne.n	8000e7a <__aeabi_fmul+0x13e>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d10f      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e7a:	ea93 0f0c 	teq	r3, ip
 8000e7e:	d103      	bne.n	8000e88 <__aeabi_fmul+0x14c>
 8000e80:	024b      	lsls	r3, r1, #9
 8000e82:	bf18      	it	ne
 8000e84:	4608      	movne	r0, r1
 8000e86:	d108      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e90:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e94:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e98:	4770      	bx	lr
 8000e9a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fdiv>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d069      	beq.n	8000f90 <__aeabi_fdiv+0xec>
 8000ebc:	eba2 0203 	sub.w	r2, r2, r3
 8000ec0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec4:	0249      	lsls	r1, r1, #9
 8000ec6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eca:	d037      	beq.n	8000f3c <__aeabi_fdiv+0x98>
 8000ecc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ed4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf38      	it	cc
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ee6:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000eea:	428b      	cmp	r3, r1
 8000eec:	bf24      	itt	cs
 8000eee:	1a5b      	subcs	r3, r3, r1
 8000ef0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ef4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000efe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f02:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f06:	bf24      	itt	cs
 8000f08:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f10:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f1a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	bf18      	it	ne
 8000f22:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f26:	d1e0      	bne.n	8000eea <__aeabi_fdiv+0x46>
 8000f28:	2afd      	cmp	r2, #253	@ 0xfd
 8000f2a:	f63f af50 	bhi.w	8000dce <__aeabi_fmul+0x92>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f34:	bf08      	it	eq
 8000f36:	f020 0001 	biceq.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f40:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f44:	327f      	adds	r2, #127	@ 0x7f
 8000f46:	bfc2      	ittt	gt
 8000f48:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f4c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f50:	4770      	bxgt	lr
 8000f52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	e737      	b.n	8000dce <__aeabi_fmul+0x92>
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xc2>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fdiv+0xda>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e795      	b.n	8000ebc <__aeabi_fdiv+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	d108      	bne.n	8000fac <__aeabi_fdiv+0x108>
 8000f9a:	0242      	lsls	r2, r0, #9
 8000f9c:	f47f af7d 	bne.w	8000e9a <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	f47f af70 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e776      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	d104      	bne.n	8000fbc <__aeabi_fdiv+0x118>
 8000fb2:	024b      	lsls	r3, r1, #9
 8000fb4:	f43f af4c 	beq.w	8000e50 <__aeabi_fmul+0x114>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e76e      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fbc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc0:	bf18      	it	ne
 8000fc2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	d1ca      	bne.n	8000f5e <__aeabi_fdiv+0xba>
 8000fc8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fcc:	f47f af5c 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fd0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fd4:	f47f af3c 	bne.w	8000e50 <__aeabi_fmul+0x114>
 8000fd8:	e75f      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fda:	bf00      	nop

08000fdc <__aeabi_f2iz>:
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fe4:	d30f      	bcc.n	8001006 <__aeabi_f2iz+0x2a>
 8000fe6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fee:	d90d      	bls.n	800100c <__aeabi_f2iz+0x30>
 8000ff0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ff4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ff8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ffc:	fa23 f002 	lsr.w	r0, r3, r2
 8001000:	bf18      	it	ne
 8001002:	4240      	negne	r0, r0
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr
 800100c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001010:	d101      	bne.n	8001016 <__aeabi_f2iz+0x3a>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	d105      	bne.n	8001022 <__aeabi_f2iz+0x46>
 8001016:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800101a:	bf08      	it	eq
 800101c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001020:	4770      	bx	lr
 8001022:	f04f 0000 	mov.w	r0, #0
 8001026:	4770      	bx	lr

08001028 <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	e002      	b.n	8001038 <Delay+0x10>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3b01      	subs	r3, #1
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1f9      	bne.n	8001032 <Delay+0xa>
 800103e:	bf00      	nop
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr

0800104a <LCD_INIT>:

void LCD_INIT ( void )
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8001050:	2001      	movs	r0, #1
 8001052:	f000 f829 	bl	80010a8 <LCD_BackLed_Control>
	LCD_Rst();
 8001056:	f000 f80f 	bl	8001078 <LCD_Rst>
	LCD_REG_Config();
 800105a:	f000 f85f 	bl	800111c <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 800105e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001068:	22f0      	movs	r2, #240	@ 0xf0
 800106a:	2100      	movs	r1, #0
 800106c:	2000      	movs	r0, #0
 800106e:	f000 f9e6 	bl	800143e <LCD_Clear>
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <LCD_Rst>:


void LCD_Rst ( void )
{			
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	2102      	movs	r1, #2
 8001080:	4807      	ldr	r0, [pc, #28]	@ (80010a0 <LCD_Rst+0x28>)
 8001082:	f003 fad6 	bl	8004632 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8001086:	4807      	ldr	r0, [pc, #28]	@ (80010a4 <LCD_Rst+0x2c>)
 8001088:	f7ff ffce 	bl	8001028 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	2102      	movs	r1, #2
 8001090:	4803      	ldr	r0, [pc, #12]	@ (80010a0 <LCD_Rst+0x28>)
 8001092:	f003 face 	bl	8004632 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8001096:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <LCD_Rst+0x2c>)
 8001098:	f7ff ffc6 	bl	8001028 <Delay>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40011800 	.word	0x40011800
 80010a4:	0002bffc 	.word	0x0002bffc

080010a8 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d006      	beq.n	80010c6 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010be:	4807      	ldr	r0, [pc, #28]	@ (80010dc <LCD_BackLed_Control+0x34>)
 80010c0:	f003 fab7 	bl	8004632 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80010c4:	e005      	b.n	80010d2 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80010c6:	2201      	movs	r2, #1
 80010c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010cc:	4803      	ldr	r0, [pc, #12]	@ (80010dc <LCD_BackLed_Control+0x34>)
 80010ce:	f003 fab0 	bl	8004632 <HAL_GPIO_WritePin>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40011400 	.word	0x40011400

080010e0 <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80010ea:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	8013      	strh	r3, [r2, #0]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr

080010fc <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001106:	4a04      	ldr	r2, [pc, #16]	@ (8001118 <LCD_Write_Data+0x1c>)
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	8013      	strh	r3, [r2, #0]
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	60020000 	.word	0x60020000

0800111c <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8001120:	20cf      	movs	r0, #207	@ 0xcf
 8001122:	f7ff ffdd 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8001126:	2000      	movs	r0, #0
 8001128:	f7ff ffe8 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 800112c:	2081      	movs	r0, #129	@ 0x81
 800112e:	f7ff ffe5 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8001132:	2030      	movs	r0, #48	@ 0x30
 8001134:	f7ff ffe2 	bl	80010fc <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8001138:	20ed      	movs	r0, #237	@ 0xed
 800113a:	f7ff ffd1 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 800113e:	2064      	movs	r0, #100	@ 0x64
 8001140:	f7ff ffdc 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001144:	2003      	movs	r0, #3
 8001146:	f7ff ffd9 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800114a:	2012      	movs	r0, #18
 800114c:	f7ff ffd6 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8001150:	2081      	movs	r0, #129	@ 0x81
 8001152:	f7ff ffd3 	bl	80010fc <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8001156:	20e8      	movs	r0, #232	@ 0xe8
 8001158:	f7ff ffc2 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 800115c:	2085      	movs	r0, #133	@ 0x85
 800115e:	f7ff ffcd 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001162:	2010      	movs	r0, #16
 8001164:	f7ff ffca 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8001168:	2078      	movs	r0, #120	@ 0x78
 800116a:	f7ff ffc7 	bl	80010fc <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 800116e:	20cb      	movs	r0, #203	@ 0xcb
 8001170:	f7ff ffb6 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8001174:	2039      	movs	r0, #57	@ 0x39
 8001176:	f7ff ffc1 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 800117a:	202c      	movs	r0, #44	@ 0x2c
 800117c:	f7ff ffbe 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001180:	2000      	movs	r0, #0
 8001182:	f7ff ffbb 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8001186:	2034      	movs	r0, #52	@ 0x34
 8001188:	f7ff ffb8 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 800118c:	2002      	movs	r0, #2
 800118e:	f7ff ffb5 	bl	80010fc <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8001192:	20f7      	movs	r0, #247	@ 0xf7
 8001194:	f7ff ffa4 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8001198:	2020      	movs	r0, #32
 800119a:	f7ff ffaf 	bl	80010fc <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 800119e:	20ea      	movs	r0, #234	@ 0xea
 80011a0:	f7ff ff9e 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80011a4:	2000      	movs	r0, #0
 80011a6:	f7ff ffa9 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff ffa6 	bl	80010fc <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80011b0:	20b1      	movs	r0, #177	@ 0xb1
 80011b2:	f7ff ff95 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff ffa0 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80011bc:	201b      	movs	r0, #27
 80011be:	f7ff ff9d 	bl	80010fc <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80011c2:	20b6      	movs	r0, #182	@ 0xb6
 80011c4:	f7ff ff8c 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80011c8:	200a      	movs	r0, #10
 80011ca:	f7ff ff97 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80011ce:	20a2      	movs	r0, #162	@ 0xa2
 80011d0:	f7ff ff94 	bl	80010fc <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 80011d4:	20c0      	movs	r0, #192	@ 0xc0
 80011d6:	f7ff ff83 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 80011da:	2035      	movs	r0, #53	@ 0x35
 80011dc:	f7ff ff8e 	bl	80010fc <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 80011e0:	20c1      	movs	r0, #193	@ 0xc1
 80011e2:	f7ff ff7d 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 80011e6:	2011      	movs	r0, #17
 80011e8:	f7ff ff88 	bl	80010fc <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 80011ec:	20c5      	movs	r0, #197	@ 0xc5
 80011ee:	f7ff ff77 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 80011f2:	2045      	movs	r0, #69	@ 0x45
 80011f4:	f7ff ff82 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 80011f8:	2045      	movs	r0, #69	@ 0x45
 80011fa:	f7ff ff7f 	bl	80010fc <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 80011fe:	20c7      	movs	r0, #199	@ 0xc7
 8001200:	f7ff ff6e 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8001204:	20a2      	movs	r0, #162	@ 0xa2
 8001206:	f7ff ff79 	bl	80010fc <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 800120a:	20f2      	movs	r0, #242	@ 0xf2
 800120c:	f7ff ff68 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff ff73 	bl	80010fc <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8001216:	2026      	movs	r0, #38	@ 0x26
 8001218:	f7ff ff62 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 800121c:	2001      	movs	r0, #1
 800121e:	f7ff ff6d 	bl	80010fc <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8001222:	20e0      	movs	r0, #224	@ 0xe0
 8001224:	f7ff ff5c 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8001228:	200f      	movs	r0, #15
 800122a:	f7ff ff67 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 800122e:	2026      	movs	r0, #38	@ 0x26
 8001230:	f7ff ff64 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8001234:	2024      	movs	r0, #36	@ 0x24
 8001236:	f7ff ff61 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800123a:	200b      	movs	r0, #11
 800123c:	f7ff ff5e 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8001240:	200e      	movs	r0, #14
 8001242:	f7ff ff5b 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001246:	2009      	movs	r0, #9
 8001248:	f7ff ff58 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 800124c:	2054      	movs	r0, #84	@ 0x54
 800124e:	f7ff ff55 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8001252:	20a8      	movs	r0, #168	@ 0xa8
 8001254:	f7ff ff52 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8001258:	2046      	movs	r0, #70	@ 0x46
 800125a:	f7ff ff4f 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 800125e:	200c      	movs	r0, #12
 8001260:	f7ff ff4c 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8001264:	2017      	movs	r0, #23
 8001266:	f7ff ff49 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800126a:	2009      	movs	r0, #9
 800126c:	f7ff ff46 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8001270:	200f      	movs	r0, #15
 8001272:	f7ff ff43 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8001276:	2007      	movs	r0, #7
 8001278:	f7ff ff40 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800127c:	2000      	movs	r0, #0
 800127e:	f7ff ff3d 	bl	80010fc <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8001282:	20e1      	movs	r0, #225	@ 0xe1
 8001284:	f7ff ff2c 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001288:	2000      	movs	r0, #0
 800128a:	f7ff ff37 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 800128e:	2019      	movs	r0, #25
 8001290:	f7ff ff34 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8001294:	201b      	movs	r0, #27
 8001296:	f7ff ff31 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 800129a:	2004      	movs	r0, #4
 800129c:	f7ff ff2e 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 80012a0:	2010      	movs	r0, #16
 80012a2:	f7ff ff2b 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80012a6:	2007      	movs	r0, #7
 80012a8:	f7ff ff28 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80012ac:	202a      	movs	r0, #42	@ 0x2a
 80012ae:	f7ff ff25 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80012b2:	2047      	movs	r0, #71	@ 0x47
 80012b4:	f7ff ff22 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80012b8:	2039      	movs	r0, #57	@ 0x39
 80012ba:	f7ff ff1f 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80012be:	2003      	movs	r0, #3
 80012c0:	f7ff ff1c 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80012c4:	2006      	movs	r0, #6
 80012c6:	f7ff ff19 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80012ca:	2006      	movs	r0, #6
 80012cc:	f7ff ff16 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 80012d0:	2030      	movs	r0, #48	@ 0x30
 80012d2:	f7ff ff13 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 80012d6:	2038      	movs	r0, #56	@ 0x38
 80012d8:	f7ff ff10 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80012dc:	200f      	movs	r0, #15
 80012de:	f7ff ff0d 	bl	80010fc <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 80012e2:	2036      	movs	r0, #54	@ 0x36
 80012e4:	f7ff fefc 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 80012e8:	20c8      	movs	r0, #200	@ 0xc8
 80012ea:	f7ff ff07 	bl	80010fc <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80012ee:	202a      	movs	r0, #42	@ 0x2a
 80012f0:	f7ff fef6 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80012f4:	2000      	movs	r0, #0
 80012f6:	f7ff ff01 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80012fa:	2000      	movs	r0, #0
 80012fc:	f7ff fefe 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001300:	2000      	movs	r0, #0
 8001302:	f7ff fefb 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8001306:	20ef      	movs	r0, #239	@ 0xef
 8001308:	f7ff fef8 	bl	80010fc <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 800130c:	202b      	movs	r0, #43	@ 0x2b
 800130e:	f7ff fee7 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001312:	2000      	movs	r0, #0
 8001314:	f7ff fef2 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001318:	2000      	movs	r0, #0
 800131a:	f7ff feef 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 800131e:	2001      	movs	r0, #1
 8001320:	f7ff feec 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001324:	203f      	movs	r0, #63	@ 0x3f
 8001326:	f7ff fee9 	bl	80010fc <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800132a:	203a      	movs	r0, #58	@ 0x3a
 800132c:	f7ff fed8 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8001330:	2055      	movs	r0, #85	@ 0x55
 8001332:	f7ff fee3 	bl	80010fc <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8001336:	2011      	movs	r0, #17
 8001338:	f7ff fed2 	bl	80010e0 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 800133c:	4803      	ldr	r0, [pc, #12]	@ (800134c <LCD_REG_Config+0x230>)
 800133e:	f7ff fe73 	bl	8001028 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8001342:	2029      	movs	r0, #41	@ 0x29
 8001344:	f7ff fecc 	bl	80010e0 <LCD_Write_Cmd>
	
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	0002bffc 	.word	0x0002bffc

08001350 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	4604      	mov	r4, r0
 8001358:	4608      	mov	r0, r1
 800135a:	4611      	mov	r1, r2
 800135c:	461a      	mov	r2, r3
 800135e:	4623      	mov	r3, r4
 8001360:	80fb      	strh	r3, [r7, #6]
 8001362:	4603      	mov	r3, r0
 8001364:	80bb      	strh	r3, [r7, #4]
 8001366:	460b      	mov	r3, r1
 8001368:	807b      	strh	r3, [r7, #2]
 800136a:	4613      	mov	r3, r2
 800136c:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800136e:	202a      	movs	r0, #42	@ 0x2a
 8001370:	f7ff feb6 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8001374:	88fb      	ldrh	r3, [r7, #6]
 8001376:	0a1b      	lsrs	r3, r3, #8
 8001378:	b29b      	uxth	r3, r3
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff febe 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8001380:	88fb      	ldrh	r3, [r7, #6]
 8001382:	b2db      	uxtb	r3, r3
 8001384:	b29b      	uxth	r3, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff feb8 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 800138c:	88fa      	ldrh	r2, [r7, #6]
 800138e:	887b      	ldrh	r3, [r7, #2]
 8001390:	4413      	add	r3, r2
 8001392:	3b01      	subs	r3, #1
 8001394:	121b      	asrs	r3, r3, #8
 8001396:	b29b      	uxth	r3, r3
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff feaf 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 800139e:	88fa      	ldrh	r2, [r7, #6]
 80013a0:	887b      	ldrh	r3, [r7, #2]
 80013a2:	4413      	add	r3, r2
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	3b01      	subs	r3, #1
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fea4 	bl	80010fc <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80013b4:	202b      	movs	r0, #43	@ 0x2b
 80013b6:	f7ff fe93 	bl	80010e0 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80013ba:	88bb      	ldrh	r3, [r7, #4]
 80013bc:	0a1b      	lsrs	r3, r3, #8
 80013be:	b29b      	uxth	r3, r3
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fe9b 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80013c6:	88bb      	ldrh	r3, [r7, #4]
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff fe95 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 80013d2:	88ba      	ldrh	r2, [r7, #4]
 80013d4:	883b      	ldrh	r3, [r7, #0]
 80013d6:	4413      	add	r3, r2
 80013d8:	3b01      	subs	r3, #1
 80013da:	121b      	asrs	r3, r3, #8
 80013dc:	b29b      	uxth	r3, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fe8c 	bl	80010fc <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80013e4:	88ba      	ldrh	r2, [r7, #4]
 80013e6:	883b      	ldrh	r3, [r7, #0]
 80013e8:	4413      	add	r3, r2
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	3b01      	subs	r3, #1
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff fe81 	bl	80010fc <LCD_Write_Data>
	
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd90      	pop	{r4, r7, pc}

08001402 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	460b      	mov	r3, r1
 800140c:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001412:	202c      	movs	r0, #44	@ 0x2c
 8001414:	f7ff fe64 	bl	80010e0 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	e006      	b.n	800142c <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 800141e:	887b      	ldrh	r3, [r7, #2]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fe6b 	bl	80010fc <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	3301      	adds	r3, #1
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fa      	ldr	r2, [r7, #12]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	429a      	cmp	r2, r3
 8001432:	d3f4      	bcc.n	800141e <LCD_FillColor+0x1c>
		
}
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 800143e:	b590      	push	{r4, r7, lr}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	4604      	mov	r4, r0
 8001446:	4608      	mov	r0, r1
 8001448:	4611      	mov	r1, r2
 800144a:	461a      	mov	r2, r3
 800144c:	4623      	mov	r3, r4
 800144e:	80fb      	strh	r3, [r7, #6]
 8001450:	4603      	mov	r3, r0
 8001452:	80bb      	strh	r3, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	807b      	strh	r3, [r7, #2]
 8001458:	4613      	mov	r3, r2
 800145a:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 800145c:	883b      	ldrh	r3, [r7, #0]
 800145e:	887a      	ldrh	r2, [r7, #2]
 8001460:	88b9      	ldrh	r1, [r7, #4]
 8001462:	88f8      	ldrh	r0, [r7, #6]
 8001464:	f7ff ff74 	bl	8001350 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001468:	887b      	ldrh	r3, [r7, #2]
 800146a:	883a      	ldrh	r2, [r7, #0]
 800146c:	fb02 f303 	mul.w	r3, r2, r3
 8001470:	461a      	mov	r2, r3
 8001472:	8b3b      	ldrh	r3, [r7, #24]
 8001474:	4619      	mov	r1, r3
 8001476:	4610      	mov	r0, r2
 8001478:	f7ff ffc3 	bl	8001402 <LCD_FillColor>
	
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	bd90      	pop	{r4, r7, pc}

08001484 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	80fb      	strh	r3, [r7, #6]
 800148e:	460b      	mov	r3, r1
 8001490:	80bb      	strh	r3, [r7, #4]
 8001492:	4613      	mov	r3, r2
 8001494:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	3b20      	subs	r3, #32
 800149a:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 800149c:	88b9      	ldrh	r1, [r7, #4]
 800149e:	88f8      	ldrh	r0, [r7, #6]
 80014a0:	2310      	movs	r3, #16
 80014a2:	2208      	movs	r2, #8
 80014a4:	f7ff ff54 	bl	8001350 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80014a8:	202c      	movs	r0, #44	@ 0x2c
 80014aa:	f7ff fe19 	bl	80010e0 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80014ae:	2300      	movs	r3, #0
 80014b0:	73bb      	strb	r3, [r7, #14]
 80014b2:	e023      	b.n	80014fc <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80014b4:	7b3a      	ldrb	r2, [r7, #12]
 80014b6:	7bbb      	ldrb	r3, [r7, #14]
 80014b8:	4914      	ldr	r1, [pc, #80]	@ (800150c <LCD_DrawChar+0x88>)
 80014ba:	0112      	lsls	r2, r2, #4
 80014bc:	440a      	add	r2, r1
 80014be:	4413      	add	r3, r2
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80014c4:	2300      	movs	r3, #0
 80014c6:	737b      	strb	r3, [r7, #13]
 80014c8:	e012      	b.n	80014f0 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d003      	beq.n	80014dc <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 80014d4:	201f      	movs	r0, #31
 80014d6:	f7ff fe11 	bl	80010fc <LCD_Write_Data>
 80014da:	e003      	b.n	80014e4 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 80014dc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80014e0:	f7ff fe0c 	bl	80010fc <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	085b      	lsrs	r3, r3, #1
 80014e8:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80014ea:	7b7b      	ldrb	r3, [r7, #13]
 80014ec:	3301      	adds	r3, #1
 80014ee:	737b      	strb	r3, [r7, #13]
 80014f0:	7b7b      	ldrb	r3, [r7, #13]
 80014f2:	2b07      	cmp	r3, #7
 80014f4:	d9e9      	bls.n	80014ca <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80014f6:	7bbb      	ldrb	r3, [r7, #14]
 80014f8:	3301      	adds	r3, #1
 80014fa:	73bb      	strb	r3, [r7, #14]
 80014fc:	7bbb      	ldrb	r3, [r7, #14]
 80014fe:	2b0f      	cmp	r3, #15
 8001500:	d9d8      	bls.n	80014b4 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 8001502:	bf00      	nop
 8001504:	bf00      	nop
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	08006ba4 	.word	0x08006ba4

08001510 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	603a      	str	r2, [r7, #0]
 800151a:	80fb      	strh	r3, [r7, #6]
 800151c:	460b      	mov	r3, r1
 800151e:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001520:	e01c      	b.n	800155c <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	2be8      	cmp	r3, #232	@ 0xe8
 8001526:	d904      	bls.n	8001532 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001528:	2300      	movs	r3, #0
 800152a:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 800152c:	88bb      	ldrh	r3, [r7, #4]
 800152e:	3310      	adds	r3, #16
 8001530:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001532:	88bb      	ldrh	r3, [r7, #4]
 8001534:	f5b3 7f98 	cmp.w	r3, #304	@ 0x130
 8001538:	d903      	bls.n	8001542 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800153a:	2300      	movs	r3, #0
 800153c:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 800153e:	2300      	movs	r3, #0
 8001540:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	781a      	ldrb	r2, [r3, #0]
 8001546:	88b9      	ldrh	r1, [r7, #4]
 8001548:	88fb      	ldrh	r3, [r7, #6]
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff ff9a 	bl	8001484 <LCD_DrawChar>
		
		pStr ++;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	3301      	adds	r3, #1
 8001554:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	3308      	adds	r3, #8
 800155a:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1de      	bne.n	8001522 <LCD_DrawString+0x12>
		
	}
	
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <LCD_DrawChar_Color>:
{	

}

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	4604      	mov	r4, r0
 8001578:	4608      	mov	r0, r1
 800157a:	4611      	mov	r1, r2
 800157c:	461a      	mov	r2, r3
 800157e:	4623      	mov	r3, r4
 8001580:	80fb      	strh	r3, [r7, #6]
 8001582:	4603      	mov	r3, r0
 8001584:	80bb      	strh	r3, [r7, #4]
 8001586:	460b      	mov	r3, r1
 8001588:	70fb      	strb	r3, [r7, #3]
 800158a:	4613      	mov	r3, r2
 800158c:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 800158e:	78fb      	ldrb	r3, [r7, #3]
 8001590:	3b20      	subs	r3, #32
 8001592:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001594:	88b9      	ldrh	r1, [r7, #4]
 8001596:	88f8      	ldrh	r0, [r7, #6]
 8001598:	2310      	movs	r3, #16
 800159a:	2208      	movs	r2, #8
 800159c:	f7ff fed8 	bl	8001350 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80015a0:	202c      	movs	r0, #44	@ 0x2c
 80015a2:	f7ff fd9d 	bl	80010e0 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80015a6:	2300      	movs	r3, #0
 80015a8:	73bb      	strb	r3, [r7, #14]
 80015aa:	e024      	b.n	80015f6 <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80015ac:	7b3a      	ldrb	r2, [r7, #12]
 80015ae:	7bbb      	ldrb	r3, [r7, #14]
 80015b0:	4915      	ldr	r1, [pc, #84]	@ (8001608 <LCD_DrawChar_Color+0x98>)
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	440a      	add	r2, r1
 80015b6:	4413      	add	r3, r2
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80015bc:	2300      	movs	r3, #0
 80015be:	737b      	strb	r3, [r7, #13]
 80015c0:	e013      	b.n	80015ea <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d004      	beq.n	80015d6 <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 80015cc:	8c3b      	ldrh	r3, [r7, #32]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fd94 	bl	80010fc <LCD_Write_Data>
 80015d4:	e003      	b.n	80015de <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 80015d6:	883b      	ldrh	r3, [r7, #0]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fd8f 	bl	80010fc <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	085b      	lsrs	r3, r3, #1
 80015e2:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80015e4:	7b7b      	ldrb	r3, [r7, #13]
 80015e6:	3301      	adds	r3, #1
 80015e8:	737b      	strb	r3, [r7, #13]
 80015ea:	7b7b      	ldrb	r3, [r7, #13]
 80015ec:	2b07      	cmp	r3, #7
 80015ee:	d9e8      	bls.n	80015c2 <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80015f0:	7bbb      	ldrb	r3, [r7, #14]
 80015f2:	3301      	adds	r3, #1
 80015f4:	73bb      	strb	r3, [r7, #14]
 80015f6:	7bbb      	ldrb	r3, [r7, #14]
 80015f8:	2b0f      	cmp	r3, #15
 80015fa:	d9d7      	bls.n	80015ac <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}
 8001606:	bf00      	nop
 8001608:	08006ba4 	.word	0x08006ba4

0800160c <LCD_DrawCross>:

void LCD_DrawCross ( uint16_t usX, uint16_t usY )
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af02      	add	r7, sp, #8
 8001612:	4603      	mov	r3, r0
 8001614:	460a      	mov	r2, r1
 8001616:	80fb      	strh	r3, [r7, #6]
 8001618:	4613      	mov	r3, r2
 800161a:	80bb      	strh	r3, [r7, #4]
  LCD_Clear ( usX - 10, usY, 20, 1, RED);
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	3b0a      	subs	r3, #10
 8001620:	b298      	uxth	r0, r3
 8001622:	88b9      	ldrh	r1, [r7, #4]
 8001624:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	2301      	movs	r3, #1
 800162c:	2214      	movs	r2, #20
 800162e:	f7ff ff06 	bl	800143e <LCD_Clear>
  LCD_Clear ( usX, usY - 10, 1, 20, RED);
 8001632:	88bb      	ldrh	r3, [r7, #4]
 8001634:	3b0a      	subs	r3, #10
 8001636:	b299      	uxth	r1, r3
 8001638:	88f8      	ldrh	r0, [r7, #6]
 800163a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	2314      	movs	r3, #20
 8001642:	2201      	movs	r2, #1
 8001644:	f7ff fefb 	bl	800143e <LCD_Clear>
	
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <LCD_DrawString_Color>:


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b087      	sub	sp, #28
 8001654:	af02      	add	r7, sp, #8
 8001656:	60ba      	str	r2, [r7, #8]
 8001658:	461a      	mov	r2, r3
 800165a:	4603      	mov	r3, r0
 800165c:	81fb      	strh	r3, [r7, #14]
 800165e:	460b      	mov	r3, r1
 8001660:	81bb      	strh	r3, [r7, #12]
 8001662:	4613      	mov	r3, r2
 8001664:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001666:	e01f      	b.n	80016a8 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001668:	89fb      	ldrh	r3, [r7, #14]
 800166a:	2be8      	cmp	r3, #232	@ 0xe8
 800166c:	d904      	bls.n	8001678 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800166e:	2300      	movs	r3, #0
 8001670:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 8001672:	89bb      	ldrh	r3, [r7, #12]
 8001674:	3310      	adds	r3, #16
 8001676:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001678:	89bb      	ldrh	r3, [r7, #12]
 800167a:	f5b3 7f98 	cmp.w	r3, #304	@ 0x130
 800167e:	d903      	bls.n	8001688 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001680:	2300      	movs	r3, #0
 8001682:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 8001684:	2300      	movs	r3, #0
 8001686:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	781a      	ldrb	r2, [r3, #0]
 800168c:	88fc      	ldrh	r4, [r7, #6]
 800168e:	89b9      	ldrh	r1, [r7, #12]
 8001690:	89f8      	ldrh	r0, [r7, #14]
 8001692:	8c3b      	ldrh	r3, [r7, #32]
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	4623      	mov	r3, r4
 8001698:	f7ff ff6a 	bl	8001570 <LCD_DrawChar_Color>
		
		pStr ++;
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	3301      	adds	r3, #1
 80016a0:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 80016a2:	89fb      	ldrh	r3, [r7, #14]
 80016a4:	3308      	adds	r3, #8
 80016a6:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d1db      	bne.n	8001668 <LCD_DrawString_Color+0x18>
		
	}
	
}
 80016b0:	bf00      	nop
 80016b2:	bf00      	nop
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd90      	pop	{r4, r7, pc}
	...

080016bc <calibrate_axis>:

    int16_t joystick_x;     // X value
    int16_t joystick_y;     // Y value

/* Function to map ADC value to -5 to +5 scale with dead zone */
int16_t calibrate_axis(uint32_t raw, uint32_t center, uint32_t min_val, uint32_t max_val) {
 80016bc:	b590      	push	{r4, r7, lr}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
 80016c8:	603b      	str	r3, [r7, #0]
    if (raw > (center - DEAD_ZONE) && raw < (center + DEAD_ZONE)) {
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	3b32      	subs	r3, #50	@ 0x32
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d906      	bls.n	80016e2 <calibrate_axis+0x26>
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	3332      	adds	r3, #50	@ 0x32
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d201      	bcs.n	80016e2 <calibrate_axis+0x26>
        return 0;  // Within dead zone, return center position
 80016de:	2300      	movs	r3, #0
 80016e0:	e04c      	b.n	800177c <calibrate_axis+0xc0>
    }
    
    if (raw < center) {
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d224      	bcs.n	8001734 <calibrate_axis+0x78>
        // Map values below center to -5 to 0
        if (raw < min_val) raw = min_val;
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d201      	bcs.n	80016f6 <calibrate_axis+0x3a>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	60fb      	str	r3, [r7, #12]
        return (int16_t)(-5.0f * (center - raw) / (center - min_val));
 80016f6:	68ba      	ldr	r2, [r7, #8]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fac5 	bl	8000c8c <__aeabi_ui2f>
 8001702:	4603      	mov	r3, r0
 8001704:	491f      	ldr	r1, [pc, #124]	@ (8001784 <calibrate_axis+0xc8>)
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fb18 	bl	8000d3c <__aeabi_fmul>
 800170c:	4603      	mov	r3, r0
 800170e:	461c      	mov	r4, r3
 8001710:	68ba      	ldr	r2, [r7, #8]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fab8 	bl	8000c8c <__aeabi_ui2f>
 800171c:	4603      	mov	r3, r0
 800171e:	4619      	mov	r1, r3
 8001720:	4620      	mov	r0, r4
 8001722:	f7ff fbbf 	bl	8000ea4 <__aeabi_fdiv>
 8001726:	4603      	mov	r3, r0
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff fc57 	bl	8000fdc <__aeabi_f2iz>
 800172e:	4603      	mov	r3, r0
 8001730:	b21b      	sxth	r3, r3
 8001732:	e023      	b.n	800177c <calibrate_axis+0xc0>
    } else {
        // Map values above center to 0 to +5
        if (raw > max_val) raw = max_val;
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	429a      	cmp	r2, r3
 800173a:	d901      	bls.n	8001740 <calibrate_axis+0x84>
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	60fb      	str	r3, [r7, #12]
        return (int16_t)(5.0f * (raw - center) / (max_val - center));
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff faa0 	bl	8000c8c <__aeabi_ui2f>
 800174c:	4603      	mov	r3, r0
 800174e:	490e      	ldr	r1, [pc, #56]	@ (8001788 <calibrate_axis+0xcc>)
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff faf3 	bl	8000d3c <__aeabi_fmul>
 8001756:	4603      	mov	r3, r0
 8001758:	461c      	mov	r4, r3
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff fa93 	bl	8000c8c <__aeabi_ui2f>
 8001766:	4603      	mov	r3, r0
 8001768:	4619      	mov	r1, r3
 800176a:	4620      	mov	r0, r4
 800176c:	f7ff fb9a 	bl	8000ea4 <__aeabi_fdiv>
 8001770:	4603      	mov	r3, r0
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fc32 	bl	8000fdc <__aeabi_f2iz>
 8001778:	4603      	mov	r3, r0
 800177a:	b21b      	sxth	r3, r3
    }
}
 800177c:	4618      	mov	r0, r3
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	bd90      	pop	{r4, r7, pc}
 8001784:	c0a00000 	.word	0xc0a00000
 8001788:	40a00000 	.word	0x40a00000

0800178c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	@ 0x28
 8001790:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001792:	f001 fde1 	bl	8003358 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001796:	f000 faa1 	bl	8001cdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800179a:	f000 fbcb 	bl	8001f34 <MX_GPIO_Init>
  MX_FSMC_Init();
 800179e:	f000 fc85 	bl	80020ac <MX_FSMC_Init>
  MX_ADC1_Init();
 80017a2:	f000 faf7 	bl	8001d94 <MX_ADC1_Init>
  MX_ADC2_Init();
 80017a6:	f000 fb33 	bl	8001e10 <MX_ADC2_Init>
  MX_USART2_UART_Init();
 80017aa:	f000 fb6f 	bl	8001e8c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80017ae:	f000 fb97 	bl	8001ee0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	
	macXPT2046_CS_DISABLE();
 80017b2:	2200      	movs	r2, #0
 80017b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017b8:	48be      	ldr	r0, [pc, #760]	@ (8001ab4 <main+0x328>)
 80017ba:	f002 ff3a 	bl	8004632 <HAL_GPIO_WritePin>
	
	LCD_INIT();
 80017be:	f7ff fc44 	bl	800104a <LCD_INIT>

   // Initialize and calibrate both ADCs
  HAL_ADCEx_Calibration_Start(&hadc1);
 80017c2:	48bd      	ldr	r0, [pc, #756]	@ (8001ab8 <main+0x32c>)
 80017c4:	f002 fa8c 	bl	8003ce0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2);
 80017c8:	48bc      	ldr	r0, [pc, #752]	@ (8001abc <main+0x330>)
 80017ca:	f002 fa89 	bl	8003ce0 <HAL_ADCEx_Calibration_Start>

  // Configure ADC1 for Channel 12
  hadc1.Init.ScanConvMode = DISABLE;  // Single channel mode
 80017ce:	4bba      	ldr	r3, [pc, #744]	@ (8001ab8 <main+0x32c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017d4:	4bb8      	ldr	r3, [pc, #736]	@ (8001ab8 <main+0x32c>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80017da:	4bb7      	ldr	r3, [pc, #732]	@ (8001ab8 <main+0x32c>)
 80017dc:	2201      	movs	r2, #1
 80017de:	611a      	str	r2, [r3, #16]
  HAL_ADC_Init(&hadc1);
 80017e0:	48b5      	ldr	r0, [pc, #724]	@ (8001ab8 <main+0x32c>)
 80017e2:	f001 fe3f 	bl	8003464 <HAL_ADC_Init>

  // Configure ADC2 for Channel 13
  hadc2.Init.ScanConvMode = DISABLE;  // Single channel mode
 80017e6:	4bb5      	ldr	r3, [pc, #724]	@ (8001abc <main+0x330>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80017ec:	4bb3      	ldr	r3, [pc, #716]	@ (8001abc <main+0x330>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80017f2:	4bb2      	ldr	r3, [pc, #712]	@ (8001abc <main+0x330>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	611a      	str	r2, [r3, #16]
  HAL_ADC_Init(&hadc2);
 80017f8:	48b0      	ldr	r0, [pc, #704]	@ (8001abc <main+0x330>)
 80017fa:	f001 fe33 	bl	8003464 <HAL_ADC_Init>

  // Configure Channel 12 on ADC1
  ADC_ChannelConfTypeDef sConfig = {0};
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
  sConfig.Channel = ADC_CHANNEL_12;
 8001808:	230c      	movs	r3, #12
 800180a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800180c:	2301      	movs	r3, #1
 800180e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001810:	2307      	movs	r3, #7
 8001812:	60fb      	str	r3, [r7, #12]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	4619      	mov	r1, r3
 8001818:	48a7      	ldr	r0, [pc, #668]	@ (8001ab8 <main+0x32c>)
 800181a:	f002 f8cd 	bl	80039b8 <HAL_ADC_ConfigChannel>

  // Configure Channel 13 on ADC2
  sConfig.Channel = ADC_CHANNEL_13;
 800181e:	230d      	movs	r3, #13
 8001820:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	4619      	mov	r1, r3
 8001826:	48a5      	ldr	r0, [pc, #660]	@ (8001abc <main+0x330>)
 8001828:	f002 f8c6 	bl	80039b8 <HAL_ADC_ConfigChannel>

  // Start both ADCs
  HAL_ADC_Start(&hadc1);
 800182c:	48a2      	ldr	r0, [pc, #648]	@ (8001ab8 <main+0x32c>)
 800182e:	f001 ff03 	bl	8003638 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8001832:	48a2      	ldr	r0, [pc, #648]	@ (8001abc <main+0x330>)
 8001834:	f001 ff00 	bl	8003638 <HAL_ADC_Start>

  LCD_DrawString(100, 35, "X       Y");
 8001838:	4aa1      	ldr	r2, [pc, #644]	@ (8001ac0 <main+0x334>)
 800183a:	2123      	movs	r1, #35	@ 0x23
 800183c:	2064      	movs	r0, #100	@ 0x64
 800183e:	f7ff fe67 	bl	8001510 <LCD_DrawString>
  LCD_DrawString(10, 60, "Joystick:");
 8001842:	4aa0      	ldr	r2, [pc, #640]	@ (8001ac4 <main+0x338>)
 8001844:	213c      	movs	r1, #60	@ 0x3c
 8001846:	200a      	movs	r0, #10
 8001848:	f7ff fe62 	bl	8001510 <LCD_DrawString>




  HAL_UARTEx_ReceiveToIdle_IT(&huart2,Data,3); 			  									// BT
 800184c:	2203      	movs	r2, #3
 800184e:	499e      	ldr	r1, [pc, #632]	@ (8001ac8 <main+0x33c>)
 8001850:	489e      	ldr	r0, [pc, #632]	@ (8001acc <main+0x340>)
 8001852:	f003 fdef 	bl	8005434 <HAL_UARTEx_ReceiveToIdle_IT>





	LCD_Clear (50, 80, 140, 70, RED);
 8001856:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	2346      	movs	r3, #70	@ 0x46
 800185e:	228c      	movs	r2, #140	@ 0x8c
 8001860:	2150      	movs	r1, #80	@ 0x50
 8001862:	2032      	movs	r0, #50	@ 0x32
 8001864:	f7ff fdeb 	bl	800143e <LCD_Clear>
	LCD_DrawString(68, 100, "TOUCHPAD Init");
 8001868:	4a99      	ldr	r2, [pc, #612]	@ (8001ad0 <main+0x344>)
 800186a:	2164      	movs	r1, #100	@ 0x64
 800186c:	2044      	movs	r0, #68	@ 0x44
 800186e:	f7ff fe4f 	bl	8001510 <LCD_DrawString>
	HAL_Delay(2000);
 8001872:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001876:	f001 fdd1 	bl	800341c <HAL_Delay>

	while( ! XPT2046_Touch_Calibrate () );   
 800187a:	bf00      	nop
 800187c:	f001 fa42 	bl	8002d04 <XPT2046_Touch_Calibrate>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0fa      	beq.n	800187c <main+0xf0>

	LCD_Clear ( 0, 0, 240, 320, GREY );
 8001886:	f24f 73de 	movw	r3, #63454	@ 0xf7de
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001890:	22f0      	movs	r2, #240	@ 0xf0
 8001892:	2100      	movs	r1, #0
 8001894:	2000      	movs	r0, #0
 8001896:	f7ff fdd2 	bl	800143e <LCD_Clear>
	// LCD_Clear ( 90,  230,  60, 60, BLUE );

  // Draw 4 buttons at the bottom
  LCD_Clear(20, 232, 50, 50, BLUE);    // Button 1
 800189a:	231f      	movs	r3, #31
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	2332      	movs	r3, #50	@ 0x32
 80018a0:	2232      	movs	r2, #50	@ 0x32
 80018a2:	21e8      	movs	r1, #232	@ 0xe8
 80018a4:	2014      	movs	r0, #20
 80018a6:	f7ff fdca 	bl	800143e <LCD_Clear>
  LCD_Clear(75, 232, 50, 50, GREEN);   // Button 2
 80018aa:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	2332      	movs	r3, #50	@ 0x32
 80018b2:	2232      	movs	r2, #50	@ 0x32
 80018b4:	21e8      	movs	r1, #232	@ 0xe8
 80018b6:	204b      	movs	r0, #75	@ 0x4b
 80018b8:	f7ff fdc1 	bl	800143e <LCD_Clear>
  LCD_Clear(130, 232, 50, 50, YELLOW); // Button 3
 80018bc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2332      	movs	r3, #50	@ 0x32
 80018c4:	2232      	movs	r2, #50	@ 0x32
 80018c6:	21e8      	movs	r1, #232	@ 0xe8
 80018c8:	2082      	movs	r0, #130	@ 0x82
 80018ca:	f7ff fdb8 	bl	800143e <LCD_Clear>
  LCD_Clear(185, 232, 50, 50, RED);    // Button 4 (reset)
 80018ce:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	2332      	movs	r3, #50	@ 0x32
 80018d6:	2232      	movs	r2, #50	@ 0x32
 80018d8:	21e8      	movs	r1, #232	@ 0xe8
 80018da:	20b9      	movs	r0, #185	@ 0xb9
 80018dc:	f7ff fdaf 	bl	800143e <LCD_Clear>

  // Optionally, add labels
  LCD_DrawString(35, 255, "B1");
 80018e0:	4a7c      	ldr	r2, [pc, #496]	@ (8001ad4 <main+0x348>)
 80018e2:	21ff      	movs	r1, #255	@ 0xff
 80018e4:	2023      	movs	r0, #35	@ 0x23
 80018e6:	f7ff fe13 	bl	8001510 <LCD_DrawString>
  LCD_DrawString(90, 255, "B2");
 80018ea:	4a7b      	ldr	r2, [pc, #492]	@ (8001ad8 <main+0x34c>)
 80018ec:	21ff      	movs	r1, #255	@ 0xff
 80018ee:	205a      	movs	r0, #90	@ 0x5a
 80018f0:	f7ff fe0e 	bl	8001510 <LCD_DrawString>
  LCD_DrawString(145, 255, "B3");
 80018f4:	4a79      	ldr	r2, [pc, #484]	@ (8001adc <main+0x350>)
 80018f6:	21ff      	movs	r1, #255	@ 0xff
 80018f8:	2091      	movs	r0, #145	@ 0x91
 80018fa:	f7ff fe09 	bl	8001510 <LCD_DrawString>
  LCD_DrawString(200, 255, "RST");
 80018fe:	4a78      	ldr	r2, [pc, #480]	@ (8001ae0 <main+0x354>)
 8001900:	21ff      	movs	r1, #255	@ 0xff
 8001902:	20c8      	movs	r0, #200	@ 0xc8
 8001904:	f7ff fe04 	bl	8001510 <LCD_DrawString>
  /* USER CODE BEGIN WHILE */
	
	
  while (1)
  {
    if ( ucXPT2046_TouchFlag == 1 )	         
 8001908:	4b76      	ldr	r3, [pc, #472]	@ (8001ae4 <main+0x358>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b01      	cmp	r3, #1
 8001910:	d104      	bne.n	800191c <main+0x190>
    {
			Check_touchkey();			
 8001912:	f000 fc2f 	bl	8002174 <Check_touchkey>
      ucXPT2046_TouchFlag = 0;		            
 8001916:	4b73      	ldr	r3, [pc, #460]	@ (8001ae4 <main+0x358>)
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
    }					
		HAL_Delay(50);		
 800191c:	2032      	movs	r0, #50	@ 0x32
 800191e:	f001 fd7d 	bl	800341c <HAL_Delay>
		
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    uint32_t x_sum = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	61fb      	str	r3, [r7, #28]
    uint32_t y_sum = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]

    // Take multiple samples and average them
    for(int i = 0; i < ADC_SAMPLES; i++) {
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	e01b      	b.n	8001968 <main+0x1dc>
        // Read X axis (ADC1 Channel 12)
        HAL_ADC_PollForConversion(&hadc1, 100);
 8001930:	2164      	movs	r1, #100	@ 0x64
 8001932:	4861      	ldr	r0, [pc, #388]	@ (8001ab8 <main+0x32c>)
 8001934:	f001 ff2e 	bl	8003794 <HAL_ADC_PollForConversion>
        x_sum += HAL_ADC_GetValue(&hadc1);
 8001938:	485f      	ldr	r0, [pc, #380]	@ (8001ab8 <main+0x32c>)
 800193a:	f002 f831 	bl	80039a0 <HAL_ADC_GetValue>
 800193e:	4602      	mov	r2, r0
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	4413      	add	r3, r2
 8001944:	61fb      	str	r3, [r7, #28]

        // Read Y axis (ADC2 Channel 13)
        HAL_ADC_PollForConversion(&hadc2, 100);
 8001946:	2164      	movs	r1, #100	@ 0x64
 8001948:	485c      	ldr	r0, [pc, #368]	@ (8001abc <main+0x330>)
 800194a:	f001 ff23 	bl	8003794 <HAL_ADC_PollForConversion>
        y_sum += HAL_ADC_GetValue(&hadc2);
 800194e:	485b      	ldr	r0, [pc, #364]	@ (8001abc <main+0x330>)
 8001950:	f002 f826 	bl	80039a0 <HAL_ADC_GetValue>
 8001954:	4602      	mov	r2, r0
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	4413      	add	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        
        HAL_Delay(1);
 800195c:	2001      	movs	r0, #1
 800195e:	f001 fd5d 	bl	800341c <HAL_Delay>
    for(int i = 0; i < ADC_SAMPLES; i++) {
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3301      	adds	r3, #1
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2b07      	cmp	r3, #7
 800196c:	dde0      	ble.n	8001930 <main+0x1a4>
    }

    // Calculate averages
    adc_value[0] = x_sum / ADC_SAMPLES;
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	08db      	lsrs	r3, r3, #3
 8001972:	4a5d      	ldr	r2, [pc, #372]	@ (8001ae8 <main+0x35c>)
 8001974:	6013      	str	r3, [r2, #0]
    adc_value[1] = y_sum / ADC_SAMPLES;
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	08db      	lsrs	r3, r3, #3
 800197a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ae8 <main+0x35c>)
 800197c:	6053      	str	r3, [r2, #4]

    // Calibrate values to -10 to +10 scale
    cal_value[0] = calibrate_axis(adc_value[0], X_CENTER, X_MIN, X_MAX);
 800197e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ae8 <main+0x35c>)
 8001980:	6818      	ldr	r0, [r3, #0]
 8001982:	f640 73fa 	movw	r3, #4090	@ 0xffa
 8001986:	2201      	movs	r2, #1
 8001988:	f240 71ed 	movw	r1, #2029	@ 0x7ed
 800198c:	f7ff fe96 	bl	80016bc <calibrate_axis>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	4b55      	ldr	r3, [pc, #340]	@ (8001aec <main+0x360>)
 8001996:	801a      	strh	r2, [r3, #0]
    cal_value[1] = calibrate_axis(adc_value[1], Y_CENTER, Y_MIN, Y_MAX);
 8001998:	4b53      	ldr	r3, [pc, #332]	@ (8001ae8 <main+0x35c>)
 800199a:	6858      	ldr	r0, [r3, #4]
 800199c:	f640 73c8 	movw	r3, #4040	@ 0xfc8
 80019a0:	2200      	movs	r2, #0
 80019a2:	f44f 61fb 	mov.w	r1, #2008	@ 0x7d8
 80019a6:	f7ff fe89 	bl	80016bc <calibrate_axis>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b4f      	ldr	r3, [pc, #316]	@ (8001aec <main+0x360>)
 80019b0:	805a      	strh	r2, [r3, #2]

    // Display raw X value
    sprintf(buff, "%04lu", adc_value[0]);
 80019b2:	4b4d      	ldr	r3, [pc, #308]	@ (8001ae8 <main+0x35c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	461a      	mov	r2, r3
 80019b8:	494d      	ldr	r1, [pc, #308]	@ (8001af0 <main+0x364>)
 80019ba:	484e      	ldr	r0, [pc, #312]	@ (8001af4 <main+0x368>)
 80019bc:	f004 fbdc 	bl	8006178 <siprintf>
    LCD_DrawString(100, 80, buff);
 80019c0:	4a4c      	ldr	r2, [pc, #304]	@ (8001af4 <main+0x368>)
 80019c2:	2150      	movs	r1, #80	@ 0x50
 80019c4:	2064      	movs	r0, #100	@ 0x64
 80019c6:	f7ff fda3 	bl	8001510 <LCD_DrawString>

    // Display raw Y value
    sprintf(buff, "%04lu", adc_value[1]);
 80019ca:	4b47      	ldr	r3, [pc, #284]	@ (8001ae8 <main+0x35c>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	461a      	mov	r2, r3
 80019d0:	4947      	ldr	r1, [pc, #284]	@ (8001af0 <main+0x364>)
 80019d2:	4848      	ldr	r0, [pc, #288]	@ (8001af4 <main+0x368>)
 80019d4:	f004 fbd0 	bl	8006178 <siprintf>
    LCD_DrawString(160, 80, buff);
 80019d8:	4a46      	ldr	r2, [pc, #280]	@ (8001af4 <main+0x368>)
 80019da:	2150      	movs	r1, #80	@ 0x50
 80019dc:	20a0      	movs	r0, #160	@ 0xa0
 80019de:	f7ff fd97 	bl	8001510 <LCD_DrawString>

    // Display calibrated X value
    sprintf(buff, "%3d", cal_value[0]);
 80019e2:	4b42      	ldr	r3, [pc, #264]	@ (8001aec <main+0x360>)
 80019e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e8:	461a      	mov	r2, r3
 80019ea:	4943      	ldr	r1, [pc, #268]	@ (8001af8 <main+0x36c>)
 80019ec:	4841      	ldr	r0, [pc, #260]	@ (8001af4 <main+0x368>)
 80019ee:	f004 fbc3 	bl	8006178 <siprintf>
    LCD_DrawString(100, 100, buff);
 80019f2:	4a40      	ldr	r2, [pc, #256]	@ (8001af4 <main+0x368>)
 80019f4:	2164      	movs	r1, #100	@ 0x64
 80019f6:	2064      	movs	r0, #100	@ 0x64
 80019f8:	f7ff fd8a 	bl	8001510 <LCD_DrawString>

    // Display calibrated Y value
    sprintf(buff, "%3d", cal_value[1]);
 80019fc:	4b3b      	ldr	r3, [pc, #236]	@ (8001aec <main+0x360>)
 80019fe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a02:	461a      	mov	r2, r3
 8001a04:	493c      	ldr	r1, [pc, #240]	@ (8001af8 <main+0x36c>)
 8001a06:	483b      	ldr	r0, [pc, #236]	@ (8001af4 <main+0x368>)
 8001a08:	f004 fbb6 	bl	8006178 <siprintf>
    LCD_DrawString(160, 100, buff);
 8001a0c:	4a39      	ldr	r2, [pc, #228]	@ (8001af4 <main+0x368>)
 8001a0e:	2164      	movs	r1, #100	@ 0x64
 8001a10:	20a0      	movs	r0, #160	@ 0xa0
 8001a12:	f7ff fd7d 	bl	8001510 <LCD_DrawString>

    // Read B1 button state (pressed = 0, not pressed = 1)
    uint8_t pressed = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_RESET);
 8001a16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a1a:	4838      	ldr	r0, [pc, #224]	@ (8001afc <main+0x370>)
 8001a1c:	f002 fdf2 	bl	8004604 <HAL_GPIO_ReadPin>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	bf0c      	ite	eq
 8001a26:	2301      	moveq	r3, #1
 8001a28:	2300      	movne	r3, #0
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	74fb      	strb	r3, [r7, #19]

    if (pressed) {
 8001a2e:	7cfb      	ldrb	r3, [r7, #19]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 80c5 	beq.w	8001bc0 <main+0x434>
        // Remap for B9 pressed
        switch (cal_value[0]) {
 8001a36:	4b2d      	ldr	r3, [pc, #180]	@ (8001aec <main+0x360>)
 8001a38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a3c:	3305      	adds	r3, #5
 8001a3e:	2b0a      	cmp	r3, #10
 8001a40:	d86a      	bhi.n	8001b18 <main+0x38c>
 8001a42:	a201      	add	r2, pc, #4	@ (adr r2, 8001a48 <main+0x2bc>)
 8001a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a48:	08001a75 	.word	0x08001a75
 8001a4c:	08001a7d 	.word	0x08001a7d
 8001a50:	08001a85 	.word	0x08001a85
 8001a54:	08001a8d 	.word	0x08001a8d
 8001a58:	08001a95 	.word	0x08001a95
 8001a5c:	08001a9d 	.word	0x08001a9d
 8001a60:	08001aa5 	.word	0x08001aa5
 8001a64:	08001aad 	.word	0x08001aad
 8001a68:	08001b01 	.word	0x08001b01
 8001a6c:	08001b09 	.word	0x08001b09
 8001a70:	08001b11 	.word	0x08001b11
            case -5: Data[0] = 35; break;
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <main+0x33c>)
 8001a76:	2223      	movs	r2, #35	@ 0x23
 8001a78:	701a      	strb	r2, [r3, #0]
 8001a7a:	e051      	b.n	8001b20 <main+0x394>
            case -4: Data[0] = 34; break;
 8001a7c:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <main+0x33c>)
 8001a7e:	2222      	movs	r2, #34	@ 0x22
 8001a80:	701a      	strb	r2, [r3, #0]
 8001a82:	e04d      	b.n	8001b20 <main+0x394>
            case -3: Data[0] = 33; break;
 8001a84:	4b10      	ldr	r3, [pc, #64]	@ (8001ac8 <main+0x33c>)
 8001a86:	2221      	movs	r2, #33	@ 0x21
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	e049      	b.n	8001b20 <main+0x394>
            case -2: Data[0] = 32; break;
 8001a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <main+0x33c>)
 8001a8e:	2220      	movs	r2, #32
 8001a90:	701a      	strb	r2, [r3, #0]
 8001a92:	e045      	b.n	8001b20 <main+0x394>
            case -1: Data[0] = 31; break;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <main+0x33c>)
 8001a96:	221f      	movs	r2, #31
 8001a98:	701a      	strb	r2, [r3, #0]
 8001a9a:	e041      	b.n	8001b20 <main+0x394>
            case 0:  Data[0] = 20; break;
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac8 <main+0x33c>)
 8001a9e:	2214      	movs	r2, #20
 8001aa0:	701a      	strb	r2, [r3, #0]
 8001aa2:	e03d      	b.n	8001b20 <main+0x394>
            case 1:  Data[0] = 21; break;
 8001aa4:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <main+0x33c>)
 8001aa6:	2215      	movs	r2, #21
 8001aa8:	701a      	strb	r2, [r3, #0]
 8001aaa:	e039      	b.n	8001b20 <main+0x394>
            case 2:  Data[0] = 22; break;
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <main+0x33c>)
 8001aae:	2216      	movs	r2, #22
 8001ab0:	701a      	strb	r2, [r3, #0]
 8001ab2:	e035      	b.n	8001b20 <main+0x394>
 8001ab4:	40011400 	.word	0x40011400
 8001ab8:	200000ac 	.word	0x200000ac
 8001abc:	200000dc 	.word	0x200000dc
 8001ac0:	08006af0 	.word	0x08006af0
 8001ac4:	08006afc 	.word	0x08006afc
 8001ac8:	20000210 	.word	0x20000210
 8001acc:	2000010c 	.word	0x2000010c
 8001ad0:	08006b08 	.word	0x08006b08
 8001ad4:	08006b18 	.word	0x08006b18
 8001ad8:	08006b1c 	.word	0x08006b1c
 8001adc:	08006b20 	.word	0x08006b20
 8001ae0:	08006b24 	.word	0x08006b24
 8001ae4:	2000021c 	.word	0x2000021c
 8001ae8:	200001e4 	.word	0x200001e4
 8001aec:	200001ec 	.word	0x200001ec
 8001af0:	08006b28 	.word	0x08006b28
 8001af4:	200001f0 	.word	0x200001f0
 8001af8:	08006b30 	.word	0x08006b30
 8001afc:	40010c00 	.word	0x40010c00
            case 3:  Data[0] = 23; break;
 8001b00:	4b6f      	ldr	r3, [pc, #444]	@ (8001cc0 <main+0x534>)
 8001b02:	2217      	movs	r2, #23
 8001b04:	701a      	strb	r2, [r3, #0]
 8001b06:	e00b      	b.n	8001b20 <main+0x394>
            case 4:  Data[0] = 24; break;
 8001b08:	4b6d      	ldr	r3, [pc, #436]	@ (8001cc0 <main+0x534>)
 8001b0a:	2218      	movs	r2, #24
 8001b0c:	701a      	strb	r2, [r3, #0]
 8001b0e:	e007      	b.n	8001b20 <main+0x394>
            case 5:  Data[0] = 25; break;
 8001b10:	4b6b      	ldr	r3, [pc, #428]	@ (8001cc0 <main+0x534>)
 8001b12:	2219      	movs	r2, #25
 8001b14:	701a      	strb	r2, [r3, #0]
 8001b16:	e003      	b.n	8001b20 <main+0x394>
            default: Data[0] = 0; break; // fallback
 8001b18:	4b69      	ldr	r3, [pc, #420]	@ (8001cc0 <main+0x534>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	bf00      	nop
        }
        switch (cal_value[1]) {
 8001b20:	4b68      	ldr	r3, [pc, #416]	@ (8001cc4 <main+0x538>)
 8001b22:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b26:	3305      	adds	r3, #5
 8001b28:	2b0a      	cmp	r3, #10
 8001b2a:	d845      	bhi.n	8001bb8 <main+0x42c>
 8001b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b34 <main+0x3a8>)
 8001b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b32:	bf00      	nop
 8001b34:	08001b61 	.word	0x08001b61
 8001b38:	08001b69 	.word	0x08001b69
 8001b3c:	08001b71 	.word	0x08001b71
 8001b40:	08001b79 	.word	0x08001b79
 8001b44:	08001b81 	.word	0x08001b81
 8001b48:	08001b89 	.word	0x08001b89
 8001b4c:	08001b91 	.word	0x08001b91
 8001b50:	08001b99 	.word	0x08001b99
 8001b54:	08001ba1 	.word	0x08001ba1
 8001b58:	08001ba9 	.word	0x08001ba9
 8001b5c:	08001bb1 	.word	0x08001bb1
            case -5: Data[1] = 35; break;
 8001b60:	4b57      	ldr	r3, [pc, #348]	@ (8001cc0 <main+0x534>)
 8001b62:	2223      	movs	r2, #35	@ 0x23
 8001b64:	705a      	strb	r2, [r3, #1]
 8001b66:	e088      	b.n	8001c7a <main+0x4ee>
            case -4: Data[1] = 34; break;
 8001b68:	4b55      	ldr	r3, [pc, #340]	@ (8001cc0 <main+0x534>)
 8001b6a:	2222      	movs	r2, #34	@ 0x22
 8001b6c:	705a      	strb	r2, [r3, #1]
 8001b6e:	e084      	b.n	8001c7a <main+0x4ee>
            case -3: Data[1] = 33; break;
 8001b70:	4b53      	ldr	r3, [pc, #332]	@ (8001cc0 <main+0x534>)
 8001b72:	2221      	movs	r2, #33	@ 0x21
 8001b74:	705a      	strb	r2, [r3, #1]
 8001b76:	e080      	b.n	8001c7a <main+0x4ee>
            case -2: Data[1] = 32; break;
 8001b78:	4b51      	ldr	r3, [pc, #324]	@ (8001cc0 <main+0x534>)
 8001b7a:	2220      	movs	r2, #32
 8001b7c:	705a      	strb	r2, [r3, #1]
 8001b7e:	e07c      	b.n	8001c7a <main+0x4ee>
            case -1: Data[1] = 31; break;
 8001b80:	4b4f      	ldr	r3, [pc, #316]	@ (8001cc0 <main+0x534>)
 8001b82:	221f      	movs	r2, #31
 8001b84:	705a      	strb	r2, [r3, #1]
 8001b86:	e078      	b.n	8001c7a <main+0x4ee>
            case 0:  Data[1] = 20; break;
 8001b88:	4b4d      	ldr	r3, [pc, #308]	@ (8001cc0 <main+0x534>)
 8001b8a:	2214      	movs	r2, #20
 8001b8c:	705a      	strb	r2, [r3, #1]
 8001b8e:	e074      	b.n	8001c7a <main+0x4ee>
            case 1:  Data[1] = 21; break;
 8001b90:	4b4b      	ldr	r3, [pc, #300]	@ (8001cc0 <main+0x534>)
 8001b92:	2215      	movs	r2, #21
 8001b94:	705a      	strb	r2, [r3, #1]
 8001b96:	e070      	b.n	8001c7a <main+0x4ee>
            case 2:  Data[1] = 22; break;
 8001b98:	4b49      	ldr	r3, [pc, #292]	@ (8001cc0 <main+0x534>)
 8001b9a:	2216      	movs	r2, #22
 8001b9c:	705a      	strb	r2, [r3, #1]
 8001b9e:	e06c      	b.n	8001c7a <main+0x4ee>
            case 3:  Data[1] = 23; break;
 8001ba0:	4b47      	ldr	r3, [pc, #284]	@ (8001cc0 <main+0x534>)
 8001ba2:	2217      	movs	r2, #23
 8001ba4:	705a      	strb	r2, [r3, #1]
 8001ba6:	e068      	b.n	8001c7a <main+0x4ee>
            case 4:  Data[1] = 24; break;
 8001ba8:	4b45      	ldr	r3, [pc, #276]	@ (8001cc0 <main+0x534>)
 8001baa:	2218      	movs	r2, #24
 8001bac:	705a      	strb	r2, [r3, #1]
 8001bae:	e064      	b.n	8001c7a <main+0x4ee>
            case 5:  Data[1] = 25; break;
 8001bb0:	4b43      	ldr	r3, [pc, #268]	@ (8001cc0 <main+0x534>)
 8001bb2:	2219      	movs	r2, #25
 8001bb4:	705a      	strb	r2, [r3, #1]
 8001bb6:	e060      	b.n	8001c7a <main+0x4ee>
            default: Data[1] = 0; break; // fallback
 8001bb8:	4b41      	ldr	r3, [pc, #260]	@ (8001cc0 <main+0x534>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	705a      	strb	r2, [r3, #1]
 8001bbe:	e05c      	b.n	8001c7a <main+0x4ee>
        }
    } else {
        // Original mapping for B9 not pressed
        switch (cal_value[0]) {
 8001bc0:	4b40      	ldr	r3, [pc, #256]	@ (8001cc4 <main+0x538>)
 8001bc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc6:	3305      	adds	r3, #5
 8001bc8:	2b04      	cmp	r3, #4
 8001bca:	d821      	bhi.n	8001c10 <main+0x484>
 8001bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001bd4 <main+0x448>)
 8001bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bd2:	bf00      	nop
 8001bd4:	08001be9 	.word	0x08001be9
 8001bd8:	08001bf1 	.word	0x08001bf1
 8001bdc:	08001bf9 	.word	0x08001bf9
 8001be0:	08001c01 	.word	0x08001c01
 8001be4:	08001c09 	.word	0x08001c09
            case -5: Data[0] = 15; break;
 8001be8:	4b35      	ldr	r3, [pc, #212]	@ (8001cc0 <main+0x534>)
 8001bea:	220f      	movs	r2, #15
 8001bec:	701a      	strb	r2, [r3, #0]
 8001bee:	e016      	b.n	8001c1e <main+0x492>
            case -4: Data[0] = 14; break;
 8001bf0:	4b33      	ldr	r3, [pc, #204]	@ (8001cc0 <main+0x534>)
 8001bf2:	220e      	movs	r2, #14
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e012      	b.n	8001c1e <main+0x492>
            case -3: Data[0] = 13; break;
 8001bf8:	4b31      	ldr	r3, [pc, #196]	@ (8001cc0 <main+0x534>)
 8001bfa:	220d      	movs	r2, #13
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	e00e      	b.n	8001c1e <main+0x492>
            case -2: Data[0] = 12; break;
 8001c00:	4b2f      	ldr	r3, [pc, #188]	@ (8001cc0 <main+0x534>)
 8001c02:	220c      	movs	r2, #12
 8001c04:	701a      	strb	r2, [r3, #0]
 8001c06:	e00a      	b.n	8001c1e <main+0x492>
            case -1: Data[0] = 11; break;
 8001c08:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <main+0x534>)
 8001c0a:	220b      	movs	r2, #11
 8001c0c:	701a      	strb	r2, [r3, #0]
 8001c0e:	e006      	b.n	8001c1e <main+0x492>
            default: Data[0] = (uint8_t)cal_value[0]; break;  // 0 to 5
 8001c10:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc4 <main+0x538>)
 8001c12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	4b29      	ldr	r3, [pc, #164]	@ (8001cc0 <main+0x534>)
 8001c1a:	701a      	strb	r2, [r3, #0]
 8001c1c:	bf00      	nop
        }
        switch (cal_value[1]) {
 8001c1e:	4b29      	ldr	r3, [pc, #164]	@ (8001cc4 <main+0x538>)
 8001c20:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c24:	3305      	adds	r3, #5
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d820      	bhi.n	8001c6c <main+0x4e0>
 8001c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c30 <main+0x4a4>)
 8001c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c30:	08001c45 	.word	0x08001c45
 8001c34:	08001c4d 	.word	0x08001c4d
 8001c38:	08001c55 	.word	0x08001c55
 8001c3c:	08001c5d 	.word	0x08001c5d
 8001c40:	08001c65 	.word	0x08001c65
            case -5: Data[1] = 15; break;
 8001c44:	4b1e      	ldr	r3, [pc, #120]	@ (8001cc0 <main+0x534>)
 8001c46:	220f      	movs	r2, #15
 8001c48:	705a      	strb	r2, [r3, #1]
 8001c4a:	e016      	b.n	8001c7a <main+0x4ee>
            case -4: Data[1] = 14; break;
 8001c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <main+0x534>)
 8001c4e:	220e      	movs	r2, #14
 8001c50:	705a      	strb	r2, [r3, #1]
 8001c52:	e012      	b.n	8001c7a <main+0x4ee>
            case -3: Data[1] = 13; break;
 8001c54:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc0 <main+0x534>)
 8001c56:	220d      	movs	r2, #13
 8001c58:	705a      	strb	r2, [r3, #1]
 8001c5a:	e00e      	b.n	8001c7a <main+0x4ee>
            case -2: Data[1] = 12; break;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <main+0x534>)
 8001c5e:	220c      	movs	r2, #12
 8001c60:	705a      	strb	r2, [r3, #1]
 8001c62:	e00a      	b.n	8001c7a <main+0x4ee>
            case -1: Data[1] = 11; break;
 8001c64:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <main+0x534>)
 8001c66:	220b      	movs	r2, #11
 8001c68:	705a      	strb	r2, [r3, #1]
 8001c6a:	e006      	b.n	8001c7a <main+0x4ee>
            default: Data[1] = (uint8_t)cal_value[1]; break;  // 0 to 5
 8001c6c:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <main+0x538>)
 8001c6e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <main+0x534>)
 8001c76:	705a      	strb	r2, [r3, #1]
 8001c78:	bf00      	nop
        }
    }

    HAL_UART_Transmit(&huart2, Data, 3, 100);
 8001c7a:	2364      	movs	r3, #100	@ 0x64
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	4910      	ldr	r1, [pc, #64]	@ (8001cc0 <main+0x534>)
 8001c80:	4811      	ldr	r0, [pc, #68]	@ (8001cc8 <main+0x53c>)
 8001c82:	f003 fb4c 	bl	800531e <HAL_UART_Transmit>

    sprintf(buff, "Raw: %3d %3d %3d", Data[0], Data[1], Data[2]);
 8001c86:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <main+0x534>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <main+0x534>)
 8001c8e:	785b      	ldrb	r3, [r3, #1]
 8001c90:	4619      	mov	r1, r3
 8001c92:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc0 <main+0x534>)
 8001c94:	789b      	ldrb	r3, [r3, #2]
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	490c      	ldr	r1, [pc, #48]	@ (8001ccc <main+0x540>)
 8001c9c:	480c      	ldr	r0, [pc, #48]	@ (8001cd0 <main+0x544>)
 8001c9e:	f004 fa6b 	bl	8006178 <siprintf>
    LCD_DrawString(10, 120, buff);
 8001ca2:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <main+0x544>)
 8001ca4:	2178      	movs	r1, #120	@ 0x78
 8001ca6:	200a      	movs	r0, #10
 8001ca8:	f7ff fc32 	bl	8001510 <LCD_DrawString>
    */



    // Start next conversions
    HAL_ADC_Start(&hadc1);
 8001cac:	4809      	ldr	r0, [pc, #36]	@ (8001cd4 <main+0x548>)
 8001cae:	f001 fcc3 	bl	8003638 <HAL_ADC_Start>
    HAL_ADC_Start(&hadc2);
 8001cb2:	4809      	ldr	r0, [pc, #36]	@ (8001cd8 <main+0x54c>)
 8001cb4:	f001 fcc0 	bl	8003638 <HAL_ADC_Start>
    
    HAL_Delay(50);
 8001cb8:	2032      	movs	r0, #50	@ 0x32
 8001cba:	f001 fbaf 	bl	800341c <HAL_Delay>
  {
 8001cbe:	e623      	b.n	8001908 <main+0x17c>
 8001cc0:	20000210 	.word	0x20000210
 8001cc4:	200001ec 	.word	0x200001ec
 8001cc8:	2000010c 	.word	0x2000010c
 8001ccc:	08006b34 	.word	0x08006b34
 8001cd0:	200001f0 	.word	0x200001f0
 8001cd4:	200000ac 	.word	0x200000ac
 8001cd8:	200000dc 	.word	0x200000dc

08001cdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b096      	sub	sp, #88	@ 0x58
 8001ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ce2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ce6:	2228      	movs	r2, #40	@ 0x28
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f004 fa64 	bl	80061b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cf0:	f107 031c 	add.w	r3, r7, #28
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d00:	1d3b      	adds	r3, r7, #4
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	611a      	str	r2, [r3, #16]
 8001d0e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d10:	2301      	movs	r3, #1
 8001d12:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d18:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d22:	2302      	movs	r3, #2
 8001d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d2a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d30:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d34:	4618      	mov	r0, r3
 8001d36:	f002 fcb7 	bl	80046a8 <HAL_RCC_OscConfig>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001d40:	f000 fa5a 	bl	80021f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d44:	230f      	movs	r3, #15
 8001d46:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d54:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d56:	2300      	movs	r3, #0
 8001d58:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d5a:	f107 031c 	add.w	r3, r7, #28
 8001d5e:	2100      	movs	r1, #0
 8001d60:	4618      	mov	r0, r3
 8001d62:	f002 ff23 	bl	8004bac <HAL_RCC_ClockConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d6c:	f000 fa44 	bl	80021f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d70:	2302      	movs	r3, #2
 8001d72:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f003 f8a4 	bl	8004ec8 <HAL_RCCEx_PeriphCLKConfig>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001d86:	f000 fa37 	bl	80021f8 <Error_Handler>
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	3758      	adds	r7, #88	@ 0x58
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001da4:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001da6:	4a19      	ldr	r2, [pc, #100]	@ (8001e0c <MX_ADC1_Init+0x78>)
 8001da8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001daa:	4b17      	ldr	r3, [pc, #92]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001db0:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001db6:	4b14      	ldr	r3, [pc, #80]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dbc:	4b12      	ldr	r3, [pc, #72]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001dbe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001dc2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dc4:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001dca:	4b0f      	ldr	r3, [pc, #60]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001dcc:	2201      	movs	r2, #1
 8001dce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dd0:	480d      	ldr	r0, [pc, #52]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001dd2:	f001 fb47 	bl	8003464 <HAL_ADC_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001ddc:	f000 fa0c 	bl	80021f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001de0:	230c      	movs	r3, #12
 8001de2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001de4:	2301      	movs	r3, #1
 8001de6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	4619      	mov	r1, r3
 8001df0:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <MX_ADC1_Init+0x74>)
 8001df2:	f001 fde1 	bl	80039b8 <HAL_ADC_ConfigChannel>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001dfc:	f000 f9fc 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e00:	bf00      	nop
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	200000ac 	.word	0x200000ac
 8001e0c:	40012400 	.word	0x40012400

08001e10 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001e20:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e22:	4a19      	ldr	r2, [pc, #100]	@ (8001e88 <MX_ADC2_Init+0x78>)
 8001e24:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e26:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001e2c:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001e32:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e38:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e3a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001e3e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e40:	4b10      	ldr	r3, [pc, #64]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001e46:	4b0f      	ldr	r3, [pc, #60]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e48:	2201      	movs	r2, #1
 8001e4a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001e4c:	480d      	ldr	r0, [pc, #52]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e4e:	f001 fb09 	bl	8003464 <HAL_ADC_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001e58:	f000 f9ce 	bl	80021f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001e5c:	230d      	movs	r3, #13
 8001e5e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e60:	2301      	movs	r3, #1
 8001e62:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <MX_ADC2_Init+0x74>)
 8001e6e:	f001 fda3 	bl	80039b8 <HAL_ADC_ConfigChannel>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001e78:	f000 f9be 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	200000dc 	.word	0x200000dc
 8001e88:	40012800 	.word	0x40012800

08001e8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e90:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001e92:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <MX_USART2_UART_Init+0x50>)
 8001e94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e96:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001e98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001eb0:	4b09      	ldr	r3, [pc, #36]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb6:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ebc:	4b06      	ldr	r3, [pc, #24]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ec2:	4805      	ldr	r0, [pc, #20]	@ (8001ed8 <MX_USART2_UART_Init+0x4c>)
 8001ec4:	f003 f9db 	bl	800527e <HAL_UART_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ece:	f000 f993 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	2000010c 	.word	0x2000010c
 8001edc:	40004400 	.word	0x40004400

08001ee0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ee4:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001ee6:	4a12      	ldr	r2, [pc, #72]	@ (8001f30 <MX_USART3_UART_Init+0x50>)
 8001ee8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001eea:	4b10      	ldr	r3, [pc, #64]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001eec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ef0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001efe:	4b0b      	ldr	r3, [pc, #44]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f04:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001f06:	220c      	movs	r2, #12
 8001f08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f0a:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f10:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f16:	4805      	ldr	r0, [pc, #20]	@ (8001f2c <MX_USART3_UART_Init+0x4c>)
 8001f18:	f003 f9b1 	bl	800527e <HAL_UART_Init>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001f22:	f000 f969 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000154 	.word	0x20000154
 8001f30:	40004800 	.word	0x40004800

08001f34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08a      	sub	sp, #40	@ 0x28
 8001f38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3a:	f107 0318 	add.w	r3, r7, #24
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f48:	4b53      	ldr	r3, [pc, #332]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a52      	ldr	r2, [pc, #328]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f52:	6193      	str	r3, [r2, #24]
 8001f54:	4b50      	ldr	r3, [pc, #320]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f60:	4b4d      	ldr	r3, [pc, #308]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	4a4c      	ldr	r2, [pc, #304]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f66:	f043 0310 	orr.w	r3, r3, #16
 8001f6a:	6193      	str	r3, [r2, #24]
 8001f6c:	4b4a      	ldr	r3, [pc, #296]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	f003 0310 	and.w	r3, r3, #16
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f78:	4b47      	ldr	r3, [pc, #284]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	4a46      	ldr	r2, [pc, #280]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f7e:	f043 0304 	orr.w	r3, r3, #4
 8001f82:	6193      	str	r3, [r2, #24]
 8001f84:	4b44      	ldr	r3, [pc, #272]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f90:	4b41      	ldr	r3, [pc, #260]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	4a40      	ldr	r2, [pc, #256]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f96:	f043 0308 	orr.w	r3, r3, #8
 8001f9a:	6193      	str	r3, [r2, #24]
 8001f9c:	4b3e      	ldr	r3, [pc, #248]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fa8:	4b3b      	ldr	r3, [pc, #236]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	4a3a      	ldr	r2, [pc, #232]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001fae:	f043 0320 	orr.w	r3, r3, #32
 8001fb2:	6193      	str	r3, [r2, #24]
 8001fb4:	4b38      	ldr	r3, [pc, #224]	@ (8002098 <MX_GPIO_Init+0x164>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	f003 0320 	and.w	r3, r3, #32
 8001fbc:	607b      	str	r3, [r7, #4]
 8001fbe:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2107      	movs	r1, #7
 8001fc4:	4835      	ldr	r0, [pc, #212]	@ (800209c <MX_GPIO_Init+0x168>)
 8001fc6:	f002 fb34 	bl	8004632 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2123      	movs	r1, #35	@ 0x23
 8001fce:	4834      	ldr	r0, [pc, #208]	@ (80020a0 <MX_GPIO_Init+0x16c>)
 8001fd0:	f002 fb2f 	bl	8004632 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001fda:	4832      	ldr	r0, [pc, #200]	@ (80020a4 <MX_GPIO_Init+0x170>)
 8001fdc:	f002 fb29 	bl	8004632 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
 8001fe0:	2307      	movs	r3, #7
 8001fe2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fec:	2303      	movs	r3, #3
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ff0:	f107 0318 	add.w	r3, r7, #24
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4829      	ldr	r0, [pc, #164]	@ (800209c <MX_GPIO_Init+0x168>)
 8001ff8:	f002 f970 	bl	80042dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ffc:	2308      	movs	r3, #8
 8001ffe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002000:	2300      	movs	r3, #0
 8002002:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002004:	2301      	movs	r3, #1
 8002006:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002008:	f107 0318 	add.w	r3, r7, #24
 800200c:	4619      	mov	r1, r3
 800200e:	4823      	ldr	r0, [pc, #140]	@ (800209c <MX_GPIO_Init+0x168>)
 8002010:	f002 f964 	bl	80042dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002014:	2310      	movs	r3, #16
 8002016:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002018:	4b23      	ldr	r3, [pc, #140]	@ (80020a8 <MX_GPIO_Init+0x174>)
 800201a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800201c:	2301      	movs	r3, #1
 800201e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002020:	f107 0318 	add.w	r3, r7, #24
 8002024:	4619      	mov	r1, r3
 8002026:	481d      	ldr	r0, [pc, #116]	@ (800209c <MX_GPIO_Init+0x168>)
 8002028:	f002 f958 	bl	80042dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 800202c:	2323      	movs	r3, #35	@ 0x23
 800202e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002030:	2301      	movs	r3, #1
 8002032:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002038:	2303      	movs	r3, #3
 800203a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203c:	f107 0318 	add.w	r3, r7, #24
 8002040:	4619      	mov	r1, r3
 8002042:	4817      	ldr	r0, [pc, #92]	@ (80020a0 <MX_GPIO_Init+0x16c>)
 8002044:	f002 f94a 	bl	80042dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002048:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800204c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204e:	2301      	movs	r3, #1
 8002050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002056:	2303      	movs	r3, #3
 8002058:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800205a:	f107 0318 	add.w	r3, r7, #24
 800205e:	4619      	mov	r1, r3
 8002060:	4810      	ldr	r0, [pc, #64]	@ (80020a4 <MX_GPIO_Init+0x170>)
 8002062:	f002 f93b 	bl	80042dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002066:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800206a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800206c:	2300      	movs	r3, #0
 800206e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002070:	2301      	movs	r3, #1
 8002072:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002074:	f107 0318 	add.w	r3, r7, #24
 8002078:	4619      	mov	r1, r3
 800207a:	4809      	ldr	r0, [pc, #36]	@ (80020a0 <MX_GPIO_Init+0x16c>)
 800207c:	f002 f92e 	bl	80042dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2100      	movs	r1, #0
 8002084:	200a      	movs	r0, #10
 8002086:	f001 ffb0 	bl	8003fea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800208a:	200a      	movs	r0, #10
 800208c:	f001 ffc9 	bl	8004022 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002090:	bf00      	nop
 8002092:	3728      	adds	r7, #40	@ 0x28
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40021000 	.word	0x40021000
 800209c:	40011800 	.word	0x40011800
 80020a0:	40010c00 	.word	0x40010c00
 80020a4:	40011400 	.word	0x40011400
 80020a8:	10210000 	.word	0x10210000

080020ac <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80020b2:	1d3b      	adds	r3, r7, #4
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]
 80020c0:	615a      	str	r2, [r3, #20]
 80020c2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80020c4:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020c6:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80020ca:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80020cc:	4b26      	ldr	r3, [pc, #152]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020ce:	4a27      	ldr	r2, [pc, #156]	@ (800216c <MX_FSMC_Init+0xc0>)
 80020d0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80020d2:	4b25      	ldr	r3, [pc, #148]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80020d8:	4b23      	ldr	r3, [pc, #140]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020da:	2200      	movs	r2, #0
 80020dc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80020de:	4b22      	ldr	r3, [pc, #136]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80020e4:	4b20      	ldr	r3, [pc, #128]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020e6:	2210      	movs	r2, #16
 80020e8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80020ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80020f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80020f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80020fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <MX_FSMC_Init+0xbc>)
 80020fe:	2200      	movs	r2, #0
 8002100:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002102:	4b19      	ldr	r3, [pc, #100]	@ (8002168 <MX_FSMC_Init+0xbc>)
 8002104:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002108:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800210a:	4b17      	ldr	r3, [pc, #92]	@ (8002168 <MX_FSMC_Init+0xbc>)
 800210c:	2200      	movs	r2, #0
 800210e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8002110:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <MX_FSMC_Init+0xbc>)
 8002112:	2200      	movs	r2, #0
 8002114:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002116:	4b14      	ldr	r3, [pc, #80]	@ (8002168 <MX_FSMC_Init+0xbc>)
 8002118:	2200      	movs	r2, #0
 800211a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800211c:	4b12      	ldr	r3, [pc, #72]	@ (8002168 <MX_FSMC_Init+0xbc>)
 800211e:	2200      	movs	r2, #0
 8002120:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8002122:	230f      	movs	r3, #15
 8002124:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8002126:	230f      	movs	r3, #15
 8002128:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 800212a:	23ff      	movs	r3, #255	@ 0xff
 800212c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800212e:	230f      	movs	r3, #15
 8002130:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8002132:	2310      	movs	r3, #16
 8002134:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8002136:	2311      	movs	r3, #17
 8002138:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800213a:	2300      	movs	r3, #0
 800213c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800213e:	1d3b      	adds	r3, r7, #4
 8002140:	2200      	movs	r2, #0
 8002142:	4619      	mov	r1, r3
 8002144:	4808      	ldr	r0, [pc, #32]	@ (8002168 <MX_FSMC_Init+0xbc>)
 8002146:	f003 f84d 	bl	80051e4 <HAL_SRAM_Init>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8002150:	f000 f852 	bl	80021f8 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8002154:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <MX_FSMC_Init+0xc4>)
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	4a05      	ldr	r2, [pc, #20]	@ (8002170 <MX_FSMC_Init+0xc4>)
 800215a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800215e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8002160:	bf00      	nop
 8002162:	3720      	adds	r7, #32
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	2000019c 	.word	0x2000019c
 800216c:	a0000104 	.word	0xa0000104
 8002170:	40010000 	.word	0x40010000

08002174 <Check_touchkey>:

/* USER CODE BEGIN 4 */

void Check_touchkey(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
    strType_XPT2046_Coordinate strDisplayCoordinate;

    if (XPT2046_Get_TouchedPoint(&strDisplayCoordinate, &strXPT2046_TouchPara))
 800217a:	1d3b      	adds	r3, r7, #4
 800217c:	491c      	ldr	r1, [pc, #112]	@ (80021f0 <Check_touchkey+0x7c>)
 800217e:	4618      	mov	r0, r3
 8002180:	f001 f83c 	bl	80031fc <XPT2046_Get_TouchedPoint>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d02e      	beq.n	80021e8 <Check_touchkey+0x74>
    {
        // Define 4 button areas horizontally in the region y: 232-282
        if ((strDisplayCoordinate.y > 232) && (strDisplayCoordinate.y < 282))
 800218a:	88fb      	ldrh	r3, [r7, #6]
 800218c:	2be8      	cmp	r3, #232	@ 0xe8
 800218e:	d92b      	bls.n	80021e8 <Check_touchkey+0x74>
 8002190:	88fb      	ldrh	r3, [r7, #6]
 8002192:	f5b3 7f8d 	cmp.w	r3, #282	@ 0x11a
 8002196:	d227      	bcs.n	80021e8 <Check_touchkey+0x74>
        {
            if ((strDisplayCoordinate.x > 20) && (strDisplayCoordinate.x < 70))
 8002198:	88bb      	ldrh	r3, [r7, #4]
 800219a:	2b14      	cmp	r3, #20
 800219c:	d906      	bls.n	80021ac <Check_touchkey+0x38>
 800219e:	88bb      	ldrh	r3, [r7, #4]
 80021a0:	2b45      	cmp	r3, #69	@ 0x45
 80021a2:	d803      	bhi.n	80021ac <Check_touchkey+0x38>
            {
                // Button 1
                Data[2] = 1;
 80021a4:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <Check_touchkey+0x80>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	709a      	strb	r2, [r3, #2]
 80021aa:	e01d      	b.n	80021e8 <Check_touchkey+0x74>
            }
            else if ((strDisplayCoordinate.x > 75) && (strDisplayCoordinate.x < 125))
 80021ac:	88bb      	ldrh	r3, [r7, #4]
 80021ae:	2b4b      	cmp	r3, #75	@ 0x4b
 80021b0:	d906      	bls.n	80021c0 <Check_touchkey+0x4c>
 80021b2:	88bb      	ldrh	r3, [r7, #4]
 80021b4:	2b7c      	cmp	r3, #124	@ 0x7c
 80021b6:	d803      	bhi.n	80021c0 <Check_touchkey+0x4c>
            {
                // Button 2
                Data[2] = 2;
 80021b8:	4b0e      	ldr	r3, [pc, #56]	@ (80021f4 <Check_touchkey+0x80>)
 80021ba:	2202      	movs	r2, #2
 80021bc:	709a      	strb	r2, [r3, #2]
 80021be:	e013      	b.n	80021e8 <Check_touchkey+0x74>
            }
            else if ((strDisplayCoordinate.x > 130) && (strDisplayCoordinate.x < 180))
 80021c0:	88bb      	ldrh	r3, [r7, #4]
 80021c2:	2b82      	cmp	r3, #130	@ 0x82
 80021c4:	d906      	bls.n	80021d4 <Check_touchkey+0x60>
 80021c6:	88bb      	ldrh	r3, [r7, #4]
 80021c8:	2bb3      	cmp	r3, #179	@ 0xb3
 80021ca:	d803      	bhi.n	80021d4 <Check_touchkey+0x60>
            {
                // Button 3
                Data[2] = 3;
 80021cc:	4b09      	ldr	r3, [pc, #36]	@ (80021f4 <Check_touchkey+0x80>)
 80021ce:	2203      	movs	r2, #3
 80021d0:	709a      	strb	r2, [r3, #2]
 80021d2:	e009      	b.n	80021e8 <Check_touchkey+0x74>
            }
            else if ((strDisplayCoordinate.x > 185) && (strDisplayCoordinate.x < 235))
 80021d4:	88bb      	ldrh	r3, [r7, #4]
 80021d6:	2bb9      	cmp	r3, #185	@ 0xb9
 80021d8:	d906      	bls.n	80021e8 <Check_touchkey+0x74>
 80021da:	88bb      	ldrh	r3, [r7, #4]
 80021dc:	2bea      	cmp	r3, #234	@ 0xea
 80021de:	d803      	bhi.n	80021e8 <Check_touchkey+0x74>
            {
                // Button 4 (reset)
                Data[2] = 0;
 80021e0:	4b04      	ldr	r3, [pc, #16]	@ (80021f4 <Check_touchkey+0x80>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	709a      	strb	r2, [r3, #2]
            }
        }
    }
}
 80021e6:	e7ff      	b.n	80021e8 <Check_touchkey+0x74>
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20000008 	.word	0x20000008
 80021f4:	20000210 	.word	0x20000210

080021f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800220a:	4b15      	ldr	r3, [pc, #84]	@ (8002260 <HAL_MspInit+0x5c>)
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	4a14      	ldr	r2, [pc, #80]	@ (8002260 <HAL_MspInit+0x5c>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6193      	str	r3, [r2, #24]
 8002216:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <HAL_MspInit+0x5c>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	60bb      	str	r3, [r7, #8]
 8002220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002222:	4b0f      	ldr	r3, [pc, #60]	@ (8002260 <HAL_MspInit+0x5c>)
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	4a0e      	ldr	r2, [pc, #56]	@ (8002260 <HAL_MspInit+0x5c>)
 8002228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800222c:	61d3      	str	r3, [r2, #28]
 800222e:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <HAL_MspInit+0x5c>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800223a:	4b0a      	ldr	r3, [pc, #40]	@ (8002264 <HAL_MspInit+0x60>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	4a04      	ldr	r2, [pc, #16]	@ (8002264 <HAL_MspInit+0x60>)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002256:	bf00      	nop
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	40021000 	.word	0x40021000
 8002264:	40010000 	.word	0x40010000

08002268 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b08a      	sub	sp, #40	@ 0x28
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002270:	f107 0318 	add.w	r3, r7, #24
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a28      	ldr	r2, [pc, #160]	@ (8002324 <HAL_ADC_MspInit+0xbc>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d122      	bne.n	80022ce <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002288:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	4a26      	ldr	r2, [pc, #152]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 800228e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002292:	6193      	str	r3, [r2, #24]
 8002294:	4b24      	ldr	r3, [pc, #144]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a0:	4b21      	ldr	r3, [pc, #132]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	4a20      	ldr	r2, [pc, #128]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022a6:	f043 0310 	orr.w	r3, r3, #16
 80022aa:	6193      	str	r3, [r2, #24]
 80022ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	613b      	str	r3, [r7, #16]
 80022b6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022b8:	2304      	movs	r3, #4
 80022ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022bc:	2303      	movs	r3, #3
 80022be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022c0:	f107 0318 	add.w	r3, r7, #24
 80022c4:	4619      	mov	r1, r3
 80022c6:	4819      	ldr	r0, [pc, #100]	@ (800232c <HAL_ADC_MspInit+0xc4>)
 80022c8:	f002 f808 	bl	80042dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80022cc:	e026      	b.n	800231c <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a17      	ldr	r2, [pc, #92]	@ (8002330 <HAL_ADC_MspInit+0xc8>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d121      	bne.n	800231c <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	4a12      	ldr	r2, [pc, #72]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022e2:	6193      	str	r3, [r2, #24]
 80022e4:	4b10      	ldr	r3, [pc, #64]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022f6:	f043 0310 	orr.w	r3, r3, #16
 80022fa:	6193      	str	r3, [r2, #24]
 80022fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002328 <HAL_ADC_MspInit+0xc0>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002308:	2308      	movs	r3, #8
 800230a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800230c:	2303      	movs	r3, #3
 800230e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002310:	f107 0318 	add.w	r3, r7, #24
 8002314:	4619      	mov	r1, r3
 8002316:	4805      	ldr	r0, [pc, #20]	@ (800232c <HAL_ADC_MspInit+0xc4>)
 8002318:	f001 ffe0 	bl	80042dc <HAL_GPIO_Init>
}
 800231c:	bf00      	nop
 800231e:	3728      	adds	r7, #40	@ 0x28
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40012400 	.word	0x40012400
 8002328:	40021000 	.word	0x40021000
 800232c:	40011000 	.word	0x40011000
 8002330:	40012800 	.word	0x40012800

08002334 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08a      	sub	sp, #40	@ 0x28
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233c:	f107 0318 	add.w	r3, r7, #24
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	605a      	str	r2, [r3, #4]
 8002346:	609a      	str	r2, [r3, #8]
 8002348:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a3f      	ldr	r2, [pc, #252]	@ (800244c <HAL_UART_MspInit+0x118>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d138      	bne.n	80023c6 <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002354:	4b3e      	ldr	r3, [pc, #248]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 8002356:	69db      	ldr	r3, [r3, #28]
 8002358:	4a3d      	ldr	r2, [pc, #244]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 800235a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800235e:	61d3      	str	r3, [r2, #28]
 8002360:	4b3b      	ldr	r3, [pc, #236]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 8002362:	69db      	ldr	r3, [r3, #28]
 8002364:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236c:	4b38      	ldr	r3, [pc, #224]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	4a37      	ldr	r2, [pc, #220]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 8002372:	f043 0304 	orr.w	r3, r3, #4
 8002376:	6193      	str	r3, [r2, #24]
 8002378:	4b35      	ldr	r3, [pc, #212]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002384:	2304      	movs	r3, #4
 8002386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002388:	2302      	movs	r3, #2
 800238a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800238c:	2303      	movs	r3, #3
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002390:	f107 0318 	add.w	r3, r7, #24
 8002394:	4619      	mov	r1, r3
 8002396:	482f      	ldr	r0, [pc, #188]	@ (8002454 <HAL_UART_MspInit+0x120>)
 8002398:	f001 ffa0 	bl	80042dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800239c:	2308      	movs	r3, #8
 800239e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a0:	2300      	movs	r3, #0
 80023a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a8:	f107 0318 	add.w	r3, r7, #24
 80023ac:	4619      	mov	r1, r3
 80023ae:	4829      	ldr	r0, [pc, #164]	@ (8002454 <HAL_UART_MspInit+0x120>)
 80023b0:	f001 ff94 	bl	80042dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80023b4:	2200      	movs	r2, #0
 80023b6:	2100      	movs	r1, #0
 80023b8:	2026      	movs	r0, #38	@ 0x26
 80023ba:	f001 fe16 	bl	8003fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023be:	2026      	movs	r0, #38	@ 0x26
 80023c0:	f001 fe2f 	bl	8004022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80023c4:	e03e      	b.n	8002444 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART3)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a23      	ldr	r2, [pc, #140]	@ (8002458 <HAL_UART_MspInit+0x124>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d139      	bne.n	8002444 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 80023d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 80023d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023da:	61d3      	str	r3, [r2, #28]
 80023dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e8:	4b19      	ldr	r3, [pc, #100]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	4a18      	ldr	r2, [pc, #96]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 80023ee:	f043 0308 	orr.w	r3, r3, #8
 80023f2:	6193      	str	r3, [r2, #24]
 80023f4:	4b16      	ldr	r3, [pc, #88]	@ (8002450 <HAL_UART_MspInit+0x11c>)
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002400:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002406:	2302      	movs	r3, #2
 8002408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800240a:	2303      	movs	r3, #3
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240e:	f107 0318 	add.w	r3, r7, #24
 8002412:	4619      	mov	r1, r3
 8002414:	4811      	ldr	r0, [pc, #68]	@ (800245c <HAL_UART_MspInit+0x128>)
 8002416:	f001 ff61 	bl	80042dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800241a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800241e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002420:	2300      	movs	r3, #0
 8002422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002428:	f107 0318 	add.w	r3, r7, #24
 800242c:	4619      	mov	r1, r3
 800242e:	480b      	ldr	r0, [pc, #44]	@ (800245c <HAL_UART_MspInit+0x128>)
 8002430:	f001 ff54 	bl	80042dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002434:	2200      	movs	r2, #0
 8002436:	2100      	movs	r1, #0
 8002438:	2027      	movs	r0, #39	@ 0x27
 800243a:	f001 fdd6 	bl	8003fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800243e:	2027      	movs	r0, #39	@ 0x27
 8002440:	f001 fdef 	bl	8004022 <HAL_NVIC_EnableIRQ>
}
 8002444:	bf00      	nop
 8002446:	3728      	adds	r7, #40	@ 0x28
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40004400 	.word	0x40004400
 8002450:	40021000 	.word	0x40021000
 8002454:	40010800 	.word	0x40010800
 8002458:	40004800 	.word	0x40004800
 800245c:	40010c00 	.word	0x40010c00

08002460 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002466:	f107 0308 	add.w	r3, r7, #8
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]
 8002470:	609a      	str	r2, [r3, #8]
 8002472:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8002474:	4b18      	ldr	r3, [pc, #96]	@ (80024d8 <HAL_FSMC_MspInit+0x78>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d129      	bne.n	80024d0 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 800247c:	4b16      	ldr	r3, [pc, #88]	@ (80024d8 <HAL_FSMC_MspInit+0x78>)
 800247e:	2201      	movs	r2, #1
 8002480:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002482:	4b16      	ldr	r3, [pc, #88]	@ (80024dc <HAL_FSMC_MspInit+0x7c>)
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	4a15      	ldr	r2, [pc, #84]	@ (80024dc <HAL_FSMC_MspInit+0x7c>)
 8002488:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248c:	6153      	str	r3, [r2, #20]
 800248e:	4b13      	ldr	r3, [pc, #76]	@ (80024dc <HAL_FSMC_MspInit+0x7c>)
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002496:	607b      	str	r3, [r7, #4]
 8002498:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800249a:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800249e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024a4:	2303      	movs	r3, #3
 80024a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024a8:	f107 0308 	add.w	r3, r7, #8
 80024ac:	4619      	mov	r1, r3
 80024ae:	480c      	ldr	r0, [pc, #48]	@ (80024e0 <HAL_FSMC_MspInit+0x80>)
 80024b0:	f001 ff14 	bl	80042dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80024b4:	f64c 73b3 	movw	r3, #53171	@ 0xcfb3
 80024b8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ba:	2302      	movs	r3, #2
 80024bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024be:	2303      	movs	r3, #3
 80024c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024c2:	f107 0308 	add.w	r3, r7, #8
 80024c6:	4619      	mov	r1, r3
 80024c8:	4806      	ldr	r0, [pc, #24]	@ (80024e4 <HAL_FSMC_MspInit+0x84>)
 80024ca:	f001 ff07 	bl	80042dc <HAL_GPIO_Init>
 80024ce:	e000      	b.n	80024d2 <HAL_FSMC_MspInit+0x72>
    return;
 80024d0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000214 	.word	0x20000214
 80024dc:	40021000 	.word	0x40021000
 80024e0:	40011800 	.word	0x40011800
 80024e4:	40011400 	.word	0x40011400

080024e8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80024f0:	f7ff ffb6 	bl	8002460 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80024f4:	bf00      	nop
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	bc80      	pop	{r7}
 8002506:	4770      	bx	lr

08002508 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <HardFault_Handler+0x4>

08002510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <MemManage_Handler+0x4>

08002518 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <BusFault_Handler+0x4>

08002520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002524:	bf00      	nop
 8002526:	e7fd      	b.n	8002524 <UsageFault_Handler+0x4>

08002528 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002550:	f000 ff48 	bl	80033e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	bd80      	pop	{r7, pc}

08002558 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 800255c:	4b09      	ldr	r3, [pc, #36]	@ (8002584 <EXTI4_IRQHandler+0x2c>)
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	f003 0310 	and.w	r3, r3, #16
 8002564:	2b00      	cmp	r3, #0
 8002566:	d008      	beq.n	800257a <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 8002568:	4b07      	ldr	r3, [pc, #28]	@ (8002588 <EXTI4_IRQHandler+0x30>)
 800256a:	2201      	movs	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 800256e:	4b05      	ldr	r3, [pc, #20]	@ (8002584 <EXTI4_IRQHandler+0x2c>)
 8002570:	2210      	movs	r2, #16
 8002572:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8002574:	2010      	movs	r0, #16
 8002576:	f002 f88d 	bl	8004694 <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800257a:	2010      	movs	r0, #16
 800257c:	f002 f872 	bl	8004664 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002580:	bf00      	nop
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40010400 	.word	0x40010400
 8002588:	2000021c 	.word	0x2000021c

0800258c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002590:	4802      	ldr	r0, [pc, #8]	@ (800259c <USART2_IRQHandler+0x10>)
 8002592:	f002 ffad 	bl	80054f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	2000010c 	.word	0x2000010c

080025a0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025a4:	4802      	ldr	r0, [pc, #8]	@ (80025b0 <USART3_IRQHandler+0x10>)
 80025a6:	f002 ffa3 	bl	80054f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000154 	.word	0x20000154

080025b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025bc:	4a14      	ldr	r2, [pc, #80]	@ (8002610 <_sbrk+0x5c>)
 80025be:	4b15      	ldr	r3, [pc, #84]	@ (8002614 <_sbrk+0x60>)
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025c8:	4b13      	ldr	r3, [pc, #76]	@ (8002618 <_sbrk+0x64>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d102      	bne.n	80025d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025d0:	4b11      	ldr	r3, [pc, #68]	@ (8002618 <_sbrk+0x64>)
 80025d2:	4a12      	ldr	r2, [pc, #72]	@ (800261c <_sbrk+0x68>)
 80025d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025d6:	4b10      	ldr	r3, [pc, #64]	@ (8002618 <_sbrk+0x64>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d207      	bcs.n	80025f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025e4:	f003 fdf0 	bl	80061c8 <__errno>
 80025e8:	4603      	mov	r3, r0
 80025ea:	220c      	movs	r2, #12
 80025ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025f2:	e009      	b.n	8002608 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025f4:	4b08      	ldr	r3, [pc, #32]	@ (8002618 <_sbrk+0x64>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025fa:	4b07      	ldr	r3, [pc, #28]	@ (8002618 <_sbrk+0x64>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	4a05      	ldr	r2, [pc, #20]	@ (8002618 <_sbrk+0x64>)
 8002604:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002606:	68fb      	ldr	r3, [r7, #12]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20010000 	.word	0x20010000
 8002614:	00000400 	.word	0x00000400
 8002618:	20000218 	.word	0x20000218
 800261c:	20000370 	.word	0x20000370

08002620 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002624:	bf00      	nop
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr

0800262c <XPT2046_DelayUS>:



	
static void XPT2046_DelayUS ( __IO uint32_t ulCount )
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
	uint32_t i;


	for ( i = 0; i < ulCount; i ++ )
 8002634:	2300      	movs	r3, #0
 8002636:	60fb      	str	r3, [r7, #12]
 8002638:	e00a      	b.n	8002650 <XPT2046_DelayUS+0x24>
	{
		uint8_t uc = 12;     
 800263a:	230c      	movs	r3, #12
 800263c:	72fb      	strb	r3, [r7, #11]
	      
		while ( uc -- );     
 800263e:	bf00      	nop
 8002640:	7afb      	ldrb	r3, [r7, #11]
 8002642:	1e5a      	subs	r2, r3, #1
 8002644:	72fa      	strb	r2, [r7, #11]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1fa      	bne.n	8002640 <XPT2046_DelayUS+0x14>
	for ( i = 0; i < ulCount; i ++ )
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	3301      	adds	r3, #1
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	429a      	cmp	r2, r3
 8002656:	d3f0      	bcc.n	800263a <XPT2046_DelayUS+0xe>

	}
	
}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr

08002664 <XPT2046_WriteCMD>:


static void XPT2046_WriteCMD ( uint8_t ucCmd ) 
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;


	macXPT2046_MOSI_0();
 800266e:	2200      	movs	r2, #0
 8002670:	2104      	movs	r1, #4
 8002672:	481d      	ldr	r0, [pc, #116]	@ (80026e8 <XPT2046_WriteCMD+0x84>)
 8002674:	f001 ffdd 	bl	8004632 <HAL_GPIO_WritePin>
	
	macXPT2046_CLK_LOW();
 8002678:	2200      	movs	r2, #0
 800267a:	2101      	movs	r1, #1
 800267c:	481a      	ldr	r0, [pc, #104]	@ (80026e8 <XPT2046_WriteCMD+0x84>)
 800267e:	f001 ffd8 	bl	8004632 <HAL_GPIO_WritePin>

	for ( i = 0; i < 8; i ++ ) 
 8002682:	2300      	movs	r3, #0
 8002684:	73fb      	strb	r3, [r7, #15]
 8002686:	e027      	b.n	80026d8 <XPT2046_WriteCMD+0x74>
	{
		( ( ucCmd >> ( 7 - i ) ) & 0x01 ) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8002688:	79fa      	ldrb	r2, [r7, #7]
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	f1c3 0307 	rsb	r3, r3, #7
 8002690:	fa42 f303 	asr.w	r3, r2, r3
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d005      	beq.n	80026a8 <XPT2046_WriteCMD+0x44>
 800269c:	2201      	movs	r2, #1
 800269e:	2104      	movs	r1, #4
 80026a0:	4811      	ldr	r0, [pc, #68]	@ (80026e8 <XPT2046_WriteCMD+0x84>)
 80026a2:	f001 ffc6 	bl	8004632 <HAL_GPIO_WritePin>
 80026a6:	e004      	b.n	80026b2 <XPT2046_WriteCMD+0x4e>
 80026a8:	2200      	movs	r2, #0
 80026aa:	2104      	movs	r1, #4
 80026ac:	480e      	ldr	r0, [pc, #56]	@ (80026e8 <XPT2046_WriteCMD+0x84>)
 80026ae:	f001 ffc0 	bl	8004632 <HAL_GPIO_WritePin>
		
	  XPT2046_DelayUS ( 5 );
 80026b2:	2005      	movs	r0, #5
 80026b4:	f7ff ffba 	bl	800262c <XPT2046_DelayUS>
		
		macXPT2046_CLK_HIGH();
 80026b8:	2201      	movs	r2, #1
 80026ba:	2101      	movs	r1, #1
 80026bc:	480a      	ldr	r0, [pc, #40]	@ (80026e8 <XPT2046_WriteCMD+0x84>)
 80026be:	f001 ffb8 	bl	8004632 <HAL_GPIO_WritePin>

	  XPT2046_DelayUS ( 5 );
 80026c2:	2005      	movs	r0, #5
 80026c4:	f7ff ffb2 	bl	800262c <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 80026c8:	2200      	movs	r2, #0
 80026ca:	2101      	movs	r1, #1
 80026cc:	4806      	ldr	r0, [pc, #24]	@ (80026e8 <XPT2046_WriteCMD+0x84>)
 80026ce:	f001 ffb0 	bl	8004632 <HAL_GPIO_WritePin>
	for ( i = 0; i < 8; i ++ ) 
 80026d2:	7bfb      	ldrb	r3, [r7, #15]
 80026d4:	3301      	adds	r3, #1
 80026d6:	73fb      	strb	r3, [r7, #15]
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
 80026da:	2b07      	cmp	r3, #7
 80026dc:	d9d4      	bls.n	8002688 <XPT2046_WriteCMD+0x24>
	}
	
}
 80026de:	bf00      	nop
 80026e0:	bf00      	nop
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40011800 	.word	0x40011800

080026ec <XPT2046_ReadCMD>:


static uint16_t XPT2046_ReadCMD ( void ) 
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf=0, usTemp;
 80026f2:	2300      	movs	r3, #0
 80026f4:	80bb      	strh	r3, [r7, #4]
	


	macXPT2046_MOSI_0();
 80026f6:	2200      	movs	r2, #0
 80026f8:	2104      	movs	r1, #4
 80026fa:	4819      	ldr	r0, [pc, #100]	@ (8002760 <XPT2046_ReadCMD+0x74>)
 80026fc:	f001 ff99 	bl	8004632 <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8002700:	2201      	movs	r2, #1
 8002702:	2101      	movs	r1, #1
 8002704:	4816      	ldr	r0, [pc, #88]	@ (8002760 <XPT2046_ReadCMD+0x74>)
 8002706:	f001 ff94 	bl	8004632 <HAL_GPIO_WritePin>

	for ( i=0;i<12;i++ ) 
 800270a:	2300      	movs	r3, #0
 800270c:	71fb      	strb	r3, [r7, #7]
 800270e:	e01e      	b.n	800274e <XPT2046_ReadCMD+0x62>
	{
		macXPT2046_CLK_LOW();    
 8002710:	2200      	movs	r2, #0
 8002712:	2101      	movs	r1, #1
 8002714:	4812      	ldr	r0, [pc, #72]	@ (8002760 <XPT2046_ReadCMD+0x74>)
 8002716:	f001 ff8c 	bl	8004632 <HAL_GPIO_WritePin>
	
		usTemp = macXPT2046_MISO();
 800271a:	2108      	movs	r1, #8
 800271c:	4810      	ldr	r0, [pc, #64]	@ (8002760 <XPT2046_ReadCMD+0x74>)
 800271e:	f001 ff71 	bl	8004604 <HAL_GPIO_ReadPin>
 8002722:	4603      	mov	r3, r0
 8002724:	807b      	strh	r3, [r7, #2]
		
		usBuf |= usTemp << ( 11 - i );
 8002726:	887a      	ldrh	r2, [r7, #2]
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f1c3 030b 	rsb	r3, r3, #11
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	b21a      	sxth	r2, r3
 8002734:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002738:	4313      	orrs	r3, r2
 800273a:	b21b      	sxth	r3, r3
 800273c:	80bb      	strh	r3, [r7, #4]
	
		macXPT2046_CLK_HIGH();
 800273e:	2201      	movs	r2, #1
 8002740:	2101      	movs	r1, #1
 8002742:	4807      	ldr	r0, [pc, #28]	@ (8002760 <XPT2046_ReadCMD+0x74>)
 8002744:	f001 ff75 	bl	8004632 <HAL_GPIO_WritePin>
	for ( i=0;i<12;i++ ) 
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	3301      	adds	r3, #1
 800274c:	71fb      	strb	r3, [r7, #7]
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	2b0b      	cmp	r3, #11
 8002752:	d9dd      	bls.n	8002710 <XPT2046_ReadCMD+0x24>
		
	}
	
	return usBuf;
 8002754:	88bb      	ldrh	r3, [r7, #4]

}
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40011800 	.word	0x40011800

08002764 <XPT2046_ReadAdc>:


static uint16_t XPT2046_ReadAdc ( uint8_t ucChannel )
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD ( ucChannel );
 800276e:	79fb      	ldrb	r3, [r7, #7]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff77 	bl	8002664 <XPT2046_WriteCMD>

  return 	XPT2046_ReadCMD ();
 8002776:	f7ff ffb9 	bl	80026ec <XPT2046_ReadCMD>
 800277a:	4603      	mov	r3, r0
	
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <XPT2046_ReadAdc_XY>:


static void XPT2046_ReadAdc_XY ( int16_t * sX_Ad, int16_t * sY_Ad )  
{ 
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp; 

	
	
	sX_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_X );
 800278e:	2090      	movs	r0, #144	@ 0x90
 8002790:	f7ff ffe8 	bl	8002764 <XPT2046_ReadAdc>
 8002794:	4603      	mov	r3, r0
 8002796:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS ( 1 ); 
 8002798:	2001      	movs	r0, #1
 800279a:	f7ff ff47 	bl	800262c <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_Y ); 
 800279e:	20d0      	movs	r0, #208	@ 0xd0
 80027a0:	f7ff ffe0 	bl	8002764 <XPT2046_ReadAdc>
 80027a4:	4603      	mov	r3, r0
 80027a6:	81bb      	strh	r3, [r7, #12]
	
	
	* sX_Ad = sX_Ad_Temp; 
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	89fa      	ldrh	r2, [r7, #14]
 80027ac:	801a      	strh	r2, [r3, #0]
	* sY_Ad = sY_Ad_Temp; 
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	89ba      	ldrh	r2, [r7, #12]
 80027b2:	801a      	strh	r2, [r3, #0]
	
	
}
 80027b4:	bf00      	nop
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY ( strType_XPT2046_Coordinate * pScreenCoordinate )
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b092      	sub	sp, #72	@ 0x48
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	
	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray [ 2 ] [ 10 ] = { { 0 },{ 0 } };  
 80027ca:	f107 0308 	add.w	r3, r7, #8
 80027ce:	2228      	movs	r2, #40	@ 0x28
 80027d0:	2100      	movs	r1, #0
 80027d2:	4618      	mov	r0, r3
 80027d4:	f003 fcf0 	bl	80061b8 <memset>
	int32_t lX_Min, lX_Max, lY_Min, lY_Max;


	do					       				
	{		  
		XPT2046_ReadAdc_XY ( & sAD_X, & sAD_Y );  
 80027d8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80027dc:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 80027e0:	4611      	mov	r1, r2
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff ffce 	bl	8002784 <XPT2046_ReadAdc_XY>
		
		sBufferArray [ 0 ] [ ucCount ] = sAD_X;  
 80027e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027ec:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	3348      	adds	r3, #72	@ 0x48
 80027f4:	443b      	add	r3, r7
 80027f6:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray [ 1 ] [ ucCount ] = sAD_Y;
 80027fa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027fe:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	@ 0x30
 8002802:	330a      	adds	r3, #10
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	3348      	adds	r3, #72	@ 0x48
 8002808:	443b      	add	r3, r7
 800280a:	f823 2c40 	strh.w	r2, [r3, #-64]
		
		ucCount ++;  
 800280e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002812:	3301      	adds	r3, #1
 8002814:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		
	}	while ( ( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel ) && ( ucCount < 10 ) );
 8002818:	2110      	movs	r1, #16
 800281a:	4871      	ldr	r0, [pc, #452]	@ (80029e0 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 800281c:	f001 fef2 	bl	8004604 <HAL_GPIO_ReadPin>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d103      	bne.n	800282e <XPT2046_ReadAdc_Smooth_XY+0x72>
 8002826:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800282a:	2b09      	cmp	r3, #9
 800282c:	d9d4      	bls.n	80027d8 <XPT2046_ReadAdc_Smooth_XY+0x1c>
	

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel )
 800282e:	2110      	movs	r1, #16
 8002830:	486b      	ldr	r0, [pc, #428]	@ (80029e0 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8002832:	f001 fee7 	bl	8004604 <HAL_GPIO_ReadPin>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d002      	beq.n	8002842 <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;			
 800283c:	4b69      	ldr	r3, [pc, #420]	@ (80029e4 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 800283e:	2200      	movs	r2, #0
 8002840:	701a      	strb	r2, [r3, #0]


	if ( ucCount ==10 )		 					
 8002842:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002846:	2b0a      	cmp	r3, #10
 8002848:	f040 80c4 	bne.w	80029d4 <XPT2046_ReadAdc_Smooth_XY+0x218>
	{
		lX_Max = lX_Min = sBufferArray [ 0 ] [ 0 ];
 800284c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002850:	643b      	str	r3, [r7, #64]	@ 0x40
 8002852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002854:	63fb      	str	r3, [r7, #60]	@ 0x3c
		lY_Max = lY_Min = sBufferArray [ 1 ] [ 0 ];       
 8002856:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800285a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800285c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800285e:	637b      	str	r3, [r7, #52]	@ 0x34
		
		for ( i = 1; i < 10; i ++ )
 8002860:	2301      	movs	r3, #1
 8002862:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002866:	e02b      	b.n	80028c0 <XPT2046_ReadAdc_Smooth_XY+0x104>
		{
			if ( sBufferArray [ 0 ] [ i ] < lX_Min )
 8002868:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800286c:	005b      	lsls	r3, r3, #1
 800286e:	3348      	adds	r3, #72	@ 0x48
 8002870:	443b      	add	r3, r7
 8002872:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002876:	461a      	mov	r2, r3
 8002878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800287a:	4293      	cmp	r3, r2
 800287c:	dd08      	ble.n	8002890 <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray [ 0 ] [ i ];
 800287e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	3348      	adds	r3, #72	@ 0x48
 8002886:	443b      	add	r3, r7
 8002888:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800288c:	643b      	str	r3, [r7, #64]	@ 0x40
 800288e:	e012      	b.n	80028b6 <XPT2046_ReadAdc_Smooth_XY+0xfa>
			
			else if ( sBufferArray [ 0 ] [ i ] > lX_Max )
 8002890:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	3348      	adds	r3, #72	@ 0x48
 8002898:	443b      	add	r3, r7
 800289a:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800289e:	461a      	mov	r2, r3
 80028a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028a2:	4293      	cmp	r3, r2
 80028a4:	da07      	bge.n	80028b6 <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray [ 0 ] [ i ];
 80028a6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	3348      	adds	r3, #72	@ 0x48
 80028ae:	443b      	add	r3, r7
 80028b0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80028b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for ( i = 1; i < 10; i ++ )
 80028b6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80028ba:	3301      	adds	r3, #1
 80028bc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80028c0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80028c4:	2b09      	cmp	r3, #9
 80028c6:	d9cf      	bls.n	8002868 <XPT2046_ReadAdc_Smooth_XY+0xac>

		}
		
		for ( i = 1; i < 10; i ++ )
 80028c8:	2301      	movs	r3, #1
 80028ca:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80028ce:	e02f      	b.n	8002930 <XPT2046_ReadAdc_Smooth_XY+0x174>
		{
			if ( sBufferArray [ 1 ] [ i ] < lY_Min )
 80028d0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80028d4:	330a      	adds	r3, #10
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	3348      	adds	r3, #72	@ 0x48
 80028da:	443b      	add	r3, r7
 80028dc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80028e0:	461a      	mov	r2, r3
 80028e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e4:	4293      	cmp	r3, r2
 80028e6:	dd09      	ble.n	80028fc <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray [ 1 ] [ i ];
 80028e8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80028ec:	330a      	adds	r3, #10
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	3348      	adds	r3, #72	@ 0x48
 80028f2:	443b      	add	r3, r7
 80028f4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80028f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028fa:	e014      	b.n	8002926 <XPT2046_ReadAdc_Smooth_XY+0x16a>
			
			else if ( sBufferArray [ 1 ] [ i ] > lY_Max )
 80028fc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002900:	330a      	adds	r3, #10
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	3348      	adds	r3, #72	@ 0x48
 8002906:	443b      	add	r3, r7
 8002908:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800290c:	461a      	mov	r2, r3
 800290e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002910:	4293      	cmp	r3, r2
 8002912:	da08      	bge.n	8002926 <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray [ 1 ] [ i ];
 8002914:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002918:	330a      	adds	r3, #10
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	3348      	adds	r3, #72	@ 0x48
 800291e:	443b      	add	r3, r7
 8002920:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002924:	637b      	str	r3, [r7, #52]	@ 0x34
		for ( i = 1; i < 10; i ++ )
 8002926:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800292a:	3301      	adds	r3, #1
 800292c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002930:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002934:	2b09      	cmp	r3, #9
 8002936:	d9cb      	bls.n	80028d0 <XPT2046_ReadAdc_Smooth_XY+0x114>

		}
		

		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8002938:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800293c:	461a      	mov	r2, r3
 800293e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002942:	4413      	add	r3, r2
 8002944:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002948:	4413      	add	r3, r2
 800294a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800294e:	4413      	add	r3, r2
 8002950:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002954:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8002956:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 800295a:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 800295c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002960:	4413      	add	r3, r2
 8002962:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002966:	4413      	add	r3, r2
 8002968:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800296c:	4413      	add	r3, r2
 800296e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8002972:	441a      	add	r2, r3
 8002974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002976:	1ad2      	subs	r2, r2, r3
 8002978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 800297e:	b29a      	uxth	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	801a      	strh	r2, [r3, #0]
		
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8002984:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002988:	461a      	mov	r2, r3
 800298a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800298e:	4413      	add	r3, r2
 8002990:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8002994:	4413      	add	r3, r2
 8002996:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800299a:	4413      	add	r3, r2
 800299c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80029a0:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 80029a2:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 80029a6:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 80029a8:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 80029ac:	4413      	add	r3, r2
 80029ae:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 80029b2:	4413      	add	r3, r2
 80029b4:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 80029b8:	4413      	add	r3, r2
 80029ba:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 80029be:	441a      	add	r2, r3
 80029c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029c2:	1ad2      	subs	r2, r2, r3
 80029c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	805a      	strh	r2, [r3, #2]
		
		
		return 1;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e000      	b.n	80029d6 <XPT2046_ReadAdc_Smooth_XY+0x21a>
		

	}   
	
	
	return 0;    
 80029d4:	2300      	movs	r3, #0
	
	
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3748      	adds	r7, #72	@ 0x48
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40011800 	.word	0x40011800
 80029e4:	2000021c 	.word	0x2000021c

080029e8 <XPT2046_Calculate_CalibrationFactor>:
#endif



static uint8_t XPT2046_Calculate_CalibrationFactor ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_Coordinate * pScreenSample, strType_XPT2046_Calibration * pCalibrationFactor )
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
	uint8_t ucRet = 1;
 80029f4:	2301      	movs	r3, #1
 80029f6:	75fb      	strb	r3, [r7, #23]


	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	3308      	adds	r3, #8
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	3204      	adds	r2, #4
 8002a0a:	8852      	ldrh	r2, [r2, #2]
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	3208      	adds	r2, #8
 8002a12:	8852      	ldrh	r2, [r2, #2]
 8002a14:	1a8a      	subs	r2, r1, r2
 8002a16:	fb03 f202 	mul.w	r2, r3, r2
									                 ( ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	4619      	mov	r1, r3
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	3308      	adds	r3, #8
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	1acb      	subs	r3, r1, r3
 8002a2a:	68b9      	ldr	r1, [r7, #8]
 8002a2c:	8849      	ldrh	r1, [r1, #2]
 8002a2e:	4608      	mov	r0, r1
 8002a30:	68b9      	ldr	r1, [r7, #8]
 8002a32:	3108      	adds	r1, #8
 8002a34:	8849      	ldrh	r1, [r1, #2]
 8002a36:	1a41      	subs	r1, r0, r1
 8002a38:	fb01 f303 	mul.w	r3, r1, r3
	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fd fd4a 	bl	80004d8 <__aeabi_i2d>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	
	
	if (  pCalibrationFactor -> Divider == 0  )
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002a54:	f04f 0200 	mov.w	r2, #0
 8002a58:	f04f 0300 	mov.w	r3, #0
 8002a5c:	f7fe f80e 	bl	8000a7c <__aeabi_dcmpeq>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <XPT2046_Calculate_CalibrationFactor+0x84>
		ucRet = 0;
 8002a66:	2300      	movs	r3, #0
 8002a68:	75fb      	strb	r3, [r7, #23]
 8002a6a:	e145      	b.n	8002cf8 <XPT2046_Calculate_CalibrationFactor+0x310>

	else
	{

		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	881b      	ldrh	r3, [r3, #0]
 8002a70:	461a      	mov	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	3308      	adds	r3, #8
 8002a76:	881b      	ldrh	r3, [r3, #0]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	3204      	adds	r2, #4
 8002a7e:	8852      	ldrh	r2, [r2, #2]
 8002a80:	4611      	mov	r1, r2
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	3208      	adds	r2, #8
 8002a86:	8852      	ldrh	r2, [r2, #2]
 8002a88:	1a8a      	subs	r2, r1, r2
 8002a8a:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) );
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	3304      	adds	r3, #4
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	4619      	mov	r1, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	3308      	adds	r3, #8
 8002a9a:	881b      	ldrh	r3, [r3, #0]
 8002a9c:	1acb      	subs	r3, r1, r3
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	8849      	ldrh	r1, [r1, #2]
 8002aa2:	4608      	mov	r0, r1
 8002aa4:	68b9      	ldr	r1, [r7, #8]
 8002aa6:	3108      	adds	r1, #8
 8002aa8:	8849      	ldrh	r1, [r1, #2]
 8002aaa:	1a41      	subs	r1, r0, r1
 8002aac:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fd fd10 	bl	80004d8 <__aeabi_i2d>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	460b      	mov	r3, r1
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	e9c1 2300 	strd	r2, r3, [r1]
		
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	881b      	ldrh	r3, [r3, #0]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	3308      	adds	r3, #8
 8002acc:	881b      	ldrh	r3, [r3, #0]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	3204      	adds	r2, #4
 8002ad4:	8812      	ldrh	r2, [r2, #0]
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	3208      	adds	r2, #8
 8002adc:	8812      	ldrh	r2, [r2, #0]
 8002ade:	1a8a      	subs	r2, r1, r2
 8002ae0:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) );
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	3308      	adds	r3, #8
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	1acb      	subs	r3, r1, r3
 8002af2:	68b9      	ldr	r1, [r7, #8]
 8002af4:	3104      	adds	r1, #4
 8002af6:	8809      	ldrh	r1, [r1, #0]
 8002af8:	4608      	mov	r0, r1
 8002afa:	68b9      	ldr	r1, [r7, #8]
 8002afc:	3108      	adds	r1, #8
 8002afe:	8809      	ldrh	r1, [r1, #0]
 8002b00:	1a41      	subs	r1, r0, r1
 8002b02:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fd fce5 	bl	80004d8 <__aeabi_i2d>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	460b      	mov	r3, r1
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	e9c1 2302 	strd	r2, r3, [r1, #8]
		
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	3308      	adds	r3, #8
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	3304      	adds	r3, #4
 8002b24:	881b      	ldrh	r3, [r3, #0]
 8002b26:	fb03 f202 	mul.w	r2, r3, r2
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	3304      	adds	r3, #4
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	4619      	mov	r1, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	3308      	adds	r3, #8
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	fb01 f303 	mul.w	r3, r1, r3
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	8852      	ldrh	r2, [r2, #2]
 8002b42:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	881b      	ldrh	r3, [r3, #0]
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	3308      	adds	r3, #8
 8002b50:	881b      	ldrh	r3, [r3, #0]
 8002b52:	fb03 f101 	mul.w	r1, r3, r1
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	3308      	adds	r3, #8
 8002b5a:	881b      	ldrh	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	881b      	ldrh	r3, [r3, #0]
 8002b62:	fb00 f303 	mul.w	r3, r0, r3
 8002b66:	1acb      	subs	r3, r1, r3
 8002b68:	68b9      	ldr	r1, [r7, #8]
 8002b6a:	3104      	adds	r1, #4
 8002b6c:	8849      	ldrh	r1, [r1, #2]
 8002b6e:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 8002b72:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .x - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .x ) * pScreenSample [ 2 ] .y ;
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	3304      	adds	r3, #4
 8002b78:	881b      	ldrh	r3, [r3, #0]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	fb03 f101 	mul.w	r1, r3, r1
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	881b      	ldrh	r3, [r3, #0]
 8002b90:	fb00 f303 	mul.w	r3, r0, r3
 8002b94:	1acb      	subs	r3, r1, r3
 8002b96:	68b9      	ldr	r1, [r7, #8]
 8002b98:	3108      	adds	r1, #8
 8002b9a:	8849      	ldrh	r1, [r1, #2]
 8002b9c:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 8002ba0:	4413      	add	r3, r2
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fd fc98 	bl	80004d8 <__aeabi_i2d>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	885b      	ldrh	r3, [r3, #2]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	3308      	adds	r3, #8
 8002bbc:	885b      	ldrh	r3, [r3, #2]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	3204      	adds	r2, #4
 8002bc4:	8852      	ldrh	r2, [r2, #2]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	3208      	adds	r2, #8
 8002bcc:	8852      	ldrh	r2, [r2, #2]
 8002bce:	1a8a      	subs	r2, r1, r2
 8002bd0:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	3304      	adds	r3, #4
 8002bd8:	885b      	ldrh	r3, [r3, #2]
 8002bda:	4619      	mov	r1, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	3308      	adds	r3, #8
 8002be0:	885b      	ldrh	r3, [r3, #2]
 8002be2:	1acb      	subs	r3, r1, r3
 8002be4:	68b9      	ldr	r1, [r7, #8]
 8002be6:	8849      	ldrh	r1, [r1, #2]
 8002be8:	4608      	mov	r0, r1
 8002bea:	68b9      	ldr	r1, [r7, #8]
 8002bec:	3108      	adds	r1, #8
 8002bee:	8849      	ldrh	r1, [r1, #2]
 8002bf0:	1a41      	subs	r1, r0, r1
 8002bf2:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7fd fc6d 	bl	80004d8 <__aeabi_i2d>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	460b      	mov	r3, r1
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	e9c1 2306 	strd	r2, r3, [r1, #24]
		
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	3308      	adds	r3, #8
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	3204      	adds	r2, #4
 8002c1a:	8852      	ldrh	r2, [r2, #2]
 8002c1c:	4611      	mov	r1, r2
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	3208      	adds	r2, #8
 8002c22:	8852      	ldrh	r2, [r2, #2]
 8002c24:	1a8a      	subs	r2, r1, r2
 8002c26:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) ) ;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	885b      	ldrh	r3, [r3, #2]
 8002c2e:	4619      	mov	r1, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	3308      	adds	r3, #8
 8002c34:	885b      	ldrh	r3, [r3, #2]
 8002c36:	1acb      	subs	r3, r1, r3
 8002c38:	68b9      	ldr	r1, [r7, #8]
 8002c3a:	3104      	adds	r1, #4
 8002c3c:	8809      	ldrh	r1, [r1, #0]
 8002c3e:	4608      	mov	r0, r1
 8002c40:	68b9      	ldr	r1, [r7, #8]
 8002c42:	3108      	adds	r1, #8
 8002c44:	8809      	ldrh	r1, [r1, #0]
 8002c46:	1a41      	subs	r1, r0, r1
 8002c48:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fd fc42 	bl	80004d8 <__aeabi_i2d>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	e9c1 2308 	strd	r2, r3, [r1, #32]
		

		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	3308      	adds	r3, #8
 8002c62:	881b      	ldrh	r3, [r3, #0]
 8002c64:	461a      	mov	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	885b      	ldrh	r3, [r3, #2]
 8002c6c:	fb03 f202 	mul.w	r2, r3, r2
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	3304      	adds	r3, #4
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	4619      	mov	r1, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	3308      	adds	r3, #8
 8002c7c:	885b      	ldrh	r3, [r3, #2]
 8002c7e:	fb01 f303 	mul.w	r3, r1, r3
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	68ba      	ldr	r2, [r7, #8]
 8002c86:	8852      	ldrh	r2, [r2, #2]
 8002c88:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	4619      	mov	r1, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	3308      	adds	r3, #8
 8002c96:	885b      	ldrh	r3, [r3, #2]
 8002c98:	fb03 f101 	mul.w	r1, r3, r1
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	3308      	adds	r3, #8
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	885b      	ldrh	r3, [r3, #2]
 8002ca8:	fb00 f303 	mul.w	r3, r0, r3
 8002cac:	1acb      	subs	r3, r1, r3
 8002cae:	68b9      	ldr	r1, [r7, #8]
 8002cb0:	3104      	adds	r1, #4
 8002cb2:	8849      	ldrh	r1, [r1, #2]
 8002cb4:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 8002cb8:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .y - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .y ) * pScreenSample [ 2 ] .y;
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	885b      	ldrh	r3, [r3, #2]
 8002cc6:	fb03 f101 	mul.w	r1, r3, r1
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	885b      	ldrh	r3, [r3, #2]
 8002cd6:	fb00 f303 	mul.w	r3, r0, r3
 8002cda:	1acb      	subs	r3, r1, r3
 8002cdc:	68b9      	ldr	r1, [r7, #8]
 8002cde:	3108      	adds	r1, #8
 8002ce0:	8849      	ldrh	r1, [r1, #2]
 8002ce2:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 8002ce6:	4413      	add	r3, r2
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7fd fbf5 	bl	80004d8 <__aeabi_i2d>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
			
	}
	
	
	return ucRet;
 8002cf8:	7dfb      	ldrb	r3, [r7, #23]
	
	
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <XPT2046_Touch_Calibrate>:



uint8_t XPT2046_Touch_Calibrate ( void )
{
 8002d04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002d08:	b0a0      	sub	sp, #128	@ 0x80
 8002d0a:	af02      	add	r7, sp, #8
		uint8_t i;
		
		char cStr [ 10 ];
		
    uint16_t usScreenWidth, usScreenHeigth;
		uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
 8002d12:	2300      	movs	r3, #0
 8002d14:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
		
	  char * pStr = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	66bb      	str	r3, [r7, #104]	@ 0x68
	  
	  strType_XPT2046_Calibration CalibrationFactor;
    		

		#if ( macXPT2046_Coordinate_GramScan == 1 ) || ( macXPT2046_Coordinate_GramScan == 4 )
	    usScreenWidth = LCD_Default_Max_Width;
 8002d28:	23f0      	movs	r3, #240	@ 0xf0
 8002d2a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	    usScreenHeigth = LCD_Default_Max_Heigth;
 8002d2e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002d32:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
	
	  #endif
		
		

		strCrossCoordinate [ 0 ] .x = usScreenWidth >> 2;
 8002d36:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002d3a:	089b      	lsrs	r3, r3, #2
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
		strCrossCoordinate [ 0 ] .y = usScreenHeigth >> 2;
 8002d42:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
		
		strCrossCoordinate [ 1 ] .x = strCrossCoordinate [ 0 ] .x;
 8002d4e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002d52:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		strCrossCoordinate [ 1 ] .y = ( usScreenHeigth * 3 ) >> 2;
 8002d56:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	4413      	add	r3, r2
 8002d60:	109b      	asrs	r3, r3, #2
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		
		strCrossCoordinate [ 2 ] .x = ( usScreenWidth * 3 ) >> 2;
 8002d68:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	4413      	add	r3, r2
 8002d72:	109b      	asrs	r3, r3, #2
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
		strCrossCoordinate [ 2 ] .y = strCrossCoordinate [ 1 ] .y;
 8002d7a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002d7e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
		
		strCrossCoordinate [ 3 ] .x = strCrossCoordinate [ 2 ] .x;
 8002d82:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002d86:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		strCrossCoordinate [ 3 ] .y = strCrossCoordinate [ 0 ] .y;		
 8002d8a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002d8e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	  	
			
		for ( i = 0; i < 4; i ++ )
 8002d92:	2300      	movs	r3, #0
 8002d94:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002d98:	e066      	b.n	8002e68 <XPT2046_Touch_Calibrate+0x164>
		{ 
			LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );       
 8002d9a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002d9e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8002da2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002da6:	9100      	str	r1, [sp, #0]
 8002da8:	2100      	movs	r1, #0
 8002daa:	2000      	movs	r0, #0
 8002dac:	f7fe fb47 	bl	800143e <LCD_Clear>
			
			pStr = "Touch Calibrate ......";			
 8002db0:	4b87      	ldr	r3, [pc, #540]	@ (8002fd0 <XPT2046_Touch_Calibrate+0x2cc>)
 8002db2:	66bb      	str	r3, [r7, #104]	@ 0x68
      LCD_DrawString_Color ( ( usScreenWidth - ( strlen ( pStr ) - 7 ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );			
 8002db4:	f8b7 4066 	ldrh.w	r4, [r7, #102]	@ 0x66
 8002db8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002dba:	f7fd fa33 	bl	8000224 <strlen>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	3b07      	subs	r3, #7
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	1ae3      	subs	r3, r4, r3
 8002dc6:	085b      	lsrs	r3, r3, #1
 8002dc8:	b298      	uxth	r0, r3
 8002dca:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002dce:	085b      	lsrs	r3, r3, #1
 8002dd0:	b299      	uxth	r1, r3
 8002dd2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ddc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002dde:	f7fe fc37 	bl	8001650 <LCD_DrawString_Color>
		
			sprintf ( cStr, "%d", i + 1 );
 8002de2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002de6:	1c5a      	adds	r2, r3, #1
 8002de8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002dec:	4979      	ldr	r1, [pc, #484]	@ (8002fd4 <XPT2046_Touch_Calibrate+0x2d0>)
 8002dee:	4618      	mov	r0, r3
 8002df0:	f003 f9c2 	bl	8006178 <siprintf>
			LCD_DrawString_Color ( usScreenWidth >> 1, ( usScreenHeigth >> 1 ) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED );
 8002df4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002df8:	085b      	lsrs	r3, r3, #1
 8002dfa:	b298      	uxth	r0, r3
 8002dfc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002e00:	085b      	lsrs	r3, r3, #1
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	3b10      	subs	r3, #16
 8002e06:	b299      	uxth	r1, r3
 8002e08:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8002e0c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e16:	f7fe fc1b 	bl	8001650 <LCD_DrawString_Color>
		
			XPT2046_DelayUS ( 100000 );		                                                   
 8002e1a:	486f      	ldr	r0, [pc, #444]	@ (8002fd8 <XPT2046_Touch_Calibrate+0x2d4>)
 8002e1c:	f7ff fc06 	bl	800262c <XPT2046_DelayUS>
			
			LCD_DrawCross ( strCrossCoordinate [ i ] .x, strCrossCoordinate [ i ] .y );  
 8002e20:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	3378      	adds	r3, #120	@ 0x78
 8002e28:	443b      	add	r3, r7
 8002e2a:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8002e2e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	3378      	adds	r3, #120	@ 0x78
 8002e36:	443b      	add	r3, r7
 8002e38:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4610      	mov	r0, r2
 8002e40:	f7fe fbe4 	bl	800160c <LCD_DrawCross>

			while ( ! XPT2046_ReadAdc_Smooth_XY ( & strScreenSample [ i ] ) );         
 8002e44:	bf00      	nop
 8002e46:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002e4a:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff fcb2 	bl	80027bc <XPT2046_ReadAdc_Smooth_XY>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0f3      	beq.n	8002e46 <XPT2046_Touch_Calibrate+0x142>
		for ( i = 0; i < 4; i ++ )
 8002e5e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002e62:	3301      	adds	r3, #1
 8002e64:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002e68:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002e6c:	2b03      	cmp	r3, #3
 8002e6e:	d994      	bls.n	8002d9a <XPT2046_Touch_Calibrate+0x96>

		}
		
		
		XPT2046_Calculate_CalibrationFactor ( strCrossCoordinate, strScreenSample, & CalibrationFactor ) ;  	 
 8002e70:	463a      	mov	r2, r7
 8002e72:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8002e76:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fdb4 	bl	80029e8 <XPT2046_Calculate_CalibrationFactor>
		
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 8002e80:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	f04f 0300 	mov.w	r3, #0
 8002e8c:	f7fd fdf6 	bl	8000a7c <__aeabi_dcmpeq>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f040 8155 	bne.w	8003142 <XPT2046_Touch_Calibrate+0x43e>
		
			
		usTest_x = ( ( CalibrationFactor .An * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .Bn * strScreenSample [ 3 ] .y ) + CalibrationFactor .Cn ) / CalibrationFactor .Divider;		
 8002e98:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e9c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fd fb19 	bl	80004d8 <__aeabi_i2d>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4620      	mov	r0, r4
 8002eac:	4629      	mov	r1, r5
 8002eae:	f7fd fb7d 	bl	80005ac <__aeabi_dmul>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4690      	mov	r8, r2
 8002eb8:	4699      	mov	r9, r3
 8002eba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ebe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fd fb08 	bl	80004d8 <__aeabi_i2d>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4620      	mov	r0, r4
 8002ece:	4629      	mov	r1, r5
 8002ed0:	f7fd fb6c 	bl	80005ac <__aeabi_dmul>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	4640      	mov	r0, r8
 8002eda:	4649      	mov	r1, r9
 8002edc:	f7fd f9b0 	bl	8000240 <__adddf3>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002eec:	f7fd f9a8 	bl	8000240 <__adddf3>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	4610      	mov	r0, r2
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002efc:	f7fd fc80 	bl	8000800 <__aeabi_ddiv>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4610      	mov	r0, r2
 8002f06:	4619      	mov	r1, r3
 8002f08:	f7fd fdea 	bl	8000ae0 <__aeabi_d2uiz>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
		usTest_y = ( ( CalibrationFactor .Dn * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .En * strScreenSample [ 3 ] .y ) + CalibrationFactor .Fn ) / CalibrationFactor .Divider;   
 8002f12:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002f16:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7fd fadc 	bl	80004d8 <__aeabi_i2d>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4620      	mov	r0, r4
 8002f26:	4629      	mov	r1, r5
 8002f28:	f7fd fb40 	bl	80005ac <__aeabi_dmul>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	4690      	mov	r8, r2
 8002f32:	4699      	mov	r9, r3
 8002f34:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002f38:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7fd facb 	bl	80004d8 <__aeabi_i2d>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	4620      	mov	r0, r4
 8002f48:	4629      	mov	r1, r5
 8002f4a:	f7fd fb2f 	bl	80005ac <__aeabi_dmul>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	460b      	mov	r3, r1
 8002f52:	4640      	mov	r0, r8
 8002f54:	4649      	mov	r1, r9
 8002f56:	f7fd f973 	bl	8000240 <__adddf3>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4610      	mov	r0, r2
 8002f60:	4619      	mov	r1, r3
 8002f62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f66:	f7fd f96b 	bl	8000240 <__adddf3>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	4610      	mov	r0, r2
 8002f70:	4619      	mov	r1, r3
 8002f72:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002f76:	f7fd fc43 	bl	8000800 <__aeabi_ddiv>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4619      	mov	r1, r3
 8002f82:	f7fd fdad 	bl	8000ae0 <__aeabi_d2uiz>
 8002f86:	4603      	mov	r3, r0
 8002f88:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		
		usGap_x = ( usTest_x > strCrossCoordinate [ 3 ] .x ) ? ( usTest_x - strCrossCoordinate [ 3 ] .x ) : ( strCrossCoordinate [ 3 ] .x - usTest_x );  
 8002f8c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002f90:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d906      	bls.n	8002fa6 <XPT2046_Touch_Calibrate+0x2a2>
 8002f98:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002f9c:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	e005      	b.n	8002fb2 <XPT2046_Touch_Calibrate+0x2ae>
 8002fa6:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002faa:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
		usGap_y = ( usTest_y > strCrossCoordinate [ 3 ] .y ) ? ( usTest_y - strCrossCoordinate [ 3 ] .y ) : ( strCrossCoordinate [ 3 ] .y - usTest_y );  
 8002fb6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002fba:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d90c      	bls.n	8002fdc <XPT2046_Touch_Calibrate+0x2d8>
 8002fc2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002fc6:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	e00b      	b.n	8002fe8 <XPT2046_Touch_Calibrate+0x2e4>
 8002fd0:	08006b48 	.word	0x08006b48
 8002fd4:	08006b60 	.word	0x08006b60
 8002fd8:	000186a0 	.word	0x000186a0
 8002fdc:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8002fe0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
		
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 8002fec:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8002ff0:	2b0a      	cmp	r3, #10
 8002ff2:	f200 80a8 	bhi.w	8003146 <XPT2046_Touch_Calibrate+0x442>
 8002ff6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002ffa:	2b0a      	cmp	r3, #10
 8002ffc:	f200 80a3 	bhi.w	8003146 <XPT2046_Touch_Calibrate+0x442>
		

		strXPT2046_TouchPara .dX_X = ( CalibrationFactor .An * 1.0 ) / CalibrationFactor .Divider;
 8003000:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003004:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003008:	f7fd fbfa 	bl	8000800 <__aeabi_ddiv>
 800300c:	4602      	mov	r2, r0
 800300e:	460b      	mov	r3, r1
 8003010:	4970      	ldr	r1, [pc, #448]	@ (80031d4 <XPT2046_Touch_Calibrate+0x4d0>)
 8003012:	e9c1 2300 	strd	r2, r3, [r1]
		strXPT2046_TouchPara .dX_Y = ( CalibrationFactor .Bn * 1.0 ) / CalibrationFactor .Divider;
 8003016:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800301a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800301e:	f7fd fbef 	bl	8000800 <__aeabi_ddiv>
 8003022:	4602      	mov	r2, r0
 8003024:	460b      	mov	r3, r1
 8003026:	496b      	ldr	r1, [pc, #428]	@ (80031d4 <XPT2046_Touch_Calibrate+0x4d0>)
 8003028:	e9c1 2302 	strd	r2, r3, [r1, #8]
		strXPT2046_TouchPara .dX   = ( CalibrationFactor .Cn * 1.0 ) / CalibrationFactor .Divider;
 800302c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003030:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003034:	f7fd fbe4 	bl	8000800 <__aeabi_ddiv>
 8003038:	4602      	mov	r2, r0
 800303a:	460b      	mov	r3, r1
 800303c:	4965      	ldr	r1, [pc, #404]	@ (80031d4 <XPT2046_Touch_Calibrate+0x4d0>)
 800303e:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		strXPT2046_TouchPara .dY_X = ( CalibrationFactor .Dn * 1.0 ) / CalibrationFactor .Divider;
 8003042:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003046:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800304a:	f7fd fbd9 	bl	8000800 <__aeabi_ddiv>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4960      	ldr	r1, [pc, #384]	@ (80031d4 <XPT2046_Touch_Calibrate+0x4d0>)
 8003054:	e9c1 2306 	strd	r2, r3, [r1, #24]
		strXPT2046_TouchPara .dY_Y = ( CalibrationFactor .En * 1.0 ) / CalibrationFactor .Divider;
 8003058:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800305c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003060:	f7fd fbce 	bl	8000800 <__aeabi_ddiv>
 8003064:	4602      	mov	r2, r0
 8003066:	460b      	mov	r3, r1
 8003068:	495a      	ldr	r1, [pc, #360]	@ (80031d4 <XPT2046_Touch_Calibrate+0x4d0>)
 800306a:	e9c1 2308 	strd	r2, r3, [r1, #32]
		strXPT2046_TouchPara .dY   = ( CalibrationFactor .Fn * 1.0 ) / CalibrationFactor .Divider;
 800306e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003072:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003076:	f7fd fbc3 	bl	8000800 <__aeabi_ddiv>
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	4955      	ldr	r1, [pc, #340]	@ (80031d4 <XPT2046_Touch_Calibrate+0x4d0>)
 8003080:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	

	#endif
	
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );
 8003084:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8003088:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800308c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003090:	9100      	str	r1, [sp, #0]
 8003092:	2100      	movs	r1, #0
 8003094:	2000      	movs	r0, #0
 8003096:	f7fe f9d2 	bl	800143e <LCD_Clear>
	
	pStr = "Calibrate Succed";			
 800309a:	4b4f      	ldr	r3, [pc, #316]	@ (80031d8 <XPT2046_Touch_Calibrate+0x4d4>)
 800309c:	66bb      	str	r3, [r7, #104]	@ 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 800309e:	f8b7 4066 	ldrh.w	r4, [r7, #102]	@ 0x66
 80030a2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80030a4:	f7fd f8be 	bl	8000224 <strlen>
 80030a8:	4603      	mov	r3, r0
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	1ae3      	subs	r3, r4, r3
 80030ae:	085b      	lsrs	r3, r3, #1
 80030b0:	b298      	uxth	r0, r3
 80030b2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80030b6:	085b      	lsrs	r3, r3, #1
 80030b8:	b299      	uxth	r1, r3
 80030ba:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80030c6:	f7fe fac3 	bl	8001650 <LCD_DrawString_Color>

  XPT2046_DelayUS ( 200000 );
 80030ca:	4844      	ldr	r0, [pc, #272]	@ (80031dc <XPT2046_Touch_Calibrate+0x4d8>)
 80030cc:	f7ff faae 	bl	800262c <XPT2046_DelayUS>

	// Draw 4 buttons at the bottom
	LCD_Clear(20, 232, 50, 50, BLUE);    // Button 1
 80030d0:	231f      	movs	r3, #31
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	2332      	movs	r3, #50	@ 0x32
 80030d6:	2232      	movs	r2, #50	@ 0x32
 80030d8:	21e8      	movs	r1, #232	@ 0xe8
 80030da:	2014      	movs	r0, #20
 80030dc:	f7fe f9af 	bl	800143e <LCD_Clear>
	LCD_Clear(75, 232, 50, 50, GREEN);   // Button 2
 80030e0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	2332      	movs	r3, #50	@ 0x32
 80030e8:	2232      	movs	r2, #50	@ 0x32
 80030ea:	21e8      	movs	r1, #232	@ 0xe8
 80030ec:	204b      	movs	r0, #75	@ 0x4b
 80030ee:	f7fe f9a6 	bl	800143e <LCD_Clear>
	LCD_Clear(130, 232, 50, 50, YELLOW); // Button 3
 80030f2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	2332      	movs	r3, #50	@ 0x32
 80030fa:	2232      	movs	r2, #50	@ 0x32
 80030fc:	21e8      	movs	r1, #232	@ 0xe8
 80030fe:	2082      	movs	r0, #130	@ 0x82
 8003100:	f7fe f99d 	bl	800143e <LCD_Clear>
	LCD_Clear(185, 232, 50, 50, RED);    // Button 4 (reset)
 8003104:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	2332      	movs	r3, #50	@ 0x32
 800310c:	2232      	movs	r2, #50	@ 0x32
 800310e:	21e8      	movs	r1, #232	@ 0xe8
 8003110:	20b9      	movs	r0, #185	@ 0xb9
 8003112:	f7fe f994 	bl	800143e <LCD_Clear>

	// Optionally, add labels
	LCD_DrawString(35, 255, "B1");
 8003116:	4a32      	ldr	r2, [pc, #200]	@ (80031e0 <XPT2046_Touch_Calibrate+0x4dc>)
 8003118:	21ff      	movs	r1, #255	@ 0xff
 800311a:	2023      	movs	r0, #35	@ 0x23
 800311c:	f7fe f9f8 	bl	8001510 <LCD_DrawString>
	LCD_DrawString(90, 255, "B2");
 8003120:	4a30      	ldr	r2, [pc, #192]	@ (80031e4 <XPT2046_Touch_Calibrate+0x4e0>)
 8003122:	21ff      	movs	r1, #255	@ 0xff
 8003124:	205a      	movs	r0, #90	@ 0x5a
 8003126:	f7fe f9f3 	bl	8001510 <LCD_DrawString>
	LCD_DrawString(145, 255, "B3");
 800312a:	4a2f      	ldr	r2, [pc, #188]	@ (80031e8 <XPT2046_Touch_Calibrate+0x4e4>)
 800312c:	21ff      	movs	r1, #255	@ 0xff
 800312e:	2091      	movs	r0, #145	@ 0x91
 8003130:	f7fe f9ee 	bl	8001510 <LCD_DrawString>
	LCD_DrawString(200, 255, "RST");
 8003134:	4a2d      	ldr	r2, [pc, #180]	@ (80031ec <XPT2046_Touch_Calibrate+0x4e8>)
 8003136:	21ff      	movs	r1, #255	@ 0xff
 8003138:	20c8      	movs	r0, #200	@ 0xc8
 800313a:	f7fe f9e9 	bl	8001510 <LCD_DrawString>

	return 1;    
 800313e:	2301      	movs	r3, #1
 8003140:	e043      	b.n	80031ca <XPT2046_Touch_Calibrate+0x4c6>
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 8003142:	bf00      	nop
 8003144:	e000      	b.n	8003148 <XPT2046_Touch_Calibrate+0x444>
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 8003146:	bf00      	nop
	

	Failure:
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND ); 
 8003148:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800314c:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8003150:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003154:	9100      	str	r1, [sp, #0]
 8003156:	2100      	movs	r1, #0
 8003158:	2000      	movs	r0, #0
 800315a:	f7fe f970 	bl	800143e <LCD_Clear>
	
	pStr = "Calibrate fail";			
 800315e:	4b24      	ldr	r3, [pc, #144]	@ (80031f0 <XPT2046_Touch_Calibrate+0x4ec>)
 8003160:	66bb      	str	r3, [r7, #104]	@ 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 8003162:	f8b7 4066 	ldrh.w	r4, [r7, #102]	@ 0x66
 8003166:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8003168:	f7fd f85c 	bl	8000224 <strlen>
 800316c:	4603      	mov	r3, r0
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	1ae3      	subs	r3, r4, r3
 8003172:	085b      	lsrs	r3, r3, #1
 8003174:	b298      	uxth	r0, r3
 8003176:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800317a:	085b      	lsrs	r3, r3, #1
 800317c:	b299      	uxth	r1, r3
 800317e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003188:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800318a:	f7fe fa61 	bl	8001650 <LCD_DrawString_Color>

	pStr = "try again";			
 800318e:	4b19      	ldr	r3, [pc, #100]	@ (80031f4 <XPT2046_Touch_Calibrate+0x4f0>)
 8003190:	66bb      	str	r3, [r7, #104]	@ 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, ( usScreenHeigth >> 1 ) + HEIGHT_EN_CHAR, pStr, BACKGROUND, RED );				
 8003192:	f8b7 4066 	ldrh.w	r4, [r7, #102]	@ 0x66
 8003196:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8003198:	f7fd f844 	bl	8000224 <strlen>
 800319c:	4603      	mov	r3, r0
 800319e:	00db      	lsls	r3, r3, #3
 80031a0:	1ae3      	subs	r3, r4, r3
 80031a2:	085b      	lsrs	r3, r3, #1
 80031a4:	b298      	uxth	r0, r3
 80031a6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80031aa:	085b      	lsrs	r3, r3, #1
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	3310      	adds	r3, #16
 80031b0:	b299      	uxth	r1, r3
 80031b2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80031bc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80031be:	f7fe fa47 	bl	8001650 <LCD_DrawString_Color>

	XPT2046_DelayUS ( 1000000 );		
 80031c2:	480d      	ldr	r0, [pc, #52]	@ (80031f8 <XPT2046_Touch_Calibrate+0x4f4>)
 80031c4:	f7ff fa32 	bl	800262c <XPT2046_DelayUS>
	
	return 0; 
 80031c8:	2300      	movs	r3, #0
		
		
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3778      	adds	r7, #120	@ 0x78
 80031ce:	46bd      	mov	sp, r7
 80031d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80031d4:	20000008 	.word	0x20000008
 80031d8:	08006b64 	.word	0x08006b64
 80031dc:	00030d40 	.word	0x00030d40
 80031e0:	08006b78 	.word	0x08006b78
 80031e4:	08006b7c 	.word	0x08006b7c
 80031e8:	08006b80 	.word	0x08006b80
 80031ec:	08006b84 	.word	0x08006b84
 80031f0:	08006b88 	.word	0x08006b88
 80031f4:	08006b98 	.word	0x08006b98
 80031f8:	000f4240 	.word	0x000f4240

080031fc <XPT2046_Get_TouchedPoint>:

   

uint8_t XPT2046_Get_TouchedPoint ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_TouchPara * pTouchPara )
{
 80031fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003200:	b084      	sub	sp, #16
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;           
 8003208:	2301      	movs	r3, #1
 800320a:	73fb      	strb	r3, [r7, #15]
	
	strType_XPT2046_Coordinate strScreenCoordinate; 
	

  if ( XPT2046_ReadAdc_Smooth_XY ( & strScreenCoordinate ) )
 800320c:	f107 0308 	add.w	r3, r7, #8
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff fad3 	bl	80027bc <XPT2046_ReadAdc_Smooth_XY>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d06e      	beq.n	80032fa <XPT2046_Get_TouchedPoint+0xfe>
  {    
		pDisplayCoordinate ->x = ( ( pTouchPara ->dX_X * strScreenCoordinate .x ) + ( pTouchPara ->dX_Y * strScreenCoordinate .y ) + pTouchPara ->dX );        
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003222:	893b      	ldrh	r3, [r7, #8]
 8003224:	4618      	mov	r0, r3
 8003226:	f7fd f957 	bl	80004d8 <__aeabi_i2d>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	4620      	mov	r0, r4
 8003230:	4629      	mov	r1, r5
 8003232:	f7fd f9bb 	bl	80005ac <__aeabi_dmul>
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	4690      	mov	r8, r2
 800323c:	4699      	mov	r9, r3
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8003244:	897b      	ldrh	r3, [r7, #10]
 8003246:	4618      	mov	r0, r3
 8003248:	f7fd f946 	bl	80004d8 <__aeabi_i2d>
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	4620      	mov	r0, r4
 8003252:	4629      	mov	r1, r5
 8003254:	f7fd f9aa 	bl	80005ac <__aeabi_dmul>
 8003258:	4602      	mov	r2, r0
 800325a:	460b      	mov	r3, r1
 800325c:	4640      	mov	r0, r8
 800325e:	4649      	mov	r1, r9
 8003260:	f7fc ffee 	bl	8000240 <__adddf3>
 8003264:	4602      	mov	r2, r0
 8003266:	460b      	mov	r3, r1
 8003268:	4610      	mov	r0, r2
 800326a:	4619      	mov	r1, r3
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003272:	f7fc ffe5 	bl	8000240 <__adddf3>
 8003276:	4602      	mov	r2, r0
 8003278:	460b      	mov	r3, r1
 800327a:	4610      	mov	r0, r2
 800327c:	4619      	mov	r1, r3
 800327e:	f7fd fc2f 	bl	8000ae0 <__aeabi_d2uiz>
 8003282:	4603      	mov	r3, r0
 8003284:	b29a      	uxth	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate ->y = ( ( pTouchPara ->dY_X * strScreenCoordinate .x ) + ( pTouchPara ->dY_Y * strScreenCoordinate .y ) + pTouchPara ->dY );
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003290:	893b      	ldrh	r3, [r7, #8]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd f920 	bl	80004d8 <__aeabi_i2d>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4620      	mov	r0, r4
 800329e:	4629      	mov	r1, r5
 80032a0:	f7fd f984 	bl	80005ac <__aeabi_dmul>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4690      	mov	r8, r2
 80032aa:	4699      	mov	r9, r3
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80032b2:	897b      	ldrh	r3, [r7, #10]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7fd f90f 	bl	80004d8 <__aeabi_i2d>
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	4620      	mov	r0, r4
 80032c0:	4629      	mov	r1, r5
 80032c2:	f7fd f973 	bl	80005ac <__aeabi_dmul>
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4640      	mov	r0, r8
 80032cc:	4649      	mov	r1, r9
 80032ce:	f7fc ffb7 	bl	8000240 <__adddf3>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4610      	mov	r0, r2
 80032d8:	4619      	mov	r1, r3
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80032e0:	f7fc ffae 	bl	8000240 <__adddf3>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	4610      	mov	r0, r2
 80032ea:	4619      	mov	r1, r3
 80032ec:	f7fd fbf8 	bl	8000ae0 <__aeabi_d2uiz>
 80032f0:	4603      	mov	r3, r0
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	805a      	strh	r2, [r3, #2]
 80032f8:	e001      	b.n	80032fe <XPT2046_Get_TouchedPoint+0x102>

  }
	 
	else ucRet = 0;            
 80032fa:	2300      	movs	r3, #0
 80032fc:	73fb      	strb	r3, [r7, #15]
	
	return ucRet;
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
	
	
} 
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

0800330c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800330c:	f7ff f988 	bl	8002620 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003310:	480b      	ldr	r0, [pc, #44]	@ (8003340 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003312:	490c      	ldr	r1, [pc, #48]	@ (8003344 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003314:	4a0c      	ldr	r2, [pc, #48]	@ (8003348 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003316:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003318:	e002      	b.n	8003320 <LoopCopyDataInit>

0800331a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800331a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800331c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800331e:	3304      	adds	r3, #4

08003320 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003320:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003322:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003324:	d3f9      	bcc.n	800331a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003326:	4a09      	ldr	r2, [pc, #36]	@ (800334c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003328:	4c09      	ldr	r4, [pc, #36]	@ (8003350 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800332a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800332c:	e001      	b.n	8003332 <LoopFillZerobss>

0800332e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800332e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003330:	3204      	adds	r2, #4

08003332 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003332:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003334:	d3fb      	bcc.n	800332e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003336:	f002 ff4d 	bl	80061d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800333a:	f7fe fa27 	bl	800178c <main>
  bx lr
 800333e:	4770      	bx	lr
  ldr r0, =_sdata
 8003340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003344:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8003348:	08007218 	.word	0x08007218
  ldr r2, =_sbss
 800334c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003350:	2000036c 	.word	0x2000036c

08003354 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003354:	e7fe      	b.n	8003354 <ADC1_2_IRQHandler>
	...

08003358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800335c:	4b08      	ldr	r3, [pc, #32]	@ (8003380 <HAL_Init+0x28>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a07      	ldr	r2, [pc, #28]	@ (8003380 <HAL_Init+0x28>)
 8003362:	f043 0310 	orr.w	r3, r3, #16
 8003366:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003368:	2003      	movs	r0, #3
 800336a:	f000 fe33 	bl	8003fd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800336e:	2000      	movs	r0, #0
 8003370:	f000 f808 	bl	8003384 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003374:	f7fe ff46 	bl	8002204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	40022000 	.word	0x40022000

08003384 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800338c:	4b12      	ldr	r3, [pc, #72]	@ (80033d8 <HAL_InitTick+0x54>)
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	4b12      	ldr	r3, [pc, #72]	@ (80033dc <HAL_InitTick+0x58>)
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	4619      	mov	r1, r3
 8003396:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800339a:	fbb3 f3f1 	udiv	r3, r3, r1
 800339e:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fe4b 	bl	800403e <HAL_SYSTICK_Config>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e00e      	b.n	80033d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b0f      	cmp	r3, #15
 80033b6:	d80a      	bhi.n	80033ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033b8:	2200      	movs	r2, #0
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033c0:	f000 fe13 	bl	8003fea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033c4:	4a06      	ldr	r2, [pc, #24]	@ (80033e0 <HAL_InitTick+0x5c>)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	e000      	b.n	80033d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3708      	adds	r7, #8
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	20000000 	.word	0x20000000
 80033dc:	2000003c 	.word	0x2000003c
 80033e0:	20000038 	.word	0x20000038

080033e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033e8:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <HAL_IncTick+0x1c>)
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <HAL_IncTick+0x20>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4413      	add	r3, r2
 80033f4:	4a03      	ldr	r2, [pc, #12]	@ (8003404 <HAL_IncTick+0x20>)
 80033f6:	6013      	str	r3, [r2, #0]
}
 80033f8:	bf00      	nop
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr
 8003400:	2000003c 	.word	0x2000003c
 8003404:	20000220 	.word	0x20000220

08003408 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  return uwTick;
 800340c:	4b02      	ldr	r3, [pc, #8]	@ (8003418 <HAL_GetTick+0x10>)
 800340e:	681b      	ldr	r3, [r3, #0]
}
 8003410:	4618      	mov	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr
 8003418:	20000220 	.word	0x20000220

0800341c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003424:	f7ff fff0 	bl	8003408 <HAL_GetTick>
 8003428:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003434:	d005      	beq.n	8003442 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003436:	4b0a      	ldr	r3, [pc, #40]	@ (8003460 <HAL_Delay+0x44>)
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	4413      	add	r3, r2
 8003440:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003442:	bf00      	nop
 8003444:	f7ff ffe0 	bl	8003408 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	429a      	cmp	r2, r3
 8003452:	d8f7      	bhi.n	8003444 <HAL_Delay+0x28>
  {
  }
}
 8003454:	bf00      	nop
 8003456:	bf00      	nop
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	2000003c 	.word	0x2000003c

08003464 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003474:	2300      	movs	r3, #0
 8003476:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e0ce      	b.n	8003624 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003490:	2b00      	cmp	r3, #0
 8003492:	d109      	bne.n	80034a8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7fe fee0 	bl	8002268 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 fbd7 	bl	8003c5c <ADC_ConversionStop_Disable>
 80034ae:	4603      	mov	r3, r0
 80034b0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	f003 0310 	and.w	r3, r3, #16
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f040 80a9 	bne.w	8003612 <HAL_ADC_Init+0x1ae>
 80034c0:	7dfb      	ldrb	r3, [r7, #23]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f040 80a5 	bne.w	8003612 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80034d0:	f023 0302 	bic.w	r3, r3, #2
 80034d4:	f043 0202 	orr.w	r2, r3, #2
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4951      	ldr	r1, [pc, #324]	@ (800362c <HAL_ADC_Init+0x1c8>)
 80034e6:	428b      	cmp	r3, r1
 80034e8:	d10a      	bne.n	8003500 <HAL_ADC_Init+0x9c>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80034f2:	d002      	beq.n	80034fa <HAL_ADC_Init+0x96>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	69db      	ldr	r3, [r3, #28]
 80034f8:	e004      	b.n	8003504 <HAL_ADC_Init+0xa0>
 80034fa:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80034fe:	e001      	b.n	8003504 <HAL_ADC_Init+0xa0>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003504:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	7b1b      	ldrb	r3, [r3, #12]
 800350a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800350c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	4313      	orrs	r3, r2
 8003512:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800351c:	d003      	beq.n	8003526 <HAL_ADC_Init+0xc2>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d102      	bne.n	800352c <HAL_ADC_Init+0xc8>
 8003526:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800352a:	e000      	b.n	800352e <HAL_ADC_Init+0xca>
 800352c:	2300      	movs	r3, #0
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	7d1b      	ldrb	r3, [r3, #20]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d119      	bne.n	8003570 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	7b1b      	ldrb	r3, [r3, #12]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d109      	bne.n	8003558 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	3b01      	subs	r3, #1
 800354a:	035a      	lsls	r2, r3, #13
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	4313      	orrs	r3, r2
 8003550:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003554:	613b      	str	r3, [r7, #16]
 8003556:	e00b      	b.n	8003570 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355c:	f043 0220 	orr.w	r2, r3, #32
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	f043 0201 	orr.w	r2, r3, #1
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	430a      	orrs	r2, r1
 8003582:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	4b29      	ldr	r3, [pc, #164]	@ (8003630 <HAL_ADC_Init+0x1cc>)
 800358c:	4013      	ands	r3, r2
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6812      	ldr	r2, [r2, #0]
 8003592:	68b9      	ldr	r1, [r7, #8]
 8003594:	430b      	orrs	r3, r1
 8003596:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035a0:	d003      	beq.n	80035aa <HAL_ADC_Init+0x146>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d104      	bne.n	80035b4 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	051b      	lsls	r3, r3, #20
 80035b2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ba:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689a      	ldr	r2, [r3, #8]
 80035ce:	4b19      	ldr	r3, [pc, #100]	@ (8003634 <HAL_ADC_Init+0x1d0>)
 80035d0:	4013      	ands	r3, r2
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d10b      	bne.n	80035f0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e2:	f023 0303 	bic.w	r3, r3, #3
 80035e6:	f043 0201 	orr.w	r2, r3, #1
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80035ee:	e018      	b.n	8003622 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f4:	f023 0312 	bic.w	r3, r3, #18
 80035f8:	f043 0210 	orr.w	r2, r3, #16
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003604:	f043 0201 	orr.w	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003610:	e007      	b.n	8003622 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003616:	f043 0210 	orr.w	r2, r3, #16
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003622:	7dfb      	ldrb	r3, [r7, #23]
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40013c00 	.word	0x40013c00
 8003630:	ffe1f7fd 	.word	0xffe1f7fd
 8003634:	ff1f0efe 	.word	0xff1f0efe

08003638 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003640:	2300      	movs	r3, #0
 8003642:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800364a:	2b01      	cmp	r3, #1
 800364c:	d101      	bne.n	8003652 <HAL_ADC_Start+0x1a>
 800364e:	2302      	movs	r3, #2
 8003650:	e098      	b.n	8003784 <HAL_ADC_Start+0x14c>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 faa4 	bl	8003ba8 <ADC_Enable>
 8003660:	4603      	mov	r3, r0
 8003662:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003664:	7bfb      	ldrb	r3, [r7, #15]
 8003666:	2b00      	cmp	r3, #0
 8003668:	f040 8087 	bne.w	800377a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003670:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003674:	f023 0301 	bic.w	r3, r3, #1
 8003678:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a41      	ldr	r2, [pc, #260]	@ (800378c <HAL_ADC_Start+0x154>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d105      	bne.n	8003696 <HAL_ADC_Start+0x5e>
 800368a:	4b41      	ldr	r3, [pc, #260]	@ (8003790 <HAL_ADC_Start+0x158>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d115      	bne.n	80036c2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d026      	beq.n	80036fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036c0:	e01d      	b.n	80036fe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a2f      	ldr	r2, [pc, #188]	@ (8003790 <HAL_ADC_Start+0x158>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d004      	beq.n	80036e2 <HAL_ADC_Start+0xaa>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a2b      	ldr	r2, [pc, #172]	@ (800378c <HAL_ADC_Start+0x154>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d10d      	bne.n	80036fe <HAL_ADC_Start+0xc6>
 80036e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003790 <HAL_ADC_Start+0x158>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d007      	beq.n	80036fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036f6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003702:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d006      	beq.n	8003718 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800370e:	f023 0206 	bic.w	r2, r3, #6
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003716:	e002      	b.n	800371e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f06f 0202 	mvn.w	r2, #2
 800372e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800373a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800373e:	d113      	bne.n	8003768 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003744:	4a11      	ldr	r2, [pc, #68]	@ (800378c <HAL_ADC_Start+0x154>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d105      	bne.n	8003756 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800374a:	4b11      	ldr	r3, [pc, #68]	@ (8003790 <HAL_ADC_Start+0x158>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003752:	2b00      	cmp	r3, #0
 8003754:	d108      	bne.n	8003768 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003764:	609a      	str	r2, [r3, #8]
 8003766:	e00c      	b.n	8003782 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003776:	609a      	str	r2, [r3, #8]
 8003778:	e003      	b.n	8003782 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003782:	7bfb      	ldrb	r3, [r7, #15]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40012800 	.word	0x40012800
 8003790:	40012400 	.word	0x40012400

08003794 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003794:	b590      	push	{r4, r7, lr}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80037aa:	f7ff fe2d 	bl	8003408 <HAL_GetTick>
 80037ae:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00b      	beq.n	80037d6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c2:	f043 0220 	orr.w	r2, r3, #32
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e0d3      	b.n	800397e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d131      	bne.n	8003848 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d12a      	bne.n	8003848 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80037f2:	e021      	b.n	8003838 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037fa:	d01d      	beq.n	8003838 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d007      	beq.n	8003812 <HAL_ADC_PollForConversion+0x7e>
 8003802:	f7ff fe01 	bl	8003408 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	429a      	cmp	r2, r3
 8003810:	d212      	bcs.n	8003838 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d10b      	bne.n	8003838 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003824:	f043 0204 	orr.w	r2, r3, #4
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e0a2      	b.n	800397e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0d6      	beq.n	80037f4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003846:	e070      	b.n	800392a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003848:	4b4f      	ldr	r3, [pc, #316]	@ (8003988 <HAL_ADC_PollForConversion+0x1f4>)
 800384a:	681c      	ldr	r4, [r3, #0]
 800384c:	2002      	movs	r0, #2
 800384e:	f001 fbf1 	bl	8005034 <HAL_RCCEx_GetPeriphCLKFreq>
 8003852:	4603      	mov	r3, r0
 8003854:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6919      	ldr	r1, [r3, #16]
 800385e:	4b4b      	ldr	r3, [pc, #300]	@ (800398c <HAL_ADC_PollForConversion+0x1f8>)
 8003860:	400b      	ands	r3, r1
 8003862:	2b00      	cmp	r3, #0
 8003864:	d118      	bne.n	8003898 <HAL_ADC_PollForConversion+0x104>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68d9      	ldr	r1, [r3, #12]
 800386c:	4b48      	ldr	r3, [pc, #288]	@ (8003990 <HAL_ADC_PollForConversion+0x1fc>)
 800386e:	400b      	ands	r3, r1
 8003870:	2b00      	cmp	r3, #0
 8003872:	d111      	bne.n	8003898 <HAL_ADC_PollForConversion+0x104>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6919      	ldr	r1, [r3, #16]
 800387a:	4b46      	ldr	r3, [pc, #280]	@ (8003994 <HAL_ADC_PollForConversion+0x200>)
 800387c:	400b      	ands	r3, r1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d108      	bne.n	8003894 <HAL_ADC_PollForConversion+0x100>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68d9      	ldr	r1, [r3, #12]
 8003888:	4b43      	ldr	r3, [pc, #268]	@ (8003998 <HAL_ADC_PollForConversion+0x204>)
 800388a:	400b      	ands	r3, r1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d101      	bne.n	8003894 <HAL_ADC_PollForConversion+0x100>
 8003890:	2314      	movs	r3, #20
 8003892:	e020      	b.n	80038d6 <HAL_ADC_PollForConversion+0x142>
 8003894:	2329      	movs	r3, #41	@ 0x29
 8003896:	e01e      	b.n	80038d6 <HAL_ADC_PollForConversion+0x142>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6919      	ldr	r1, [r3, #16]
 800389e:	4b3d      	ldr	r3, [pc, #244]	@ (8003994 <HAL_ADC_PollForConversion+0x200>)
 80038a0:	400b      	ands	r3, r1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d106      	bne.n	80038b4 <HAL_ADC_PollForConversion+0x120>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68d9      	ldr	r1, [r3, #12]
 80038ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003998 <HAL_ADC_PollForConversion+0x204>)
 80038ae:	400b      	ands	r3, r1
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00d      	beq.n	80038d0 <HAL_ADC_PollForConversion+0x13c>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6919      	ldr	r1, [r3, #16]
 80038ba:	4b38      	ldr	r3, [pc, #224]	@ (800399c <HAL_ADC_PollForConversion+0x208>)
 80038bc:	400b      	ands	r3, r1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d108      	bne.n	80038d4 <HAL_ADC_PollForConversion+0x140>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68d9      	ldr	r1, [r3, #12]
 80038c8:	4b34      	ldr	r3, [pc, #208]	@ (800399c <HAL_ADC_PollForConversion+0x208>)
 80038ca:	400b      	ands	r3, r1
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d101      	bne.n	80038d4 <HAL_ADC_PollForConversion+0x140>
 80038d0:	2354      	movs	r3, #84	@ 0x54
 80038d2:	e000      	b.n	80038d6 <HAL_ADC_PollForConversion+0x142>
 80038d4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80038d6:	fb02 f303 	mul.w	r3, r2, r3
 80038da:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80038dc:	e021      	b.n	8003922 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038e4:	d01a      	beq.n	800391c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d007      	beq.n	80038fc <HAL_ADC_PollForConversion+0x168>
 80038ec:	f7ff fd8c 	bl	8003408 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d20f      	bcs.n	800391c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	429a      	cmp	r2, r3
 8003902:	d90b      	bls.n	800391c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003908:	f043 0204 	orr.w	r2, r3, #4
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e030      	b.n	800397e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	3301      	adds	r3, #1
 8003920:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	429a      	cmp	r2, r3
 8003928:	d8d9      	bhi.n	80038de <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f06f 0212 	mvn.w	r2, #18
 8003932:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003938:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800394a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800394e:	d115      	bne.n	800397c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003954:	2b00      	cmp	r3, #0
 8003956:	d111      	bne.n	800397c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800395c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003968:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d105      	bne.n	800397c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003974:	f043 0201 	orr.w	r2, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	371c      	adds	r7, #28
 8003982:	46bd      	mov	sp, r7
 8003984:	bd90      	pop	{r4, r7, pc}
 8003986:	bf00      	nop
 8003988:	20000000 	.word	0x20000000
 800398c:	24924924 	.word	0x24924924
 8003990:	00924924 	.word	0x00924924
 8003994:	12492492 	.word	0x12492492
 8003998:	00492492 	.word	0x00492492
 800399c:	00249249 	.word	0x00249249

080039a0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bc80      	pop	{r7}
 80039b6:	4770      	bx	lr

080039b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80039c6:	2300      	movs	r3, #0
 80039c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_ADC_ConfigChannel+0x20>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e0dc      	b.n	8003b92 <HAL_ADC_ConfigChannel+0x1da>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2b06      	cmp	r3, #6
 80039e6:	d81c      	bhi.n	8003a22 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	3b05      	subs	r3, #5
 80039fa:	221f      	movs	r2, #31
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	43db      	mvns	r3, r3
 8003a02:	4019      	ands	r1, r3
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	6818      	ldr	r0, [r3, #0]
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	3b05      	subs	r3, #5
 8003a14:	fa00 f203 	lsl.w	r2, r0, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a20:	e03c      	b.n	8003a9c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b0c      	cmp	r3, #12
 8003a28:	d81c      	bhi.n	8003a64 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	3b23      	subs	r3, #35	@ 0x23
 8003a3c:	221f      	movs	r2, #31
 8003a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a42:	43db      	mvns	r3, r3
 8003a44:	4019      	ands	r1, r3
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	6818      	ldr	r0, [r3, #0]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4413      	add	r3, r2
 8003a54:	3b23      	subs	r3, #35	@ 0x23
 8003a56:	fa00 f203 	lsl.w	r2, r0, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a62:	e01b      	b.n	8003a9c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	4413      	add	r3, r2
 8003a74:	3b41      	subs	r3, #65	@ 0x41
 8003a76:	221f      	movs	r2, #31
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	4019      	ands	r1, r3
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	6818      	ldr	r0, [r3, #0]
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4413      	add	r3, r2
 8003a8e:	3b41      	subs	r3, #65	@ 0x41
 8003a90:	fa00 f203 	lsl.w	r2, r0, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b09      	cmp	r3, #9
 8003aa2:	d91c      	bls.n	8003ade <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68d9      	ldr	r1, [r3, #12]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	4413      	add	r3, r2
 8003ab4:	3b1e      	subs	r3, #30
 8003ab6:	2207      	movs	r2, #7
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43db      	mvns	r3, r3
 8003abe:	4019      	ands	r1, r3
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	6898      	ldr	r0, [r3, #8]
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	4413      	add	r3, r2
 8003ace:	3b1e      	subs	r3, #30
 8003ad0:	fa00 f203 	lsl.w	r2, r0, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	60da      	str	r2, [r3, #12]
 8003adc:	e019      	b.n	8003b12 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6919      	ldr	r1, [r3, #16]
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	4413      	add	r3, r2
 8003aee:	2207      	movs	r2, #7
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	4019      	ands	r1, r3
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	6898      	ldr	r0, [r3, #8]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	4613      	mov	r3, r2
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	4413      	add	r3, r2
 8003b06:	fa00 f203 	lsl.w	r2, r0, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b10      	cmp	r3, #16
 8003b18:	d003      	beq.n	8003b22 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b1e:	2b11      	cmp	r3, #17
 8003b20:	d132      	bne.n	8003b88 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a1d      	ldr	r2, [pc, #116]	@ (8003b9c <HAL_ADC_ConfigChannel+0x1e4>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d125      	bne.n	8003b78 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d126      	bne.n	8003b88 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003b48:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2b10      	cmp	r3, #16
 8003b50:	d11a      	bne.n	8003b88 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003b52:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a13      	ldr	r2, [pc, #76]	@ (8003ba4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003b58:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5c:	0c9a      	lsrs	r2, r3, #18
 8003b5e:	4613      	mov	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	4413      	add	r3, r2
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003b68:	e002      	b.n	8003b70 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f9      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x1b2>
 8003b76:	e007      	b.n	8003b88 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b7c:	f043 0220 	orr.w	r2, r3, #32
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3714      	adds	r7, #20
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr
 8003b9c:	40012400 	.word	0x40012400
 8003ba0:	20000000 	.word	0x20000000
 8003ba4:	431bde83 	.word	0x431bde83

08003ba8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d040      	beq.n	8003c48 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f042 0201 	orr.w	r2, r2, #1
 8003bd4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8003c54 <ADC_Enable+0xac>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a1f      	ldr	r2, [pc, #124]	@ (8003c58 <ADC_Enable+0xb0>)
 8003bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8003be0:	0c9b      	lsrs	r3, r3, #18
 8003be2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003be4:	e002      	b.n	8003bec <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	3b01      	subs	r3, #1
 8003bea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f9      	bne.n	8003be6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003bf2:	f7ff fc09 	bl	8003408 <HAL_GetTick>
 8003bf6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003bf8:	e01f      	b.n	8003c3a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bfa:	f7ff fc05 	bl	8003408 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d918      	bls.n	8003c3a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d011      	beq.n	8003c3a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1a:	f043 0210 	orr.w	r2, r3, #16
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c26:	f043 0201 	orr.w	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e007      	b.n	8003c4a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d1d8      	bne.n	8003bfa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000000 	.word	0x20000000
 8003c58:	431bde83 	.word	0x431bde83

08003c5c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d12e      	bne.n	8003cd4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0201 	bic.w	r2, r2, #1
 8003c84:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c86:	f7ff fbbf 	bl	8003408 <HAL_GetTick>
 8003c8a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003c8c:	e01b      	b.n	8003cc6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c8e:	f7ff fbbb 	bl	8003408 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d914      	bls.n	8003cc6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d10d      	bne.n	8003cc6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cae:	f043 0210 	orr.w	r2, r3, #16
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cba:	f043 0201 	orr.w	r2, r3, #1
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e007      	b.n	8003cd6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d0dc      	beq.n	8003c8e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003ce0:	b590      	push	{r4, r7, lr}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003cec:	2300      	movs	r3, #0
 8003cee:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d101      	bne.n	8003cfe <HAL_ADCEx_Calibration_Start+0x1e>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e097      	b.n	8003e2e <HAL_ADCEx_Calibration_Start+0x14e>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff ffa8 	bl	8003c5c <ADC_ConversionStop_Disable>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f7ff ff49 	bl	8003ba8 <ADC_Enable>
 8003d16:	4603      	mov	r3, r0
 8003d18:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003d1a:	7dfb      	ldrb	r3, [r7, #23]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f040 8081 	bne.w	8003e24 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d2a:	f023 0302 	bic.w	r3, r3, #2
 8003d2e:	f043 0202 	orr.w	r2, r3, #2
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003d36:	4b40      	ldr	r3, [pc, #256]	@ (8003e38 <HAL_ADCEx_Calibration_Start+0x158>)
 8003d38:	681c      	ldr	r4, [r3, #0]
 8003d3a:	2002      	movs	r0, #2
 8003d3c:	f001 f97a 	bl	8005034 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d40:	4603      	mov	r3, r0
 8003d42:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003d46:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003d48:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003d4a:	e002      	b.n	8003d52 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1f9      	bne.n	8003d4c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689a      	ldr	r2, [r3, #8]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0208 	orr.w	r2, r2, #8
 8003d66:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003d68:	f7ff fb4e 	bl	8003408 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003d6e:	e01b      	b.n	8003da8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003d70:	f7ff fb4a 	bl	8003408 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b0a      	cmp	r3, #10
 8003d7c:	d914      	bls.n	8003da8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00d      	beq.n	8003da8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d90:	f023 0312 	bic.w	r3, r3, #18
 8003d94:	f043 0210 	orr.w	r2, r3, #16
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e042      	b.n	8003e2e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 0308 	and.w	r3, r3, #8
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1dc      	bne.n	8003d70 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 0204 	orr.w	r2, r2, #4
 8003dc4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003dc6:	f7ff fb1f 	bl	8003408 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003dcc:	e01b      	b.n	8003e06 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003dce:	f7ff fb1b 	bl	8003408 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b0a      	cmp	r3, #10
 8003dda:	d914      	bls.n	8003e06 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 0304 	and.w	r3, r3, #4
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00d      	beq.n	8003e06 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dee:	f023 0312 	bic.w	r3, r3, #18
 8003df2:	f043 0210 	orr.w	r2, r3, #16
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e013      	b.n	8003e2e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f003 0304 	and.w	r3, r3, #4
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1dc      	bne.n	8003dce <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e18:	f023 0303 	bic.w	r3, r3, #3
 8003e1c:	f043 0201 	orr.w	r2, r3, #1
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	371c      	adds	r7, #28
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd90      	pop	{r4, r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000000 	.word	0x20000000

08003e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f003 0307 	and.w	r3, r3, #7
 8003e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e80 <__NVIC_SetPriorityGrouping+0x44>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e58:	4013      	ands	r3, r2
 8003e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e6e:	4a04      	ldr	r2, [pc, #16]	@ (8003e80 <__NVIC_SetPriorityGrouping+0x44>)
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	60d3      	str	r3, [r2, #12]
}
 8003e74:	bf00      	nop
 8003e76:	3714      	adds	r7, #20
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	e000ed00 	.word	0xe000ed00

08003e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e88:	4b04      	ldr	r3, [pc, #16]	@ (8003e9c <__NVIC_GetPriorityGrouping+0x18>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	0a1b      	lsrs	r3, r3, #8
 8003e8e:	f003 0307 	and.w	r3, r3, #7
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bc80      	pop	{r7}
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	db0b      	blt.n	8003eca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eb2:	79fb      	ldrb	r3, [r7, #7]
 8003eb4:	f003 021f 	and.w	r2, r3, #31
 8003eb8:	4906      	ldr	r1, [pc, #24]	@ (8003ed4 <__NVIC_EnableIRQ+0x34>)
 8003eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ebe:	095b      	lsrs	r3, r3, #5
 8003ec0:	2001      	movs	r0, #1
 8003ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr
 8003ed4:	e000e100 	.word	0xe000e100

08003ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	4603      	mov	r3, r0
 8003ee0:	6039      	str	r1, [r7, #0]
 8003ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	db0a      	blt.n	8003f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	b2da      	uxtb	r2, r3
 8003ef0:	490c      	ldr	r1, [pc, #48]	@ (8003f24 <__NVIC_SetPriority+0x4c>)
 8003ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef6:	0112      	lsls	r2, r2, #4
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	440b      	add	r3, r1
 8003efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f00:	e00a      	b.n	8003f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	4908      	ldr	r1, [pc, #32]	@ (8003f28 <__NVIC_SetPriority+0x50>)
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	f003 030f 	and.w	r3, r3, #15
 8003f0e:	3b04      	subs	r3, #4
 8003f10:	0112      	lsls	r2, r2, #4
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	440b      	add	r3, r1
 8003f16:	761a      	strb	r2, [r3, #24]
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc80      	pop	{r7}
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	e000e100 	.word	0xe000e100
 8003f28:	e000ed00 	.word	0xe000ed00

08003f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b089      	sub	sp, #36	@ 0x24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f1c3 0307 	rsb	r3, r3, #7
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	bf28      	it	cs
 8003f4a:	2304      	movcs	r3, #4
 8003f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	3304      	adds	r3, #4
 8003f52:	2b06      	cmp	r3, #6
 8003f54:	d902      	bls.n	8003f5c <NVIC_EncodePriority+0x30>
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	3b03      	subs	r3, #3
 8003f5a:	e000      	b.n	8003f5e <NVIC_EncodePriority+0x32>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	43da      	mvns	r2, r3
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	401a      	ands	r2, r3
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7e:	43d9      	mvns	r1, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f84:	4313      	orrs	r3, r2
         );
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3724      	adds	r7, #36	@ 0x24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bc80      	pop	{r7}
 8003f8e:	4770      	bx	lr

08003f90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fa0:	d301      	bcc.n	8003fa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e00f      	b.n	8003fc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8003fd0 <SysTick_Config+0x40>)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fae:	210f      	movs	r1, #15
 8003fb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003fb4:	f7ff ff90 	bl	8003ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fb8:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <SysTick_Config+0x40>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fbe:	4b04      	ldr	r3, [pc, #16]	@ (8003fd0 <SysTick_Config+0x40>)
 8003fc0:	2207      	movs	r2, #7
 8003fc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	e000e010 	.word	0xe000e010

08003fd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7ff ff2d 	bl	8003e3c <__NVIC_SetPriorityGrouping>
}
 8003fe2:	bf00      	nop
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b086      	sub	sp, #24
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	607a      	str	r2, [r7, #4]
 8003ff6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ffc:	f7ff ff42 	bl	8003e84 <__NVIC_GetPriorityGrouping>
 8004000:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	68b9      	ldr	r1, [r7, #8]
 8004006:	6978      	ldr	r0, [r7, #20]
 8004008:	f7ff ff90 	bl	8003f2c <NVIC_EncodePriority>
 800400c:	4602      	mov	r2, r0
 800400e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004012:	4611      	mov	r1, r2
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff ff5f 	bl	8003ed8 <__NVIC_SetPriority>
}
 800401a:	bf00      	nop
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b082      	sub	sp, #8
 8004026:	af00      	add	r7, sp, #0
 8004028:	4603      	mov	r3, r0
 800402a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800402c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004030:	4618      	mov	r0, r3
 8004032:	f7ff ff35 	bl	8003ea0 <__NVIC_EnableIRQ>
}
 8004036:	bf00      	nop
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b082      	sub	sp, #8
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f7ff ffa2 	bl	8003f90 <SysTick_Config>
 800404c:	4603      	mov	r3, r0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004056:	b480      	push	{r7}
 8004058:	b085      	sub	sp, #20
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d008      	beq.n	8004080 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2204      	movs	r2, #4
 8004072:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e020      	b.n	80040c2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 020e 	bic.w	r2, r2, #14
 800408e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0201 	bic.w	r2, r2, #1
 800409e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a8:	2101      	movs	r1, #1
 80040aa:	fa01 f202 	lsl.w	r2, r1, r2
 80040ae:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bc80      	pop	{r7}
 80040ca:	4770      	bx	lr

080040cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d005      	beq.n	80040f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2204      	movs	r2, #4
 80040e8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	73fb      	strb	r3, [r7, #15]
 80040ee:	e0d6      	b.n	800429e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f022 020e 	bic.w	r2, r2, #14
 80040fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0201 	bic.w	r2, r2, #1
 800410e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	461a      	mov	r2, r3
 8004116:	4b64      	ldr	r3, [pc, #400]	@ (80042a8 <HAL_DMA_Abort_IT+0x1dc>)
 8004118:	429a      	cmp	r2, r3
 800411a:	d958      	bls.n	80041ce <HAL_DMA_Abort_IT+0x102>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a62      	ldr	r2, [pc, #392]	@ (80042ac <HAL_DMA_Abort_IT+0x1e0>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d04f      	beq.n	80041c6 <HAL_DMA_Abort_IT+0xfa>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a61      	ldr	r2, [pc, #388]	@ (80042b0 <HAL_DMA_Abort_IT+0x1e4>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d048      	beq.n	80041c2 <HAL_DMA_Abort_IT+0xf6>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a5f      	ldr	r2, [pc, #380]	@ (80042b4 <HAL_DMA_Abort_IT+0x1e8>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d040      	beq.n	80041bc <HAL_DMA_Abort_IT+0xf0>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a5e      	ldr	r2, [pc, #376]	@ (80042b8 <HAL_DMA_Abort_IT+0x1ec>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d038      	beq.n	80041b6 <HAL_DMA_Abort_IT+0xea>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a5c      	ldr	r2, [pc, #368]	@ (80042bc <HAL_DMA_Abort_IT+0x1f0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d030      	beq.n	80041b0 <HAL_DMA_Abort_IT+0xe4>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a5b      	ldr	r2, [pc, #364]	@ (80042c0 <HAL_DMA_Abort_IT+0x1f4>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d028      	beq.n	80041aa <HAL_DMA_Abort_IT+0xde>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a52      	ldr	r2, [pc, #328]	@ (80042a8 <HAL_DMA_Abort_IT+0x1dc>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d020      	beq.n	80041a4 <HAL_DMA_Abort_IT+0xd8>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a57      	ldr	r2, [pc, #348]	@ (80042c4 <HAL_DMA_Abort_IT+0x1f8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d019      	beq.n	80041a0 <HAL_DMA_Abort_IT+0xd4>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a55      	ldr	r2, [pc, #340]	@ (80042c8 <HAL_DMA_Abort_IT+0x1fc>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d012      	beq.n	800419c <HAL_DMA_Abort_IT+0xd0>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a54      	ldr	r2, [pc, #336]	@ (80042cc <HAL_DMA_Abort_IT+0x200>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00a      	beq.n	8004196 <HAL_DMA_Abort_IT+0xca>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a52      	ldr	r2, [pc, #328]	@ (80042d0 <HAL_DMA_Abort_IT+0x204>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d102      	bne.n	8004190 <HAL_DMA_Abort_IT+0xc4>
 800418a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800418e:	e01b      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 8004190:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004194:	e018      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 8004196:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800419a:	e015      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 800419c:	2310      	movs	r3, #16
 800419e:	e013      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041a0:	2301      	movs	r3, #1
 80041a2:	e011      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80041a8:	e00e      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041aa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80041ae:	e00b      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80041b4:	e008      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041ba:	e005      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041c0:	e002      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041c2:	2310      	movs	r3, #16
 80041c4:	e000      	b.n	80041c8 <HAL_DMA_Abort_IT+0xfc>
 80041c6:	2301      	movs	r3, #1
 80041c8:	4a42      	ldr	r2, [pc, #264]	@ (80042d4 <HAL_DMA_Abort_IT+0x208>)
 80041ca:	6053      	str	r3, [r2, #4]
 80041cc:	e057      	b.n	800427e <HAL_DMA_Abort_IT+0x1b2>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a36      	ldr	r2, [pc, #216]	@ (80042ac <HAL_DMA_Abort_IT+0x1e0>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d04f      	beq.n	8004278 <HAL_DMA_Abort_IT+0x1ac>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a34      	ldr	r2, [pc, #208]	@ (80042b0 <HAL_DMA_Abort_IT+0x1e4>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d048      	beq.n	8004274 <HAL_DMA_Abort_IT+0x1a8>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a33      	ldr	r2, [pc, #204]	@ (80042b4 <HAL_DMA_Abort_IT+0x1e8>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d040      	beq.n	800426e <HAL_DMA_Abort_IT+0x1a2>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a31      	ldr	r2, [pc, #196]	@ (80042b8 <HAL_DMA_Abort_IT+0x1ec>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d038      	beq.n	8004268 <HAL_DMA_Abort_IT+0x19c>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a30      	ldr	r2, [pc, #192]	@ (80042bc <HAL_DMA_Abort_IT+0x1f0>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d030      	beq.n	8004262 <HAL_DMA_Abort_IT+0x196>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a2e      	ldr	r2, [pc, #184]	@ (80042c0 <HAL_DMA_Abort_IT+0x1f4>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d028      	beq.n	800425c <HAL_DMA_Abort_IT+0x190>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a26      	ldr	r2, [pc, #152]	@ (80042a8 <HAL_DMA_Abort_IT+0x1dc>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d020      	beq.n	8004256 <HAL_DMA_Abort_IT+0x18a>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a2a      	ldr	r2, [pc, #168]	@ (80042c4 <HAL_DMA_Abort_IT+0x1f8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d019      	beq.n	8004252 <HAL_DMA_Abort_IT+0x186>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a29      	ldr	r2, [pc, #164]	@ (80042c8 <HAL_DMA_Abort_IT+0x1fc>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d012      	beq.n	800424e <HAL_DMA_Abort_IT+0x182>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a27      	ldr	r2, [pc, #156]	@ (80042cc <HAL_DMA_Abort_IT+0x200>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d00a      	beq.n	8004248 <HAL_DMA_Abort_IT+0x17c>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a26      	ldr	r2, [pc, #152]	@ (80042d0 <HAL_DMA_Abort_IT+0x204>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d102      	bne.n	8004242 <HAL_DMA_Abort_IT+0x176>
 800423c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004240:	e01b      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004242:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004246:	e018      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004248:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800424c:	e015      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 800424e:	2310      	movs	r3, #16
 8004250:	e013      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004252:	2301      	movs	r3, #1
 8004254:	e011      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004256:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800425a:	e00e      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 800425c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004260:	e00b      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004262:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004266:	e008      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800426c:	e005      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 800426e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004272:	e002      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004274:	2310      	movs	r3, #16
 8004276:	e000      	b.n	800427a <HAL_DMA_Abort_IT+0x1ae>
 8004278:	2301      	movs	r3, #1
 800427a:	4a17      	ldr	r2, [pc, #92]	@ (80042d8 <HAL_DMA_Abort_IT+0x20c>)
 800427c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	4798      	blx	r3
    } 
  }
  return status;
 800429e:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40020080 	.word	0x40020080
 80042ac:	40020008 	.word	0x40020008
 80042b0:	4002001c 	.word	0x4002001c
 80042b4:	40020030 	.word	0x40020030
 80042b8:	40020044 	.word	0x40020044
 80042bc:	40020058 	.word	0x40020058
 80042c0:	4002006c 	.word	0x4002006c
 80042c4:	40020408 	.word	0x40020408
 80042c8:	4002041c 	.word	0x4002041c
 80042cc:	40020430 	.word	0x40020430
 80042d0:	40020444 	.word	0x40020444
 80042d4:	40020400 	.word	0x40020400
 80042d8:	40020000 	.word	0x40020000

080042dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042dc:	b480      	push	{r7}
 80042de:	b08b      	sub	sp, #44	@ 0x2c
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042e6:	2300      	movs	r3, #0
 80042e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80042ea:	2300      	movs	r3, #0
 80042ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042ee:	e179      	b.n	80045e4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80042f0:	2201      	movs	r2, #1
 80042f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69fa      	ldr	r2, [r7, #28]
 8004300:	4013      	ands	r3, r2
 8004302:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	429a      	cmp	r2, r3
 800430a:	f040 8168 	bne.w	80045de <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	4a96      	ldr	r2, [pc, #600]	@ (800456c <HAL_GPIO_Init+0x290>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d05e      	beq.n	80043d6 <HAL_GPIO_Init+0xfa>
 8004318:	4a94      	ldr	r2, [pc, #592]	@ (800456c <HAL_GPIO_Init+0x290>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d875      	bhi.n	800440a <HAL_GPIO_Init+0x12e>
 800431e:	4a94      	ldr	r2, [pc, #592]	@ (8004570 <HAL_GPIO_Init+0x294>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d058      	beq.n	80043d6 <HAL_GPIO_Init+0xfa>
 8004324:	4a92      	ldr	r2, [pc, #584]	@ (8004570 <HAL_GPIO_Init+0x294>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d86f      	bhi.n	800440a <HAL_GPIO_Init+0x12e>
 800432a:	4a92      	ldr	r2, [pc, #584]	@ (8004574 <HAL_GPIO_Init+0x298>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d052      	beq.n	80043d6 <HAL_GPIO_Init+0xfa>
 8004330:	4a90      	ldr	r2, [pc, #576]	@ (8004574 <HAL_GPIO_Init+0x298>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d869      	bhi.n	800440a <HAL_GPIO_Init+0x12e>
 8004336:	4a90      	ldr	r2, [pc, #576]	@ (8004578 <HAL_GPIO_Init+0x29c>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d04c      	beq.n	80043d6 <HAL_GPIO_Init+0xfa>
 800433c:	4a8e      	ldr	r2, [pc, #568]	@ (8004578 <HAL_GPIO_Init+0x29c>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d863      	bhi.n	800440a <HAL_GPIO_Init+0x12e>
 8004342:	4a8e      	ldr	r2, [pc, #568]	@ (800457c <HAL_GPIO_Init+0x2a0>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d046      	beq.n	80043d6 <HAL_GPIO_Init+0xfa>
 8004348:	4a8c      	ldr	r2, [pc, #560]	@ (800457c <HAL_GPIO_Init+0x2a0>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d85d      	bhi.n	800440a <HAL_GPIO_Init+0x12e>
 800434e:	2b12      	cmp	r3, #18
 8004350:	d82a      	bhi.n	80043a8 <HAL_GPIO_Init+0xcc>
 8004352:	2b12      	cmp	r3, #18
 8004354:	d859      	bhi.n	800440a <HAL_GPIO_Init+0x12e>
 8004356:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <HAL_GPIO_Init+0x80>)
 8004358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435c:	080043d7 	.word	0x080043d7
 8004360:	080043b1 	.word	0x080043b1
 8004364:	080043c3 	.word	0x080043c3
 8004368:	08004405 	.word	0x08004405
 800436c:	0800440b 	.word	0x0800440b
 8004370:	0800440b 	.word	0x0800440b
 8004374:	0800440b 	.word	0x0800440b
 8004378:	0800440b 	.word	0x0800440b
 800437c:	0800440b 	.word	0x0800440b
 8004380:	0800440b 	.word	0x0800440b
 8004384:	0800440b 	.word	0x0800440b
 8004388:	0800440b 	.word	0x0800440b
 800438c:	0800440b 	.word	0x0800440b
 8004390:	0800440b 	.word	0x0800440b
 8004394:	0800440b 	.word	0x0800440b
 8004398:	0800440b 	.word	0x0800440b
 800439c:	0800440b 	.word	0x0800440b
 80043a0:	080043b9 	.word	0x080043b9
 80043a4:	080043cd 	.word	0x080043cd
 80043a8:	4a75      	ldr	r2, [pc, #468]	@ (8004580 <HAL_GPIO_Init+0x2a4>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d013      	beq.n	80043d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80043ae:	e02c      	b.n	800440a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	623b      	str	r3, [r7, #32]
          break;
 80043b6:	e029      	b.n	800440c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	3304      	adds	r3, #4
 80043be:	623b      	str	r3, [r7, #32]
          break;
 80043c0:	e024      	b.n	800440c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	3308      	adds	r3, #8
 80043c8:	623b      	str	r3, [r7, #32]
          break;
 80043ca:	e01f      	b.n	800440c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	330c      	adds	r3, #12
 80043d2:	623b      	str	r3, [r7, #32]
          break;
 80043d4:	e01a      	b.n	800440c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d102      	bne.n	80043e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80043de:	2304      	movs	r3, #4
 80043e0:	623b      	str	r3, [r7, #32]
          break;
 80043e2:	e013      	b.n	800440c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d105      	bne.n	80043f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043ec:	2308      	movs	r3, #8
 80043ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	69fa      	ldr	r2, [r7, #28]
 80043f4:	611a      	str	r2, [r3, #16]
          break;
 80043f6:	e009      	b.n	800440c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043f8:	2308      	movs	r3, #8
 80043fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	69fa      	ldr	r2, [r7, #28]
 8004400:	615a      	str	r2, [r3, #20]
          break;
 8004402:	e003      	b.n	800440c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004404:	2300      	movs	r3, #0
 8004406:	623b      	str	r3, [r7, #32]
          break;
 8004408:	e000      	b.n	800440c <HAL_GPIO_Init+0x130>
          break;
 800440a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	2bff      	cmp	r3, #255	@ 0xff
 8004410:	d801      	bhi.n	8004416 <HAL_GPIO_Init+0x13a>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	e001      	b.n	800441a <HAL_GPIO_Init+0x13e>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3304      	adds	r3, #4
 800441a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	2bff      	cmp	r3, #255	@ 0xff
 8004420:	d802      	bhi.n	8004428 <HAL_GPIO_Init+0x14c>
 8004422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	e002      	b.n	800442e <HAL_GPIO_Init+0x152>
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	3b08      	subs	r3, #8
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	210f      	movs	r1, #15
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	fa01 f303 	lsl.w	r3, r1, r3
 800443c:	43db      	mvns	r3, r3
 800443e:	401a      	ands	r2, r3
 8004440:	6a39      	ldr	r1, [r7, #32]
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	fa01 f303 	lsl.w	r3, r1, r3
 8004448:	431a      	orrs	r2, r3
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004456:	2b00      	cmp	r3, #0
 8004458:	f000 80c1 	beq.w	80045de <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800445c:	4b49      	ldr	r3, [pc, #292]	@ (8004584 <HAL_GPIO_Init+0x2a8>)
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	4a48      	ldr	r2, [pc, #288]	@ (8004584 <HAL_GPIO_Init+0x2a8>)
 8004462:	f043 0301 	orr.w	r3, r3, #1
 8004466:	6193      	str	r3, [r2, #24]
 8004468:	4b46      	ldr	r3, [pc, #280]	@ (8004584 <HAL_GPIO_Init+0x2a8>)
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	60bb      	str	r3, [r7, #8]
 8004472:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004474:	4a44      	ldr	r2, [pc, #272]	@ (8004588 <HAL_GPIO_Init+0x2ac>)
 8004476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004478:	089b      	lsrs	r3, r3, #2
 800447a:	3302      	adds	r3, #2
 800447c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004480:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004484:	f003 0303 	and.w	r3, r3, #3
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	220f      	movs	r2, #15
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	43db      	mvns	r3, r3
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	4013      	ands	r3, r2
 8004496:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a3c      	ldr	r2, [pc, #240]	@ (800458c <HAL_GPIO_Init+0x2b0>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d01f      	beq.n	80044e0 <HAL_GPIO_Init+0x204>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a3b      	ldr	r2, [pc, #236]	@ (8004590 <HAL_GPIO_Init+0x2b4>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d019      	beq.n	80044dc <HAL_GPIO_Init+0x200>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	4a3a      	ldr	r2, [pc, #232]	@ (8004594 <HAL_GPIO_Init+0x2b8>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d013      	beq.n	80044d8 <HAL_GPIO_Init+0x1fc>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a39      	ldr	r2, [pc, #228]	@ (8004598 <HAL_GPIO_Init+0x2bc>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00d      	beq.n	80044d4 <HAL_GPIO_Init+0x1f8>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a38      	ldr	r2, [pc, #224]	@ (800459c <HAL_GPIO_Init+0x2c0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d007      	beq.n	80044d0 <HAL_GPIO_Init+0x1f4>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a37      	ldr	r2, [pc, #220]	@ (80045a0 <HAL_GPIO_Init+0x2c4>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d101      	bne.n	80044cc <HAL_GPIO_Init+0x1f0>
 80044c8:	2305      	movs	r3, #5
 80044ca:	e00a      	b.n	80044e2 <HAL_GPIO_Init+0x206>
 80044cc:	2306      	movs	r3, #6
 80044ce:	e008      	b.n	80044e2 <HAL_GPIO_Init+0x206>
 80044d0:	2304      	movs	r3, #4
 80044d2:	e006      	b.n	80044e2 <HAL_GPIO_Init+0x206>
 80044d4:	2303      	movs	r3, #3
 80044d6:	e004      	b.n	80044e2 <HAL_GPIO_Init+0x206>
 80044d8:	2302      	movs	r3, #2
 80044da:	e002      	b.n	80044e2 <HAL_GPIO_Init+0x206>
 80044dc:	2301      	movs	r3, #1
 80044de:	e000      	b.n	80044e2 <HAL_GPIO_Init+0x206>
 80044e0:	2300      	movs	r3, #0
 80044e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e4:	f002 0203 	and.w	r2, r2, #3
 80044e8:	0092      	lsls	r2, r2, #2
 80044ea:	4093      	lsls	r3, r2
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80044f2:	4925      	ldr	r1, [pc, #148]	@ (8004588 <HAL_GPIO_Init+0x2ac>)
 80044f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f6:	089b      	lsrs	r3, r3, #2
 80044f8:	3302      	adds	r3, #2
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d006      	beq.n	800451a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800450c:	4b25      	ldr	r3, [pc, #148]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	4924      	ldr	r1, [pc, #144]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	4313      	orrs	r3, r2
 8004516:	608b      	str	r3, [r1, #8]
 8004518:	e006      	b.n	8004528 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800451a:	4b22      	ldr	r3, [pc, #136]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 800451c:	689a      	ldr	r2, [r3, #8]
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	43db      	mvns	r3, r3
 8004522:	4920      	ldr	r1, [pc, #128]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 8004524:	4013      	ands	r3, r2
 8004526:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d006      	beq.n	8004542 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004534:	4b1b      	ldr	r3, [pc, #108]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 8004536:	68da      	ldr	r2, [r3, #12]
 8004538:	491a      	ldr	r1, [pc, #104]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	4313      	orrs	r3, r2
 800453e:	60cb      	str	r3, [r1, #12]
 8004540:	e006      	b.n	8004550 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004542:	4b18      	ldr	r3, [pc, #96]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	43db      	mvns	r3, r3
 800454a:	4916      	ldr	r1, [pc, #88]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 800454c:	4013      	ands	r3, r2
 800454e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d025      	beq.n	80045a8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800455c:	4b11      	ldr	r3, [pc, #68]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	4910      	ldr	r1, [pc, #64]	@ (80045a4 <HAL_GPIO_Init+0x2c8>)
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	4313      	orrs	r3, r2
 8004566:	604b      	str	r3, [r1, #4]
 8004568:	e025      	b.n	80045b6 <HAL_GPIO_Init+0x2da>
 800456a:	bf00      	nop
 800456c:	10320000 	.word	0x10320000
 8004570:	10310000 	.word	0x10310000
 8004574:	10220000 	.word	0x10220000
 8004578:	10210000 	.word	0x10210000
 800457c:	10120000 	.word	0x10120000
 8004580:	10110000 	.word	0x10110000
 8004584:	40021000 	.word	0x40021000
 8004588:	40010000 	.word	0x40010000
 800458c:	40010800 	.word	0x40010800
 8004590:	40010c00 	.word	0x40010c00
 8004594:	40011000 	.word	0x40011000
 8004598:	40011400 	.word	0x40011400
 800459c:	40011800 	.word	0x40011800
 80045a0:	40011c00 	.word	0x40011c00
 80045a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80045a8:	4b15      	ldr	r3, [pc, #84]	@ (8004600 <HAL_GPIO_Init+0x324>)
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	4913      	ldr	r1, [pc, #76]	@ (8004600 <HAL_GPIO_Init+0x324>)
 80045b2:	4013      	ands	r3, r2
 80045b4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d006      	beq.n	80045d0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80045c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004600 <HAL_GPIO_Init+0x324>)
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	490e      	ldr	r1, [pc, #56]	@ (8004600 <HAL_GPIO_Init+0x324>)
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	600b      	str	r3, [r1, #0]
 80045ce:	e006      	b.n	80045de <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80045d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004600 <HAL_GPIO_Init+0x324>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	43db      	mvns	r3, r3
 80045d8:	4909      	ldr	r1, [pc, #36]	@ (8004600 <HAL_GPIO_Init+0x324>)
 80045da:	4013      	ands	r3, r2
 80045dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	3301      	adds	r3, #1
 80045e2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ea:	fa22 f303 	lsr.w	r3, r2, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f47f ae7e 	bne.w	80042f0 <HAL_GPIO_Init+0x14>
  }
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop
 80045f8:	372c      	adds	r7, #44	@ 0x2c
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bc80      	pop	{r7}
 80045fe:	4770      	bx	lr
 8004600:	40010400 	.word	0x40010400

08004604 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	887b      	ldrh	r3, [r7, #2]
 8004616:	4013      	ands	r3, r2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d002      	beq.n	8004622 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
 8004620:	e001      	b.n	8004626 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004622:	2300      	movs	r3, #0
 8004624:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	bc80      	pop	{r7}
 8004630:	4770      	bx	lr

08004632 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	460b      	mov	r3, r1
 800463c:	807b      	strh	r3, [r7, #2]
 800463e:	4613      	mov	r3, r2
 8004640:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004642:	787b      	ldrb	r3, [r7, #1]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d003      	beq.n	8004650 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004648:	887a      	ldrh	r2, [r7, #2]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800464e:	e003      	b.n	8004658 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004650:	887b      	ldrh	r3, [r7, #2]
 8004652:	041a      	lsls	r2, r3, #16
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	611a      	str	r2, [r3, #16]
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr
	...

08004664 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	4603      	mov	r3, r0
 800466c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800466e:	4b08      	ldr	r3, [pc, #32]	@ (8004690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004670:	695a      	ldr	r2, [r3, #20]
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	4013      	ands	r3, r2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d006      	beq.n	8004688 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800467a:	4a05      	ldr	r2, [pc, #20]	@ (8004690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800467c:	88fb      	ldrh	r3, [r7, #6]
 800467e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004680:	88fb      	ldrh	r3, [r7, #6]
 8004682:	4618      	mov	r0, r3
 8004684:	f000 f806 	bl	8004694 <HAL_GPIO_EXTI_Callback>
  }
}
 8004688:	bf00      	nop
 800468a:	3708      	adds	r7, #8
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40010400 	.word	0x40010400

08004694 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	4603      	mov	r3, r0
 800469c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bc80      	pop	{r7}
 80046a6:	4770      	bx	lr

080046a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e272      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	f000 8087 	beq.w	80047d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046c8:	4b92      	ldr	r3, [pc, #584]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f003 030c 	and.w	r3, r3, #12
 80046d0:	2b04      	cmp	r3, #4
 80046d2:	d00c      	beq.n	80046ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046d4:	4b8f      	ldr	r3, [pc, #572]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 030c 	and.w	r3, r3, #12
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d112      	bne.n	8004706 <HAL_RCC_OscConfig+0x5e>
 80046e0:	4b8c      	ldr	r3, [pc, #560]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046ec:	d10b      	bne.n	8004706 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ee:	4b89      	ldr	r3, [pc, #548]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d06c      	beq.n	80047d4 <HAL_RCC_OscConfig+0x12c>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d168      	bne.n	80047d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e24c      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800470e:	d106      	bne.n	800471e <HAL_RCC_OscConfig+0x76>
 8004710:	4b80      	ldr	r3, [pc, #512]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a7f      	ldr	r2, [pc, #508]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004716:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800471a:	6013      	str	r3, [r2, #0]
 800471c:	e02e      	b.n	800477c <HAL_RCC_OscConfig+0xd4>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10c      	bne.n	8004740 <HAL_RCC_OscConfig+0x98>
 8004726:	4b7b      	ldr	r3, [pc, #492]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a7a      	ldr	r2, [pc, #488]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 800472c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004730:	6013      	str	r3, [r2, #0]
 8004732:	4b78      	ldr	r3, [pc, #480]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a77      	ldr	r2, [pc, #476]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004738:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800473c:	6013      	str	r3, [r2, #0]
 800473e:	e01d      	b.n	800477c <HAL_RCC_OscConfig+0xd4>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004748:	d10c      	bne.n	8004764 <HAL_RCC_OscConfig+0xbc>
 800474a:	4b72      	ldr	r3, [pc, #456]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a71      	ldr	r2, [pc, #452]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004750:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004754:	6013      	str	r3, [r2, #0]
 8004756:	4b6f      	ldr	r3, [pc, #444]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a6e      	ldr	r2, [pc, #440]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 800475c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004760:	6013      	str	r3, [r2, #0]
 8004762:	e00b      	b.n	800477c <HAL_RCC_OscConfig+0xd4>
 8004764:	4b6b      	ldr	r3, [pc, #428]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a6a      	ldr	r2, [pc, #424]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 800476a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800476e:	6013      	str	r3, [r2, #0]
 8004770:	4b68      	ldr	r3, [pc, #416]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a67      	ldr	r2, [pc, #412]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800477a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d013      	beq.n	80047ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004784:	f7fe fe40 	bl	8003408 <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800478c:	f7fe fe3c 	bl	8003408 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b64      	cmp	r3, #100	@ 0x64
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e200      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800479e:	4b5d      	ldr	r3, [pc, #372]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0f0      	beq.n	800478c <HAL_RCC_OscConfig+0xe4>
 80047aa:	e014      	b.n	80047d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ac:	f7fe fe2c 	bl	8003408 <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047b2:	e008      	b.n	80047c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047b4:	f7fe fe28 	bl	8003408 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b64      	cmp	r3, #100	@ 0x64
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e1ec      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047c6:	4b53      	ldr	r3, [pc, #332]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1f0      	bne.n	80047b4 <HAL_RCC_OscConfig+0x10c>
 80047d2:	e000      	b.n	80047d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d063      	beq.n	80048aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047e2:	4b4c      	ldr	r3, [pc, #304]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00b      	beq.n	8004806 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80047ee:	4b49      	ldr	r3, [pc, #292]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b08      	cmp	r3, #8
 80047f8:	d11c      	bne.n	8004834 <HAL_RCC_OscConfig+0x18c>
 80047fa:	4b46      	ldr	r3, [pc, #280]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d116      	bne.n	8004834 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004806:	4b43      	ldr	r3, [pc, #268]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d005      	beq.n	800481e <HAL_RCC_OscConfig+0x176>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d001      	beq.n	800481e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e1c0      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800481e:	4b3d      	ldr	r3, [pc, #244]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	4939      	ldr	r1, [pc, #228]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 800482e:	4313      	orrs	r3, r2
 8004830:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004832:	e03a      	b.n	80048aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d020      	beq.n	800487e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800483c:	4b36      	ldr	r3, [pc, #216]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 800483e:	2201      	movs	r2, #1
 8004840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004842:	f7fe fde1 	bl	8003408 <HAL_GetTick>
 8004846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004848:	e008      	b.n	800485c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800484a:	f7fe fddd 	bl	8003408 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b02      	cmp	r3, #2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e1a1      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800485c:	4b2d      	ldr	r3, [pc, #180]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0f0      	beq.n	800484a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004868:	4b2a      	ldr	r3, [pc, #168]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	00db      	lsls	r3, r3, #3
 8004876:	4927      	ldr	r1, [pc, #156]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 8004878:	4313      	orrs	r3, r2
 800487a:	600b      	str	r3, [r1, #0]
 800487c:	e015      	b.n	80048aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800487e:	4b26      	ldr	r3, [pc, #152]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 8004880:	2200      	movs	r2, #0
 8004882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004884:	f7fe fdc0 	bl	8003408 <HAL_GetTick>
 8004888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800488c:	f7fe fdbc 	bl	8003408 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e180      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800489e:	4b1d      	ldr	r3, [pc, #116]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1f0      	bne.n	800488c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0308 	and.w	r3, r3, #8
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d03a      	beq.n	800492c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d019      	beq.n	80048f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048be:	4b17      	ldr	r3, [pc, #92]	@ (800491c <HAL_RCC_OscConfig+0x274>)
 80048c0:	2201      	movs	r2, #1
 80048c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048c4:	f7fe fda0 	bl	8003408 <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048cc:	f7fe fd9c 	bl	8003408 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e160      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048de:	4b0d      	ldr	r3, [pc, #52]	@ (8004914 <HAL_RCC_OscConfig+0x26c>)
 80048e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0f0      	beq.n	80048cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80048ea:	2001      	movs	r0, #1
 80048ec:	f000 face 	bl	8004e8c <RCC_Delay>
 80048f0:	e01c      	b.n	800492c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048f2:	4b0a      	ldr	r3, [pc, #40]	@ (800491c <HAL_RCC_OscConfig+0x274>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048f8:	f7fe fd86 	bl	8003408 <HAL_GetTick>
 80048fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048fe:	e00f      	b.n	8004920 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004900:	f7fe fd82 	bl	8003408 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d908      	bls.n	8004920 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e146      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
 8004912:	bf00      	nop
 8004914:	40021000 	.word	0x40021000
 8004918:	42420000 	.word	0x42420000
 800491c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004920:	4b92      	ldr	r3, [pc, #584]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1e9      	bne.n	8004900 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0304 	and.w	r3, r3, #4
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 80a6 	beq.w	8004a86 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800493a:	2300      	movs	r3, #0
 800493c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800493e:	4b8b      	ldr	r3, [pc, #556]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004940:	69db      	ldr	r3, [r3, #28]
 8004942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10d      	bne.n	8004966 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800494a:	4b88      	ldr	r3, [pc, #544]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	4a87      	ldr	r2, [pc, #540]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004954:	61d3      	str	r3, [r2, #28]
 8004956:	4b85      	ldr	r3, [pc, #532]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800495e:	60bb      	str	r3, [r7, #8]
 8004960:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004962:	2301      	movs	r3, #1
 8004964:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004966:	4b82      	ldr	r3, [pc, #520]	@ (8004b70 <HAL_RCC_OscConfig+0x4c8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800496e:	2b00      	cmp	r3, #0
 8004970:	d118      	bne.n	80049a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004972:	4b7f      	ldr	r3, [pc, #508]	@ (8004b70 <HAL_RCC_OscConfig+0x4c8>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a7e      	ldr	r2, [pc, #504]	@ (8004b70 <HAL_RCC_OscConfig+0x4c8>)
 8004978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800497c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800497e:	f7fe fd43 	bl	8003408 <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004984:	e008      	b.n	8004998 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004986:	f7fe fd3f 	bl	8003408 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b64      	cmp	r3, #100	@ 0x64
 8004992:	d901      	bls.n	8004998 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e103      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004998:	4b75      	ldr	r3, [pc, #468]	@ (8004b70 <HAL_RCC_OscConfig+0x4c8>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0f0      	beq.n	8004986 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d106      	bne.n	80049ba <HAL_RCC_OscConfig+0x312>
 80049ac:	4b6f      	ldr	r3, [pc, #444]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049ae:	6a1b      	ldr	r3, [r3, #32]
 80049b0:	4a6e      	ldr	r2, [pc, #440]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049b2:	f043 0301 	orr.w	r3, r3, #1
 80049b6:	6213      	str	r3, [r2, #32]
 80049b8:	e02d      	b.n	8004a16 <HAL_RCC_OscConfig+0x36e>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x334>
 80049c2:	4b6a      	ldr	r3, [pc, #424]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	4a69      	ldr	r2, [pc, #420]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049c8:	f023 0301 	bic.w	r3, r3, #1
 80049cc:	6213      	str	r3, [r2, #32]
 80049ce:	4b67      	ldr	r3, [pc, #412]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	4a66      	ldr	r2, [pc, #408]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049d4:	f023 0304 	bic.w	r3, r3, #4
 80049d8:	6213      	str	r3, [r2, #32]
 80049da:	e01c      	b.n	8004a16 <HAL_RCC_OscConfig+0x36e>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	2b05      	cmp	r3, #5
 80049e2:	d10c      	bne.n	80049fe <HAL_RCC_OscConfig+0x356>
 80049e4:	4b61      	ldr	r3, [pc, #388]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	4a60      	ldr	r2, [pc, #384]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049ea:	f043 0304 	orr.w	r3, r3, #4
 80049ee:	6213      	str	r3, [r2, #32]
 80049f0:	4b5e      	ldr	r3, [pc, #376]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	4a5d      	ldr	r2, [pc, #372]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 80049f6:	f043 0301 	orr.w	r3, r3, #1
 80049fa:	6213      	str	r3, [r2, #32]
 80049fc:	e00b      	b.n	8004a16 <HAL_RCC_OscConfig+0x36e>
 80049fe:	4b5b      	ldr	r3, [pc, #364]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	4a5a      	ldr	r2, [pc, #360]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a04:	f023 0301 	bic.w	r3, r3, #1
 8004a08:	6213      	str	r3, [r2, #32]
 8004a0a:	4b58      	ldr	r3, [pc, #352]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	4a57      	ldr	r2, [pc, #348]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a10:	f023 0304 	bic.w	r3, r3, #4
 8004a14:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d015      	beq.n	8004a4a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a1e:	f7fe fcf3 	bl	8003408 <HAL_GetTick>
 8004a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a24:	e00a      	b.n	8004a3c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a26:	f7fe fcef 	bl	8003408 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e0b1      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0ee      	beq.n	8004a26 <HAL_RCC_OscConfig+0x37e>
 8004a48:	e014      	b.n	8004a74 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a4a:	f7fe fcdd 	bl	8003408 <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a50:	e00a      	b.n	8004a68 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a52:	f7fe fcd9 	bl	8003408 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e09b      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a68:	4b40      	ldr	r3, [pc, #256]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1ee      	bne.n	8004a52 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a74:	7dfb      	ldrb	r3, [r7, #23]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d105      	bne.n	8004a86 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a7a:	4b3c      	ldr	r3, [pc, #240]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a7c:	69db      	ldr	r3, [r3, #28]
 8004a7e:	4a3b      	ldr	r2, [pc, #236]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a84:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 8087 	beq.w	8004b9e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a90:	4b36      	ldr	r3, [pc, #216]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f003 030c 	and.w	r3, r3, #12
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d061      	beq.n	8004b60 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d146      	bne.n	8004b32 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aa4:	4b33      	ldr	r3, [pc, #204]	@ (8004b74 <HAL_RCC_OscConfig+0x4cc>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aaa:	f7fe fcad 	bl	8003408 <HAL_GetTick>
 8004aae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ab0:	e008      	b.n	8004ac4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ab2:	f7fe fca9 	bl	8003408 <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d901      	bls.n	8004ac4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e06d      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ac4:	4b29      	ldr	r3, [pc, #164]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1f0      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ad8:	d108      	bne.n	8004aec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004ada:	4b24      	ldr	r3, [pc, #144]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	4921      	ldr	r1, [pc, #132]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004aec:	4b1f      	ldr	r3, [pc, #124]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a19      	ldr	r1, [r3, #32]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afc:	430b      	orrs	r3, r1
 8004afe:	491b      	ldr	r1, [pc, #108]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b04:	4b1b      	ldr	r3, [pc, #108]	@ (8004b74 <HAL_RCC_OscConfig+0x4cc>)
 8004b06:	2201      	movs	r2, #1
 8004b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b0a:	f7fe fc7d 	bl	8003408 <HAL_GetTick>
 8004b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b10:	e008      	b.n	8004b24 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b12:	f7fe fc79 	bl	8003408 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d901      	bls.n	8004b24 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e03d      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b24:	4b11      	ldr	r3, [pc, #68]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d0f0      	beq.n	8004b12 <HAL_RCC_OscConfig+0x46a>
 8004b30:	e035      	b.n	8004b9e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b32:	4b10      	ldr	r3, [pc, #64]	@ (8004b74 <HAL_RCC_OscConfig+0x4cc>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b38:	f7fe fc66 	bl	8003408 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b40:	f7fe fc62 	bl	8003408 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e026      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b52:	4b06      	ldr	r3, [pc, #24]	@ (8004b6c <HAL_RCC_OscConfig+0x4c4>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f0      	bne.n	8004b40 <HAL_RCC_OscConfig+0x498>
 8004b5e:	e01e      	b.n	8004b9e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	69db      	ldr	r3, [r3, #28]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d107      	bne.n	8004b78 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e019      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40007000 	.word	0x40007000
 8004b74:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba8 <HAL_RCC_OscConfig+0x500>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d106      	bne.n	8004b9a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d001      	beq.n	8004b9e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e000      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	40021000 	.word	0x40021000

08004bac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e0d0      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bc0:	4b6a      	ldr	r3, [pc, #424]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d910      	bls.n	8004bf0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bce:	4b67      	ldr	r3, [pc, #412]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f023 0207 	bic.w	r2, r3, #7
 8004bd6:	4965      	ldr	r1, [pc, #404]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bde:	4b63      	ldr	r3, [pc, #396]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0307 	and.w	r3, r3, #7
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d001      	beq.n	8004bf0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e0b8      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d020      	beq.n	8004c3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d005      	beq.n	8004c14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c08:	4b59      	ldr	r3, [pc, #356]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	4a58      	ldr	r2, [pc, #352]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0308 	and.w	r3, r3, #8
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d005      	beq.n	8004c2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c20:	4b53      	ldr	r3, [pc, #332]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	4a52      	ldr	r2, [pc, #328]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c26:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004c2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c2c:	4b50      	ldr	r3, [pc, #320]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	494d      	ldr	r1, [pc, #308]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d040      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d107      	bne.n	8004c62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c52:	4b47      	ldr	r3, [pc, #284]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d115      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e07f      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d107      	bne.n	8004c7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c6a:	4b41      	ldr	r3, [pc, #260]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d109      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e073      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e06b      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c8a:	4b39      	ldr	r3, [pc, #228]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f023 0203 	bic.w	r2, r3, #3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	4936      	ldr	r1, [pc, #216]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c9c:	f7fe fbb4 	bl	8003408 <HAL_GetTick>
 8004ca0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ca2:	e00a      	b.n	8004cba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ca4:	f7fe fbb0 	bl	8003408 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e053      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cba:	4b2d      	ldr	r3, [pc, #180]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f003 020c 	and.w	r2, r3, #12
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d1eb      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ccc:	4b27      	ldr	r3, [pc, #156]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d210      	bcs.n	8004cfc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cda:	4b24      	ldr	r3, [pc, #144]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 0207 	bic.w	r2, r3, #7
 8004ce2:	4922      	ldr	r1, [pc, #136]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cea:	4b20      	ldr	r3, [pc, #128]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e032      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d008      	beq.n	8004d1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d08:	4b19      	ldr	r3, [pc, #100]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	4916      	ldr	r1, [pc, #88]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0308 	and.w	r3, r3, #8
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d009      	beq.n	8004d3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d26:	4b12      	ldr	r3, [pc, #72]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	490e      	ldr	r1, [pc, #56]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d3a:	f000 f821 	bl	8004d80 <HAL_RCC_GetSysClockFreq>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	4b0b      	ldr	r3, [pc, #44]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	091b      	lsrs	r3, r3, #4
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	490a      	ldr	r1, [pc, #40]	@ (8004d74 <HAL_RCC_ClockConfig+0x1c8>)
 8004d4c:	5ccb      	ldrb	r3, [r1, r3]
 8004d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d52:	4a09      	ldr	r2, [pc, #36]	@ (8004d78 <HAL_RCC_ClockConfig+0x1cc>)
 8004d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d56:	4b09      	ldr	r3, [pc, #36]	@ (8004d7c <HAL_RCC_ClockConfig+0x1d0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7fe fb12 	bl	8003384 <HAL_InitTick>

  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3710      	adds	r7, #16
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	40022000 	.word	0x40022000
 8004d70:	40021000 	.word	0x40021000
 8004d74:	08007194 	.word	0x08007194
 8004d78:	20000000 	.word	0x20000000
 8004d7c:	20000038 	.word	0x20000038

08004d80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b087      	sub	sp, #28
 8004d84:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60bb      	str	r3, [r7, #8]
 8004d8e:	2300      	movs	r3, #0
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	2300      	movs	r3, #0
 8004d94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004d96:	2300      	movs	r3, #0
 8004d98:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004e14 <HAL_RCC_GetSysClockFreq+0x94>)
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f003 030c 	and.w	r3, r3, #12
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d002      	beq.n	8004db0 <HAL_RCC_GetSysClockFreq+0x30>
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d003      	beq.n	8004db6 <HAL_RCC_GetSysClockFreq+0x36>
 8004dae:	e027      	b.n	8004e00 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004db0:	4b19      	ldr	r3, [pc, #100]	@ (8004e18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004db2:	613b      	str	r3, [r7, #16]
      break;
 8004db4:	e027      	b.n	8004e06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	0c9b      	lsrs	r3, r3, #18
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	4a17      	ldr	r2, [pc, #92]	@ (8004e1c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004dc0:	5cd3      	ldrb	r3, [r2, r3]
 8004dc2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d010      	beq.n	8004df0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004dce:	4b11      	ldr	r3, [pc, #68]	@ (8004e14 <HAL_RCC_GetSysClockFreq+0x94>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	0c5b      	lsrs	r3, r3, #17
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	4a11      	ldr	r2, [pc, #68]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004dda:	5cd3      	ldrb	r3, [r2, r3]
 8004ddc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a0d      	ldr	r2, [pc, #52]	@ (8004e18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004de2:	fb03 f202 	mul.w	r2, r3, r2
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dec:	617b      	str	r3, [r7, #20]
 8004dee:	e004      	b.n	8004dfa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a0c      	ldr	r2, [pc, #48]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004df4:	fb02 f303 	mul.w	r3, r2, r3
 8004df8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	613b      	str	r3, [r7, #16]
      break;
 8004dfe:	e002      	b.n	8004e06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e00:	4b05      	ldr	r3, [pc, #20]	@ (8004e18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e02:	613b      	str	r3, [r7, #16]
      break;
 8004e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e06:	693b      	ldr	r3, [r7, #16]
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	371c      	adds	r7, #28
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bc80      	pop	{r7}
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40021000 	.word	0x40021000
 8004e18:	007a1200 	.word	0x007a1200
 8004e1c:	080071ac 	.word	0x080071ac
 8004e20:	080071bc 	.word	0x080071bc
 8004e24:	003d0900 	.word	0x003d0900

08004e28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e2c:	4b02      	ldr	r3, [pc, #8]	@ (8004e38 <HAL_RCC_GetHCLKFreq+0x10>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bc80      	pop	{r7}
 8004e36:	4770      	bx	lr
 8004e38:	20000000 	.word	0x20000000

08004e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e40:	f7ff fff2 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e44:	4602      	mov	r2, r0
 8004e46:	4b05      	ldr	r3, [pc, #20]	@ (8004e5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	0a1b      	lsrs	r3, r3, #8
 8004e4c:	f003 0307 	and.w	r3, r3, #7
 8004e50:	4903      	ldr	r1, [pc, #12]	@ (8004e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e52:	5ccb      	ldrb	r3, [r1, r3]
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	080071a4 	.word	0x080071a4

08004e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e68:	f7ff ffde 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	0adb      	lsrs	r3, r3, #11
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	4903      	ldr	r1, [pc, #12]	@ (8004e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e7a:	5ccb      	ldrb	r3, [r1, r3]
 8004e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40021000 	.word	0x40021000
 8004e88:	080071a4 	.word	0x080071a4

08004e8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e94:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec0 <RCC_Delay+0x34>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a0a      	ldr	r2, [pc, #40]	@ (8004ec4 <RCC_Delay+0x38>)
 8004e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9e:	0a5b      	lsrs	r3, r3, #9
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	fb02 f303 	mul.w	r3, r2, r3
 8004ea6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ea8:	bf00      	nop
  }
  while (Delay --);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	1e5a      	subs	r2, r3, #1
 8004eae:	60fa      	str	r2, [r7, #12]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1f9      	bne.n	8004ea8 <RCC_Delay+0x1c>
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bc80      	pop	{r7}
 8004ebe:	4770      	bx	lr
 8004ec0:	20000000 	.word	0x20000000
 8004ec4:	10624dd3 	.word	0x10624dd3

08004ec8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	613b      	str	r3, [r7, #16]
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d07d      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ee8:	4b4f      	ldr	r3, [pc, #316]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eea:	69db      	ldr	r3, [r3, #28]
 8004eec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10d      	bne.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ef4:	4b4c      	ldr	r3, [pc, #304]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef6:	69db      	ldr	r3, [r3, #28]
 8004ef8:	4a4b      	ldr	r2, [pc, #300]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004efa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004efe:	61d3      	str	r3, [r2, #28]
 8004f00:	4b49      	ldr	r3, [pc, #292]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f02:	69db      	ldr	r3, [r3, #28]
 8004f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f08:	60bb      	str	r3, [r7, #8]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f10:	4b46      	ldr	r3, [pc, #280]	@ (800502c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d118      	bne.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f1c:	4b43      	ldr	r3, [pc, #268]	@ (800502c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a42      	ldr	r2, [pc, #264]	@ (800502c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f28:	f7fe fa6e 	bl	8003408 <HAL_GetTick>
 8004f2c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2e:	e008      	b.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f30:	f7fe fa6a 	bl	8003408 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b64      	cmp	r3, #100	@ 0x64
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e06d      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f42:	4b3a      	ldr	r3, [pc, #232]	@ (800502c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d0f0      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f4e:	4b36      	ldr	r3, [pc, #216]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f56:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d02e      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d027      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f74:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f76:	4b2e      	ldr	r3, [pc, #184]	@ (8005030 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f78:	2201      	movs	r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f7c:	4b2c      	ldr	r3, [pc, #176]	@ (8005030 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f7e:	2200      	movs	r2, #0
 8004f80:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004f82:	4a29      	ldr	r2, [pc, #164]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d014      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f92:	f7fe fa39 	bl	8003408 <HAL_GetTick>
 8004f96:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f98:	e00a      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f9a:	f7fe fa35 	bl	8003408 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e036      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0ee      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fbe:	6a1b      	ldr	r3, [r3, #32]
 8004fc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	4917      	ldr	r1, [pc, #92]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004fce:	7dfb      	ldrb	r3, [r7, #23]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d105      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fd4:	4b14      	ldr	r3, [pc, #80]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	4a13      	ldr	r2, [pc, #76]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fde:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d008      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fec:	4b0e      	ldr	r3, [pc, #56]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	490b      	ldr	r1, [pc, #44]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0310 	and.w	r3, r3, #16
 8005006:	2b00      	cmp	r3, #0
 8005008:	d008      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800500a:	4b07      	ldr	r3, [pc, #28]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	4904      	ldr	r1, [pc, #16]	@ (8005028 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005018:	4313      	orrs	r3, r2
 800501a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3718      	adds	r7, #24
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	40021000 	.word	0x40021000
 800502c:	40007000 	.word	0x40007000
 8005030:	42420440 	.word	0x42420440

08005034 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b088      	sub	sp, #32
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	617b      	str	r3, [r7, #20]
 8005040:	2300      	movs	r3, #0
 8005042:	61fb      	str	r3, [r7, #28]
 8005044:	2300      	movs	r3, #0
 8005046:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	60fb      	str	r3, [r7, #12]
 800504c:	2300      	movs	r3, #0
 800504e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3b01      	subs	r3, #1
 8005054:	2b0f      	cmp	r3, #15
 8005056:	f200 80af 	bhi.w	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800505a:	a201      	add	r2, pc, #4	@ (adr r2, 8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800505c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005060:	08005137 	.word	0x08005137
 8005064:	0800519d 	.word	0x0800519d
 8005068:	080051b9 	.word	0x080051b9
 800506c:	08005127 	.word	0x08005127
 8005070:	080051b9 	.word	0x080051b9
 8005074:	080051b9 	.word	0x080051b9
 8005078:	080051b9 	.word	0x080051b9
 800507c:	0800512f 	.word	0x0800512f
 8005080:	080051b9 	.word	0x080051b9
 8005084:	080051b9 	.word	0x080051b9
 8005088:	080051b9 	.word	0x080051b9
 800508c:	080051b9 	.word	0x080051b9
 8005090:	080051b9 	.word	0x080051b9
 8005094:	080051b9 	.word	0x080051b9
 8005098:	080051b9 	.word	0x080051b9
 800509c:	080050a1 	.word	0x080050a1
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80050a0:	4b4a      	ldr	r3, [pc, #296]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80050a6:	4b49      	ldr	r3, [pc, #292]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f000 8084 	beq.w	80051bc <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	0c9b      	lsrs	r3, r3, #18
 80050b8:	f003 030f 	and.w	r3, r3, #15
 80050bc:	4a44      	ldr	r2, [pc, #272]	@ (80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 80050be:	5cd3      	ldrb	r3, [r2, r3]
 80050c0:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d015      	beq.n	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80050cc:	4b3f      	ldr	r3, [pc, #252]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	0c5b      	lsrs	r3, r3, #17
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	4a3f      	ldr	r2, [pc, #252]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 80050d8:	5cd3      	ldrb	r3, [r2, r3]
 80050da:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00d      	beq.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80050e6:	4a3c      	ldr	r2, [pc, #240]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	fb02 f303 	mul.w	r3, r2, r3
 80050f4:	61fb      	str	r3, [r7, #28]
 80050f6:	e004      	b.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	4a38      	ldr	r2, [pc, #224]	@ (80051dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 80050fc:	fb02 f303 	mul.w	r3, r2, r3
 8005100:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005102:	4b32      	ldr	r3, [pc, #200]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800510a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800510e:	d102      	bne.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8005114:	e052      	b.n	80051bc <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	4a31      	ldr	r2, [pc, #196]	@ (80051e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 800511c:	fba2 2303 	umull	r2, r3, r2, r3
 8005120:	085b      	lsrs	r3, r3, #1
 8005122:	61bb      	str	r3, [r7, #24]
      break;
 8005124:	e04a      	b.n	80051bc <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8005126:	f7ff fe2b 	bl	8004d80 <HAL_RCC_GetSysClockFreq>
 800512a:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800512c:	e049      	b.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800512e:	f7ff fe27 	bl	8004d80 <HAL_RCC_GetSysClockFreq>
 8005132:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005134:	e045      	b.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8005136:	4b25      	ldr	r3, [pc, #148]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005146:	d108      	bne.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8005152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005156:	61bb      	str	r3, [r7, #24]
 8005158:	e01f      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005160:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005164:	d109      	bne.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005166:	4b19      	ldr	r3, [pc, #100]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d003      	beq.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8005172:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005176:	61bb      	str	r3, [r7, #24]
 8005178:	e00f      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005180:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005184:	d11c      	bne.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005186:	4b11      	ldr	r3, [pc, #68]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d016      	beq.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8005192:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005196:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005198:	e012      	b.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800519a:	e011      	b.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800519c:	f7ff fe62 	bl	8004e64 <HAL_RCC_GetPCLK2Freq>
 80051a0:	4602      	mov	r2, r0
 80051a2:	4b0a      	ldr	r3, [pc, #40]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	0b9b      	lsrs	r3, r3, #14
 80051a8:	f003 0303 	and.w	r3, r3, #3
 80051ac:	3301      	adds	r3, #1
 80051ae:	005b      	lsls	r3, r3, #1
 80051b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b4:	61bb      	str	r3, [r7, #24]
      break;
 80051b6:	e004      	b.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 80051b8:	bf00      	nop
 80051ba:	e002      	b.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80051bc:	bf00      	nop
 80051be:	e000      	b.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80051c0:	bf00      	nop
    }
  }
  return (frequency);
 80051c2:	69bb      	ldr	r3, [r7, #24]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3720      	adds	r7, #32
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	40021000 	.word	0x40021000
 80051d0:	080071c0 	.word	0x080071c0
 80051d4:	080071d0 	.word	0x080071d0
 80051d8:	007a1200 	.word	0x007a1200
 80051dc:	003d0900 	.word	0x003d0900
 80051e0:	aaaaaaab 	.word	0xaaaaaaab

080051e4 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d004      	beq.n	8005200 <HAL_SRAM_Init+0x1c>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051fe:	d101      	bne.n	8005204 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e038      	b.n	8005276 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	d106      	bne.n	800521e <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f7fd f965 	bl	80024e8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	3308      	adds	r3, #8
 8005226:	4619      	mov	r1, r3
 8005228:	4610      	mov	r0, r2
 800522a:	f000 fed5 	bl	8005fd8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6818      	ldr	r0, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	461a      	mov	r2, r3
 8005238:	68b9      	ldr	r1, [r7, #8]
 800523a:	f000 ff37 	bl	80060ac <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6858      	ldr	r0, [r3, #4]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	f000 ff5c 	bl	8006108 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	6892      	ldr	r2, [r2, #8]
 8005258:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	6892      	ldr	r2, [r2, #8]
 8005264:	f041 0101 	orr.w	r1, r1, #1
 8005268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b082      	sub	sp, #8
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e042      	b.n	8005316 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d106      	bne.n	80052aa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7fd f845 	bl	8002334 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2224      	movs	r2, #36	@ 0x24
 80052ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80052c0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 fdfa 	bl	8005ebc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	691a      	ldr	r2, [r3, #16]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052d6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695a      	ldr	r2, [r3, #20]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052e6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80052f6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2220      	movs	r2, #32
 8005302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2220      	movs	r2, #32
 800530a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b08a      	sub	sp, #40	@ 0x28
 8005322:	af02      	add	r7, sp, #8
 8005324:	60f8      	str	r0, [r7, #12]
 8005326:	60b9      	str	r1, [r7, #8]
 8005328:	603b      	str	r3, [r7, #0]
 800532a:	4613      	mov	r3, r2
 800532c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b20      	cmp	r3, #32
 800533c:	d175      	bne.n	800542a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d002      	beq.n	800534a <HAL_UART_Transmit+0x2c>
 8005344:	88fb      	ldrh	r3, [r7, #6]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e06e      	b.n	800542c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2221      	movs	r2, #33	@ 0x21
 8005358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800535c:	f7fe f854 	bl	8003408 <HAL_GetTick>
 8005360:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	88fa      	ldrh	r2, [r7, #6]
 8005366:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	88fa      	ldrh	r2, [r7, #6]
 800536c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005376:	d108      	bne.n	800538a <HAL_UART_Transmit+0x6c>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d104      	bne.n	800538a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005380:	2300      	movs	r3, #0
 8005382:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	61bb      	str	r3, [r7, #24]
 8005388:	e003      	b.n	8005392 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800538e:	2300      	movs	r3, #0
 8005390:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005392:	e02e      	b.n	80053f2 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2200      	movs	r2, #0
 800539c:	2180      	movs	r1, #128	@ 0x80
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	f000 fb5e 	bl	8005a60 <UART_WaitOnFlagUntilTimeout>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e03a      	b.n	800542c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d10b      	bne.n	80053d4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	461a      	mov	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053ca:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	3302      	adds	r3, #2
 80053d0:	61bb      	str	r3, [r7, #24]
 80053d2:	e007      	b.n	80053e4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	781a      	ldrb	r2, [r3, #0]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	3301      	adds	r3, #1
 80053e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1cb      	bne.n	8005394 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2200      	movs	r2, #0
 8005404:	2140      	movs	r1, #64	@ 0x40
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f000 fb2a 	bl	8005a60 <UART_WaitOnFlagUntilTimeout>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d005      	beq.n	800541e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2220      	movs	r2, #32
 8005416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e006      	b.n	800542c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2220      	movs	r2, #32
 8005422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005426:	2300      	movs	r3, #0
 8005428:	e000      	b.n	800542c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800542a:	2302      	movs	r3, #2
  }
}
 800542c:	4618      	mov	r0, r3
 800542e:	3720      	adds	r7, #32
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b08c      	sub	sp, #48	@ 0x30
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	4613      	mov	r3, r2
 8005440:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b20      	cmp	r3, #32
 800544c:	d14a      	bne.n	80054e4 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d002      	beq.n	800545a <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005454:	88fb      	ldrh	r3, [r7, #6]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e043      	b.n	80054e6 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800546a:	88fb      	ldrh	r3, [r7, #6]
 800546c:	461a      	mov	r2, r3
 800546e:	68b9      	ldr	r1, [r7, #8]
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 fb4e 	bl	8005b12 <UART_Start_Receive_IT>
 8005476:	4603      	mov	r3, r0
 8005478:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800547c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005480:	2b00      	cmp	r3, #0
 8005482:	d12c      	bne.n	80054de <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005488:	2b01      	cmp	r3, #1
 800548a:	d125      	bne.n	80054d8 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800548c:	2300      	movs	r3, #0
 800548e:	613b      	str	r3, [r7, #16]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	613b      	str	r3, [r7, #16]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	613b      	str	r3, [r7, #16]
 80054a0:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	330c      	adds	r3, #12
 80054a8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	e853 3f00 	ldrex	r3, [r3]
 80054b0:	617b      	str	r3, [r7, #20]
   return(result);
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f043 0310 	orr.w	r3, r3, #16
 80054b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	330c      	adds	r3, #12
 80054c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80054c4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c6:	6a39      	ldr	r1, [r7, #32]
 80054c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ca:	e841 2300 	strex	r3, r2, [r1]
 80054ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1e5      	bne.n	80054a2 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80054d6:	e002      	b.n	80054de <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80054de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80054e2:	e000      	b.n	80054e6 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80054e4:	2302      	movs	r3, #2
  }
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3730      	adds	r7, #48	@ 0x30
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
	...

080054f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b0ba      	sub	sp, #232	@ 0xe8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005516:	2300      	movs	r3, #0
 8005518:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800551c:	2300      	movs	r3, #0
 800551e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005526:	f003 030f 	and.w	r3, r3, #15
 800552a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800552e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10f      	bne.n	8005556 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b00      	cmp	r3, #0
 8005540:	d009      	beq.n	8005556 <HAL_UART_IRQHandler+0x66>
 8005542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005546:	f003 0320 	and.w	r3, r3, #32
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 fbf5 	bl	8005d3e <UART_Receive_IT>
      return;
 8005554:	e25b      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005556:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 80de 	beq.w	800571c <HAL_UART_IRQHandler+0x22c>
 8005560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	d106      	bne.n	800557a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800556c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005570:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 80d1 	beq.w	800571c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800557a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00b      	beq.n	800559e <HAL_UART_IRQHandler+0xae>
 8005586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800558a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800558e:	2b00      	cmp	r3, #0
 8005590:	d005      	beq.n	800559e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005596:	f043 0201 	orr.w	r2, r3, #1
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800559e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00b      	beq.n	80055c2 <HAL_UART_IRQHandler+0xd2>
 80055aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d005      	beq.n	80055c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ba:	f043 0202 	orr.w	r2, r3, #2
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00b      	beq.n	80055e6 <HAL_UART_IRQHandler+0xf6>
 80055ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d005      	beq.n	80055e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055de:	f043 0204 	orr.w	r2, r3, #4
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ea:	f003 0308 	and.w	r3, r3, #8
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d011      	beq.n	8005616 <HAL_UART_IRQHandler+0x126>
 80055f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d105      	bne.n	800560a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d005      	beq.n	8005616 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560e:	f043 0208 	orr.w	r2, r3, #8
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 81f2 	beq.w	8005a04 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005624:	f003 0320 	and.w	r3, r3, #32
 8005628:	2b00      	cmp	r3, #0
 800562a:	d008      	beq.n	800563e <HAL_UART_IRQHandler+0x14e>
 800562c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005630:	f003 0320 	and.w	r3, r3, #32
 8005634:	2b00      	cmp	r3, #0
 8005636:	d002      	beq.n	800563e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 fb80 	bl	8005d3e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	695b      	ldr	r3, [r3, #20]
 8005644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005648:	2b00      	cmp	r3, #0
 800564a:	bf14      	ite	ne
 800564c:	2301      	movne	r3, #1
 800564e:	2300      	moveq	r3, #0
 8005650:	b2db      	uxtb	r3, r3
 8005652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565a:	f003 0308 	and.w	r3, r3, #8
 800565e:	2b00      	cmp	r3, #0
 8005660:	d103      	bne.n	800566a <HAL_UART_IRQHandler+0x17a>
 8005662:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005666:	2b00      	cmp	r3, #0
 8005668:	d04f      	beq.n	800570a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 fa8a 	bl	8005b84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567a:	2b00      	cmp	r3, #0
 800567c:	d041      	beq.n	8005702 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	3314      	adds	r3, #20
 8005684:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005694:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005698:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800569c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3314      	adds	r3, #20
 80056a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80056aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80056ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80056b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80056ba:	e841 2300 	strex	r3, r2, [r1]
 80056be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80056c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1d9      	bne.n	800567e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d013      	beq.n	80056fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d6:	4a7e      	ldr	r2, [pc, #504]	@ (80058d0 <HAL_UART_IRQHandler+0x3e0>)
 80056d8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056de:	4618      	mov	r0, r3
 80056e0:	f7fe fcf4 	bl	80040cc <HAL_DMA_Abort_IT>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d016      	beq.n	8005718 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80056f4:	4610      	mov	r0, r2
 80056f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056f8:	e00e      	b.n	8005718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f99c 	bl	8005a38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005700:	e00a      	b.n	8005718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f998 	bl	8005a38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005708:	e006      	b.n	8005718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f994 	bl	8005a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005716:	e175      	b.n	8005a04 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005718:	bf00      	nop
    return;
 800571a:	e173      	b.n	8005a04 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005720:	2b01      	cmp	r3, #1
 8005722:	f040 814f 	bne.w	80059c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800572a:	f003 0310 	and.w	r3, r3, #16
 800572e:	2b00      	cmp	r3, #0
 8005730:	f000 8148 	beq.w	80059c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005738:	f003 0310 	and.w	r3, r3, #16
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8141 	beq.w	80059c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005742:	2300      	movs	r3, #0
 8005744:	60bb      	str	r3, [r7, #8]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60bb      	str	r3, [r7, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	60bb      	str	r3, [r7, #8]
 8005756:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005762:	2b00      	cmp	r3, #0
 8005764:	f000 80b6 	beq.w	80058d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005774:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005778:	2b00      	cmp	r3, #0
 800577a:	f000 8145 	beq.w	8005a08 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005782:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005786:	429a      	cmp	r2, r3
 8005788:	f080 813e 	bcs.w	8005a08 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005792:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	2b20      	cmp	r3, #32
 800579c:	f000 8088 	beq.w	80058b0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	330c      	adds	r3, #12
 80057a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80057b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	330c      	adds	r3, #12
 80057c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80057cc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057dc:	e841 2300 	strex	r3, r2, [r1]
 80057e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1d9      	bne.n	80057a0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3314      	adds	r3, #20
 80057f2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057f6:	e853 3f00 	ldrex	r3, [r3]
 80057fa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057fe:	f023 0301 	bic.w	r3, r3, #1
 8005802:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3314      	adds	r3, #20
 800580c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005810:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005814:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005818:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800581c:	e841 2300 	strex	r3, r2, [r1]
 8005820:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005822:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1e1      	bne.n	80057ec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3314      	adds	r3, #20
 800582e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005838:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800583a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800583e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3314      	adds	r3, #20
 8005848:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800584c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800584e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005850:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005852:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005854:	e841 2300 	strex	r3, r2, [r1]
 8005858:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800585a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1e3      	bne.n	8005828 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	330c      	adds	r3, #12
 8005874:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005876:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800587e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005880:	f023 0310 	bic.w	r3, r3, #16
 8005884:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	330c      	adds	r3, #12
 800588e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005892:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005894:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005898:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80058a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e3      	bne.n	800586e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7fe fbd3 	bl	8004056 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2202      	movs	r2, #2
 80058b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058be:	b29b      	uxth	r3, r3
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	4619      	mov	r1, r3
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f8bf 	bl	8005a4a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058cc:	e09c      	b.n	8005a08 <HAL_UART_IRQHandler+0x518>
 80058ce:	bf00      	nop
 80058d0:	08005c49 	.word	0x08005c49
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058dc:	b29b      	uxth	r3, r3
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 808e 	beq.w	8005a0c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80058f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 8089 	beq.w	8005a0c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	330c      	adds	r3, #12
 8005900:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005904:	e853 3f00 	ldrex	r3, [r3]
 8005908:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800590a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800590c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005910:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	330c      	adds	r3, #12
 800591a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800591e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005920:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005922:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005924:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005926:	e841 2300 	strex	r3, r2, [r1]
 800592a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800592c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1e3      	bne.n	80058fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	3314      	adds	r3, #20
 8005938:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593c:	e853 3f00 	ldrex	r3, [r3]
 8005940:	623b      	str	r3, [r7, #32]
   return(result);
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	f023 0301 	bic.w	r3, r3, #1
 8005948:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	3314      	adds	r3, #20
 8005952:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005956:	633a      	str	r2, [r7, #48]	@ 0x30
 8005958:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800595c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800595e:	e841 2300 	strex	r3, r2, [r1]
 8005962:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1e3      	bne.n	8005932 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2220      	movs	r2, #32
 800596e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	330c      	adds	r3, #12
 800597e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	60fb      	str	r3, [r7, #12]
   return(result);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f023 0310 	bic.w	r3, r3, #16
 800598e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	330c      	adds	r3, #12
 8005998:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800599c:	61fa      	str	r2, [r7, #28]
 800599e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a0:	69b9      	ldr	r1, [r7, #24]
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	e841 2300 	strex	r3, r2, [r1]
 80059a8:	617b      	str	r3, [r7, #20]
   return(result);
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e3      	bne.n	8005978 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059ba:	4619      	mov	r1, r3
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 f844 	bl	8005a4a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059c2:	e023      	b.n	8005a0c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d009      	beq.n	80059e4 <HAL_UART_IRQHandler+0x4f4>
 80059d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d003      	beq.n	80059e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 f947 	bl	8005c70 <UART_Transmit_IT>
    return;
 80059e2:	e014      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00e      	beq.n	8005a0e <HAL_UART_IRQHandler+0x51e>
 80059f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d008      	beq.n	8005a0e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 f986 	bl	8005d0e <UART_EndTransmit_IT>
    return;
 8005a02:	e004      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
    return;
 8005a04:	bf00      	nop
 8005a06:	e002      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
      return;
 8005a08:	bf00      	nop
 8005a0a:	e000      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
      return;
 8005a0c:	bf00      	nop
  }
}
 8005a0e:	37e8      	adds	r7, #232	@ 0xe8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bc80      	pop	{r7}
 8005a24:	4770      	bx	lr

08005a26 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a26:	b480      	push	{r7}
 8005a28:	b083      	sub	sp, #12
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a2e:	bf00      	nop
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bc80      	pop	{r7}
 8005a36:	4770      	bx	lr

08005a38 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr

08005a4a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b083      	sub	sp, #12
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
 8005a52:	460b      	mov	r3, r1
 8005a54:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a56:	bf00      	nop
 8005a58:	370c      	adds	r7, #12
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bc80      	pop	{r7}
 8005a5e:	4770      	bx	lr

08005a60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	603b      	str	r3, [r7, #0]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a70:	e03b      	b.n	8005aea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a78:	d037      	beq.n	8005aea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a7a:	f7fd fcc5 	bl	8003408 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	6a3a      	ldr	r2, [r7, #32]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d302      	bcc.n	8005a90 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e03a      	b.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f003 0304 	and.w	r3, r3, #4
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d023      	beq.n	8005aea <UART_WaitOnFlagUntilTimeout+0x8a>
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b80      	cmp	r3, #128	@ 0x80
 8005aa6:	d020      	beq.n	8005aea <UART_WaitOnFlagUntilTimeout+0x8a>
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2b40      	cmp	r3, #64	@ 0x40
 8005aac:	d01d      	beq.n	8005aea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	2b08      	cmp	r3, #8
 8005aba:	d116      	bne.n	8005aea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005abc:	2300      	movs	r3, #0
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	617b      	str	r3, [r7, #20]
 8005ad0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ad2:	68f8      	ldr	r0, [r7, #12]
 8005ad4:	f000 f856 	bl	8005b84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2208      	movs	r2, #8
 8005adc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e00f      	b.n	8005b0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	4013      	ands	r3, r2
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	bf0c      	ite	eq
 8005afa:	2301      	moveq	r3, #1
 8005afc:	2300      	movne	r3, #0
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	461a      	mov	r2, r3
 8005b02:	79fb      	ldrb	r3, [r7, #7]
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d0b4      	beq.n	8005a72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b08:	2300      	movs	r3, #0
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3718      	adds	r7, #24
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b085      	sub	sp, #20
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	60f8      	str	r0, [r7, #12]
 8005b1a:	60b9      	str	r1, [r7, #8]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	88fa      	ldrh	r2, [r7, #6]
 8005b2a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	88fa      	ldrh	r2, [r7, #6]
 8005b30:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2222      	movs	r2, #34	@ 0x22
 8005b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d007      	beq.n	8005b58 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b56:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695a      	ldr	r2, [r3, #20]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0201 	orr.w	r2, r2, #1
 8005b66:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68da      	ldr	r2, [r3, #12]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0220 	orr.w	r2, r2, #32
 8005b76:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3714      	adds	r7, #20
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bc80      	pop	{r7}
 8005b82:	4770      	bx	lr

08005b84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b095      	sub	sp, #84	@ 0x54
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	330c      	adds	r3, #12
 8005b92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b96:	e853 3f00 	ldrex	r3, [r3]
 8005b9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	330c      	adds	r3, #12
 8005baa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bac:	643a      	str	r2, [r7, #64]	@ 0x40
 8005bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bb4:	e841 2300 	strex	r3, r2, [r1]
 8005bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1e5      	bne.n	8005b8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3314      	adds	r3, #20
 8005bc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc8:	6a3b      	ldr	r3, [r7, #32]
 8005bca:	e853 3f00 	ldrex	r3, [r3]
 8005bce:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	f023 0301 	bic.w	r3, r3, #1
 8005bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3314      	adds	r3, #20
 8005bde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005be0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005be6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be8:	e841 2300 	strex	r3, r2, [r1]
 8005bec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d1e5      	bne.n	8005bc0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d119      	bne.n	8005c30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	330c      	adds	r3, #12
 8005c02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	e853 3f00 	ldrex	r3, [r3]
 8005c0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	f023 0310 	bic.w	r3, r3, #16
 8005c12:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	330c      	adds	r3, #12
 8005c1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c1c:	61ba      	str	r2, [r7, #24]
 8005c1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c20:	6979      	ldr	r1, [r7, #20]
 8005c22:	69ba      	ldr	r2, [r7, #24]
 8005c24:	e841 2300 	strex	r3, r2, [r1]
 8005c28:	613b      	str	r3, [r7, #16]
   return(result);
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1e5      	bne.n	8005bfc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2220      	movs	r2, #32
 8005c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c3e:	bf00      	nop
 8005c40:	3754      	adds	r7, #84	@ 0x54
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bc80      	pop	{r7}
 8005c46:	4770      	bx	lr

08005c48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f7ff fee8 	bl	8005a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c68:	bf00      	nop
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b21      	cmp	r3, #33	@ 0x21
 8005c82:	d13e      	bne.n	8005d02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c8c:	d114      	bne.n	8005cb8 <UART_Transmit_IT+0x48>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	691b      	ldr	r3, [r3, #16]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d110      	bne.n	8005cb8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	881b      	ldrh	r3, [r3, #0]
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005caa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	1c9a      	adds	r2, r3, #2
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	621a      	str	r2, [r3, #32]
 8005cb6:	e008      	b.n	8005cca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	1c59      	adds	r1, r3, #1
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6211      	str	r1, [r2, #32]
 8005cc2:	781a      	ldrb	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10f      	bne.n	8005cfe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68da      	ldr	r2, [r3, #12]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68da      	ldr	r2, [r3, #12]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cfc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	e000      	b.n	8005d04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d02:	2302      	movs	r3, #2
  }
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bc80      	pop	{r7}
 8005d0c:	4770      	bx	lr

08005d0e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b082      	sub	sp, #8
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68da      	ldr	r2, [r3, #12]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d24:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2220      	movs	r2, #32
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7ff fe70 	bl	8005a14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d3e:	b580      	push	{r7, lr}
 8005d40:	b08c      	sub	sp, #48	@ 0x30
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b22      	cmp	r3, #34	@ 0x22
 8005d50:	f040 80ae 	bne.w	8005eb0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d5c:	d117      	bne.n	8005d8e <UART_Receive_IT+0x50>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d113      	bne.n	8005d8e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d66:	2300      	movs	r3, #0
 8005d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d86:	1c9a      	adds	r2, r3, #2
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d8c:	e026      	b.n	8005ddc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005d94:	2300      	movs	r3, #0
 8005d96:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005da0:	d007      	beq.n	8005db2 <UART_Receive_IT+0x74>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10a      	bne.n	8005dc0 <UART_Receive_IT+0x82>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d106      	bne.n	8005dc0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	701a      	strb	r2, [r3, #0]
 8005dbe:	e008      	b.n	8005dd2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	3b01      	subs	r3, #1
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	4619      	mov	r1, r3
 8005dea:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d15d      	bne.n	8005eac <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68da      	ldr	r2, [r3, #12]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f022 0220 	bic.w	r2, r2, #32
 8005dfe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68da      	ldr	r2, [r3, #12]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	695a      	ldr	r2, [r3, #20]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 0201 	bic.w	r2, r2, #1
 8005e1e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2220      	movs	r2, #32
 8005e24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d135      	bne.n	8005ea2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	330c      	adds	r3, #12
 8005e42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	f023 0310 	bic.w	r3, r3, #16
 8005e52:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	330c      	adds	r3, #12
 8005e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e5c:	623a      	str	r2, [r7, #32]
 8005e5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	69f9      	ldr	r1, [r7, #28]
 8005e62:	6a3a      	ldr	r2, [r7, #32]
 8005e64:	e841 2300 	strex	r3, r2, [r1]
 8005e68:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e5      	bne.n	8005e3c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0310 	and.w	r3, r3, #16
 8005e7a:	2b10      	cmp	r3, #16
 8005e7c:	d10a      	bne.n	8005e94 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e7e:	2300      	movs	r3, #0
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	60fb      	str	r3, [r7, #12]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	60fb      	str	r3, [r7, #12]
 8005e92:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e98:	4619      	mov	r1, r3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7ff fdd5 	bl	8005a4a <HAL_UARTEx_RxEventCallback>
 8005ea0:	e002      	b.n	8005ea8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7ff fdbf 	bl	8005a26 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e002      	b.n	8005eb2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005eac:	2300      	movs	r3, #0
 8005eae:	e000      	b.n	8005eb2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005eb0:	2302      	movs	r3, #2
  }
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3730      	adds	r7, #48	@ 0x30
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
	...

08005ebc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	689a      	ldr	r2, [r3, #8]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	695b      	ldr	r3, [r3, #20]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005ef6:	f023 030c 	bic.w	r3, r3, #12
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	68b9      	ldr	r1, [r7, #8]
 8005f00:	430b      	orrs	r3, r1
 8005f02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699a      	ldr	r2, [r3, #24]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	430a      	orrs	r2, r1
 8005f18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a2c      	ldr	r2, [pc, #176]	@ (8005fd0 <UART_SetConfig+0x114>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d103      	bne.n	8005f2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005f24:	f7fe ff9e 	bl	8004e64 <HAL_RCC_GetPCLK2Freq>
 8005f28:	60f8      	str	r0, [r7, #12]
 8005f2a:	e002      	b.n	8005f32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005f2c:	f7fe ff86 	bl	8004e3c <HAL_RCC_GetPCLK1Freq>
 8005f30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4613      	mov	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	4413      	add	r3, r2
 8005f3a:	009a      	lsls	r2, r3, #2
 8005f3c:	441a      	add	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f48:	4a22      	ldr	r2, [pc, #136]	@ (8005fd4 <UART_SetConfig+0x118>)
 8005f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	0119      	lsls	r1, r3, #4
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	4613      	mov	r3, r2
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	4413      	add	r3, r2
 8005f5a:	009a      	lsls	r2, r3, #2
 8005f5c:	441a      	add	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f68:	4b1a      	ldr	r3, [pc, #104]	@ (8005fd4 <UART_SetConfig+0x118>)
 8005f6a:	fba3 0302 	umull	r0, r3, r3, r2
 8005f6e:	095b      	lsrs	r3, r3, #5
 8005f70:	2064      	movs	r0, #100	@ 0x64
 8005f72:	fb00 f303 	mul.w	r3, r0, r3
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	011b      	lsls	r3, r3, #4
 8005f7a:	3332      	adds	r3, #50	@ 0x32
 8005f7c:	4a15      	ldr	r2, [pc, #84]	@ (8005fd4 <UART_SetConfig+0x118>)
 8005f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f82:	095b      	lsrs	r3, r3, #5
 8005f84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f88:	4419      	add	r1, r3
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4413      	add	r3, r2
 8005f92:	009a      	lsls	r2, r3, #2
 8005f94:	441a      	add	r2, r3
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd4 <UART_SetConfig+0x118>)
 8005fa2:	fba3 0302 	umull	r0, r3, r3, r2
 8005fa6:	095b      	lsrs	r3, r3, #5
 8005fa8:	2064      	movs	r0, #100	@ 0x64
 8005faa:	fb00 f303 	mul.w	r3, r0, r3
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	3332      	adds	r3, #50	@ 0x32
 8005fb4:	4a07      	ldr	r2, [pc, #28]	@ (8005fd4 <UART_SetConfig+0x118>)
 8005fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fba:	095b      	lsrs	r3, r3, #5
 8005fbc:	f003 020f 	and.w	r2, r3, #15
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	440a      	add	r2, r1
 8005fc6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005fc8:	bf00      	nop
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	40013800 	.word	0x40013800
 8005fd4:	51eb851f 	.word	0x51eb851f

08005fd8 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b087      	sub	sp, #28
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	6812      	ldr	r2, [r2, #0]
 8005ff0:	f023 0101 	bic.w	r1, r3, #1
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	2b08      	cmp	r3, #8
 8006000:	d102      	bne.n	8006008 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006002:	2340      	movs	r3, #64	@ 0x40
 8006004:	617b      	str	r3, [r7, #20]
 8006006:	e001      	b.n	800600c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006008:	2300      	movs	r3, #0
 800600a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006018:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800601e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006024:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800602a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8006030:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8006036:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 800603c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8006042:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8006048:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 800604e:	4313      	orrs	r3, r2
 8006050:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	4313      	orrs	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8006066:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <FSMC_NORSRAM_Init+0xd0>)
 8006068:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006070:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006078:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	43db      	mvns	r3, r3
 8006088:	ea02 0103 	and.w	r1, r2, r3
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	4319      	orrs	r1, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	371c      	adds	r7, #28
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bc80      	pop	{r7}
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	0008fb7f 	.word	0x0008fb7f

080060ac <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 80060c2:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 80060ca:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 80060d2:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	691b      	ldr	r3, [r3, #16]
 80060d8:	3b01      	subs	r3, #1
 80060da:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 80060dc:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	3b02      	subs	r3, #2
 80060e4:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 80060e6:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 80060f2:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	bc80      	pop	{r7}
 8006104:	4770      	bx	lr
	...

08006108 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
 8006114:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800611c:	d11d      	bne.n	800615a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006126:	4b13      	ldr	r3, [pc, #76]	@ (8006174 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8006128:	4013      	ands	r3, r2
 800612a:	68ba      	ldr	r2, [r7, #8]
 800612c:	6811      	ldr	r1, [r2, #0]
 800612e:	68ba      	ldr	r2, [r7, #8]
 8006130:	6852      	ldr	r2, [r2, #4]
 8006132:	0112      	lsls	r2, r2, #4
 8006134:	4311      	orrs	r1, r2
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	6892      	ldr	r2, [r2, #8]
 800613a:	0212      	lsls	r2, r2, #8
 800613c:	4311      	orrs	r1, r2
 800613e:	68ba      	ldr	r2, [r7, #8]
 8006140:	6992      	ldr	r2, [r2, #24]
 8006142:	4311      	orrs	r1, r2
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	68d2      	ldr	r2, [r2, #12]
 8006148:	0412      	lsls	r2, r2, #16
 800614a:	430a      	orrs	r2, r1
 800614c:	ea43 0102 	orr.w	r1, r3, r2
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006158:	e005      	b.n	8006166 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006162:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	bc80      	pop	{r7}
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	cff00000 	.word	0xcff00000

08006178 <siprintf>:
 8006178:	b40e      	push	{r1, r2, r3}
 800617a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800617e:	b500      	push	{lr}
 8006180:	b09c      	sub	sp, #112	@ 0x70
 8006182:	ab1d      	add	r3, sp, #116	@ 0x74
 8006184:	9002      	str	r0, [sp, #8]
 8006186:	9006      	str	r0, [sp, #24]
 8006188:	9107      	str	r1, [sp, #28]
 800618a:	9104      	str	r1, [sp, #16]
 800618c:	4808      	ldr	r0, [pc, #32]	@ (80061b0 <siprintf+0x38>)
 800618e:	4909      	ldr	r1, [pc, #36]	@ (80061b4 <siprintf+0x3c>)
 8006190:	f853 2b04 	ldr.w	r2, [r3], #4
 8006194:	9105      	str	r1, [sp, #20]
 8006196:	6800      	ldr	r0, [r0, #0]
 8006198:	a902      	add	r1, sp, #8
 800619a:	9301      	str	r3, [sp, #4]
 800619c:	f000 f89c 	bl	80062d8 <_svfiprintf_r>
 80061a0:	2200      	movs	r2, #0
 80061a2:	9b02      	ldr	r3, [sp, #8]
 80061a4:	701a      	strb	r2, [r3, #0]
 80061a6:	b01c      	add	sp, #112	@ 0x70
 80061a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061ac:	b003      	add	sp, #12
 80061ae:	4770      	bx	lr
 80061b0:	20000040 	.word	0x20000040
 80061b4:	ffff0208 	.word	0xffff0208

080061b8 <memset>:
 80061b8:	4603      	mov	r3, r0
 80061ba:	4402      	add	r2, r0
 80061bc:	4293      	cmp	r3, r2
 80061be:	d100      	bne.n	80061c2 <memset+0xa>
 80061c0:	4770      	bx	lr
 80061c2:	f803 1b01 	strb.w	r1, [r3], #1
 80061c6:	e7f9      	b.n	80061bc <memset+0x4>

080061c8 <__errno>:
 80061c8:	4b01      	ldr	r3, [pc, #4]	@ (80061d0 <__errno+0x8>)
 80061ca:	6818      	ldr	r0, [r3, #0]
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	20000040 	.word	0x20000040

080061d4 <__libc_init_array>:
 80061d4:	b570      	push	{r4, r5, r6, lr}
 80061d6:	2600      	movs	r6, #0
 80061d8:	4d0c      	ldr	r5, [pc, #48]	@ (800620c <__libc_init_array+0x38>)
 80061da:	4c0d      	ldr	r4, [pc, #52]	@ (8006210 <__libc_init_array+0x3c>)
 80061dc:	1b64      	subs	r4, r4, r5
 80061de:	10a4      	asrs	r4, r4, #2
 80061e0:	42a6      	cmp	r6, r4
 80061e2:	d109      	bne.n	80061f8 <__libc_init_array+0x24>
 80061e4:	f000 fc78 	bl	8006ad8 <_init>
 80061e8:	2600      	movs	r6, #0
 80061ea:	4d0a      	ldr	r5, [pc, #40]	@ (8006214 <__libc_init_array+0x40>)
 80061ec:	4c0a      	ldr	r4, [pc, #40]	@ (8006218 <__libc_init_array+0x44>)
 80061ee:	1b64      	subs	r4, r4, r5
 80061f0:	10a4      	asrs	r4, r4, #2
 80061f2:	42a6      	cmp	r6, r4
 80061f4:	d105      	bne.n	8006202 <__libc_init_array+0x2e>
 80061f6:	bd70      	pop	{r4, r5, r6, pc}
 80061f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80061fc:	4798      	blx	r3
 80061fe:	3601      	adds	r6, #1
 8006200:	e7ee      	b.n	80061e0 <__libc_init_array+0xc>
 8006202:	f855 3b04 	ldr.w	r3, [r5], #4
 8006206:	4798      	blx	r3
 8006208:	3601      	adds	r6, #1
 800620a:	e7f2      	b.n	80061f2 <__libc_init_array+0x1e>
 800620c:	08007210 	.word	0x08007210
 8006210:	08007210 	.word	0x08007210
 8006214:	08007210 	.word	0x08007210
 8006218:	08007214 	.word	0x08007214

0800621c <__retarget_lock_acquire_recursive>:
 800621c:	4770      	bx	lr

0800621e <__retarget_lock_release_recursive>:
 800621e:	4770      	bx	lr

08006220 <__ssputs_r>:
 8006220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006224:	461f      	mov	r7, r3
 8006226:	688e      	ldr	r6, [r1, #8]
 8006228:	4682      	mov	sl, r0
 800622a:	42be      	cmp	r6, r7
 800622c:	460c      	mov	r4, r1
 800622e:	4690      	mov	r8, r2
 8006230:	680b      	ldr	r3, [r1, #0]
 8006232:	d82d      	bhi.n	8006290 <__ssputs_r+0x70>
 8006234:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006238:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800623c:	d026      	beq.n	800628c <__ssputs_r+0x6c>
 800623e:	6965      	ldr	r5, [r4, #20]
 8006240:	6909      	ldr	r1, [r1, #16]
 8006242:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006246:	eba3 0901 	sub.w	r9, r3, r1
 800624a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800624e:	1c7b      	adds	r3, r7, #1
 8006250:	444b      	add	r3, r9
 8006252:	106d      	asrs	r5, r5, #1
 8006254:	429d      	cmp	r5, r3
 8006256:	bf38      	it	cc
 8006258:	461d      	movcc	r5, r3
 800625a:	0553      	lsls	r3, r2, #21
 800625c:	d527      	bpl.n	80062ae <__ssputs_r+0x8e>
 800625e:	4629      	mov	r1, r5
 8006260:	f000 f958 	bl	8006514 <_malloc_r>
 8006264:	4606      	mov	r6, r0
 8006266:	b360      	cbz	r0, 80062c2 <__ssputs_r+0xa2>
 8006268:	464a      	mov	r2, r9
 800626a:	6921      	ldr	r1, [r4, #16]
 800626c:	f000 fbd6 	bl	8006a1c <memcpy>
 8006270:	89a3      	ldrh	r3, [r4, #12]
 8006272:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800627a:	81a3      	strh	r3, [r4, #12]
 800627c:	6126      	str	r6, [r4, #16]
 800627e:	444e      	add	r6, r9
 8006280:	6026      	str	r6, [r4, #0]
 8006282:	463e      	mov	r6, r7
 8006284:	6165      	str	r5, [r4, #20]
 8006286:	eba5 0509 	sub.w	r5, r5, r9
 800628a:	60a5      	str	r5, [r4, #8]
 800628c:	42be      	cmp	r6, r7
 800628e:	d900      	bls.n	8006292 <__ssputs_r+0x72>
 8006290:	463e      	mov	r6, r7
 8006292:	4632      	mov	r2, r6
 8006294:	4641      	mov	r1, r8
 8006296:	6820      	ldr	r0, [r4, #0]
 8006298:	f000 fb88 	bl	80069ac <memmove>
 800629c:	2000      	movs	r0, #0
 800629e:	68a3      	ldr	r3, [r4, #8]
 80062a0:	1b9b      	subs	r3, r3, r6
 80062a2:	60a3      	str	r3, [r4, #8]
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	4433      	add	r3, r6
 80062a8:	6023      	str	r3, [r4, #0]
 80062aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ae:	462a      	mov	r2, r5
 80062b0:	f000 fb4e 	bl	8006950 <_realloc_r>
 80062b4:	4606      	mov	r6, r0
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d1e0      	bne.n	800627c <__ssputs_r+0x5c>
 80062ba:	4650      	mov	r0, sl
 80062bc:	6921      	ldr	r1, [r4, #16]
 80062be:	f000 fbbb 	bl	8006a38 <_free_r>
 80062c2:	230c      	movs	r3, #12
 80062c4:	f8ca 3000 	str.w	r3, [sl]
 80062c8:	89a3      	ldrh	r3, [r4, #12]
 80062ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062d2:	81a3      	strh	r3, [r4, #12]
 80062d4:	e7e9      	b.n	80062aa <__ssputs_r+0x8a>
	...

080062d8 <_svfiprintf_r>:
 80062d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062dc:	4698      	mov	r8, r3
 80062de:	898b      	ldrh	r3, [r1, #12]
 80062e0:	4607      	mov	r7, r0
 80062e2:	061b      	lsls	r3, r3, #24
 80062e4:	460d      	mov	r5, r1
 80062e6:	4614      	mov	r4, r2
 80062e8:	b09d      	sub	sp, #116	@ 0x74
 80062ea:	d510      	bpl.n	800630e <_svfiprintf_r+0x36>
 80062ec:	690b      	ldr	r3, [r1, #16]
 80062ee:	b973      	cbnz	r3, 800630e <_svfiprintf_r+0x36>
 80062f0:	2140      	movs	r1, #64	@ 0x40
 80062f2:	f000 f90f 	bl	8006514 <_malloc_r>
 80062f6:	6028      	str	r0, [r5, #0]
 80062f8:	6128      	str	r0, [r5, #16]
 80062fa:	b930      	cbnz	r0, 800630a <_svfiprintf_r+0x32>
 80062fc:	230c      	movs	r3, #12
 80062fe:	603b      	str	r3, [r7, #0]
 8006300:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006304:	b01d      	add	sp, #116	@ 0x74
 8006306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800630a:	2340      	movs	r3, #64	@ 0x40
 800630c:	616b      	str	r3, [r5, #20]
 800630e:	2300      	movs	r3, #0
 8006310:	9309      	str	r3, [sp, #36]	@ 0x24
 8006312:	2320      	movs	r3, #32
 8006314:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006318:	2330      	movs	r3, #48	@ 0x30
 800631a:	f04f 0901 	mov.w	r9, #1
 800631e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006322:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80064bc <_svfiprintf_r+0x1e4>
 8006326:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800632a:	4623      	mov	r3, r4
 800632c:	469a      	mov	sl, r3
 800632e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006332:	b10a      	cbz	r2, 8006338 <_svfiprintf_r+0x60>
 8006334:	2a25      	cmp	r2, #37	@ 0x25
 8006336:	d1f9      	bne.n	800632c <_svfiprintf_r+0x54>
 8006338:	ebba 0b04 	subs.w	fp, sl, r4
 800633c:	d00b      	beq.n	8006356 <_svfiprintf_r+0x7e>
 800633e:	465b      	mov	r3, fp
 8006340:	4622      	mov	r2, r4
 8006342:	4629      	mov	r1, r5
 8006344:	4638      	mov	r0, r7
 8006346:	f7ff ff6b 	bl	8006220 <__ssputs_r>
 800634a:	3001      	adds	r0, #1
 800634c:	f000 80a7 	beq.w	800649e <_svfiprintf_r+0x1c6>
 8006350:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006352:	445a      	add	r2, fp
 8006354:	9209      	str	r2, [sp, #36]	@ 0x24
 8006356:	f89a 3000 	ldrb.w	r3, [sl]
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 809f 	beq.w	800649e <_svfiprintf_r+0x1c6>
 8006360:	2300      	movs	r3, #0
 8006362:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006366:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800636a:	f10a 0a01 	add.w	sl, sl, #1
 800636e:	9304      	str	r3, [sp, #16]
 8006370:	9307      	str	r3, [sp, #28]
 8006372:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006376:	931a      	str	r3, [sp, #104]	@ 0x68
 8006378:	4654      	mov	r4, sl
 800637a:	2205      	movs	r2, #5
 800637c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006380:	484e      	ldr	r0, [pc, #312]	@ (80064bc <_svfiprintf_r+0x1e4>)
 8006382:	f000 fb3d 	bl	8006a00 <memchr>
 8006386:	9a04      	ldr	r2, [sp, #16]
 8006388:	b9d8      	cbnz	r0, 80063c2 <_svfiprintf_r+0xea>
 800638a:	06d0      	lsls	r0, r2, #27
 800638c:	bf44      	itt	mi
 800638e:	2320      	movmi	r3, #32
 8006390:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006394:	0711      	lsls	r1, r2, #28
 8006396:	bf44      	itt	mi
 8006398:	232b      	movmi	r3, #43	@ 0x2b
 800639a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800639e:	f89a 3000 	ldrb.w	r3, [sl]
 80063a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80063a4:	d015      	beq.n	80063d2 <_svfiprintf_r+0xfa>
 80063a6:	4654      	mov	r4, sl
 80063a8:	2000      	movs	r0, #0
 80063aa:	f04f 0c0a 	mov.w	ip, #10
 80063ae:	9a07      	ldr	r2, [sp, #28]
 80063b0:	4621      	mov	r1, r4
 80063b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063b6:	3b30      	subs	r3, #48	@ 0x30
 80063b8:	2b09      	cmp	r3, #9
 80063ba:	d94b      	bls.n	8006454 <_svfiprintf_r+0x17c>
 80063bc:	b1b0      	cbz	r0, 80063ec <_svfiprintf_r+0x114>
 80063be:	9207      	str	r2, [sp, #28]
 80063c0:	e014      	b.n	80063ec <_svfiprintf_r+0x114>
 80063c2:	eba0 0308 	sub.w	r3, r0, r8
 80063c6:	fa09 f303 	lsl.w	r3, r9, r3
 80063ca:	4313      	orrs	r3, r2
 80063cc:	46a2      	mov	sl, r4
 80063ce:	9304      	str	r3, [sp, #16]
 80063d0:	e7d2      	b.n	8006378 <_svfiprintf_r+0xa0>
 80063d2:	9b03      	ldr	r3, [sp, #12]
 80063d4:	1d19      	adds	r1, r3, #4
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	9103      	str	r1, [sp, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	bfbb      	ittet	lt
 80063de:	425b      	neglt	r3, r3
 80063e0:	f042 0202 	orrlt.w	r2, r2, #2
 80063e4:	9307      	strge	r3, [sp, #28]
 80063e6:	9307      	strlt	r3, [sp, #28]
 80063e8:	bfb8      	it	lt
 80063ea:	9204      	strlt	r2, [sp, #16]
 80063ec:	7823      	ldrb	r3, [r4, #0]
 80063ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80063f0:	d10a      	bne.n	8006408 <_svfiprintf_r+0x130>
 80063f2:	7863      	ldrb	r3, [r4, #1]
 80063f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80063f6:	d132      	bne.n	800645e <_svfiprintf_r+0x186>
 80063f8:	9b03      	ldr	r3, [sp, #12]
 80063fa:	3402      	adds	r4, #2
 80063fc:	1d1a      	adds	r2, r3, #4
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	9203      	str	r2, [sp, #12]
 8006402:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006406:	9305      	str	r3, [sp, #20]
 8006408:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80064c0 <_svfiprintf_r+0x1e8>
 800640c:	2203      	movs	r2, #3
 800640e:	4650      	mov	r0, sl
 8006410:	7821      	ldrb	r1, [r4, #0]
 8006412:	f000 faf5 	bl	8006a00 <memchr>
 8006416:	b138      	cbz	r0, 8006428 <_svfiprintf_r+0x150>
 8006418:	2240      	movs	r2, #64	@ 0x40
 800641a:	9b04      	ldr	r3, [sp, #16]
 800641c:	eba0 000a 	sub.w	r0, r0, sl
 8006420:	4082      	lsls	r2, r0
 8006422:	4313      	orrs	r3, r2
 8006424:	3401      	adds	r4, #1
 8006426:	9304      	str	r3, [sp, #16]
 8006428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800642c:	2206      	movs	r2, #6
 800642e:	4825      	ldr	r0, [pc, #148]	@ (80064c4 <_svfiprintf_r+0x1ec>)
 8006430:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006434:	f000 fae4 	bl	8006a00 <memchr>
 8006438:	2800      	cmp	r0, #0
 800643a:	d036      	beq.n	80064aa <_svfiprintf_r+0x1d2>
 800643c:	4b22      	ldr	r3, [pc, #136]	@ (80064c8 <_svfiprintf_r+0x1f0>)
 800643e:	bb1b      	cbnz	r3, 8006488 <_svfiprintf_r+0x1b0>
 8006440:	9b03      	ldr	r3, [sp, #12]
 8006442:	3307      	adds	r3, #7
 8006444:	f023 0307 	bic.w	r3, r3, #7
 8006448:	3308      	adds	r3, #8
 800644a:	9303      	str	r3, [sp, #12]
 800644c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800644e:	4433      	add	r3, r6
 8006450:	9309      	str	r3, [sp, #36]	@ 0x24
 8006452:	e76a      	b.n	800632a <_svfiprintf_r+0x52>
 8006454:	460c      	mov	r4, r1
 8006456:	2001      	movs	r0, #1
 8006458:	fb0c 3202 	mla	r2, ip, r2, r3
 800645c:	e7a8      	b.n	80063b0 <_svfiprintf_r+0xd8>
 800645e:	2300      	movs	r3, #0
 8006460:	f04f 0c0a 	mov.w	ip, #10
 8006464:	4619      	mov	r1, r3
 8006466:	3401      	adds	r4, #1
 8006468:	9305      	str	r3, [sp, #20]
 800646a:	4620      	mov	r0, r4
 800646c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006470:	3a30      	subs	r2, #48	@ 0x30
 8006472:	2a09      	cmp	r2, #9
 8006474:	d903      	bls.n	800647e <_svfiprintf_r+0x1a6>
 8006476:	2b00      	cmp	r3, #0
 8006478:	d0c6      	beq.n	8006408 <_svfiprintf_r+0x130>
 800647a:	9105      	str	r1, [sp, #20]
 800647c:	e7c4      	b.n	8006408 <_svfiprintf_r+0x130>
 800647e:	4604      	mov	r4, r0
 8006480:	2301      	movs	r3, #1
 8006482:	fb0c 2101 	mla	r1, ip, r1, r2
 8006486:	e7f0      	b.n	800646a <_svfiprintf_r+0x192>
 8006488:	ab03      	add	r3, sp, #12
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	462a      	mov	r2, r5
 800648e:	4638      	mov	r0, r7
 8006490:	4b0e      	ldr	r3, [pc, #56]	@ (80064cc <_svfiprintf_r+0x1f4>)
 8006492:	a904      	add	r1, sp, #16
 8006494:	f3af 8000 	nop.w
 8006498:	1c42      	adds	r2, r0, #1
 800649a:	4606      	mov	r6, r0
 800649c:	d1d6      	bne.n	800644c <_svfiprintf_r+0x174>
 800649e:	89ab      	ldrh	r3, [r5, #12]
 80064a0:	065b      	lsls	r3, r3, #25
 80064a2:	f53f af2d 	bmi.w	8006300 <_svfiprintf_r+0x28>
 80064a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064a8:	e72c      	b.n	8006304 <_svfiprintf_r+0x2c>
 80064aa:	ab03      	add	r3, sp, #12
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	462a      	mov	r2, r5
 80064b0:	4638      	mov	r0, r7
 80064b2:	4b06      	ldr	r3, [pc, #24]	@ (80064cc <_svfiprintf_r+0x1f4>)
 80064b4:	a904      	add	r1, sp, #16
 80064b6:	f000 f91f 	bl	80066f8 <_printf_i>
 80064ba:	e7ed      	b.n	8006498 <_svfiprintf_r+0x1c0>
 80064bc:	080071d2 	.word	0x080071d2
 80064c0:	080071d8 	.word	0x080071d8
 80064c4:	080071dc 	.word	0x080071dc
 80064c8:	00000000 	.word	0x00000000
 80064cc:	08006221 	.word	0x08006221

080064d0 <sbrk_aligned>:
 80064d0:	b570      	push	{r4, r5, r6, lr}
 80064d2:	4e0f      	ldr	r6, [pc, #60]	@ (8006510 <sbrk_aligned+0x40>)
 80064d4:	460c      	mov	r4, r1
 80064d6:	6831      	ldr	r1, [r6, #0]
 80064d8:	4605      	mov	r5, r0
 80064da:	b911      	cbnz	r1, 80064e2 <sbrk_aligned+0x12>
 80064dc:	f000 fa80 	bl	80069e0 <_sbrk_r>
 80064e0:	6030      	str	r0, [r6, #0]
 80064e2:	4621      	mov	r1, r4
 80064e4:	4628      	mov	r0, r5
 80064e6:	f000 fa7b 	bl	80069e0 <_sbrk_r>
 80064ea:	1c43      	adds	r3, r0, #1
 80064ec:	d103      	bne.n	80064f6 <sbrk_aligned+0x26>
 80064ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80064f2:	4620      	mov	r0, r4
 80064f4:	bd70      	pop	{r4, r5, r6, pc}
 80064f6:	1cc4      	adds	r4, r0, #3
 80064f8:	f024 0403 	bic.w	r4, r4, #3
 80064fc:	42a0      	cmp	r0, r4
 80064fe:	d0f8      	beq.n	80064f2 <sbrk_aligned+0x22>
 8006500:	1a21      	subs	r1, r4, r0
 8006502:	4628      	mov	r0, r5
 8006504:	f000 fa6c 	bl	80069e0 <_sbrk_r>
 8006508:	3001      	adds	r0, #1
 800650a:	d1f2      	bne.n	80064f2 <sbrk_aligned+0x22>
 800650c:	e7ef      	b.n	80064ee <sbrk_aligned+0x1e>
 800650e:	bf00      	nop
 8006510:	20000360 	.word	0x20000360

08006514 <_malloc_r>:
 8006514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006518:	1ccd      	adds	r5, r1, #3
 800651a:	f025 0503 	bic.w	r5, r5, #3
 800651e:	3508      	adds	r5, #8
 8006520:	2d0c      	cmp	r5, #12
 8006522:	bf38      	it	cc
 8006524:	250c      	movcc	r5, #12
 8006526:	2d00      	cmp	r5, #0
 8006528:	4606      	mov	r6, r0
 800652a:	db01      	blt.n	8006530 <_malloc_r+0x1c>
 800652c:	42a9      	cmp	r1, r5
 800652e:	d904      	bls.n	800653a <_malloc_r+0x26>
 8006530:	230c      	movs	r3, #12
 8006532:	6033      	str	r3, [r6, #0]
 8006534:	2000      	movs	r0, #0
 8006536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800653a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006610 <_malloc_r+0xfc>
 800653e:	f000 f9fb 	bl	8006938 <__malloc_lock>
 8006542:	f8d8 3000 	ldr.w	r3, [r8]
 8006546:	461c      	mov	r4, r3
 8006548:	bb44      	cbnz	r4, 800659c <_malloc_r+0x88>
 800654a:	4629      	mov	r1, r5
 800654c:	4630      	mov	r0, r6
 800654e:	f7ff ffbf 	bl	80064d0 <sbrk_aligned>
 8006552:	1c43      	adds	r3, r0, #1
 8006554:	4604      	mov	r4, r0
 8006556:	d158      	bne.n	800660a <_malloc_r+0xf6>
 8006558:	f8d8 4000 	ldr.w	r4, [r8]
 800655c:	4627      	mov	r7, r4
 800655e:	2f00      	cmp	r7, #0
 8006560:	d143      	bne.n	80065ea <_malloc_r+0xd6>
 8006562:	2c00      	cmp	r4, #0
 8006564:	d04b      	beq.n	80065fe <_malloc_r+0xea>
 8006566:	6823      	ldr	r3, [r4, #0]
 8006568:	4639      	mov	r1, r7
 800656a:	4630      	mov	r0, r6
 800656c:	eb04 0903 	add.w	r9, r4, r3
 8006570:	f000 fa36 	bl	80069e0 <_sbrk_r>
 8006574:	4581      	cmp	r9, r0
 8006576:	d142      	bne.n	80065fe <_malloc_r+0xea>
 8006578:	6821      	ldr	r1, [r4, #0]
 800657a:	4630      	mov	r0, r6
 800657c:	1a6d      	subs	r5, r5, r1
 800657e:	4629      	mov	r1, r5
 8006580:	f7ff ffa6 	bl	80064d0 <sbrk_aligned>
 8006584:	3001      	adds	r0, #1
 8006586:	d03a      	beq.n	80065fe <_malloc_r+0xea>
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	442b      	add	r3, r5
 800658c:	6023      	str	r3, [r4, #0]
 800658e:	f8d8 3000 	ldr.w	r3, [r8]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	bb62      	cbnz	r2, 80065f0 <_malloc_r+0xdc>
 8006596:	f8c8 7000 	str.w	r7, [r8]
 800659a:	e00f      	b.n	80065bc <_malloc_r+0xa8>
 800659c:	6822      	ldr	r2, [r4, #0]
 800659e:	1b52      	subs	r2, r2, r5
 80065a0:	d420      	bmi.n	80065e4 <_malloc_r+0xd0>
 80065a2:	2a0b      	cmp	r2, #11
 80065a4:	d917      	bls.n	80065d6 <_malloc_r+0xc2>
 80065a6:	1961      	adds	r1, r4, r5
 80065a8:	42a3      	cmp	r3, r4
 80065aa:	6025      	str	r5, [r4, #0]
 80065ac:	bf18      	it	ne
 80065ae:	6059      	strne	r1, [r3, #4]
 80065b0:	6863      	ldr	r3, [r4, #4]
 80065b2:	bf08      	it	eq
 80065b4:	f8c8 1000 	streq.w	r1, [r8]
 80065b8:	5162      	str	r2, [r4, r5]
 80065ba:	604b      	str	r3, [r1, #4]
 80065bc:	4630      	mov	r0, r6
 80065be:	f000 f9c1 	bl	8006944 <__malloc_unlock>
 80065c2:	f104 000b 	add.w	r0, r4, #11
 80065c6:	1d23      	adds	r3, r4, #4
 80065c8:	f020 0007 	bic.w	r0, r0, #7
 80065cc:	1ac2      	subs	r2, r0, r3
 80065ce:	bf1c      	itt	ne
 80065d0:	1a1b      	subne	r3, r3, r0
 80065d2:	50a3      	strne	r3, [r4, r2]
 80065d4:	e7af      	b.n	8006536 <_malloc_r+0x22>
 80065d6:	6862      	ldr	r2, [r4, #4]
 80065d8:	42a3      	cmp	r3, r4
 80065da:	bf0c      	ite	eq
 80065dc:	f8c8 2000 	streq.w	r2, [r8]
 80065e0:	605a      	strne	r2, [r3, #4]
 80065e2:	e7eb      	b.n	80065bc <_malloc_r+0xa8>
 80065e4:	4623      	mov	r3, r4
 80065e6:	6864      	ldr	r4, [r4, #4]
 80065e8:	e7ae      	b.n	8006548 <_malloc_r+0x34>
 80065ea:	463c      	mov	r4, r7
 80065ec:	687f      	ldr	r7, [r7, #4]
 80065ee:	e7b6      	b.n	800655e <_malloc_r+0x4a>
 80065f0:	461a      	mov	r2, r3
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	42a3      	cmp	r3, r4
 80065f6:	d1fb      	bne.n	80065f0 <_malloc_r+0xdc>
 80065f8:	2300      	movs	r3, #0
 80065fa:	6053      	str	r3, [r2, #4]
 80065fc:	e7de      	b.n	80065bc <_malloc_r+0xa8>
 80065fe:	230c      	movs	r3, #12
 8006600:	4630      	mov	r0, r6
 8006602:	6033      	str	r3, [r6, #0]
 8006604:	f000 f99e 	bl	8006944 <__malloc_unlock>
 8006608:	e794      	b.n	8006534 <_malloc_r+0x20>
 800660a:	6005      	str	r5, [r0, #0]
 800660c:	e7d6      	b.n	80065bc <_malloc_r+0xa8>
 800660e:	bf00      	nop
 8006610:	20000364 	.word	0x20000364

08006614 <_printf_common>:
 8006614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006618:	4616      	mov	r6, r2
 800661a:	4698      	mov	r8, r3
 800661c:	688a      	ldr	r2, [r1, #8]
 800661e:	690b      	ldr	r3, [r1, #16]
 8006620:	4607      	mov	r7, r0
 8006622:	4293      	cmp	r3, r2
 8006624:	bfb8      	it	lt
 8006626:	4613      	movlt	r3, r2
 8006628:	6033      	str	r3, [r6, #0]
 800662a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800662e:	460c      	mov	r4, r1
 8006630:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006634:	b10a      	cbz	r2, 800663a <_printf_common+0x26>
 8006636:	3301      	adds	r3, #1
 8006638:	6033      	str	r3, [r6, #0]
 800663a:	6823      	ldr	r3, [r4, #0]
 800663c:	0699      	lsls	r1, r3, #26
 800663e:	bf42      	ittt	mi
 8006640:	6833      	ldrmi	r3, [r6, #0]
 8006642:	3302      	addmi	r3, #2
 8006644:	6033      	strmi	r3, [r6, #0]
 8006646:	6825      	ldr	r5, [r4, #0]
 8006648:	f015 0506 	ands.w	r5, r5, #6
 800664c:	d106      	bne.n	800665c <_printf_common+0x48>
 800664e:	f104 0a19 	add.w	sl, r4, #25
 8006652:	68e3      	ldr	r3, [r4, #12]
 8006654:	6832      	ldr	r2, [r6, #0]
 8006656:	1a9b      	subs	r3, r3, r2
 8006658:	42ab      	cmp	r3, r5
 800665a:	dc2b      	bgt.n	80066b4 <_printf_common+0xa0>
 800665c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006660:	6822      	ldr	r2, [r4, #0]
 8006662:	3b00      	subs	r3, #0
 8006664:	bf18      	it	ne
 8006666:	2301      	movne	r3, #1
 8006668:	0692      	lsls	r2, r2, #26
 800666a:	d430      	bmi.n	80066ce <_printf_common+0xba>
 800666c:	4641      	mov	r1, r8
 800666e:	4638      	mov	r0, r7
 8006670:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006674:	47c8      	blx	r9
 8006676:	3001      	adds	r0, #1
 8006678:	d023      	beq.n	80066c2 <_printf_common+0xae>
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	6922      	ldr	r2, [r4, #16]
 800667e:	f003 0306 	and.w	r3, r3, #6
 8006682:	2b04      	cmp	r3, #4
 8006684:	bf14      	ite	ne
 8006686:	2500      	movne	r5, #0
 8006688:	6833      	ldreq	r3, [r6, #0]
 800668a:	f04f 0600 	mov.w	r6, #0
 800668e:	bf08      	it	eq
 8006690:	68e5      	ldreq	r5, [r4, #12]
 8006692:	f104 041a 	add.w	r4, r4, #26
 8006696:	bf08      	it	eq
 8006698:	1aed      	subeq	r5, r5, r3
 800669a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800669e:	bf08      	it	eq
 80066a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066a4:	4293      	cmp	r3, r2
 80066a6:	bfc4      	itt	gt
 80066a8:	1a9b      	subgt	r3, r3, r2
 80066aa:	18ed      	addgt	r5, r5, r3
 80066ac:	42b5      	cmp	r5, r6
 80066ae:	d11a      	bne.n	80066e6 <_printf_common+0xd2>
 80066b0:	2000      	movs	r0, #0
 80066b2:	e008      	b.n	80066c6 <_printf_common+0xb2>
 80066b4:	2301      	movs	r3, #1
 80066b6:	4652      	mov	r2, sl
 80066b8:	4641      	mov	r1, r8
 80066ba:	4638      	mov	r0, r7
 80066bc:	47c8      	blx	r9
 80066be:	3001      	adds	r0, #1
 80066c0:	d103      	bne.n	80066ca <_printf_common+0xb6>
 80066c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ca:	3501      	adds	r5, #1
 80066cc:	e7c1      	b.n	8006652 <_printf_common+0x3e>
 80066ce:	2030      	movs	r0, #48	@ 0x30
 80066d0:	18e1      	adds	r1, r4, r3
 80066d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066d6:	1c5a      	adds	r2, r3, #1
 80066d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80066dc:	4422      	add	r2, r4
 80066de:	3302      	adds	r3, #2
 80066e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066e4:	e7c2      	b.n	800666c <_printf_common+0x58>
 80066e6:	2301      	movs	r3, #1
 80066e8:	4622      	mov	r2, r4
 80066ea:	4641      	mov	r1, r8
 80066ec:	4638      	mov	r0, r7
 80066ee:	47c8      	blx	r9
 80066f0:	3001      	adds	r0, #1
 80066f2:	d0e6      	beq.n	80066c2 <_printf_common+0xae>
 80066f4:	3601      	adds	r6, #1
 80066f6:	e7d9      	b.n	80066ac <_printf_common+0x98>

080066f8 <_printf_i>:
 80066f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066fc:	7e0f      	ldrb	r7, [r1, #24]
 80066fe:	4691      	mov	r9, r2
 8006700:	2f78      	cmp	r7, #120	@ 0x78
 8006702:	4680      	mov	r8, r0
 8006704:	460c      	mov	r4, r1
 8006706:	469a      	mov	sl, r3
 8006708:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800670a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800670e:	d807      	bhi.n	8006720 <_printf_i+0x28>
 8006710:	2f62      	cmp	r7, #98	@ 0x62
 8006712:	d80a      	bhi.n	800672a <_printf_i+0x32>
 8006714:	2f00      	cmp	r7, #0
 8006716:	f000 80d3 	beq.w	80068c0 <_printf_i+0x1c8>
 800671a:	2f58      	cmp	r7, #88	@ 0x58
 800671c:	f000 80ba 	beq.w	8006894 <_printf_i+0x19c>
 8006720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006724:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006728:	e03a      	b.n	80067a0 <_printf_i+0xa8>
 800672a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800672e:	2b15      	cmp	r3, #21
 8006730:	d8f6      	bhi.n	8006720 <_printf_i+0x28>
 8006732:	a101      	add	r1, pc, #4	@ (adr r1, 8006738 <_printf_i+0x40>)
 8006734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006738:	08006791 	.word	0x08006791
 800673c:	080067a5 	.word	0x080067a5
 8006740:	08006721 	.word	0x08006721
 8006744:	08006721 	.word	0x08006721
 8006748:	08006721 	.word	0x08006721
 800674c:	08006721 	.word	0x08006721
 8006750:	080067a5 	.word	0x080067a5
 8006754:	08006721 	.word	0x08006721
 8006758:	08006721 	.word	0x08006721
 800675c:	08006721 	.word	0x08006721
 8006760:	08006721 	.word	0x08006721
 8006764:	080068a7 	.word	0x080068a7
 8006768:	080067cf 	.word	0x080067cf
 800676c:	08006861 	.word	0x08006861
 8006770:	08006721 	.word	0x08006721
 8006774:	08006721 	.word	0x08006721
 8006778:	080068c9 	.word	0x080068c9
 800677c:	08006721 	.word	0x08006721
 8006780:	080067cf 	.word	0x080067cf
 8006784:	08006721 	.word	0x08006721
 8006788:	08006721 	.word	0x08006721
 800678c:	08006869 	.word	0x08006869
 8006790:	6833      	ldr	r3, [r6, #0]
 8006792:	1d1a      	adds	r2, r3, #4
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6032      	str	r2, [r6, #0]
 8006798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800679c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80067a0:	2301      	movs	r3, #1
 80067a2:	e09e      	b.n	80068e2 <_printf_i+0x1ea>
 80067a4:	6833      	ldr	r3, [r6, #0]
 80067a6:	6820      	ldr	r0, [r4, #0]
 80067a8:	1d19      	adds	r1, r3, #4
 80067aa:	6031      	str	r1, [r6, #0]
 80067ac:	0606      	lsls	r6, r0, #24
 80067ae:	d501      	bpl.n	80067b4 <_printf_i+0xbc>
 80067b0:	681d      	ldr	r5, [r3, #0]
 80067b2:	e003      	b.n	80067bc <_printf_i+0xc4>
 80067b4:	0645      	lsls	r5, r0, #25
 80067b6:	d5fb      	bpl.n	80067b0 <_printf_i+0xb8>
 80067b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067bc:	2d00      	cmp	r5, #0
 80067be:	da03      	bge.n	80067c8 <_printf_i+0xd0>
 80067c0:	232d      	movs	r3, #45	@ 0x2d
 80067c2:	426d      	negs	r5, r5
 80067c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067c8:	230a      	movs	r3, #10
 80067ca:	4859      	ldr	r0, [pc, #356]	@ (8006930 <_printf_i+0x238>)
 80067cc:	e011      	b.n	80067f2 <_printf_i+0xfa>
 80067ce:	6821      	ldr	r1, [r4, #0]
 80067d0:	6833      	ldr	r3, [r6, #0]
 80067d2:	0608      	lsls	r0, r1, #24
 80067d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80067d8:	d402      	bmi.n	80067e0 <_printf_i+0xe8>
 80067da:	0649      	lsls	r1, r1, #25
 80067dc:	bf48      	it	mi
 80067de:	b2ad      	uxthmi	r5, r5
 80067e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80067e2:	6033      	str	r3, [r6, #0]
 80067e4:	bf14      	ite	ne
 80067e6:	230a      	movne	r3, #10
 80067e8:	2308      	moveq	r3, #8
 80067ea:	4851      	ldr	r0, [pc, #324]	@ (8006930 <_printf_i+0x238>)
 80067ec:	2100      	movs	r1, #0
 80067ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067f2:	6866      	ldr	r6, [r4, #4]
 80067f4:	2e00      	cmp	r6, #0
 80067f6:	bfa8      	it	ge
 80067f8:	6821      	ldrge	r1, [r4, #0]
 80067fa:	60a6      	str	r6, [r4, #8]
 80067fc:	bfa4      	itt	ge
 80067fe:	f021 0104 	bicge.w	r1, r1, #4
 8006802:	6021      	strge	r1, [r4, #0]
 8006804:	b90d      	cbnz	r5, 800680a <_printf_i+0x112>
 8006806:	2e00      	cmp	r6, #0
 8006808:	d04b      	beq.n	80068a2 <_printf_i+0x1aa>
 800680a:	4616      	mov	r6, r2
 800680c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006810:	fb03 5711 	mls	r7, r3, r1, r5
 8006814:	5dc7      	ldrb	r7, [r0, r7]
 8006816:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800681a:	462f      	mov	r7, r5
 800681c:	42bb      	cmp	r3, r7
 800681e:	460d      	mov	r5, r1
 8006820:	d9f4      	bls.n	800680c <_printf_i+0x114>
 8006822:	2b08      	cmp	r3, #8
 8006824:	d10b      	bne.n	800683e <_printf_i+0x146>
 8006826:	6823      	ldr	r3, [r4, #0]
 8006828:	07df      	lsls	r7, r3, #31
 800682a:	d508      	bpl.n	800683e <_printf_i+0x146>
 800682c:	6923      	ldr	r3, [r4, #16]
 800682e:	6861      	ldr	r1, [r4, #4]
 8006830:	4299      	cmp	r1, r3
 8006832:	bfde      	ittt	le
 8006834:	2330      	movle	r3, #48	@ 0x30
 8006836:	f806 3c01 	strble.w	r3, [r6, #-1]
 800683a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800683e:	1b92      	subs	r2, r2, r6
 8006840:	6122      	str	r2, [r4, #16]
 8006842:	464b      	mov	r3, r9
 8006844:	4621      	mov	r1, r4
 8006846:	4640      	mov	r0, r8
 8006848:	f8cd a000 	str.w	sl, [sp]
 800684c:	aa03      	add	r2, sp, #12
 800684e:	f7ff fee1 	bl	8006614 <_printf_common>
 8006852:	3001      	adds	r0, #1
 8006854:	d14a      	bne.n	80068ec <_printf_i+0x1f4>
 8006856:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800685a:	b004      	add	sp, #16
 800685c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006860:	6823      	ldr	r3, [r4, #0]
 8006862:	f043 0320 	orr.w	r3, r3, #32
 8006866:	6023      	str	r3, [r4, #0]
 8006868:	2778      	movs	r7, #120	@ 0x78
 800686a:	4832      	ldr	r0, [pc, #200]	@ (8006934 <_printf_i+0x23c>)
 800686c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	6831      	ldr	r1, [r6, #0]
 8006874:	061f      	lsls	r7, r3, #24
 8006876:	f851 5b04 	ldr.w	r5, [r1], #4
 800687a:	d402      	bmi.n	8006882 <_printf_i+0x18a>
 800687c:	065f      	lsls	r7, r3, #25
 800687e:	bf48      	it	mi
 8006880:	b2ad      	uxthmi	r5, r5
 8006882:	6031      	str	r1, [r6, #0]
 8006884:	07d9      	lsls	r1, r3, #31
 8006886:	bf44      	itt	mi
 8006888:	f043 0320 	orrmi.w	r3, r3, #32
 800688c:	6023      	strmi	r3, [r4, #0]
 800688e:	b11d      	cbz	r5, 8006898 <_printf_i+0x1a0>
 8006890:	2310      	movs	r3, #16
 8006892:	e7ab      	b.n	80067ec <_printf_i+0xf4>
 8006894:	4826      	ldr	r0, [pc, #152]	@ (8006930 <_printf_i+0x238>)
 8006896:	e7e9      	b.n	800686c <_printf_i+0x174>
 8006898:	6823      	ldr	r3, [r4, #0]
 800689a:	f023 0320 	bic.w	r3, r3, #32
 800689e:	6023      	str	r3, [r4, #0]
 80068a0:	e7f6      	b.n	8006890 <_printf_i+0x198>
 80068a2:	4616      	mov	r6, r2
 80068a4:	e7bd      	b.n	8006822 <_printf_i+0x12a>
 80068a6:	6833      	ldr	r3, [r6, #0]
 80068a8:	6825      	ldr	r5, [r4, #0]
 80068aa:	1d18      	adds	r0, r3, #4
 80068ac:	6961      	ldr	r1, [r4, #20]
 80068ae:	6030      	str	r0, [r6, #0]
 80068b0:	062e      	lsls	r6, r5, #24
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	d501      	bpl.n	80068ba <_printf_i+0x1c2>
 80068b6:	6019      	str	r1, [r3, #0]
 80068b8:	e002      	b.n	80068c0 <_printf_i+0x1c8>
 80068ba:	0668      	lsls	r0, r5, #25
 80068bc:	d5fb      	bpl.n	80068b6 <_printf_i+0x1be>
 80068be:	8019      	strh	r1, [r3, #0]
 80068c0:	2300      	movs	r3, #0
 80068c2:	4616      	mov	r6, r2
 80068c4:	6123      	str	r3, [r4, #16]
 80068c6:	e7bc      	b.n	8006842 <_printf_i+0x14a>
 80068c8:	6833      	ldr	r3, [r6, #0]
 80068ca:	2100      	movs	r1, #0
 80068cc:	1d1a      	adds	r2, r3, #4
 80068ce:	6032      	str	r2, [r6, #0]
 80068d0:	681e      	ldr	r6, [r3, #0]
 80068d2:	6862      	ldr	r2, [r4, #4]
 80068d4:	4630      	mov	r0, r6
 80068d6:	f000 f893 	bl	8006a00 <memchr>
 80068da:	b108      	cbz	r0, 80068e0 <_printf_i+0x1e8>
 80068dc:	1b80      	subs	r0, r0, r6
 80068de:	6060      	str	r0, [r4, #4]
 80068e0:	6863      	ldr	r3, [r4, #4]
 80068e2:	6123      	str	r3, [r4, #16]
 80068e4:	2300      	movs	r3, #0
 80068e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068ea:	e7aa      	b.n	8006842 <_printf_i+0x14a>
 80068ec:	4632      	mov	r2, r6
 80068ee:	4649      	mov	r1, r9
 80068f0:	4640      	mov	r0, r8
 80068f2:	6923      	ldr	r3, [r4, #16]
 80068f4:	47d0      	blx	sl
 80068f6:	3001      	adds	r0, #1
 80068f8:	d0ad      	beq.n	8006856 <_printf_i+0x15e>
 80068fa:	6823      	ldr	r3, [r4, #0]
 80068fc:	079b      	lsls	r3, r3, #30
 80068fe:	d413      	bmi.n	8006928 <_printf_i+0x230>
 8006900:	68e0      	ldr	r0, [r4, #12]
 8006902:	9b03      	ldr	r3, [sp, #12]
 8006904:	4298      	cmp	r0, r3
 8006906:	bfb8      	it	lt
 8006908:	4618      	movlt	r0, r3
 800690a:	e7a6      	b.n	800685a <_printf_i+0x162>
 800690c:	2301      	movs	r3, #1
 800690e:	4632      	mov	r2, r6
 8006910:	4649      	mov	r1, r9
 8006912:	4640      	mov	r0, r8
 8006914:	47d0      	blx	sl
 8006916:	3001      	adds	r0, #1
 8006918:	d09d      	beq.n	8006856 <_printf_i+0x15e>
 800691a:	3501      	adds	r5, #1
 800691c:	68e3      	ldr	r3, [r4, #12]
 800691e:	9903      	ldr	r1, [sp, #12]
 8006920:	1a5b      	subs	r3, r3, r1
 8006922:	42ab      	cmp	r3, r5
 8006924:	dcf2      	bgt.n	800690c <_printf_i+0x214>
 8006926:	e7eb      	b.n	8006900 <_printf_i+0x208>
 8006928:	2500      	movs	r5, #0
 800692a:	f104 0619 	add.w	r6, r4, #25
 800692e:	e7f5      	b.n	800691c <_printf_i+0x224>
 8006930:	080071e3 	.word	0x080071e3
 8006934:	080071f4 	.word	0x080071f4

08006938 <__malloc_lock>:
 8006938:	4801      	ldr	r0, [pc, #4]	@ (8006940 <__malloc_lock+0x8>)
 800693a:	f7ff bc6f 	b.w	800621c <__retarget_lock_acquire_recursive>
 800693e:	bf00      	nop
 8006940:	2000035c 	.word	0x2000035c

08006944 <__malloc_unlock>:
 8006944:	4801      	ldr	r0, [pc, #4]	@ (800694c <__malloc_unlock+0x8>)
 8006946:	f7ff bc6a 	b.w	800621e <__retarget_lock_release_recursive>
 800694a:	bf00      	nop
 800694c:	2000035c 	.word	0x2000035c

08006950 <_realloc_r>:
 8006950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006954:	4680      	mov	r8, r0
 8006956:	4615      	mov	r5, r2
 8006958:	460c      	mov	r4, r1
 800695a:	b921      	cbnz	r1, 8006966 <_realloc_r+0x16>
 800695c:	4611      	mov	r1, r2
 800695e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006962:	f7ff bdd7 	b.w	8006514 <_malloc_r>
 8006966:	b92a      	cbnz	r2, 8006974 <_realloc_r+0x24>
 8006968:	f000 f866 	bl	8006a38 <_free_r>
 800696c:	2400      	movs	r4, #0
 800696e:	4620      	mov	r0, r4
 8006970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006974:	f000 f8a8 	bl	8006ac8 <_malloc_usable_size_r>
 8006978:	4285      	cmp	r5, r0
 800697a:	4606      	mov	r6, r0
 800697c:	d802      	bhi.n	8006984 <_realloc_r+0x34>
 800697e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006982:	d8f4      	bhi.n	800696e <_realloc_r+0x1e>
 8006984:	4629      	mov	r1, r5
 8006986:	4640      	mov	r0, r8
 8006988:	f7ff fdc4 	bl	8006514 <_malloc_r>
 800698c:	4607      	mov	r7, r0
 800698e:	2800      	cmp	r0, #0
 8006990:	d0ec      	beq.n	800696c <_realloc_r+0x1c>
 8006992:	42b5      	cmp	r5, r6
 8006994:	462a      	mov	r2, r5
 8006996:	4621      	mov	r1, r4
 8006998:	bf28      	it	cs
 800699a:	4632      	movcs	r2, r6
 800699c:	f000 f83e 	bl	8006a1c <memcpy>
 80069a0:	4621      	mov	r1, r4
 80069a2:	4640      	mov	r0, r8
 80069a4:	f000 f848 	bl	8006a38 <_free_r>
 80069a8:	463c      	mov	r4, r7
 80069aa:	e7e0      	b.n	800696e <_realloc_r+0x1e>

080069ac <memmove>:
 80069ac:	4288      	cmp	r0, r1
 80069ae:	b510      	push	{r4, lr}
 80069b0:	eb01 0402 	add.w	r4, r1, r2
 80069b4:	d902      	bls.n	80069bc <memmove+0x10>
 80069b6:	4284      	cmp	r4, r0
 80069b8:	4623      	mov	r3, r4
 80069ba:	d807      	bhi.n	80069cc <memmove+0x20>
 80069bc:	1e43      	subs	r3, r0, #1
 80069be:	42a1      	cmp	r1, r4
 80069c0:	d008      	beq.n	80069d4 <memmove+0x28>
 80069c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069ca:	e7f8      	b.n	80069be <memmove+0x12>
 80069cc:	4601      	mov	r1, r0
 80069ce:	4402      	add	r2, r0
 80069d0:	428a      	cmp	r2, r1
 80069d2:	d100      	bne.n	80069d6 <memmove+0x2a>
 80069d4:	bd10      	pop	{r4, pc}
 80069d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069de:	e7f7      	b.n	80069d0 <memmove+0x24>

080069e0 <_sbrk_r>:
 80069e0:	b538      	push	{r3, r4, r5, lr}
 80069e2:	2300      	movs	r3, #0
 80069e4:	4d05      	ldr	r5, [pc, #20]	@ (80069fc <_sbrk_r+0x1c>)
 80069e6:	4604      	mov	r4, r0
 80069e8:	4608      	mov	r0, r1
 80069ea:	602b      	str	r3, [r5, #0]
 80069ec:	f7fb fde2 	bl	80025b4 <_sbrk>
 80069f0:	1c43      	adds	r3, r0, #1
 80069f2:	d102      	bne.n	80069fa <_sbrk_r+0x1a>
 80069f4:	682b      	ldr	r3, [r5, #0]
 80069f6:	b103      	cbz	r3, 80069fa <_sbrk_r+0x1a>
 80069f8:	6023      	str	r3, [r4, #0]
 80069fa:	bd38      	pop	{r3, r4, r5, pc}
 80069fc:	20000368 	.word	0x20000368

08006a00 <memchr>:
 8006a00:	4603      	mov	r3, r0
 8006a02:	b510      	push	{r4, lr}
 8006a04:	b2c9      	uxtb	r1, r1
 8006a06:	4402      	add	r2, r0
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	d101      	bne.n	8006a12 <memchr+0x12>
 8006a0e:	2000      	movs	r0, #0
 8006a10:	e003      	b.n	8006a1a <memchr+0x1a>
 8006a12:	7804      	ldrb	r4, [r0, #0]
 8006a14:	3301      	adds	r3, #1
 8006a16:	428c      	cmp	r4, r1
 8006a18:	d1f6      	bne.n	8006a08 <memchr+0x8>
 8006a1a:	bd10      	pop	{r4, pc}

08006a1c <memcpy>:
 8006a1c:	440a      	add	r2, r1
 8006a1e:	4291      	cmp	r1, r2
 8006a20:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006a24:	d100      	bne.n	8006a28 <memcpy+0xc>
 8006a26:	4770      	bx	lr
 8006a28:	b510      	push	{r4, lr}
 8006a2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a2e:	4291      	cmp	r1, r2
 8006a30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a34:	d1f9      	bne.n	8006a2a <memcpy+0xe>
 8006a36:	bd10      	pop	{r4, pc}

08006a38 <_free_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4605      	mov	r5, r0
 8006a3c:	2900      	cmp	r1, #0
 8006a3e:	d040      	beq.n	8006ac2 <_free_r+0x8a>
 8006a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a44:	1f0c      	subs	r4, r1, #4
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	bfb8      	it	lt
 8006a4a:	18e4      	addlt	r4, r4, r3
 8006a4c:	f7ff ff74 	bl	8006938 <__malloc_lock>
 8006a50:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac4 <_free_r+0x8c>)
 8006a52:	6813      	ldr	r3, [r2, #0]
 8006a54:	b933      	cbnz	r3, 8006a64 <_free_r+0x2c>
 8006a56:	6063      	str	r3, [r4, #4]
 8006a58:	6014      	str	r4, [r2, #0]
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a60:	f7ff bf70 	b.w	8006944 <__malloc_unlock>
 8006a64:	42a3      	cmp	r3, r4
 8006a66:	d908      	bls.n	8006a7a <_free_r+0x42>
 8006a68:	6820      	ldr	r0, [r4, #0]
 8006a6a:	1821      	adds	r1, r4, r0
 8006a6c:	428b      	cmp	r3, r1
 8006a6e:	bf01      	itttt	eq
 8006a70:	6819      	ldreq	r1, [r3, #0]
 8006a72:	685b      	ldreq	r3, [r3, #4]
 8006a74:	1809      	addeq	r1, r1, r0
 8006a76:	6021      	streq	r1, [r4, #0]
 8006a78:	e7ed      	b.n	8006a56 <_free_r+0x1e>
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	b10b      	cbz	r3, 8006a84 <_free_r+0x4c>
 8006a80:	42a3      	cmp	r3, r4
 8006a82:	d9fa      	bls.n	8006a7a <_free_r+0x42>
 8006a84:	6811      	ldr	r1, [r2, #0]
 8006a86:	1850      	adds	r0, r2, r1
 8006a88:	42a0      	cmp	r0, r4
 8006a8a:	d10b      	bne.n	8006aa4 <_free_r+0x6c>
 8006a8c:	6820      	ldr	r0, [r4, #0]
 8006a8e:	4401      	add	r1, r0
 8006a90:	1850      	adds	r0, r2, r1
 8006a92:	4283      	cmp	r3, r0
 8006a94:	6011      	str	r1, [r2, #0]
 8006a96:	d1e0      	bne.n	8006a5a <_free_r+0x22>
 8006a98:	6818      	ldr	r0, [r3, #0]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	4408      	add	r0, r1
 8006a9e:	6010      	str	r0, [r2, #0]
 8006aa0:	6053      	str	r3, [r2, #4]
 8006aa2:	e7da      	b.n	8006a5a <_free_r+0x22>
 8006aa4:	d902      	bls.n	8006aac <_free_r+0x74>
 8006aa6:	230c      	movs	r3, #12
 8006aa8:	602b      	str	r3, [r5, #0]
 8006aaa:	e7d6      	b.n	8006a5a <_free_r+0x22>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	1821      	adds	r1, r4, r0
 8006ab0:	428b      	cmp	r3, r1
 8006ab2:	bf01      	itttt	eq
 8006ab4:	6819      	ldreq	r1, [r3, #0]
 8006ab6:	685b      	ldreq	r3, [r3, #4]
 8006ab8:	1809      	addeq	r1, r1, r0
 8006aba:	6021      	streq	r1, [r4, #0]
 8006abc:	6063      	str	r3, [r4, #4]
 8006abe:	6054      	str	r4, [r2, #4]
 8006ac0:	e7cb      	b.n	8006a5a <_free_r+0x22>
 8006ac2:	bd38      	pop	{r3, r4, r5, pc}
 8006ac4:	20000364 	.word	0x20000364

08006ac8 <_malloc_usable_size_r>:
 8006ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006acc:	1f18      	subs	r0, r3, #4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	bfbc      	itt	lt
 8006ad2:	580b      	ldrlt	r3, [r1, r0]
 8006ad4:	18c0      	addlt	r0, r0, r3
 8006ad6:	4770      	bx	lr

08006ad8 <_init>:
 8006ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ada:	bf00      	nop
 8006adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ade:	bc08      	pop	{r3}
 8006ae0:	469e      	mov	lr, r3
 8006ae2:	4770      	bx	lr

08006ae4 <_fini>:
 8006ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae6:	bf00      	nop
 8006ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aea:	bc08      	pop	{r3}
 8006aec:	469e      	mov	lr, r3
 8006aee:	4770      	bx	lr
