#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat May  7 19:24:55 2016
# Process ID: 6929
# Current directory: /home/josefonseca/Documents/thesis/verilog/gate
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/gate/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/gate/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/josefonseca/Documents/thesis/verilog/gate/project_1 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse {/home/josefonseca/Documents/thesis/verilog/gate/weightRAM.v /home/josefonseca/Documents/thesis/verilog/gate/gate.v /home/josefonseca/Documents/thesis/verilog/gate/dot_prod.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
