
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002374  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20400000  00402374  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000013c  20400434  004027a8  00020434  2**2
                  ALLOC
  3 .stack        00002000  20400570  004028e4  00020434  2**0
                  ALLOC
  4 .heap         00000200  20402570  004048e4  00020434  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020462  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012e5e  00000000  00000000  000204bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002273  00000000  00000000  00033319  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009f0  00000000  00000000  0003558c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  0001e234  00000000  00000000  00035f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000a47a  00000000  00000000  000541b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0008bc11  00000000  00000000  0005e62a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005aa2  00000000  00000000  000ea23b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000990  00000000  00000000  000efcdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002b68  00000000  00000000  000f0670  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	70 25 40 20 75 1a 40 00 25 1b 40 00 25 1b 40 00     p%@ u.@.%.@.%.@.
  400010:	25 1b 40 00 25 1b 40 00 25 1b 40 00 00 00 00 00     %.@.%.@.%.@.....
	...
  40002c:	25 1b 40 00 25 1b 40 00 00 00 00 00 25 1b 40 00     %.@.%.@.....%.@.
  40003c:	15 21 40 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     .!@.%.@.%.@.%.@.
  40004c:	25 1b 40 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     %.@.%.@.%.@.%.@.
  40005c:	25 1b 40 00 25 1b 40 00 00 00 00 00 2d 16 40 00     %.@.%.@.....-.@.
  40006c:	45 16 40 00 5d 16 40 00 25 1b 40 00 25 1b 40 00     E.@.].@.%.@.%.@.
  40007c:	25 1b 40 00 75 16 40 00 8d 16 40 00 25 1b 40 00     %.@.u.@...@.%.@.
  40008c:	25 1b 40 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     %.@.%.@.%.@.%.@.
  40009c:	41 1f 40 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     A.@.%.@.%.@.%.@.
  4000ac:	25 1b 40 00 25 1b 40 00 59 09 40 00 25 1b 40 00     %.@.%.@.Y.@.%.@.
  4000bc:	25 1b 40 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     %.@.%.@.%.@.%.@.
  4000cc:	25 1b 40 00 00 00 00 00 25 1b 40 00 00 00 00 00     %.@.....%.@.....
  4000dc:	25 1b 40 00 71 09 40 00 25 1b 40 00 25 1b 40 00     %.@.q.@.%.@.%.@.
  4000ec:	25 1b 40 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     %.@.%.@.%.@.%.@.
  4000fc:	25 1b 40 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     %.@.%.@.%.@.%.@.
  40010c:	25 1b 40 00 25 1b 40 00 00 00 00 00 00 00 00 00     %.@.%.@.........
  40011c:	00 00 00 00 25 1b 40 00 25 1b 40 00 25 1b 40 00     ....%.@.%.@.%.@.
  40012c:	25 1b 40 00 25 1b 40 00 00 00 00 00 25 1b 40 00     %.@.%.@.....%.@.
  40013c:	25 1b 40 00                                         %.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400434 	.word	0x20400434
  40015c:	00000000 	.word	0x00000000
  400160:	00402374 	.word	0x00402374

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402374 	.word	0x00402374
  4001a0:	20400438 	.word	0x20400438
  4001a4:	00402374 	.word	0x00402374
  4001a8:	00000000 	.word	0x00000000

004001ac <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	4603      	mov	r3, r0
  4001b4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4001b6:	4909      	ldr	r1, [pc, #36]	; (4001dc <NVIC_EnableIRQ+0x30>)
  4001b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4001bc:	095b      	lsrs	r3, r3, #5
  4001be:	79fa      	ldrb	r2, [r7, #7]
  4001c0:	f002 021f 	and.w	r2, r2, #31
  4001c4:	2001      	movs	r0, #1
  4001c6:	fa00 f202 	lsl.w	r2, r0, r2
  4001ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4001ce:	bf00      	nop
  4001d0:	370c      	adds	r7, #12
  4001d2:	46bd      	mov	sp, r7
  4001d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d8:	4770      	bx	lr
  4001da:	bf00      	nop
  4001dc:	e000e100 	.word	0xe000e100

004001e0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4001e0:	b480      	push	{r7}
  4001e2:	b083      	sub	sp, #12
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	4603      	mov	r3, r0
  4001e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4001ea:	4909      	ldr	r1, [pc, #36]	; (400210 <NVIC_ClearPendingIRQ+0x30>)
  4001ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4001f0:	095b      	lsrs	r3, r3, #5
  4001f2:	79fa      	ldrb	r2, [r7, #7]
  4001f4:	f002 021f 	and.w	r2, r2, #31
  4001f8:	2001      	movs	r0, #1
  4001fa:	fa00 f202 	lsl.w	r2, r0, r2
  4001fe:	3360      	adds	r3, #96	; 0x60
  400200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400204:	bf00      	nop
  400206:	370c      	adds	r7, #12
  400208:	46bd      	mov	sp, r7
  40020a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40020e:	4770      	bx	lr
  400210:	e000e100 	.word	0xe000e100

00400214 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400214:	b480      	push	{r7}
  400216:	b083      	sub	sp, #12
  400218:	af00      	add	r7, sp, #0
  40021a:	4603      	mov	r3, r0
  40021c:	6039      	str	r1, [r7, #0]
  40021e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400220:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400224:	2b00      	cmp	r3, #0
  400226:	da0b      	bge.n	400240 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400228:	490d      	ldr	r1, [pc, #52]	; (400260 <NVIC_SetPriority+0x4c>)
  40022a:	79fb      	ldrb	r3, [r7, #7]
  40022c:	f003 030f 	and.w	r3, r3, #15
  400230:	3b04      	subs	r3, #4
  400232:	683a      	ldr	r2, [r7, #0]
  400234:	b2d2      	uxtb	r2, r2
  400236:	0152      	lsls	r2, r2, #5
  400238:	b2d2      	uxtb	r2, r2
  40023a:	440b      	add	r3, r1
  40023c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40023e:	e009      	b.n	400254 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400240:	4908      	ldr	r1, [pc, #32]	; (400264 <NVIC_SetPriority+0x50>)
  400242:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400246:	683a      	ldr	r2, [r7, #0]
  400248:	b2d2      	uxtb	r2, r2
  40024a:	0152      	lsls	r2, r2, #5
  40024c:	b2d2      	uxtb	r2, r2
  40024e:	440b      	add	r3, r1
  400250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400254:	bf00      	nop
  400256:	370c      	adds	r7, #12
  400258:	46bd      	mov	sp, r7
  40025a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40025e:	4770      	bx	lr
  400260:	e000ed00 	.word	0xe000ed00
  400264:	e000e100 	.word	0xe000e100

00400268 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400268:	b480      	push	{r7}
  40026a:	b083      	sub	sp, #12
  40026c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40026e:	f3ef 8310 	mrs	r3, PRIMASK
  400272:	607b      	str	r3, [r7, #4]
  return(result);
  400274:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400276:	2b00      	cmp	r3, #0
  400278:	bf0c      	ite	eq
  40027a:	2301      	moveq	r3, #1
  40027c:	2300      	movne	r3, #0
  40027e:	b2db      	uxtb	r3, r3
  400280:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400282:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400284:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400288:	4b04      	ldr	r3, [pc, #16]	; (40029c <cpu_irq_save+0x34>)
  40028a:	2200      	movs	r2, #0
  40028c:	701a      	strb	r2, [r3, #0]
	return flags;
  40028e:	683b      	ldr	r3, [r7, #0]
}
  400290:	4618      	mov	r0, r3
  400292:	370c      	adds	r7, #12
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr
  40029c:	20400000 	.word	0x20400000

004002a0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b083      	sub	sp, #12
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	6078      	str	r0, [r7, #4]
	return (flags);
  4002a8:	687b      	ldr	r3, [r7, #4]
  4002aa:	2b00      	cmp	r3, #0
  4002ac:	bf14      	ite	ne
  4002ae:	2301      	movne	r3, #1
  4002b0:	2300      	moveq	r3, #0
  4002b2:	b2db      	uxtb	r3, r3
}
  4002b4:	4618      	mov	r0, r3
  4002b6:	370c      	adds	r7, #12
  4002b8:	46bd      	mov	sp, r7
  4002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002be:	4770      	bx	lr

004002c0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4002c0:	b580      	push	{r7, lr}
  4002c2:	b082      	sub	sp, #8
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4002c8:	6878      	ldr	r0, [r7, #4]
  4002ca:	4b07      	ldr	r3, [pc, #28]	; (4002e8 <cpu_irq_restore+0x28>)
  4002cc:	4798      	blx	r3
  4002ce:	4603      	mov	r3, r0
  4002d0:	2b00      	cmp	r3, #0
  4002d2:	d005      	beq.n	4002e0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4002d4:	4b05      	ldr	r3, [pc, #20]	; (4002ec <cpu_irq_restore+0x2c>)
  4002d6:	2201      	movs	r2, #1
  4002d8:	701a      	strb	r2, [r3, #0]
  4002da:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4002de:	b662      	cpsie	i
}
  4002e0:	bf00      	nop
  4002e2:	3708      	adds	r7, #8
  4002e4:	46bd      	mov	sp, r7
  4002e6:	bd80      	pop	{r7, pc}
  4002e8:	004002a1 	.word	0x004002a1
  4002ec:	20400000 	.word	0x20400000

004002f0 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4002f0:	b480      	push	{r7}
  4002f2:	b083      	sub	sp, #12
  4002f4:	af00      	add	r7, sp, #0
  4002f6:	6078      	str	r0, [r7, #4]
  4002f8:	460b      	mov	r3, r1
  4002fa:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4002fc:	bf00      	nop
  4002fe:	370c      	adds	r7, #12
  400300:	46bd      	mov	sp, r7
  400302:	f85d 7b04 	ldr.w	r7, [sp], #4
  400306:	4770      	bx	lr

00400308 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  400308:	b480      	push	{r7}
  40030a:	b083      	sub	sp, #12
  40030c:	af00      	add	r7, sp, #0
  40030e:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  400310:	687b      	ldr	r3, [r7, #4]
  400312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400314:	4618      	mov	r0, r3
  400316:	370c      	adds	r7, #12
  400318:	46bd      	mov	sp, r7
  40031a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40031e:	4770      	bx	lr

00400320 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  400320:	b480      	push	{r7}
  400322:	b083      	sub	sp, #12
  400324:	af00      	add	r7, sp, #0
  400326:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  400328:	687b      	ldr	r3, [r7, #4]
  40032a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  40032c:	4618      	mov	r0, r3
  40032e:	370c      	adds	r7, #12
  400330:	46bd      	mov	sp, r7
  400332:	f85d 7b04 	ldr.w	r7, [sp], #4
  400336:	4770      	bx	lr

00400338 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  400338:	b580      	push	{r7, lr}
  40033a:	b084      	sub	sp, #16
  40033c:	af00      	add	r7, sp, #0
  40033e:	4603      	mov	r3, r0
  400340:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400342:	79fb      	ldrb	r3, [r7, #7]
  400344:	4a0a      	ldr	r2, [pc, #40]	; (400370 <sleepmgr_lock_mode+0x38>)
  400346:	5cd3      	ldrb	r3, [r2, r3]
  400348:	2bff      	cmp	r3, #255	; 0xff
  40034a:	d100      	bne.n	40034e <sleepmgr_lock_mode+0x16>
		while (true) {
  40034c:	e7fe      	b.n	40034c <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  40034e:	4b09      	ldr	r3, [pc, #36]	; (400374 <sleepmgr_lock_mode+0x3c>)
  400350:	4798      	blx	r3
  400352:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  400354:	79fb      	ldrb	r3, [r7, #7]
  400356:	4a06      	ldr	r2, [pc, #24]	; (400370 <sleepmgr_lock_mode+0x38>)
  400358:	5cd2      	ldrb	r2, [r2, r3]
  40035a:	3201      	adds	r2, #1
  40035c:	b2d1      	uxtb	r1, r2
  40035e:	4a04      	ldr	r2, [pc, #16]	; (400370 <sleepmgr_lock_mode+0x38>)
  400360:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  400362:	68f8      	ldr	r0, [r7, #12]
  400364:	4b04      	ldr	r3, [pc, #16]	; (400378 <sleepmgr_lock_mode+0x40>)
  400366:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  400368:	bf00      	nop
  40036a:	3710      	adds	r7, #16
  40036c:	46bd      	mov	sp, r7
  40036e:	bd80      	pop	{r7, pc}
  400370:	204004c4 	.word	0x204004c4
  400374:	00400269 	.word	0x00400269
  400378:	004002c1 	.word	0x004002c1

0040037c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40037c:	b480      	push	{r7}
  40037e:	b083      	sub	sp, #12
  400380:	af00      	add	r7, sp, #0
  400382:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400384:	687b      	ldr	r3, [r7, #4]
  400386:	2b07      	cmp	r3, #7
  400388:	d825      	bhi.n	4003d6 <osc_get_rate+0x5a>
  40038a:	a201      	add	r2, pc, #4	; (adr r2, 400390 <osc_get_rate+0x14>)
  40038c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400390:	004003b1 	.word	0x004003b1
  400394:	004003b7 	.word	0x004003b7
  400398:	004003bd 	.word	0x004003bd
  40039c:	004003c3 	.word	0x004003c3
  4003a0:	004003c7 	.word	0x004003c7
  4003a4:	004003cb 	.word	0x004003cb
  4003a8:	004003cf 	.word	0x004003cf
  4003ac:	004003d3 	.word	0x004003d3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4003b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4003b4:	e010      	b.n	4003d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4003b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003ba:	e00d      	b.n	4003d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4003bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003c0:	e00a      	b.n	4003d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4003c2:	4b08      	ldr	r3, [pc, #32]	; (4003e4 <osc_get_rate+0x68>)
  4003c4:	e008      	b.n	4003d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4003c6:	4b08      	ldr	r3, [pc, #32]	; (4003e8 <osc_get_rate+0x6c>)
  4003c8:	e006      	b.n	4003d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4003ca:	4b08      	ldr	r3, [pc, #32]	; (4003ec <osc_get_rate+0x70>)
  4003cc:	e004      	b.n	4003d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4003ce:	4b07      	ldr	r3, [pc, #28]	; (4003ec <osc_get_rate+0x70>)
  4003d0:	e002      	b.n	4003d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4003d2:	4b06      	ldr	r3, [pc, #24]	; (4003ec <osc_get_rate+0x70>)
  4003d4:	e000      	b.n	4003d8 <osc_get_rate+0x5c>
	}

	return 0;
  4003d6:	2300      	movs	r3, #0
}
  4003d8:	4618      	mov	r0, r3
  4003da:	370c      	adds	r7, #12
  4003dc:	46bd      	mov	sp, r7
  4003de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003e2:	4770      	bx	lr
  4003e4:	003d0900 	.word	0x003d0900
  4003e8:	007a1200 	.word	0x007a1200
  4003ec:	00b71b00 	.word	0x00b71b00

004003f0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003f4:	2006      	movs	r0, #6
  4003f6:	4b05      	ldr	r3, [pc, #20]	; (40040c <sysclk_get_main_hz+0x1c>)
  4003f8:	4798      	blx	r3
  4003fa:	4602      	mov	r2, r0
  4003fc:	4613      	mov	r3, r2
  4003fe:	009b      	lsls	r3, r3, #2
  400400:	4413      	add	r3, r2
  400402:	009a      	lsls	r2, r3, #2
  400404:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400406:	4618      	mov	r0, r3
  400408:	bd80      	pop	{r7, pc}
  40040a:	bf00      	nop
  40040c:	0040037d 	.word	0x0040037d

00400410 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400410:	b580      	push	{r7, lr}
  400412:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400414:	4b02      	ldr	r3, [pc, #8]	; (400420 <sysclk_get_cpu_hz+0x10>)
  400416:	4798      	blx	r3
  400418:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40041a:	4618      	mov	r0, r3
  40041c:	bd80      	pop	{r7, pc}
  40041e:	bf00      	nop
  400420:	004003f1 	.word	0x004003f1

00400424 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  400424:	b480      	push	{r7}
  400426:	b083      	sub	sp, #12
  400428:	af00      	add	r7, sp, #0
  40042a:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  40042c:	687b      	ldr	r3, [r7, #4]
  40042e:	4a09      	ldr	r2, [pc, #36]	; (400454 <afec_find_inst_num+0x30>)
  400430:	4293      	cmp	r3, r2
  400432:	d101      	bne.n	400438 <afec_find_inst_num+0x14>
		return 1;
  400434:	2301      	movs	r3, #1
  400436:	e006      	b.n	400446 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  400438:	687b      	ldr	r3, [r7, #4]
  40043a:	4a07      	ldr	r2, [pc, #28]	; (400458 <afec_find_inst_num+0x34>)
  40043c:	4293      	cmp	r3, r2
  40043e:	d101      	bne.n	400444 <afec_find_inst_num+0x20>
		return 0;
  400440:	2300      	movs	r3, #0
  400442:	e000      	b.n	400446 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  400444:	2300      	movs	r3, #0
}
  400446:	4618      	mov	r0, r3
  400448:	370c      	adds	r7, #12
  40044a:	46bd      	mov	sp, r7
  40044c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400450:	4770      	bx	lr
  400452:	bf00      	nop
  400454:	40064000 	.word	0x40064000
  400458:	4003c000 	.word	0x4003c000

0040045c <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  40045c:	b480      	push	{r7}
  40045e:	b083      	sub	sp, #12
  400460:	af00      	add	r7, sp, #0
  400462:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  400464:	687b      	ldr	r3, [r7, #4]
  400466:	4a09      	ldr	r2, [pc, #36]	; (40048c <afec_find_pid+0x30>)
  400468:	4293      	cmp	r3, r2
  40046a:	d101      	bne.n	400470 <afec_find_pid+0x14>
		return ID_AFEC1;
  40046c:	2328      	movs	r3, #40	; 0x28
  40046e:	e006      	b.n	40047e <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  400470:	687b      	ldr	r3, [r7, #4]
  400472:	4a07      	ldr	r2, [pc, #28]	; (400490 <afec_find_pid+0x34>)
  400474:	4293      	cmp	r3, r2
  400476:	d101      	bne.n	40047c <afec_find_pid+0x20>
		return ID_AFEC0;
  400478:	231d      	movs	r3, #29
  40047a:	e000      	b.n	40047e <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  40047c:	231d      	movs	r3, #29
}
  40047e:	4618      	mov	r0, r3
  400480:	370c      	adds	r7, #12
  400482:	46bd      	mov	sp, r7
  400484:	f85d 7b04 	ldr.w	r7, [sp], #4
  400488:	4770      	bx	lr
  40048a:	bf00      	nop
  40048c:	40064000 	.word	0x40064000
  400490:	4003c000 	.word	0x4003c000

00400494 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  400494:	b480      	push	{r7}
  400496:	b085      	sub	sp, #20
  400498:	af00      	add	r7, sp, #0
  40049a:	6078      	str	r0, [r7, #4]
  40049c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  40049e:	2300      	movs	r3, #0
  4004a0:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4004a2:	683b      	ldr	r3, [r7, #0]
  4004a4:	7cdb      	ldrb	r3, [r3, #19]
  4004a6:	2b00      	cmp	r3, #0
  4004a8:	d002      	beq.n	4004b0 <afec_set_config+0x1c>
  4004aa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4004ae:	e000      	b.n	4004b2 <afec_set_config+0x1e>
  4004b0:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4004b2:	683b      	ldr	r3, [r7, #0]
  4004b4:	6859      	ldr	r1, [r3, #4]
  4004b6:	683b      	ldr	r3, [r7, #0]
  4004b8:	689b      	ldr	r3, [r3, #8]
  4004ba:	fbb1 f3f3 	udiv	r3, r1, r3
  4004be:	3b01      	subs	r3, #1
  4004c0:	021b      	lsls	r3, r3, #8
  4004c2:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4004c4:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  4004c6:	683b      	ldr	r3, [r7, #0]
  4004c8:	7c1b      	ldrb	r3, [r3, #16]
  4004ca:	061b      	lsls	r3, r3, #24
  4004cc:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			AFEC_MR_ONE |
  4004d0:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  4004d2:	683b      	ldr	r3, [r7, #0]
  4004d4:	7c5b      	ldrb	r3, [r3, #17]
  4004d6:	071b      	lsls	r3, r3, #28
  4004d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  4004dc:	431a      	orrs	r2, r3
			(config->startup_time);
  4004de:	683b      	ldr	r3, [r7, #0]
  4004e0:	68db      	ldr	r3, [r3, #12]
			AFEC_MR_TRANSFER(config->transfer) |
  4004e2:	4313      	orrs	r3, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4004e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4004e8:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  4004ea:	687b      	ldr	r3, [r7, #4]
  4004ec:	68fa      	ldr	r2, [r7, #12]
  4004ee:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4004f0:	683b      	ldr	r3, [r7, #0]
  4004f2:	7d1b      	ldrb	r3, [r3, #20]
  4004f4:	2b00      	cmp	r3, #0
  4004f6:	d002      	beq.n	4004fe <afec_set_config+0x6a>
  4004f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4004fc:	e000      	b.n	400500 <afec_set_config+0x6c>
  4004fe:	2200      	movs	r2, #0
			(config->resolution) |
  400500:	683b      	ldr	r3, [r7, #0]
  400502:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400504:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  400506:	683b      	ldr	r3, [r7, #0]
  400508:	7d5b      	ldrb	r3, [r3, #21]
  40050a:	2b00      	cmp	r3, #0
  40050c:	d002      	beq.n	400514 <afec_set_config+0x80>
  40050e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  400512:	e000      	b.n	400516 <afec_set_config+0x82>
  400514:	2300      	movs	r3, #0
			(config->resolution) |
  400516:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400518:	687b      	ldr	r3, [r7, #4]
  40051a:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40051c:	683b      	ldr	r3, [r7, #0]
  40051e:	7d9b      	ldrb	r3, [r3, #22]
  400520:	021b      	lsls	r3, r3, #8
  400522:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400526:	f043 020c 	orr.w	r2, r3, #12
  40052a:	687b      	ldr	r3, [r7, #4]
  40052c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  400530:	bf00      	nop
  400532:	3714      	adds	r7, #20
  400534:	46bd      	mov	sp, r7
  400536:	f85d 7b04 	ldr.w	r7, [sp], #4
  40053a:	4770      	bx	lr

0040053c <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  40053c:	b580      	push	{r7, lr}
  40053e:	b086      	sub	sp, #24
  400540:	af00      	add	r7, sp, #0
  400542:	60f8      	str	r0, [r7, #12]
  400544:	460b      	mov	r3, r1
  400546:	607a      	str	r2, [r7, #4]
  400548:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  40054a:	897b      	ldrh	r3, [r7, #10]
  40054c:	4619      	mov	r1, r3
  40054e:	68f8      	ldr	r0, [r7, #12]
  400550:	4b1e      	ldr	r3, [pc, #120]	; (4005cc <afec_ch_set_config+0x90>)
  400552:	4798      	blx	r3
	uint32_t reg = 0;
  400554:	2300      	movs	r3, #0
  400556:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  400558:	68fb      	ldr	r3, [r7, #12]
  40055a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  40055c:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  40055e:	897b      	ldrh	r3, [r7, #10]
  400560:	2201      	movs	r2, #1
  400562:	fa02 f303 	lsl.w	r3, r2, r3
  400566:	43db      	mvns	r3, r3
  400568:	697a      	ldr	r2, [r7, #20]
  40056a:	4013      	ands	r3, r2
  40056c:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  40056e:	687b      	ldr	r3, [r7, #4]
  400570:	781b      	ldrb	r3, [r3, #0]
  400572:	2b00      	cmp	r3, #0
  400574:	d004      	beq.n	400580 <afec_ch_set_config+0x44>
  400576:	897b      	ldrh	r3, [r7, #10]
  400578:	2201      	movs	r2, #1
  40057a:	fa02 f303 	lsl.w	r3, r2, r3
  40057e:	e000      	b.n	400582 <afec_ch_set_config+0x46>
  400580:	2300      	movs	r3, #0
  400582:	697a      	ldr	r2, [r7, #20]
  400584:	4313      	orrs	r3, r2
  400586:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	697a      	ldr	r2, [r7, #20]
  40058c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  40058e:	68fb      	ldr	r3, [r7, #12]
  400590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  400592:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  400594:	897b      	ldrh	r3, [r7, #10]
  400596:	005b      	lsls	r3, r3, #1
  400598:	2203      	movs	r2, #3
  40059a:	fa02 f303 	lsl.w	r3, r2, r3
  40059e:	43db      	mvns	r3, r3
  4005a0:	697a      	ldr	r2, [r7, #20]
  4005a2:	4013      	ands	r3, r2
  4005a4:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  4005a6:	687b      	ldr	r3, [r7, #4]
  4005a8:	785b      	ldrb	r3, [r3, #1]
  4005aa:	461a      	mov	r2, r3
  4005ac:	897b      	ldrh	r3, [r7, #10]
  4005ae:	005b      	lsls	r3, r3, #1
  4005b0:	fa02 f303 	lsl.w	r3, r2, r3
  4005b4:	461a      	mov	r2, r3
  4005b6:	697b      	ldr	r3, [r7, #20]
  4005b8:	4313      	orrs	r3, r2
  4005ba:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  4005bc:	68fb      	ldr	r3, [r7, #12]
  4005be:	697a      	ldr	r2, [r7, #20]
  4005c0:	655a      	str	r2, [r3, #84]	; 0x54
}
  4005c2:	bf00      	nop
  4005c4:	3718      	adds	r7, #24
  4005c6:	46bd      	mov	sp, r7
  4005c8:	bd80      	pop	{r7, pc}
  4005ca:	bf00      	nop
  4005cc:	004002f1 	.word	0x004002f1

004005d0 <afec_temp_sensor_set_config>:
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC temperature sensor
 */
void afec_temp_sensor_set_config(Afec *const afec,
		struct afec_temp_sensor_config *config)
{
  4005d0:	b480      	push	{r7}
  4005d2:	b085      	sub	sp, #20
  4005d4:	af00      	add	r7, sp, #0
  4005d6:	6078      	str	r0, [r7, #4]
  4005d8:	6039      	str	r1, [r7, #0]
	Assert(afec == AFEC0);

	uint32_t reg = 0;
  4005da:	2300      	movs	r3, #0
  4005dc:	60fb      	str	r3, [r7, #12]

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4005de:	683b      	ldr	r3, [r7, #0]
  4005e0:	781b      	ldrb	r3, [r3, #0]
  4005e2:	2b00      	cmp	r3, #0
  4005e4:	d001      	beq.n	4005ea <afec_temp_sensor_set_config+0x1a>
  4005e6:	2301      	movs	r3, #1
  4005e8:	e000      	b.n	4005ec <afec_temp_sensor_set_config+0x1c>
  4005ea:	2300      	movs	r3, #0
  4005ec:	683a      	ldr	r2, [r7, #0]
  4005ee:	7852      	ldrb	r2, [r2, #1]
  4005f0:	4313      	orrs	r3, r2
  4005f2:	60fb      	str	r3, [r7, #12]
	afec->AFEC_TEMPMR = reg;
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	68fa      	ldr	r2, [r7, #12]
  4005f8:	671a      	str	r2, [r3, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4005fa:	683b      	ldr	r3, [r7, #0]
  4005fc:	885b      	ldrh	r3, [r3, #2]
  4005fe:	461a      	mov	r2, r3
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400600:	683b      	ldr	r3, [r7, #0]
  400602:	889b      	ldrh	r3, [r3, #4]
  400604:	041b      	lsls	r3, r3, #16
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400606:	431a      	orrs	r2, r3
  400608:	687b      	ldr	r3, [r7, #4]
  40060a:	675a      	str	r2, [r3, #116]	; 0x74
			
}
  40060c:	bf00      	nop
  40060e:	3714      	adds	r7, #20
  400610:	46bd      	mov	sp, r7
  400612:	f85d 7b04 	ldr.w	r7, [sp], #4
  400616:	4770      	bx	lr

00400618 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  400618:	b580      	push	{r7, lr}
  40061a:	b082      	sub	sp, #8
  40061c:	af00      	add	r7, sp, #0
  40061e:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400620:	687b      	ldr	r3, [r7, #4]
  400622:	2200      	movs	r2, #0
  400624:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400626:	4b12      	ldr	r3, [pc, #72]	; (400670 <afec_get_config_defaults+0x58>)
  400628:	4798      	blx	r3
  40062a:	4602      	mov	r2, r0
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  400630:	687b      	ldr	r3, [r7, #4]
  400632:	4a10      	ldr	r2, [pc, #64]	; (400674 <afec_get_config_defaults+0x5c>)
  400634:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400636:	687b      	ldr	r3, [r7, #4]
  400638:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40063c:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  40063e:	687b      	ldr	r3, [r7, #4]
  400640:	2202      	movs	r2, #2
  400642:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  400644:	687b      	ldr	r3, [r7, #4]
  400646:	2201      	movs	r2, #1
  400648:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  40064a:	687b      	ldr	r3, [r7, #4]
  40064c:	2201      	movs	r2, #1
  40064e:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  400650:	687b      	ldr	r3, [r7, #4]
  400652:	2200      	movs	r2, #0
  400654:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  400656:	687b      	ldr	r3, [r7, #4]
  400658:	2201      	movs	r2, #1
  40065a:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  40065c:	687b      	ldr	r3, [r7, #4]
  40065e:	2201      	movs	r2, #1
  400660:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  400662:	687b      	ldr	r3, [r7, #4]
  400664:	2201      	movs	r2, #1
  400666:	759a      	strb	r2, [r3, #22]
}
  400668:	bf00      	nop
  40066a:	3708      	adds	r7, #8
  40066c:	46bd      	mov	sp, r7
  40066e:	bd80      	pop	{r7, pc}
  400670:	00400411 	.word	0x00400411
  400674:	005b8d80 	.word	0x005b8d80

00400678 <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  400678:	b480      	push	{r7}
  40067a:	b083      	sub	sp, #12
  40067c:	af00      	add	r7, sp, #0
  40067e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400680:	687b      	ldr	r3, [r7, #4]
  400682:	2200      	movs	r2, #0
  400684:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400686:	687b      	ldr	r3, [r7, #4]
  400688:	2201      	movs	r2, #1
  40068a:	705a      	strb	r2, [r3, #1]

}
  40068c:	bf00      	nop
  40068e:	370c      	adds	r7, #12
  400690:	46bd      	mov	sp, r7
  400692:	f85d 7b04 	ldr.w	r7, [sp], #4
  400696:	4770      	bx	lr

00400698 <afec_temp_sensor_get_config_defaults>:
 * \param cfg Pointer to temperature sensor configuration structure
 *        to be initiated.
 */
void afec_temp_sensor_get_config_defaults(
		struct afec_temp_sensor_config *const cfg)
{
  400698:	b480      	push	{r7}
  40069a:	b083      	sub	sp, #12
  40069c:	af00      	add	r7, sp, #0
  40069e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  4006a0:	687b      	ldr	r3, [r7, #4]
  4006a2:	2200      	movs	r2, #0
  4006a4:	701a      	strb	r2, [r3, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4006a6:	687b      	ldr	r3, [r7, #4]
  4006a8:	2220      	movs	r2, #32
  4006aa:	705a      	strb	r2, [r3, #1]
	cfg->low_threshold= 0xFF;
  4006ac:	687b      	ldr	r3, [r7, #4]
  4006ae:	22ff      	movs	r2, #255	; 0xff
  4006b0:	805a      	strh	r2, [r3, #2]
	cfg->high_threshold= 0xFFF;
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	f640 72ff 	movw	r2, #4095	; 0xfff
  4006b8:	809a      	strh	r2, [r3, #4]
}
  4006ba:	bf00      	nop
  4006bc:	370c      	adds	r7, #12
  4006be:	46bd      	mov	sp, r7
  4006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006c4:	4770      	bx	lr
	...

004006c8 <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  4006c8:	b580      	push	{r7, lr}
  4006ca:	b084      	sub	sp, #16
  4006cc:	af00      	add	r7, sp, #0
  4006ce:	6078      	str	r0, [r7, #4]
  4006d0:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4006d2:	6878      	ldr	r0, [r7, #4]
  4006d4:	4b1d      	ldr	r3, [pc, #116]	; (40074c <afec_init+0x84>)
  4006d6:	4798      	blx	r3
  4006d8:	4603      	mov	r3, r0
  4006da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4006de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4006e2:	d101      	bne.n	4006e8 <afec_init+0x20>
		return STATUS_ERR_BUSY;
  4006e4:	2319      	movs	r3, #25
  4006e6:	e02c      	b.n	400742 <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  4006e8:	687b      	ldr	r3, [r7, #4]
  4006ea:	2201      	movs	r2, #1
  4006ec:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  4006ee:	6839      	ldr	r1, [r7, #0]
  4006f0:	6878      	ldr	r0, [r7, #4]
  4006f2:	4b17      	ldr	r3, [pc, #92]	; (400750 <afec_init+0x88>)
  4006f4:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	4a16      	ldr	r2, [pc, #88]	; (400754 <afec_init+0x8c>)
  4006fa:	4293      	cmp	r3, r2
  4006fc:	d10d      	bne.n	40071a <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4006fe:	2300      	movs	r3, #0
  400700:	60fb      	str	r3, [r7, #12]
  400702:	e007      	b.n	400714 <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  400704:	4a14      	ldr	r2, [pc, #80]	; (400758 <afec_init+0x90>)
  400706:	68fb      	ldr	r3, [r7, #12]
  400708:	2100      	movs	r1, #0
  40070a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40070e:	68fb      	ldr	r3, [r7, #12]
  400710:	3301      	adds	r3, #1
  400712:	60fb      	str	r3, [r7, #12]
  400714:	68fb      	ldr	r3, [r7, #12]
  400716:	2b0f      	cmp	r3, #15
  400718:	d9f4      	bls.n	400704 <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  40071a:	687b      	ldr	r3, [r7, #4]
  40071c:	4a0f      	ldr	r2, [pc, #60]	; (40075c <afec_init+0x94>)
  40071e:	4293      	cmp	r3, r2
  400720:	d10e      	bne.n	400740 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400722:	2300      	movs	r3, #0
  400724:	60fb      	str	r3, [r7, #12]
  400726:	e008      	b.n	40073a <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  400728:	4a0b      	ldr	r2, [pc, #44]	; (400758 <afec_init+0x90>)
  40072a:	68fb      	ldr	r3, [r7, #12]
  40072c:	3310      	adds	r3, #16
  40072e:	2100      	movs	r1, #0
  400730:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400734:	68fb      	ldr	r3, [r7, #12]
  400736:	3301      	adds	r3, #1
  400738:	60fb      	str	r3, [r7, #12]
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	2b0f      	cmp	r3, #15
  40073e:	d9f3      	bls.n	400728 <afec_init+0x60>
		}
	}

	return STATUS_OK;
  400740:	2300      	movs	r3, #0
}
  400742:	4618      	mov	r0, r3
  400744:	3710      	adds	r7, #16
  400746:	46bd      	mov	sp, r7
  400748:	bd80      	pop	{r7, pc}
  40074a:	bf00      	nop
  40074c:	00400309 	.word	0x00400309
  400750:	00400495 	.word	0x00400495
  400754:	4003c000 	.word	0x4003c000
  400758:	204004cc 	.word	0x204004cc
  40075c:	40064000 	.word	0x40064000

00400760 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400760:	b580      	push	{r7, lr}
  400762:	b086      	sub	sp, #24
  400764:	af00      	add	r7, sp, #0
  400766:	60f8      	str	r0, [r7, #12]
  400768:	60b9      	str	r1, [r7, #8]
  40076a:	607a      	str	r2, [r7, #4]
  40076c:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  40076e:	68f8      	ldr	r0, [r7, #12]
  400770:	4b17      	ldr	r3, [pc, #92]	; (4007d0 <afec_set_callback+0x70>)
  400772:	4798      	blx	r3
  400774:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  400776:	4917      	ldr	r1, [pc, #92]	; (4007d4 <afec_set_callback+0x74>)
  400778:	697b      	ldr	r3, [r7, #20]
  40077a:	011a      	lsls	r2, r3, #4
  40077c:	68bb      	ldr	r3, [r7, #8]
  40077e:	4413      	add	r3, r2
  400780:	687a      	ldr	r2, [r7, #4]
  400782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  400786:	697b      	ldr	r3, [r7, #20]
  400788:	2b00      	cmp	r3, #0
  40078a:	d10b      	bne.n	4007a4 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  40078c:	201d      	movs	r0, #29
  40078e:	4b12      	ldr	r3, [pc, #72]	; (4007d8 <afec_set_callback+0x78>)
  400790:	4798      	blx	r3
  400792:	78fb      	ldrb	r3, [r7, #3]
  400794:	4619      	mov	r1, r3
  400796:	201d      	movs	r0, #29
  400798:	4b10      	ldr	r3, [pc, #64]	; (4007dc <afec_set_callback+0x7c>)
  40079a:	4798      	blx	r3
  40079c:	201d      	movs	r0, #29
  40079e:	4b10      	ldr	r3, [pc, #64]	; (4007e0 <afec_set_callback+0x80>)
  4007a0:	4798      	blx	r3
  4007a2:	e00d      	b.n	4007c0 <afec_set_callback+0x60>
	} else if (i == 1) {
  4007a4:	697b      	ldr	r3, [r7, #20]
  4007a6:	2b01      	cmp	r3, #1
  4007a8:	d10a      	bne.n	4007c0 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  4007aa:	2028      	movs	r0, #40	; 0x28
  4007ac:	4b0a      	ldr	r3, [pc, #40]	; (4007d8 <afec_set_callback+0x78>)
  4007ae:	4798      	blx	r3
  4007b0:	78fb      	ldrb	r3, [r7, #3]
  4007b2:	4619      	mov	r1, r3
  4007b4:	2028      	movs	r0, #40	; 0x28
  4007b6:	4b09      	ldr	r3, [pc, #36]	; (4007dc <afec_set_callback+0x7c>)
  4007b8:	4798      	blx	r3
  4007ba:	2028      	movs	r0, #40	; 0x28
  4007bc:	4b08      	ldr	r3, [pc, #32]	; (4007e0 <afec_set_callback+0x80>)
  4007be:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  4007c0:	68b9      	ldr	r1, [r7, #8]
  4007c2:	68f8      	ldr	r0, [r7, #12]
  4007c4:	4b07      	ldr	r3, [pc, #28]	; (4007e4 <afec_set_callback+0x84>)
  4007c6:	4798      	blx	r3
}
  4007c8:	bf00      	nop
  4007ca:	3718      	adds	r7, #24
  4007cc:	46bd      	mov	sp, r7
  4007ce:	bd80      	pop	{r7, pc}
  4007d0:	00400425 	.word	0x00400425
  4007d4:	204004cc 	.word	0x204004cc
  4007d8:	004001e1 	.word	0x004001e1
  4007dc:	00400215 	.word	0x00400215
  4007e0:	004001ad 	.word	0x004001ad
  4007e4:	004007e9 	.word	0x004007e9

004007e8 <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  4007e8:	b480      	push	{r7}
  4007ea:	b083      	sub	sp, #12
  4007ec:	af00      	add	r7, sp, #0
  4007ee:	6078      	str	r0, [r7, #4]
  4007f0:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4007f2:	683b      	ldr	r3, [r7, #0]
  4007f4:	4a19      	ldr	r2, [pc, #100]	; (40085c <afec_enable_interrupt+0x74>)
  4007f6:	4293      	cmp	r3, r2
  4007f8:	d103      	bne.n	400802 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4007fa:	687b      	ldr	r3, [r7, #4]
  4007fc:	4a17      	ldr	r2, [pc, #92]	; (40085c <afec_enable_interrupt+0x74>)
  4007fe:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  400800:	e026      	b.n	400850 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400802:	683b      	ldr	r3, [r7, #0]
  400804:	2b0b      	cmp	r3, #11
  400806:	d80f      	bhi.n	400828 <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400808:	683b      	ldr	r3, [r7, #0]
  40080a:	2b0b      	cmp	r3, #11
  40080c:	d104      	bne.n	400818 <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  40080e:	687b      	ldr	r3, [r7, #4]
  400810:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400814:	625a      	str	r2, [r3, #36]	; 0x24
  400816:	e01b      	b.n	400850 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400818:	2201      	movs	r2, #1
  40081a:	683b      	ldr	r3, [r7, #0]
  40081c:	fa02 f303 	lsl.w	r3, r2, r3
  400820:	461a      	mov	r2, r3
  400822:	687b      	ldr	r3, [r7, #4]
  400824:	625a      	str	r2, [r3, #36]	; 0x24
  400826:	e013      	b.n	400850 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400828:	683b      	ldr	r3, [r7, #0]
  40082a:	2b0e      	cmp	r3, #14
  40082c:	d808      	bhi.n	400840 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40082e:	683b      	ldr	r3, [r7, #0]
  400830:	330c      	adds	r3, #12
  400832:	2201      	movs	r2, #1
  400834:	fa02 f303 	lsl.w	r3, r2, r3
  400838:	461a      	mov	r2, r3
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	625a      	str	r2, [r3, #36]	; 0x24
  40083e:	e007      	b.n	400850 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  400840:	683b      	ldr	r3, [r7, #0]
  400842:	330f      	adds	r3, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400844:	2201      	movs	r2, #1
  400846:	fa02 f303 	lsl.w	r3, r2, r3
  40084a:	461a      	mov	r2, r3
  40084c:	687b      	ldr	r3, [r7, #4]
  40084e:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
  400850:	370c      	adds	r7, #12
  400852:	46bd      	mov	sp, r7
  400854:	f85d 7b04 	ldr.w	r7, [sp], #4
  400858:	4770      	bx	lr
  40085a:	bf00      	nop
  40085c:	47000fff 	.word	0x47000fff

00400860 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  400860:	b580      	push	{r7, lr}
  400862:	b082      	sub	sp, #8
  400864:	af00      	add	r7, sp, #0
  400866:	4603      	mov	r3, r0
  400868:	6039      	str	r1, [r7, #0]
  40086a:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  40086c:	79fb      	ldrb	r3, [r7, #7]
  40086e:	490a      	ldr	r1, [pc, #40]	; (400898 <afec_interrupt+0x38>)
  400870:	011a      	lsls	r2, r3, #4
  400872:	683b      	ldr	r3, [r7, #0]
  400874:	4413      	add	r3, r2
  400876:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40087a:	2b00      	cmp	r3, #0
  40087c:	d007      	beq.n	40088e <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  40087e:	79fb      	ldrb	r3, [r7, #7]
  400880:	4905      	ldr	r1, [pc, #20]	; (400898 <afec_interrupt+0x38>)
  400882:	011a      	lsls	r2, r3, #4
  400884:	683b      	ldr	r3, [r7, #0]
  400886:	4413      	add	r3, r2
  400888:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40088c:	4798      	blx	r3
	}
}
  40088e:	bf00      	nop
  400890:	3708      	adds	r7, #8
  400892:	46bd      	mov	sp, r7
  400894:	bd80      	pop	{r7, pc}
  400896:	bf00      	nop
  400898:	204004cc 	.word	0x204004cc

0040089c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40089c:	b590      	push	{r4, r7, lr}
  40089e:	b087      	sub	sp, #28
  4008a0:	af00      	add	r7, sp, #0
  4008a2:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4008a4:	6878      	ldr	r0, [r7, #4]
  4008a6:	4b28      	ldr	r3, [pc, #160]	; (400948 <afec_process_callback+0xac>)
  4008a8:	4798      	blx	r3
  4008aa:	4604      	mov	r4, r0
  4008ac:	6878      	ldr	r0, [r7, #4]
  4008ae:	4b27      	ldr	r3, [pc, #156]	; (40094c <afec_process_callback+0xb0>)
  4008b0:	4798      	blx	r3
  4008b2:	4603      	mov	r3, r0
  4008b4:	4023      	ands	r3, r4
  4008b6:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  4008b8:	6878      	ldr	r0, [r7, #4]
  4008ba:	4b25      	ldr	r3, [pc, #148]	; (400950 <afec_process_callback+0xb4>)
  4008bc:	4798      	blx	r3
  4008be:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4008c0:	2300      	movs	r3, #0
  4008c2:	617b      	str	r3, [r7, #20]
  4008c4:	e039      	b.n	40093a <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4008c6:	697b      	ldr	r3, [r7, #20]
  4008c8:	2b0b      	cmp	r3, #11
  4008ca:	d80f      	bhi.n	4008ec <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  4008cc:	2201      	movs	r2, #1
  4008ce:	697b      	ldr	r3, [r7, #20]
  4008d0:	fa02 f303 	lsl.w	r3, r2, r3
  4008d4:	461a      	mov	r2, r3
  4008d6:	68fb      	ldr	r3, [r7, #12]
  4008d8:	4013      	ands	r3, r2
  4008da:	2b00      	cmp	r3, #0
  4008dc:	d02a      	beq.n	400934 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4008de:	693b      	ldr	r3, [r7, #16]
  4008e0:	b2db      	uxtb	r3, r3
  4008e2:	6979      	ldr	r1, [r7, #20]
  4008e4:	4618      	mov	r0, r3
  4008e6:	4b1b      	ldr	r3, [pc, #108]	; (400954 <afec_process_callback+0xb8>)
  4008e8:	4798      	blx	r3
  4008ea:	e023      	b.n	400934 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4008ec:	697b      	ldr	r3, [r7, #20]
  4008ee:	2b0e      	cmp	r3, #14
  4008f0:	d810      	bhi.n	400914 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4008f2:	697b      	ldr	r3, [r7, #20]
  4008f4:	330c      	adds	r3, #12
  4008f6:	2201      	movs	r2, #1
  4008f8:	fa02 f303 	lsl.w	r3, r2, r3
  4008fc:	461a      	mov	r2, r3
  4008fe:	68fb      	ldr	r3, [r7, #12]
  400900:	4013      	ands	r3, r2
  400902:	2b00      	cmp	r3, #0
  400904:	d016      	beq.n	400934 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  400906:	693b      	ldr	r3, [r7, #16]
  400908:	b2db      	uxtb	r3, r3
  40090a:	6979      	ldr	r1, [r7, #20]
  40090c:	4618      	mov	r0, r3
  40090e:	4b11      	ldr	r3, [pc, #68]	; (400954 <afec_process_callback+0xb8>)
  400910:	4798      	blx	r3
  400912:	e00f      	b.n	400934 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400914:	697b      	ldr	r3, [r7, #20]
  400916:	330f      	adds	r3, #15
  400918:	2201      	movs	r2, #1
  40091a:	fa02 f303 	lsl.w	r3, r2, r3
  40091e:	461a      	mov	r2, r3
  400920:	68fb      	ldr	r3, [r7, #12]
  400922:	4013      	ands	r3, r2
  400924:	2b00      	cmp	r3, #0
  400926:	d005      	beq.n	400934 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  400928:	693b      	ldr	r3, [r7, #16]
  40092a:	b2db      	uxtb	r3, r3
  40092c:	6979      	ldr	r1, [r7, #20]
  40092e:	4618      	mov	r0, r3
  400930:	4b08      	ldr	r3, [pc, #32]	; (400954 <afec_process_callback+0xb8>)
  400932:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400934:	697b      	ldr	r3, [r7, #20]
  400936:	3301      	adds	r3, #1
  400938:	617b      	str	r3, [r7, #20]
  40093a:	697b      	ldr	r3, [r7, #20]
  40093c:	2b0f      	cmp	r3, #15
  40093e:	d9c2      	bls.n	4008c6 <afec_process_callback+0x2a>
			}
		}
	}
}
  400940:	bf00      	nop
  400942:	371c      	adds	r7, #28
  400944:	46bd      	mov	sp, r7
  400946:	bd90      	pop	{r4, r7, pc}
  400948:	00400309 	.word	0x00400309
  40094c:	00400321 	.word	0x00400321
  400950:	00400425 	.word	0x00400425
  400954:	00400861 	.word	0x00400861

00400958 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400958:	b580      	push	{r7, lr}
  40095a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  40095c:	4802      	ldr	r0, [pc, #8]	; (400968 <AFEC0_Handler+0x10>)
  40095e:	4b03      	ldr	r3, [pc, #12]	; (40096c <AFEC0_Handler+0x14>)
  400960:	4798      	blx	r3
}
  400962:	bf00      	nop
  400964:	bd80      	pop	{r7, pc}
  400966:	bf00      	nop
  400968:	4003c000 	.word	0x4003c000
  40096c:	0040089d 	.word	0x0040089d

00400970 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400970:	b580      	push	{r7, lr}
  400972:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  400974:	4802      	ldr	r0, [pc, #8]	; (400980 <AFEC1_Handler+0x10>)
  400976:	4b03      	ldr	r3, [pc, #12]	; (400984 <AFEC1_Handler+0x14>)
  400978:	4798      	blx	r3
}
  40097a:	bf00      	nop
  40097c:	bd80      	pop	{r7, pc}
  40097e:	bf00      	nop
  400980:	40064000 	.word	0x40064000
  400984:	0040089d 	.word	0x0040089d

00400988 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400988:	b580      	push	{r7, lr}
  40098a:	b084      	sub	sp, #16
  40098c:	af00      	add	r7, sp, #0
  40098e:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  400990:	6878      	ldr	r0, [r7, #4]
  400992:	4b06      	ldr	r3, [pc, #24]	; (4009ac <afec_enable+0x24>)
  400994:	4798      	blx	r3
  400996:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400998:	68f8      	ldr	r0, [r7, #12]
  40099a:	4b05      	ldr	r3, [pc, #20]	; (4009b0 <afec_enable+0x28>)
  40099c:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  40099e:	2002      	movs	r0, #2
  4009a0:	4b04      	ldr	r3, [pc, #16]	; (4009b4 <afec_enable+0x2c>)
  4009a2:	4798      	blx	r3
}
  4009a4:	bf00      	nop
  4009a6:	3710      	adds	r7, #16
  4009a8:	46bd      	mov	sp, r7
  4009aa:	bd80      	pop	{r7, pc}
  4009ac:	0040045d 	.word	0x0040045d
  4009b0:	00401969 	.word	0x00401969
  4009b4:	00400339 	.word	0x00400339

004009b8 <dacc_reset>:
 * \brief Reset DACC.
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
  4009b8:	b480      	push	{r7}
  4009ba:	b083      	sub	sp, #12
  4009bc:	af00      	add	r7, sp, #0
  4009be:	6078      	str	r0, [r7, #4]
	p_dacc->DACC_CR = DACC_CR_SWRST;
  4009c0:	687b      	ldr	r3, [r7, #4]
  4009c2:	2201      	movs	r2, #1
  4009c4:	601a      	str	r2, [r3, #0]
}
  4009c6:	bf00      	nop
  4009c8:	370c      	adds	r7, #12
  4009ca:	46bd      	mov	sp, r7
  4009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009d0:	4770      	bx	lr

004009d2 <dacc_get_interrupt_status>:
 * \param p_dacc Pointer to a DACC instance. 
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
  4009d2:	b480      	push	{r7}
  4009d4:	b083      	sub	sp, #12
  4009d6:	af00      	add	r7, sp, #0
  4009d8:	6078      	str	r0, [r7, #4]
	return p_dacc->DACC_ISR;
  4009da:	687b      	ldr	r3, [r7, #4]
  4009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4009de:	4618      	mov	r0, r3
  4009e0:	370c      	adds	r7, #12
  4009e2:	46bd      	mov	sp, r7
  4009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009e8:	4770      	bx	lr

004009ea <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
  4009ea:	b480      	push	{r7}
  4009ec:	b085      	sub	sp, #20
  4009ee:	af00      	add	r7, sp, #0
  4009f0:	60f8      	str	r0, [r7, #12]
  4009f2:	60b9      	str	r1, [r7, #8]
  4009f4:	607a      	str	r2, [r7, #4]
	p_dacc->DACC_CDR[channel] = ul_data;
  4009f6:	68fa      	ldr	r2, [r7, #12]
  4009f8:	687b      	ldr	r3, [r7, #4]
  4009fa:	3306      	adds	r3, #6
  4009fc:	009b      	lsls	r3, r3, #2
  4009fe:	4413      	add	r3, r2
  400a00:	68ba      	ldr	r2, [r7, #8]
  400a02:	605a      	str	r2, [r3, #4]
}
  400a04:	bf00      	nop
  400a06:	3714      	adds	r7, #20
  400a08:	46bd      	mov	sp, r7
  400a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a0e:	4770      	bx	lr

00400a10 <dacc_enable_channel>:
 * \param ul_channel The output channel to enable.
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
  400a10:	b480      	push	{r7}
  400a12:	b083      	sub	sp, #12
  400a14:	af00      	add	r7, sp, #0
  400a16:	6078      	str	r0, [r7, #4]
  400a18:	6039      	str	r1, [r7, #0]
	if (ul_channel > MAX_CH_NB)
  400a1a:	683b      	ldr	r3, [r7, #0]
  400a1c:	2b01      	cmp	r3, #1
  400a1e:	d901      	bls.n	400a24 <dacc_enable_channel+0x14>
		return DACC_RC_INVALID_PARAM;
  400a20:	2301      	movs	r3, #1
  400a22:	e005      	b.n	400a30 <dacc_enable_channel+0x20>

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  400a24:	2201      	movs	r2, #1
  400a26:	683b      	ldr	r3, [r7, #0]
  400a28:	409a      	lsls	r2, r3
  400a2a:	687b      	ldr	r3, [r7, #4]
  400a2c:	611a      	str	r2, [r3, #16]
	return DACC_RC_OK;
  400a2e:	2300      	movs	r3, #0
}
  400a30:	4618      	mov	r0, r3
  400a32:	370c      	adds	r7, #12
  400a34:	46bd      	mov	sp, r7
  400a36:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a3a:	4770      	bx	lr

00400a3c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a3c:	b480      	push	{r7}
  400a3e:	b087      	sub	sp, #28
  400a40:	af00      	add	r7, sp, #0
  400a42:	60f8      	str	r0, [r7, #12]
  400a44:	60b9      	str	r1, [r7, #8]
  400a46:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a48:	68fa      	ldr	r2, [r7, #12]
  400a4a:	68bb      	ldr	r3, [r7, #8]
  400a4c:	019b      	lsls	r3, r3, #6
  400a4e:	4413      	add	r3, r2
  400a50:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a52:	697b      	ldr	r3, [r7, #20]
  400a54:	2202      	movs	r2, #2
  400a56:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a58:	697b      	ldr	r3, [r7, #20]
  400a5a:	f04f 32ff 	mov.w	r2, #4294967295
  400a5e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400a60:	697b      	ldr	r3, [r7, #20]
  400a62:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400a64:	697b      	ldr	r3, [r7, #20]
  400a66:	687a      	ldr	r2, [r7, #4]
  400a68:	605a      	str	r2, [r3, #4]
}
  400a6a:	bf00      	nop
  400a6c:	371c      	adds	r7, #28
  400a6e:	46bd      	mov	sp, r7
  400a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a74:	4770      	bx	lr

00400a76 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400a76:	b480      	push	{r7}
  400a78:	b083      	sub	sp, #12
  400a7a:	af00      	add	r7, sp, #0
  400a7c:	6078      	str	r0, [r7, #4]
  400a7e:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400a80:	687a      	ldr	r2, [r7, #4]
  400a82:	683b      	ldr	r3, [r7, #0]
  400a84:	019b      	lsls	r3, r3, #6
  400a86:	4413      	add	r3, r2
  400a88:	2205      	movs	r2, #5
  400a8a:	601a      	str	r2, [r3, #0]
}
  400a8c:	bf00      	nop
  400a8e:	370c      	adds	r7, #12
  400a90:	46bd      	mov	sp, r7
  400a92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a96:	4770      	bx	lr

00400a98 <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400a98:	b480      	push	{r7}
  400a9a:	b085      	sub	sp, #20
  400a9c:	af00      	add	r7, sp, #0
  400a9e:	60f8      	str	r0, [r7, #12]
  400aa0:	60b9      	str	r1, [r7, #8]
  400aa2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400aa4:	68fa      	ldr	r2, [r7, #12]
  400aa6:	68bb      	ldr	r3, [r7, #8]
  400aa8:	019b      	lsls	r3, r3, #6
  400aaa:	4413      	add	r3, r2
  400aac:	3314      	adds	r3, #20
  400aae:	687a      	ldr	r2, [r7, #4]
  400ab0:	601a      	str	r2, [r3, #0]
}
  400ab2:	bf00      	nop
  400ab4:	3714      	adds	r7, #20
  400ab6:	46bd      	mov	sp, r7
  400ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400abc:	4770      	bx	lr

00400abe <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400abe:	b480      	push	{r7}
  400ac0:	b085      	sub	sp, #20
  400ac2:	af00      	add	r7, sp, #0
  400ac4:	60f8      	str	r0, [r7, #12]
  400ac6:	60b9      	str	r1, [r7, #8]
  400ac8:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400aca:	68fa      	ldr	r2, [r7, #12]
  400acc:	68bb      	ldr	r3, [r7, #8]
  400ace:	019b      	lsls	r3, r3, #6
  400ad0:	4413      	add	r3, r2
  400ad2:	331c      	adds	r3, #28
  400ad4:	687a      	ldr	r2, [r7, #4]
  400ad6:	601a      	str	r2, [r3, #0]
}
  400ad8:	bf00      	nop
  400ada:	3714      	adds	r7, #20
  400adc:	46bd      	mov	sp, r7
  400ade:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ae2:	4770      	bx	lr

00400ae4 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400ae4:	b480      	push	{r7}
  400ae6:	b085      	sub	sp, #20
  400ae8:	af00      	add	r7, sp, #0
  400aea:	6078      	str	r0, [r7, #4]
  400aec:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aee:	687a      	ldr	r2, [r7, #4]
  400af0:	683b      	ldr	r3, [r7, #0]
  400af2:	019b      	lsls	r3, r3, #6
  400af4:	4413      	add	r3, r2
  400af6:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400af8:	68fb      	ldr	r3, [r7, #12]
  400afa:	6a1b      	ldr	r3, [r3, #32]
}
  400afc:	4618      	mov	r0, r3
  400afe:	3714      	adds	r7, #20
  400b00:	46bd      	mov	sp, r7
  400b02:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b06:	4770      	bx	lr

00400b08 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400b08:	b480      	push	{r7}
  400b0a:	b08d      	sub	sp, #52	; 0x34
  400b0c:	af00      	add	r7, sp, #0
  400b0e:	60f8      	str	r0, [r7, #12]
  400b10:	60b9      	str	r1, [r7, #8]
  400b12:	607a      	str	r2, [r7, #4]
  400b14:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b16:	2302      	movs	r3, #2
  400b18:	613b      	str	r3, [r7, #16]
  400b1a:	2308      	movs	r3, #8
  400b1c:	617b      	str	r3, [r7, #20]
  400b1e:	2320      	movs	r3, #32
  400b20:	61bb      	str	r3, [r7, #24]
  400b22:	2380      	movs	r3, #128	; 0x80
  400b24:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400b28:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b2a:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400b2c:	2300      	movs	r3, #0
  400b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  400b30:	e01a      	b.n	400b68 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400b34:	009b      	lsls	r3, r3, #2
  400b36:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400b3a:	4413      	add	r3, r2
  400b3c:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400b40:	68ba      	ldr	r2, [r7, #8]
  400b42:	fbb2 f3f3 	udiv	r3, r2, r3
  400b46:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400b4a:	0c1b      	lsrs	r3, r3, #16
  400b4c:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400b4e:	68fa      	ldr	r2, [r7, #12]
  400b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400b52:	429a      	cmp	r2, r3
  400b54:	d901      	bls.n	400b5a <tc_find_mck_divisor+0x52>
			return 0;
  400b56:	2300      	movs	r3, #0
  400b58:	e023      	b.n	400ba2 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400b5a:	68fa      	ldr	r2, [r7, #12]
  400b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400b5e:	429a      	cmp	r2, r3
  400b60:	d206      	bcs.n	400b70 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400b64:	3301      	adds	r3, #1
  400b66:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400b6a:	2b04      	cmp	r3, #4
  400b6c:	d9e1      	bls.n	400b32 <tc_find_mck_divisor+0x2a>
  400b6e:	e000      	b.n	400b72 <tc_find_mck_divisor+0x6a>
			break;
  400b70:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400b74:	2b04      	cmp	r3, #4
  400b76:	d901      	bls.n	400b7c <tc_find_mck_divisor+0x74>
		return 0;
  400b78:	2300      	movs	r3, #0
  400b7a:	e012      	b.n	400ba2 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400b7c:	687b      	ldr	r3, [r7, #4]
  400b7e:	2b00      	cmp	r3, #0
  400b80:	d008      	beq.n	400b94 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400b84:	009b      	lsls	r3, r3, #2
  400b86:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400b8a:	4413      	add	r3, r2
  400b8c:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400b90:	687b      	ldr	r3, [r7, #4]
  400b92:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400b94:	683b      	ldr	r3, [r7, #0]
  400b96:	2b00      	cmp	r3, #0
  400b98:	d002      	beq.n	400ba0 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400b9a:	683b      	ldr	r3, [r7, #0]
  400b9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400b9e:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400ba0:	2301      	movs	r3, #1
}
  400ba2:	4618      	mov	r0, r3
  400ba4:	3734      	adds	r7, #52	; 0x34
  400ba6:	46bd      	mov	sp, r7
  400ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bac:	4770      	bx	lr
	...

00400bb0 <osc_enable>:
{
  400bb0:	b580      	push	{r7, lr}
  400bb2:	b082      	sub	sp, #8
  400bb4:	af00      	add	r7, sp, #0
  400bb6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400bb8:	687b      	ldr	r3, [r7, #4]
  400bba:	2b07      	cmp	r3, #7
  400bbc:	d831      	bhi.n	400c22 <osc_enable+0x72>
  400bbe:	a201      	add	r2, pc, #4	; (adr r2, 400bc4 <osc_enable+0x14>)
  400bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400bc4:	00400c21 	.word	0x00400c21
  400bc8:	00400be5 	.word	0x00400be5
  400bcc:	00400bed 	.word	0x00400bed
  400bd0:	00400bf5 	.word	0x00400bf5
  400bd4:	00400bfd 	.word	0x00400bfd
  400bd8:	00400c05 	.word	0x00400c05
  400bdc:	00400c0d 	.word	0x00400c0d
  400be0:	00400c17 	.word	0x00400c17
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400be4:	2000      	movs	r0, #0
  400be6:	4b11      	ldr	r3, [pc, #68]	; (400c2c <osc_enable+0x7c>)
  400be8:	4798      	blx	r3
		break;
  400bea:	e01a      	b.n	400c22 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400bec:	2001      	movs	r0, #1
  400bee:	4b0f      	ldr	r3, [pc, #60]	; (400c2c <osc_enable+0x7c>)
  400bf0:	4798      	blx	r3
		break;
  400bf2:	e016      	b.n	400c22 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400bf4:	2000      	movs	r0, #0
  400bf6:	4b0e      	ldr	r3, [pc, #56]	; (400c30 <osc_enable+0x80>)
  400bf8:	4798      	blx	r3
		break;
  400bfa:	e012      	b.n	400c22 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400bfc:	2010      	movs	r0, #16
  400bfe:	4b0c      	ldr	r3, [pc, #48]	; (400c30 <osc_enable+0x80>)
  400c00:	4798      	blx	r3
		break;
  400c02:	e00e      	b.n	400c22 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400c04:	2020      	movs	r0, #32
  400c06:	4b0a      	ldr	r3, [pc, #40]	; (400c30 <osc_enable+0x80>)
  400c08:	4798      	blx	r3
		break;
  400c0a:	e00a      	b.n	400c22 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c0c:	213e      	movs	r1, #62	; 0x3e
  400c0e:	2000      	movs	r0, #0
  400c10:	4b08      	ldr	r3, [pc, #32]	; (400c34 <osc_enable+0x84>)
  400c12:	4798      	blx	r3
		break;
  400c14:	e005      	b.n	400c22 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400c16:	213e      	movs	r1, #62	; 0x3e
  400c18:	2001      	movs	r0, #1
  400c1a:	4b06      	ldr	r3, [pc, #24]	; (400c34 <osc_enable+0x84>)
  400c1c:	4798      	blx	r3
		break;
  400c1e:	e000      	b.n	400c22 <osc_enable+0x72>
		break;
  400c20:	bf00      	nop
}
  400c22:	bf00      	nop
  400c24:	3708      	adds	r7, #8
  400c26:	46bd      	mov	sp, r7
  400c28:	bd80      	pop	{r7, pc}
  400c2a:	bf00      	nop
  400c2c:	004017a5 	.word	0x004017a5
  400c30:	00401811 	.word	0x00401811
  400c34:	00401881 	.word	0x00401881

00400c38 <osc_is_ready>:
{
  400c38:	b580      	push	{r7, lr}
  400c3a:	b082      	sub	sp, #8
  400c3c:	af00      	add	r7, sp, #0
  400c3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c40:	687b      	ldr	r3, [r7, #4]
  400c42:	2b07      	cmp	r3, #7
  400c44:	d826      	bhi.n	400c94 <osc_is_ready+0x5c>
  400c46:	a201      	add	r2, pc, #4	; (adr r2, 400c4c <osc_is_ready+0x14>)
  400c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c4c:	00400c6d 	.word	0x00400c6d
  400c50:	00400c71 	.word	0x00400c71
  400c54:	00400c71 	.word	0x00400c71
  400c58:	00400c83 	.word	0x00400c83
  400c5c:	00400c83 	.word	0x00400c83
  400c60:	00400c83 	.word	0x00400c83
  400c64:	00400c83 	.word	0x00400c83
  400c68:	00400c83 	.word	0x00400c83
		return 1;
  400c6c:	2301      	movs	r3, #1
  400c6e:	e012      	b.n	400c96 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400c70:	4b0b      	ldr	r3, [pc, #44]	; (400ca0 <osc_is_ready+0x68>)
  400c72:	4798      	blx	r3
  400c74:	4603      	mov	r3, r0
  400c76:	2b00      	cmp	r3, #0
  400c78:	bf14      	ite	ne
  400c7a:	2301      	movne	r3, #1
  400c7c:	2300      	moveq	r3, #0
  400c7e:	b2db      	uxtb	r3, r3
  400c80:	e009      	b.n	400c96 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400c82:	4b08      	ldr	r3, [pc, #32]	; (400ca4 <osc_is_ready+0x6c>)
  400c84:	4798      	blx	r3
  400c86:	4603      	mov	r3, r0
  400c88:	2b00      	cmp	r3, #0
  400c8a:	bf14      	ite	ne
  400c8c:	2301      	movne	r3, #1
  400c8e:	2300      	moveq	r3, #0
  400c90:	b2db      	uxtb	r3, r3
  400c92:	e000      	b.n	400c96 <osc_is_ready+0x5e>
	return 0;
  400c94:	2300      	movs	r3, #0
}
  400c96:	4618      	mov	r0, r3
  400c98:	3708      	adds	r7, #8
  400c9a:	46bd      	mov	sp, r7
  400c9c:	bd80      	pop	{r7, pc}
  400c9e:	bf00      	nop
  400ca0:	004017dd 	.word	0x004017dd
  400ca4:	004018f9 	.word	0x004018f9

00400ca8 <osc_get_rate>:
{
  400ca8:	b480      	push	{r7}
  400caa:	b083      	sub	sp, #12
  400cac:	af00      	add	r7, sp, #0
  400cae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400cb0:	687b      	ldr	r3, [r7, #4]
  400cb2:	2b07      	cmp	r3, #7
  400cb4:	d825      	bhi.n	400d02 <osc_get_rate+0x5a>
  400cb6:	a201      	add	r2, pc, #4	; (adr r2, 400cbc <osc_get_rate+0x14>)
  400cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400cbc:	00400cdd 	.word	0x00400cdd
  400cc0:	00400ce3 	.word	0x00400ce3
  400cc4:	00400ce9 	.word	0x00400ce9
  400cc8:	00400cef 	.word	0x00400cef
  400ccc:	00400cf3 	.word	0x00400cf3
  400cd0:	00400cf7 	.word	0x00400cf7
  400cd4:	00400cfb 	.word	0x00400cfb
  400cd8:	00400cff 	.word	0x00400cff
		return OSC_SLCK_32K_RC_HZ;
  400cdc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400ce0:	e010      	b.n	400d04 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ce6:	e00d      	b.n	400d04 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400ce8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cec:	e00a      	b.n	400d04 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400cee:	4b08      	ldr	r3, [pc, #32]	; (400d10 <osc_get_rate+0x68>)
  400cf0:	e008      	b.n	400d04 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400cf2:	4b08      	ldr	r3, [pc, #32]	; (400d14 <osc_get_rate+0x6c>)
  400cf4:	e006      	b.n	400d04 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400cf6:	4b08      	ldr	r3, [pc, #32]	; (400d18 <osc_get_rate+0x70>)
  400cf8:	e004      	b.n	400d04 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400cfa:	4b07      	ldr	r3, [pc, #28]	; (400d18 <osc_get_rate+0x70>)
  400cfc:	e002      	b.n	400d04 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400cfe:	4b06      	ldr	r3, [pc, #24]	; (400d18 <osc_get_rate+0x70>)
  400d00:	e000      	b.n	400d04 <osc_get_rate+0x5c>
	return 0;
  400d02:	2300      	movs	r3, #0
}
  400d04:	4618      	mov	r0, r3
  400d06:	370c      	adds	r7, #12
  400d08:	46bd      	mov	sp, r7
  400d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d0e:	4770      	bx	lr
  400d10:	003d0900 	.word	0x003d0900
  400d14:	007a1200 	.word	0x007a1200
  400d18:	00b71b00 	.word	0x00b71b00

00400d1c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400d1c:	b580      	push	{r7, lr}
  400d1e:	b082      	sub	sp, #8
  400d20:	af00      	add	r7, sp, #0
  400d22:	4603      	mov	r3, r0
  400d24:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400d26:	bf00      	nop
  400d28:	79fb      	ldrb	r3, [r7, #7]
  400d2a:	4618      	mov	r0, r3
  400d2c:	4b05      	ldr	r3, [pc, #20]	; (400d44 <osc_wait_ready+0x28>)
  400d2e:	4798      	blx	r3
  400d30:	4603      	mov	r3, r0
  400d32:	f083 0301 	eor.w	r3, r3, #1
  400d36:	b2db      	uxtb	r3, r3
  400d38:	2b00      	cmp	r3, #0
  400d3a:	d1f5      	bne.n	400d28 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400d3c:	bf00      	nop
  400d3e:	3708      	adds	r7, #8
  400d40:	46bd      	mov	sp, r7
  400d42:	bd80      	pop	{r7, pc}
  400d44:	00400c39 	.word	0x00400c39

00400d48 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400d48:	b580      	push	{r7, lr}
  400d4a:	b086      	sub	sp, #24
  400d4c:	af00      	add	r7, sp, #0
  400d4e:	60f8      	str	r0, [r7, #12]
  400d50:	607a      	str	r2, [r7, #4]
  400d52:	603b      	str	r3, [r7, #0]
  400d54:	460b      	mov	r3, r1
  400d56:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400d58:	687b      	ldr	r3, [r7, #4]
  400d5a:	2b00      	cmp	r3, #0
  400d5c:	d107      	bne.n	400d6e <pll_config_init+0x26>
  400d5e:	683b      	ldr	r3, [r7, #0]
  400d60:	2b00      	cmp	r3, #0
  400d62:	d104      	bne.n	400d6e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400d64:	68fb      	ldr	r3, [r7, #12]
  400d66:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400d6a:	601a      	str	r2, [r3, #0]
  400d6c:	e019      	b.n	400da2 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400d6e:	7afb      	ldrb	r3, [r7, #11]
  400d70:	4618      	mov	r0, r3
  400d72:	4b0e      	ldr	r3, [pc, #56]	; (400dac <pll_config_init+0x64>)
  400d74:	4798      	blx	r3
  400d76:	4602      	mov	r2, r0
  400d78:	687b      	ldr	r3, [r7, #4]
  400d7a:	fbb2 f3f3 	udiv	r3, r2, r3
  400d7e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400d80:	697b      	ldr	r3, [r7, #20]
  400d82:	683a      	ldr	r2, [r7, #0]
  400d84:	fb02 f303 	mul.w	r3, r2, r3
  400d88:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400d8a:	683b      	ldr	r3, [r7, #0]
  400d8c:	3b01      	subs	r3, #1
  400d8e:	041a      	lsls	r2, r3, #16
  400d90:	4b07      	ldr	r3, [pc, #28]	; (400db0 <pll_config_init+0x68>)
  400d92:	4013      	ands	r3, r2
  400d94:	687a      	ldr	r2, [r7, #4]
  400d96:	b2d2      	uxtb	r2, r2
  400d98:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400d9a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400d9e:	68fb      	ldr	r3, [r7, #12]
  400da0:	601a      	str	r2, [r3, #0]
	}
}
  400da2:	bf00      	nop
  400da4:	3718      	adds	r7, #24
  400da6:	46bd      	mov	sp, r7
  400da8:	bd80      	pop	{r7, pc}
  400daa:	bf00      	nop
  400dac:	00400ca9 	.word	0x00400ca9
  400db0:	07ff0000 	.word	0x07ff0000

00400db4 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400db4:	b580      	push	{r7, lr}
  400db6:	b082      	sub	sp, #8
  400db8:	af00      	add	r7, sp, #0
  400dba:	6078      	str	r0, [r7, #4]
  400dbc:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400dbe:	683b      	ldr	r3, [r7, #0]
  400dc0:	2b00      	cmp	r3, #0
  400dc2:	d108      	bne.n	400dd6 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400dc4:	4b09      	ldr	r3, [pc, #36]	; (400dec <pll_enable+0x38>)
  400dc6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400dc8:	4a09      	ldr	r2, [pc, #36]	; (400df0 <pll_enable+0x3c>)
  400dca:	687b      	ldr	r3, [r7, #4]
  400dcc:	681b      	ldr	r3, [r3, #0]
  400dce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400dd2:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400dd4:	e005      	b.n	400de2 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400dd6:	4a06      	ldr	r2, [pc, #24]	; (400df0 <pll_enable+0x3c>)
  400dd8:	687b      	ldr	r3, [r7, #4]
  400dda:	681b      	ldr	r3, [r3, #0]
  400ddc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400de0:	61d3      	str	r3, [r2, #28]
}
  400de2:	bf00      	nop
  400de4:	3708      	adds	r7, #8
  400de6:	46bd      	mov	sp, r7
  400de8:	bd80      	pop	{r7, pc}
  400dea:	bf00      	nop
  400dec:	00401915 	.word	0x00401915
  400df0:	400e0600 	.word	0x400e0600

00400df4 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400df4:	b580      	push	{r7, lr}
  400df6:	b082      	sub	sp, #8
  400df8:	af00      	add	r7, sp, #0
  400dfa:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d103      	bne.n	400e0a <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400e02:	4b05      	ldr	r3, [pc, #20]	; (400e18 <pll_is_locked+0x24>)
  400e04:	4798      	blx	r3
  400e06:	4603      	mov	r3, r0
  400e08:	e002      	b.n	400e10 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400e0a:	4b04      	ldr	r3, [pc, #16]	; (400e1c <pll_is_locked+0x28>)
  400e0c:	4798      	blx	r3
  400e0e:	4603      	mov	r3, r0
	}
}
  400e10:	4618      	mov	r0, r3
  400e12:	3708      	adds	r7, #8
  400e14:	46bd      	mov	sp, r7
  400e16:	bd80      	pop	{r7, pc}
  400e18:	00401931 	.word	0x00401931
  400e1c:	0040194d 	.word	0x0040194d

00400e20 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400e20:	b580      	push	{r7, lr}
  400e22:	b082      	sub	sp, #8
  400e24:	af00      	add	r7, sp, #0
  400e26:	4603      	mov	r3, r0
  400e28:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400e2a:	79fb      	ldrb	r3, [r7, #7]
  400e2c:	3b03      	subs	r3, #3
  400e2e:	2b04      	cmp	r3, #4
  400e30:	d808      	bhi.n	400e44 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400e32:	79fb      	ldrb	r3, [r7, #7]
  400e34:	4618      	mov	r0, r3
  400e36:	4b06      	ldr	r3, [pc, #24]	; (400e50 <pll_enable_source+0x30>)
  400e38:	4798      	blx	r3
		osc_wait_ready(e_src);
  400e3a:	79fb      	ldrb	r3, [r7, #7]
  400e3c:	4618      	mov	r0, r3
  400e3e:	4b05      	ldr	r3, [pc, #20]	; (400e54 <pll_enable_source+0x34>)
  400e40:	4798      	blx	r3
		break;
  400e42:	e000      	b.n	400e46 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400e44:	bf00      	nop
	}
}
  400e46:	bf00      	nop
  400e48:	3708      	adds	r7, #8
  400e4a:	46bd      	mov	sp, r7
  400e4c:	bd80      	pop	{r7, pc}
  400e4e:	bf00      	nop
  400e50:	00400bb1 	.word	0x00400bb1
  400e54:	00400d1d 	.word	0x00400d1d

00400e58 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400e58:	b580      	push	{r7, lr}
  400e5a:	b082      	sub	sp, #8
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400e60:	bf00      	nop
  400e62:	6878      	ldr	r0, [r7, #4]
  400e64:	4b04      	ldr	r3, [pc, #16]	; (400e78 <pll_wait_for_lock+0x20>)
  400e66:	4798      	blx	r3
  400e68:	4603      	mov	r3, r0
  400e6a:	2b00      	cmp	r3, #0
  400e6c:	d0f9      	beq.n	400e62 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400e6e:	2300      	movs	r3, #0
}
  400e70:	4618      	mov	r0, r3
  400e72:	3708      	adds	r7, #8
  400e74:	46bd      	mov	sp, r7
  400e76:	bd80      	pop	{r7, pc}
  400e78:	00400df5 	.word	0x00400df5

00400e7c <sysclk_get_main_hz>:
{
  400e7c:	b580      	push	{r7, lr}
  400e7e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400e80:	2006      	movs	r0, #6
  400e82:	4b05      	ldr	r3, [pc, #20]	; (400e98 <sysclk_get_main_hz+0x1c>)
  400e84:	4798      	blx	r3
  400e86:	4602      	mov	r2, r0
  400e88:	4613      	mov	r3, r2
  400e8a:	009b      	lsls	r3, r3, #2
  400e8c:	4413      	add	r3, r2
  400e8e:	009a      	lsls	r2, r3, #2
  400e90:	4413      	add	r3, r2
}
  400e92:	4618      	mov	r0, r3
  400e94:	bd80      	pop	{r7, pc}
  400e96:	bf00      	nop
  400e98:	00400ca9 	.word	0x00400ca9

00400e9c <sysclk_get_cpu_hz>:
{
  400e9c:	b580      	push	{r7, lr}
  400e9e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ea0:	4b02      	ldr	r3, [pc, #8]	; (400eac <sysclk_get_cpu_hz+0x10>)
  400ea2:	4798      	blx	r3
  400ea4:	4603      	mov	r3, r0
}
  400ea6:	4618      	mov	r0, r3
  400ea8:	bd80      	pop	{r7, pc}
  400eaa:	bf00      	nop
  400eac:	00400e7d 	.word	0x00400e7d

00400eb0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400eb0:	b590      	push	{r4, r7, lr}
  400eb2:	b083      	sub	sp, #12
  400eb4:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400eb6:	4813      	ldr	r0, [pc, #76]	; (400f04 <sysclk_init+0x54>)
  400eb8:	4b13      	ldr	r3, [pc, #76]	; (400f08 <sysclk_init+0x58>)
  400eba:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400ebc:	2006      	movs	r0, #6
  400ebe:	4b13      	ldr	r3, [pc, #76]	; (400f0c <sysclk_init+0x5c>)
  400ec0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400ec2:	1d38      	adds	r0, r7, #4
  400ec4:	2319      	movs	r3, #25
  400ec6:	2201      	movs	r2, #1
  400ec8:	2106      	movs	r1, #6
  400eca:	4c11      	ldr	r4, [pc, #68]	; (400f10 <sysclk_init+0x60>)
  400ecc:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400ece:	1d3b      	adds	r3, r7, #4
  400ed0:	2100      	movs	r1, #0
  400ed2:	4618      	mov	r0, r3
  400ed4:	4b0f      	ldr	r3, [pc, #60]	; (400f14 <sysclk_init+0x64>)
  400ed6:	4798      	blx	r3
		pll_wait_for_lock(0);
  400ed8:	2000      	movs	r0, #0
  400eda:	4b0f      	ldr	r3, [pc, #60]	; (400f18 <sysclk_init+0x68>)
  400edc:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ede:	2002      	movs	r0, #2
  400ee0:	4b0e      	ldr	r3, [pc, #56]	; (400f1c <sysclk_init+0x6c>)
  400ee2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ee4:	2000      	movs	r0, #0
  400ee6:	4b0e      	ldr	r3, [pc, #56]	; (400f20 <sysclk_init+0x70>)
  400ee8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400eea:	4b0e      	ldr	r3, [pc, #56]	; (400f24 <sysclk_init+0x74>)
  400eec:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400eee:	4b0e      	ldr	r3, [pc, #56]	; (400f28 <sysclk_init+0x78>)
  400ef0:	4798      	blx	r3
  400ef2:	4603      	mov	r3, r0
  400ef4:	4618      	mov	r0, r3
  400ef6:	4b04      	ldr	r3, [pc, #16]	; (400f08 <sysclk_init+0x58>)
  400ef8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400efa:	bf00      	nop
  400efc:	370c      	adds	r7, #12
  400efe:	46bd      	mov	sp, r7
  400f00:	bd90      	pop	{r4, r7, pc}
  400f02:	bf00      	nop
  400f04:	11e1a300 	.word	0x11e1a300
  400f08:	00401c95 	.word	0x00401c95
  400f0c:	00400e21 	.word	0x00400e21
  400f10:	00400d49 	.word	0x00400d49
  400f14:	00400db5 	.word	0x00400db5
  400f18:	00400e59 	.word	0x00400e59
  400f1c:	004016a5 	.word	0x004016a5
  400f20:	00401721 	.word	0x00401721
  400f24:	00401b2d 	.word	0x00401b2d
  400f28:	00400e9d 	.word	0x00400e9d

00400f2c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400f2c:	b580      	push	{r7, lr}
  400f2e:	b082      	sub	sp, #8
  400f30:	af00      	add	r7, sp, #0
  400f32:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400f34:	6878      	ldr	r0, [r7, #4]
  400f36:	4b03      	ldr	r3, [pc, #12]	; (400f44 <sysclk_enable_peripheral_clock+0x18>)
  400f38:	4798      	blx	r3
}
  400f3a:	bf00      	nop
  400f3c:	3708      	adds	r7, #8
  400f3e:	46bd      	mov	sp, r7
  400f40:	bd80      	pop	{r7, pc}
  400f42:	bf00      	nop
  400f44:	00401969 	.word	0x00401969

00400f48 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400f48:	b580      	push	{r7, lr}
  400f4a:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400f4c:	200a      	movs	r0, #10
  400f4e:	4b08      	ldr	r3, [pc, #32]	; (400f70 <ioport_init+0x28>)
  400f50:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400f52:	200b      	movs	r0, #11
  400f54:	4b06      	ldr	r3, [pc, #24]	; (400f70 <ioport_init+0x28>)
  400f56:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400f58:	200c      	movs	r0, #12
  400f5a:	4b05      	ldr	r3, [pc, #20]	; (400f70 <ioport_init+0x28>)
  400f5c:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400f5e:	2010      	movs	r0, #16
  400f60:	4b03      	ldr	r3, [pc, #12]	; (400f70 <ioport_init+0x28>)
  400f62:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400f64:	2011      	movs	r0, #17
  400f66:	4b02      	ldr	r3, [pc, #8]	; (400f70 <ioport_init+0x28>)
  400f68:	4798      	blx	r3
	arch_ioport_init();
}
  400f6a:	bf00      	nop
  400f6c:	bd80      	pop	{r7, pc}
  400f6e:	bf00      	nop
  400f70:	00400f2d 	.word	0x00400f2d

00400f74 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400f74:	b480      	push	{r7}
  400f76:	b089      	sub	sp, #36	; 0x24
  400f78:	af00      	add	r7, sp, #0
  400f7a:	6078      	str	r0, [r7, #4]
  400f7c:	687b      	ldr	r3, [r7, #4]
  400f7e:	61fb      	str	r3, [r7, #28]
  400f80:	69fb      	ldr	r3, [r7, #28]
  400f82:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400f84:	69bb      	ldr	r3, [r7, #24]
  400f86:	095a      	lsrs	r2, r3, #5
  400f88:	69fb      	ldr	r3, [r7, #28]
  400f8a:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400f8c:	697b      	ldr	r3, [r7, #20]
  400f8e:	f003 031f 	and.w	r3, r3, #31
  400f92:	2101      	movs	r1, #1
  400f94:	fa01 f303 	lsl.w	r3, r1, r3
  400f98:	613a      	str	r2, [r7, #16]
  400f9a:	60fb      	str	r3, [r7, #12]
  400f9c:	693b      	ldr	r3, [r7, #16]
  400f9e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400fa0:	68ba      	ldr	r2, [r7, #8]
  400fa2:	4b06      	ldr	r3, [pc, #24]	; (400fbc <ioport_disable_pin+0x48>)
  400fa4:	4413      	add	r3, r2
  400fa6:	025b      	lsls	r3, r3, #9
  400fa8:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400faa:	68fb      	ldr	r3, [r7, #12]
  400fac:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400fae:	bf00      	nop
  400fb0:	3724      	adds	r7, #36	; 0x24
  400fb2:	46bd      	mov	sp, r7
  400fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb8:	4770      	bx	lr
  400fba:	bf00      	nop
  400fbc:	00200707 	.word	0x00200707

00400fc0 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400fc0:	b480      	push	{r7}
  400fc2:	b08d      	sub	sp, #52	; 0x34
  400fc4:	af00      	add	r7, sp, #0
  400fc6:	6078      	str	r0, [r7, #4]
  400fc8:	6039      	str	r1, [r7, #0]
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  400fce:	683b      	ldr	r3, [r7, #0]
  400fd0:	62bb      	str	r3, [r7, #40]	; 0x28
  400fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fd4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400fd8:	095a      	lsrs	r2, r3, #5
  400fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fdc:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400fde:	6a3b      	ldr	r3, [r7, #32]
  400fe0:	f003 031f 	and.w	r3, r3, #31
  400fe4:	2101      	movs	r1, #1
  400fe6:	fa01 f303 	lsl.w	r3, r1, r3
  400fea:	61fa      	str	r2, [r7, #28]
  400fec:	61bb      	str	r3, [r7, #24]
  400fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400ff0:	617b      	str	r3, [r7, #20]
  400ff2:	69fb      	ldr	r3, [r7, #28]
  400ff4:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ff6:	693a      	ldr	r2, [r7, #16]
  400ff8:	4b37      	ldr	r3, [pc, #220]	; (4010d8 <ioport_set_pin_mode+0x118>)
  400ffa:	4413      	add	r3, r2
  400ffc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400ffe:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401000:	697b      	ldr	r3, [r7, #20]
  401002:	f003 0308 	and.w	r3, r3, #8
  401006:	2b00      	cmp	r3, #0
  401008:	d003      	beq.n	401012 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40100a:	68fb      	ldr	r3, [r7, #12]
  40100c:	69ba      	ldr	r2, [r7, #24]
  40100e:	665a      	str	r2, [r3, #100]	; 0x64
  401010:	e002      	b.n	401018 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  401012:	68fb      	ldr	r3, [r7, #12]
  401014:	69ba      	ldr	r2, [r7, #24]
  401016:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  401018:	697b      	ldr	r3, [r7, #20]
  40101a:	f003 0310 	and.w	r3, r3, #16
  40101e:	2b00      	cmp	r3, #0
  401020:	d004      	beq.n	40102c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401022:	68fb      	ldr	r3, [r7, #12]
  401024:	69ba      	ldr	r2, [r7, #24]
  401026:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40102a:	e003      	b.n	401034 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  40102c:	68fb      	ldr	r3, [r7, #12]
  40102e:	69ba      	ldr	r2, [r7, #24]
  401030:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401034:	697b      	ldr	r3, [r7, #20]
  401036:	f003 0320 	and.w	r3, r3, #32
  40103a:	2b00      	cmp	r3, #0
  40103c:	d003      	beq.n	401046 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40103e:	68fb      	ldr	r3, [r7, #12]
  401040:	69ba      	ldr	r2, [r7, #24]
  401042:	651a      	str	r2, [r3, #80]	; 0x50
  401044:	e002      	b.n	40104c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	69ba      	ldr	r2, [r7, #24]
  40104a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40104c:	697b      	ldr	r3, [r7, #20]
  40104e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401052:	2b00      	cmp	r3, #0
  401054:	d003      	beq.n	40105e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401056:	68fb      	ldr	r3, [r7, #12]
  401058:	69ba      	ldr	r2, [r7, #24]
  40105a:	621a      	str	r2, [r3, #32]
  40105c:	e002      	b.n	401064 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40105e:	68fb      	ldr	r3, [r7, #12]
  401060:	69ba      	ldr	r2, [r7, #24]
  401062:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  401064:	697b      	ldr	r3, [r7, #20]
  401066:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40106a:	2b00      	cmp	r3, #0
  40106c:	d004      	beq.n	401078 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40106e:	68fb      	ldr	r3, [r7, #12]
  401070:	69ba      	ldr	r2, [r7, #24]
  401072:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401076:	e003      	b.n	401080 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401078:	68fb      	ldr	r3, [r7, #12]
  40107a:	69ba      	ldr	r2, [r7, #24]
  40107c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401080:	697b      	ldr	r3, [r7, #20]
  401082:	f003 0301 	and.w	r3, r3, #1
  401086:	2b00      	cmp	r3, #0
  401088:	d006      	beq.n	401098 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40108a:	68fb      	ldr	r3, [r7, #12]
  40108c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40108e:	69bb      	ldr	r3, [r7, #24]
  401090:	431a      	orrs	r2, r3
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	671a      	str	r2, [r3, #112]	; 0x70
  401096:	e006      	b.n	4010a6 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401098:	68fb      	ldr	r3, [r7, #12]
  40109a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40109c:	69bb      	ldr	r3, [r7, #24]
  40109e:	43db      	mvns	r3, r3
  4010a0:	401a      	ands	r2, r3
  4010a2:	68fb      	ldr	r3, [r7, #12]
  4010a4:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4010a6:	697b      	ldr	r3, [r7, #20]
  4010a8:	f003 0302 	and.w	r3, r3, #2
  4010ac:	2b00      	cmp	r3, #0
  4010ae:	d006      	beq.n	4010be <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  4010b0:	68fb      	ldr	r3, [r7, #12]
  4010b2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4010b4:	69bb      	ldr	r3, [r7, #24]
  4010b6:	431a      	orrs	r2, r3
  4010b8:	68fb      	ldr	r3, [r7, #12]
  4010ba:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  4010bc:	e006      	b.n	4010cc <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4010be:	68fb      	ldr	r3, [r7, #12]
  4010c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4010c2:	69bb      	ldr	r3, [r7, #24]
  4010c4:	43db      	mvns	r3, r3
  4010c6:	401a      	ands	r2, r3
  4010c8:	68fb      	ldr	r3, [r7, #12]
  4010ca:	675a      	str	r2, [r3, #116]	; 0x74
  4010cc:	bf00      	nop
  4010ce:	3734      	adds	r7, #52	; 0x34
  4010d0:	46bd      	mov	sp, r7
  4010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010d6:	4770      	bx	lr
  4010d8:	00200707 	.word	0x00200707

004010dc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4010dc:	b480      	push	{r7}
  4010de:	b08d      	sub	sp, #52	; 0x34
  4010e0:	af00      	add	r7, sp, #0
  4010e2:	6078      	str	r0, [r7, #4]
  4010e4:	460b      	mov	r3, r1
  4010e6:	70fb      	strb	r3, [r7, #3]
  4010e8:	687b      	ldr	r3, [r7, #4]
  4010ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  4010ec:	78fb      	ldrb	r3, [r7, #3]
  4010ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4010f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010f4:	627b      	str	r3, [r7, #36]	; 0x24
  4010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010f8:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4010fa:	6a3b      	ldr	r3, [r7, #32]
  4010fc:	095b      	lsrs	r3, r3, #5
  4010fe:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401100:	69fa      	ldr	r2, [r7, #28]
  401102:	4b17      	ldr	r3, [pc, #92]	; (401160 <ioport_set_pin_dir+0x84>)
  401104:	4413      	add	r3, r2
  401106:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401108:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40110a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40110e:	2b01      	cmp	r3, #1
  401110:	d109      	bne.n	401126 <ioport_set_pin_dir+0x4a>
  401112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401114:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401116:	697b      	ldr	r3, [r7, #20]
  401118:	f003 031f 	and.w	r3, r3, #31
  40111c:	2201      	movs	r2, #1
  40111e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401120:	69bb      	ldr	r3, [r7, #24]
  401122:	611a      	str	r2, [r3, #16]
  401124:	e00c      	b.n	401140 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401126:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40112a:	2b00      	cmp	r3, #0
  40112c:	d108      	bne.n	401140 <ioport_set_pin_dir+0x64>
  40112e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401130:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401132:	693b      	ldr	r3, [r7, #16]
  401134:	f003 031f 	and.w	r3, r3, #31
  401138:	2201      	movs	r2, #1
  40113a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40113c:	69bb      	ldr	r3, [r7, #24]
  40113e:	615a      	str	r2, [r3, #20]
  401140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401142:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401144:	68fb      	ldr	r3, [r7, #12]
  401146:	f003 031f 	and.w	r3, r3, #31
  40114a:	2201      	movs	r2, #1
  40114c:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40114e:	69bb      	ldr	r3, [r7, #24]
  401150:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  401154:	bf00      	nop
  401156:	3734      	adds	r7, #52	; 0x34
  401158:	46bd      	mov	sp, r7
  40115a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40115e:	4770      	bx	lr
  401160:	00200707 	.word	0x00200707

00401164 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  401164:	b480      	push	{r7}
  401166:	b08b      	sub	sp, #44	; 0x2c
  401168:	af00      	add	r7, sp, #0
  40116a:	6078      	str	r0, [r7, #4]
  40116c:	460b      	mov	r3, r1
  40116e:	70fb      	strb	r3, [r7, #3]
  401170:	687b      	ldr	r3, [r7, #4]
  401172:	627b      	str	r3, [r7, #36]	; 0x24
  401174:	78fb      	ldrb	r3, [r7, #3]
  401176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40117a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40117c:	61fb      	str	r3, [r7, #28]
  40117e:	69fb      	ldr	r3, [r7, #28]
  401180:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401182:	69bb      	ldr	r3, [r7, #24]
  401184:	095b      	lsrs	r3, r3, #5
  401186:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401188:	697a      	ldr	r2, [r7, #20]
  40118a:	4b10      	ldr	r3, [pc, #64]	; (4011cc <ioport_set_pin_level+0x68>)
  40118c:	4413      	add	r3, r2
  40118e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401190:	613b      	str	r3, [r7, #16]

	if (level) {
  401192:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401196:	2b00      	cmp	r3, #0
  401198:	d009      	beq.n	4011ae <ioport_set_pin_level+0x4a>
  40119a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40119c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40119e:	68fb      	ldr	r3, [r7, #12]
  4011a0:	f003 031f 	and.w	r3, r3, #31
  4011a4:	2201      	movs	r2, #1
  4011a6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4011a8:	693b      	ldr	r3, [r7, #16]
  4011aa:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4011ac:	e008      	b.n	4011c0 <ioport_set_pin_level+0x5c>
  4011ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011b0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4011b2:	68bb      	ldr	r3, [r7, #8]
  4011b4:	f003 031f 	and.w	r3, r3, #31
  4011b8:	2201      	movs	r2, #1
  4011ba:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4011bc:	693b      	ldr	r3, [r7, #16]
  4011be:	635a      	str	r2, [r3, #52]	; 0x34
  4011c0:	bf00      	nop
  4011c2:	372c      	adds	r7, #44	; 0x2c
  4011c4:	46bd      	mov	sp, r7
  4011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ca:	4770      	bx	lr
  4011cc:	00200707 	.word	0x00200707

004011d0 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4011d0:	b480      	push	{r7}
  4011d2:	b08d      	sub	sp, #52	; 0x34
  4011d4:	af00      	add	r7, sp, #0
  4011d6:	6078      	str	r0, [r7, #4]
  4011d8:	460b      	mov	r3, r1
  4011da:	70fb      	strb	r3, [r7, #3]
  4011dc:	687b      	ldr	r3, [r7, #4]
  4011de:	62fb      	str	r3, [r7, #44]	; 0x2c
  4011e0:	78fb      	ldrb	r3, [r7, #3]
  4011e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4011e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011e8:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4011ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011ec:	095a      	lsrs	r2, r3, #5
  4011ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011f0:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4011f2:	6a3b      	ldr	r3, [r7, #32]
  4011f4:	f003 031f 	and.w	r3, r3, #31
  4011f8:	2101      	movs	r1, #1
  4011fa:	fa01 f303 	lsl.w	r3, r1, r3
  4011fe:	61fa      	str	r2, [r7, #28]
  401200:	61bb      	str	r3, [r7, #24]
  401202:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401206:	75fb      	strb	r3, [r7, #23]
  401208:	69fb      	ldr	r3, [r7, #28]
  40120a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40120c:	693a      	ldr	r2, [r7, #16]
  40120e:	4b23      	ldr	r3, [pc, #140]	; (40129c <ioport_set_pin_sense_mode+0xcc>)
  401210:	4413      	add	r3, r2
  401212:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401214:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401216:	7dfb      	ldrb	r3, [r7, #23]
  401218:	3b01      	subs	r3, #1
  40121a:	2b03      	cmp	r3, #3
  40121c:	d82e      	bhi.n	40127c <ioport_set_pin_sense_mode+0xac>
  40121e:	a201      	add	r2, pc, #4	; (adr r2, 401224 <ioport_set_pin_sense_mode+0x54>)
  401220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401224:	00401259 	.word	0x00401259
  401228:	0040126b 	.word	0x0040126b
  40122c:	00401235 	.word	0x00401235
  401230:	00401247 	.word	0x00401247
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401234:	68fb      	ldr	r3, [r7, #12]
  401236:	69ba      	ldr	r2, [r7, #24]
  401238:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	69ba      	ldr	r2, [r7, #24]
  401240:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401244:	e01f      	b.n	401286 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401246:	68fb      	ldr	r3, [r7, #12]
  401248:	69ba      	ldr	r2, [r7, #24]
  40124a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	69ba      	ldr	r2, [r7, #24]
  401252:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401256:	e016      	b.n	401286 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401258:	68fb      	ldr	r3, [r7, #12]
  40125a:	69ba      	ldr	r2, [r7, #24]
  40125c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401260:	68fb      	ldr	r3, [r7, #12]
  401262:	69ba      	ldr	r2, [r7, #24]
  401264:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401268:	e00d      	b.n	401286 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40126a:	68fb      	ldr	r3, [r7, #12]
  40126c:	69ba      	ldr	r2, [r7, #24]
  40126e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401272:	68fb      	ldr	r3, [r7, #12]
  401274:	69ba      	ldr	r2, [r7, #24]
  401276:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40127a:	e004      	b.n	401286 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  40127c:	68fb      	ldr	r3, [r7, #12]
  40127e:	69ba      	ldr	r2, [r7, #24]
  401280:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401284:	e003      	b.n	40128e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401286:	68fb      	ldr	r3, [r7, #12]
  401288:	69ba      	ldr	r2, [r7, #24]
  40128a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40128e:	bf00      	nop
  401290:	3734      	adds	r7, #52	; 0x34
  401292:	46bd      	mov	sp, r7
  401294:	f85d 7b04 	ldr.w	r7, [sp], #4
  401298:	4770      	bx	lr
  40129a:	bf00      	nop
  40129c:	00200707 	.word	0x00200707

004012a0 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  4012a0:	b480      	push	{r7}
  4012a2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  4012a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012a8:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4012ac:	4a0c      	ldr	r2, [pc, #48]	; (4012e0 <tcm_disable+0x40>)
  4012ae:	4b0c      	ldr	r3, [pc, #48]	; (4012e0 <tcm_disable+0x40>)
  4012b0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  4012b4:	f023 0301 	bic.w	r3, r3, #1
  4012b8:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4012bc:	4a08      	ldr	r2, [pc, #32]	; (4012e0 <tcm_disable+0x40>)
  4012be:	4b08      	ldr	r3, [pc, #32]	; (4012e0 <tcm_disable+0x40>)
  4012c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  4012c4:	f023 0301 	bic.w	r3, r3, #1
  4012c8:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  4012cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012d0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  4012d4:	bf00      	nop
  4012d6:	46bd      	mov	sp, r7
  4012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012dc:	4770      	bx	lr
  4012de:	bf00      	nop
  4012e0:	e000ed00 	.word	0xe000ed00

004012e4 <board_init>:
#endif

void board_init(void)
{
  4012e4:	b580      	push	{r7, lr}
  4012e6:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4012e8:	4b1c      	ldr	r3, [pc, #112]	; (40135c <board_init+0x78>)
  4012ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4012ee:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4012f0:	4b1b      	ldr	r3, [pc, #108]	; (401360 <board_init+0x7c>)
  4012f2:	4a1c      	ldr	r2, [pc, #112]	; (401364 <board_init+0x80>)
  4012f4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4012f6:	4b1a      	ldr	r3, [pc, #104]	; (401360 <board_init+0x7c>)
  4012f8:	4a1b      	ldr	r2, [pc, #108]	; (401368 <board_init+0x84>)
  4012fa:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  4012fc:	4b1b      	ldr	r3, [pc, #108]	; (40136c <board_init+0x88>)
  4012fe:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401300:	4b1b      	ldr	r3, [pc, #108]	; (401370 <board_init+0x8c>)
  401302:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401304:	2101      	movs	r1, #1
  401306:	2048      	movs	r0, #72	; 0x48
  401308:	4b1a      	ldr	r3, [pc, #104]	; (401374 <board_init+0x90>)
  40130a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  40130c:	2101      	movs	r1, #1
  40130e:	2048      	movs	r0, #72	; 0x48
  401310:	4b19      	ldr	r3, [pc, #100]	; (401378 <board_init+0x94>)
  401312:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401314:	2100      	movs	r1, #0
  401316:	200b      	movs	r0, #11
  401318:	4b16      	ldr	r3, [pc, #88]	; (401374 <board_init+0x90>)
  40131a:	4798      	blx	r3
  40131c:	2188      	movs	r1, #136	; 0x88
  40131e:	200b      	movs	r0, #11
  401320:	4b16      	ldr	r3, [pc, #88]	; (40137c <board_init+0x98>)
  401322:	4798      	blx	r3
  401324:	2102      	movs	r1, #2
  401326:	200b      	movs	r0, #11
  401328:	4b15      	ldr	r3, [pc, #84]	; (401380 <board_init+0x9c>)
  40132a:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  40132c:	2100      	movs	r1, #0
  40132e:	2015      	movs	r0, #21
  401330:	4b12      	ldr	r3, [pc, #72]	; (40137c <board_init+0x98>)
  401332:	4798      	blx	r3
  401334:	2015      	movs	r0, #21
  401336:	4b13      	ldr	r3, [pc, #76]	; (401384 <board_init+0xa0>)
  401338:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40133a:	4a13      	ldr	r2, [pc, #76]	; (401388 <board_init+0xa4>)
  40133c:	4b12      	ldr	r3, [pc, #72]	; (401388 <board_init+0xa4>)
  40133e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401342:	f043 0310 	orr.w	r3, r3, #16
  401346:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40134a:	2103      	movs	r1, #3
  40134c:	2024      	movs	r0, #36	; 0x24
  40134e:	4b0b      	ldr	r3, [pc, #44]	; (40137c <board_init+0x98>)
  401350:	4798      	blx	r3
  401352:	2024      	movs	r0, #36	; 0x24
  401354:	4b0b      	ldr	r3, [pc, #44]	; (401384 <board_init+0xa0>)
  401356:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401358:	bf00      	nop
  40135a:	bd80      	pop	{r7, pc}
  40135c:	400e1850 	.word	0x400e1850
  401360:	400e0c00 	.word	0x400e0c00
  401364:	5a00080c 	.word	0x5a00080c
  401368:	5a00070c 	.word	0x5a00070c
  40136c:	004012a1 	.word	0x004012a1
  401370:	00400f49 	.word	0x00400f49
  401374:	004010dd 	.word	0x004010dd
  401378:	00401165 	.word	0x00401165
  40137c:	00400fc1 	.word	0x00400fc1
  401380:	004011d1 	.word	0x004011d1
  401384:	00400f75 	.word	0x00400f75
  401388:	40088000 	.word	0x40088000

0040138c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40138c:	b480      	push	{r7}
  40138e:	b085      	sub	sp, #20
  401390:	af00      	add	r7, sp, #0
  401392:	60f8      	str	r0, [r7, #12]
  401394:	60b9      	str	r1, [r7, #8]
  401396:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401398:	687b      	ldr	r3, [r7, #4]
  40139a:	2b00      	cmp	r3, #0
  40139c:	d003      	beq.n	4013a6 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40139e:	68fb      	ldr	r3, [r7, #12]
  4013a0:	68ba      	ldr	r2, [r7, #8]
  4013a2:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4013a4:	e002      	b.n	4013ac <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4013a6:	68fb      	ldr	r3, [r7, #12]
  4013a8:	68ba      	ldr	r2, [r7, #8]
  4013aa:	661a      	str	r2, [r3, #96]	; 0x60
}
  4013ac:	bf00      	nop
  4013ae:	3714      	adds	r7, #20
  4013b0:	46bd      	mov	sp, r7
  4013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b6:	4770      	bx	lr

004013b8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4013b8:	b480      	push	{r7}
  4013ba:	b087      	sub	sp, #28
  4013bc:	af00      	add	r7, sp, #0
  4013be:	60f8      	str	r0, [r7, #12]
  4013c0:	60b9      	str	r1, [r7, #8]
  4013c2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4013c4:	68fb      	ldr	r3, [r7, #12]
  4013c6:	687a      	ldr	r2, [r7, #4]
  4013c8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4013ca:	68bb      	ldr	r3, [r7, #8]
  4013cc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4013d0:	d04a      	beq.n	401468 <pio_set_peripheral+0xb0>
  4013d2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4013d6:	d808      	bhi.n	4013ea <pio_set_peripheral+0x32>
  4013d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4013dc:	d016      	beq.n	40140c <pio_set_peripheral+0x54>
  4013de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4013e2:	d02c      	beq.n	40143e <pio_set_peripheral+0x86>
  4013e4:	2b00      	cmp	r3, #0
  4013e6:	d069      	beq.n	4014bc <pio_set_peripheral+0x104>
  4013e8:	e064      	b.n	4014b4 <pio_set_peripheral+0xfc>
  4013ea:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4013ee:	d065      	beq.n	4014bc <pio_set_peripheral+0x104>
  4013f0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4013f4:	d803      	bhi.n	4013fe <pio_set_peripheral+0x46>
  4013f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4013fa:	d04a      	beq.n	401492 <pio_set_peripheral+0xda>
  4013fc:	e05a      	b.n	4014b4 <pio_set_peripheral+0xfc>
  4013fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401402:	d05b      	beq.n	4014bc <pio_set_peripheral+0x104>
  401404:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401408:	d058      	beq.n	4014bc <pio_set_peripheral+0x104>
  40140a:	e053      	b.n	4014b4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40140c:	68fb      	ldr	r3, [r7, #12]
  40140e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401410:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401412:	68fb      	ldr	r3, [r7, #12]
  401414:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401416:	687b      	ldr	r3, [r7, #4]
  401418:	43d9      	mvns	r1, r3
  40141a:	697b      	ldr	r3, [r7, #20]
  40141c:	400b      	ands	r3, r1
  40141e:	401a      	ands	r2, r3
  401420:	68fb      	ldr	r3, [r7, #12]
  401422:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401424:	68fb      	ldr	r3, [r7, #12]
  401426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401428:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40142a:	68fb      	ldr	r3, [r7, #12]
  40142c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40142e:	687b      	ldr	r3, [r7, #4]
  401430:	43d9      	mvns	r1, r3
  401432:	697b      	ldr	r3, [r7, #20]
  401434:	400b      	ands	r3, r1
  401436:	401a      	ands	r2, r3
  401438:	68fb      	ldr	r3, [r7, #12]
  40143a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40143c:	e03a      	b.n	4014b4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40143e:	68fb      	ldr	r3, [r7, #12]
  401440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401442:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401444:	687a      	ldr	r2, [r7, #4]
  401446:	697b      	ldr	r3, [r7, #20]
  401448:	431a      	orrs	r2, r3
  40144a:	68fb      	ldr	r3, [r7, #12]
  40144c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40144e:	68fb      	ldr	r3, [r7, #12]
  401450:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401452:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401454:	68fb      	ldr	r3, [r7, #12]
  401456:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401458:	687b      	ldr	r3, [r7, #4]
  40145a:	43d9      	mvns	r1, r3
  40145c:	697b      	ldr	r3, [r7, #20]
  40145e:	400b      	ands	r3, r1
  401460:	401a      	ands	r2, r3
  401462:	68fb      	ldr	r3, [r7, #12]
  401464:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401466:	e025      	b.n	4014b4 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401468:	68fb      	ldr	r3, [r7, #12]
  40146a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40146c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40146e:	68fb      	ldr	r3, [r7, #12]
  401470:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401472:	687b      	ldr	r3, [r7, #4]
  401474:	43d9      	mvns	r1, r3
  401476:	697b      	ldr	r3, [r7, #20]
  401478:	400b      	ands	r3, r1
  40147a:	401a      	ands	r2, r3
  40147c:	68fb      	ldr	r3, [r7, #12]
  40147e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401480:	68fb      	ldr	r3, [r7, #12]
  401482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401484:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401486:	687a      	ldr	r2, [r7, #4]
  401488:	697b      	ldr	r3, [r7, #20]
  40148a:	431a      	orrs	r2, r3
  40148c:	68fb      	ldr	r3, [r7, #12]
  40148e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401490:	e010      	b.n	4014b4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401492:	68fb      	ldr	r3, [r7, #12]
  401494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401496:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401498:	687a      	ldr	r2, [r7, #4]
  40149a:	697b      	ldr	r3, [r7, #20]
  40149c:	431a      	orrs	r2, r3
  40149e:	68fb      	ldr	r3, [r7, #12]
  4014a0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4014a2:	68fb      	ldr	r3, [r7, #12]
  4014a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4014a6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4014a8:	687a      	ldr	r2, [r7, #4]
  4014aa:	697b      	ldr	r3, [r7, #20]
  4014ac:	431a      	orrs	r2, r3
  4014ae:	68fb      	ldr	r3, [r7, #12]
  4014b0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4014b2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4014b4:	68fb      	ldr	r3, [r7, #12]
  4014b6:	687a      	ldr	r2, [r7, #4]
  4014b8:	605a      	str	r2, [r3, #4]
  4014ba:	e000      	b.n	4014be <pio_set_peripheral+0x106>
		return;
  4014bc:	bf00      	nop
}
  4014be:	371c      	adds	r7, #28
  4014c0:	46bd      	mov	sp, r7
  4014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014c6:	4770      	bx	lr

004014c8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4014c8:	b580      	push	{r7, lr}
  4014ca:	b084      	sub	sp, #16
  4014cc:	af00      	add	r7, sp, #0
  4014ce:	60f8      	str	r0, [r7, #12]
  4014d0:	60b9      	str	r1, [r7, #8]
  4014d2:	607a      	str	r2, [r7, #4]
  4014d4:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4014d6:	68b9      	ldr	r1, [r7, #8]
  4014d8:	68f8      	ldr	r0, [r7, #12]
  4014da:	4b12      	ldr	r3, [pc, #72]	; (401524 <pio_set_output+0x5c>)
  4014dc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4014de:	69ba      	ldr	r2, [r7, #24]
  4014e0:	68b9      	ldr	r1, [r7, #8]
  4014e2:	68f8      	ldr	r0, [r7, #12]
  4014e4:	4b10      	ldr	r3, [pc, #64]	; (401528 <pio_set_output+0x60>)
  4014e6:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4014e8:	683b      	ldr	r3, [r7, #0]
  4014ea:	2b00      	cmp	r3, #0
  4014ec:	d003      	beq.n	4014f6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4014ee:	68fb      	ldr	r3, [r7, #12]
  4014f0:	68ba      	ldr	r2, [r7, #8]
  4014f2:	651a      	str	r2, [r3, #80]	; 0x50
  4014f4:	e002      	b.n	4014fc <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4014f6:	68fb      	ldr	r3, [r7, #12]
  4014f8:	68ba      	ldr	r2, [r7, #8]
  4014fa:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4014fc:	687b      	ldr	r3, [r7, #4]
  4014fe:	2b00      	cmp	r3, #0
  401500:	d003      	beq.n	40150a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401502:	68fb      	ldr	r3, [r7, #12]
  401504:	68ba      	ldr	r2, [r7, #8]
  401506:	631a      	str	r2, [r3, #48]	; 0x30
  401508:	e002      	b.n	401510 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40150a:	68fb      	ldr	r3, [r7, #12]
  40150c:	68ba      	ldr	r2, [r7, #8]
  40150e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401510:	68fb      	ldr	r3, [r7, #12]
  401512:	68ba      	ldr	r2, [r7, #8]
  401514:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401516:	68fb      	ldr	r3, [r7, #12]
  401518:	68ba      	ldr	r2, [r7, #8]
  40151a:	601a      	str	r2, [r3, #0]
}
  40151c:	bf00      	nop
  40151e:	3710      	adds	r7, #16
  401520:	46bd      	mov	sp, r7
  401522:	bd80      	pop	{r7, pc}
  401524:	0040152d 	.word	0x0040152d
  401528:	0040138d 	.word	0x0040138d

0040152c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40152c:	b480      	push	{r7}
  40152e:	b083      	sub	sp, #12
  401530:	af00      	add	r7, sp, #0
  401532:	6078      	str	r0, [r7, #4]
  401534:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401536:	687b      	ldr	r3, [r7, #4]
  401538:	683a      	ldr	r2, [r7, #0]
  40153a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40153c:	bf00      	nop
  40153e:	370c      	adds	r7, #12
  401540:	46bd      	mov	sp, r7
  401542:	f85d 7b04 	ldr.w	r7, [sp], #4
  401546:	4770      	bx	lr

00401548 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401548:	b480      	push	{r7}
  40154a:	b083      	sub	sp, #12
  40154c:	af00      	add	r7, sp, #0
  40154e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401550:	687b      	ldr	r3, [r7, #4]
  401552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401554:	4618      	mov	r0, r3
  401556:	370c      	adds	r7, #12
  401558:	46bd      	mov	sp, r7
  40155a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155e:	4770      	bx	lr

00401560 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401560:	b480      	push	{r7}
  401562:	b083      	sub	sp, #12
  401564:	af00      	add	r7, sp, #0
  401566:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401568:	687b      	ldr	r3, [r7, #4]
  40156a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40156c:	4618      	mov	r0, r3
  40156e:	370c      	adds	r7, #12
  401570:	46bd      	mov	sp, r7
  401572:	f85d 7b04 	ldr.w	r7, [sp], #4
  401576:	4770      	bx	lr

00401578 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401578:	b580      	push	{r7, lr}
  40157a:	b084      	sub	sp, #16
  40157c:	af00      	add	r7, sp, #0
  40157e:	6078      	str	r0, [r7, #4]
  401580:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401582:	6878      	ldr	r0, [r7, #4]
  401584:	4b26      	ldr	r3, [pc, #152]	; (401620 <pio_handler_process+0xa8>)
  401586:	4798      	blx	r3
  401588:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40158a:	6878      	ldr	r0, [r7, #4]
  40158c:	4b25      	ldr	r3, [pc, #148]	; (401624 <pio_handler_process+0xac>)
  40158e:	4798      	blx	r3
  401590:	4602      	mov	r2, r0
  401592:	68fb      	ldr	r3, [r7, #12]
  401594:	4013      	ands	r3, r2
  401596:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401598:	68fb      	ldr	r3, [r7, #12]
  40159a:	2b00      	cmp	r3, #0
  40159c:	d03c      	beq.n	401618 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40159e:	2300      	movs	r3, #0
  4015a0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4015a2:	e034      	b.n	40160e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4015a4:	4a20      	ldr	r2, [pc, #128]	; (401628 <pio_handler_process+0xb0>)
  4015a6:	68bb      	ldr	r3, [r7, #8]
  4015a8:	011b      	lsls	r3, r3, #4
  4015aa:	4413      	add	r3, r2
  4015ac:	681a      	ldr	r2, [r3, #0]
  4015ae:	683b      	ldr	r3, [r7, #0]
  4015b0:	429a      	cmp	r2, r3
  4015b2:	d126      	bne.n	401602 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4015b4:	4a1c      	ldr	r2, [pc, #112]	; (401628 <pio_handler_process+0xb0>)
  4015b6:	68bb      	ldr	r3, [r7, #8]
  4015b8:	011b      	lsls	r3, r3, #4
  4015ba:	4413      	add	r3, r2
  4015bc:	3304      	adds	r3, #4
  4015be:	681a      	ldr	r2, [r3, #0]
  4015c0:	68fb      	ldr	r3, [r7, #12]
  4015c2:	4013      	ands	r3, r2
  4015c4:	2b00      	cmp	r3, #0
  4015c6:	d01c      	beq.n	401602 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4015c8:	4a17      	ldr	r2, [pc, #92]	; (401628 <pio_handler_process+0xb0>)
  4015ca:	68bb      	ldr	r3, [r7, #8]
  4015cc:	011b      	lsls	r3, r3, #4
  4015ce:	4413      	add	r3, r2
  4015d0:	330c      	adds	r3, #12
  4015d2:	681b      	ldr	r3, [r3, #0]
  4015d4:	4914      	ldr	r1, [pc, #80]	; (401628 <pio_handler_process+0xb0>)
  4015d6:	68ba      	ldr	r2, [r7, #8]
  4015d8:	0112      	lsls	r2, r2, #4
  4015da:	440a      	add	r2, r1
  4015dc:	6810      	ldr	r0, [r2, #0]
  4015de:	4912      	ldr	r1, [pc, #72]	; (401628 <pio_handler_process+0xb0>)
  4015e0:	68ba      	ldr	r2, [r7, #8]
  4015e2:	0112      	lsls	r2, r2, #4
  4015e4:	440a      	add	r2, r1
  4015e6:	3204      	adds	r2, #4
  4015e8:	6812      	ldr	r2, [r2, #0]
  4015ea:	4611      	mov	r1, r2
  4015ec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4015ee:	4a0e      	ldr	r2, [pc, #56]	; (401628 <pio_handler_process+0xb0>)
  4015f0:	68bb      	ldr	r3, [r7, #8]
  4015f2:	011b      	lsls	r3, r3, #4
  4015f4:	4413      	add	r3, r2
  4015f6:	3304      	adds	r3, #4
  4015f8:	681b      	ldr	r3, [r3, #0]
  4015fa:	43db      	mvns	r3, r3
  4015fc:	68fa      	ldr	r2, [r7, #12]
  4015fe:	4013      	ands	r3, r2
  401600:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401602:	68bb      	ldr	r3, [r7, #8]
  401604:	3301      	adds	r3, #1
  401606:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401608:	68bb      	ldr	r3, [r7, #8]
  40160a:	2b06      	cmp	r3, #6
  40160c:	d803      	bhi.n	401616 <pio_handler_process+0x9e>
		while (status != 0) {
  40160e:	68fb      	ldr	r3, [r7, #12]
  401610:	2b00      	cmp	r3, #0
  401612:	d1c7      	bne.n	4015a4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401614:	e000      	b.n	401618 <pio_handler_process+0xa0>
				break;
  401616:	bf00      	nop
}
  401618:	bf00      	nop
  40161a:	3710      	adds	r7, #16
  40161c:	46bd      	mov	sp, r7
  40161e:	bd80      	pop	{r7, pc}
  401620:	00401549 	.word	0x00401549
  401624:	00401561 	.word	0x00401561
  401628:	20400450 	.word	0x20400450

0040162c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40162c:	b580      	push	{r7, lr}
  40162e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401630:	210a      	movs	r1, #10
  401632:	4802      	ldr	r0, [pc, #8]	; (40163c <PIOA_Handler+0x10>)
  401634:	4b02      	ldr	r3, [pc, #8]	; (401640 <PIOA_Handler+0x14>)
  401636:	4798      	blx	r3
}
  401638:	bf00      	nop
  40163a:	bd80      	pop	{r7, pc}
  40163c:	400e0e00 	.word	0x400e0e00
  401640:	00401579 	.word	0x00401579

00401644 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401644:	b580      	push	{r7, lr}
  401646:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401648:	210b      	movs	r1, #11
  40164a:	4802      	ldr	r0, [pc, #8]	; (401654 <PIOB_Handler+0x10>)
  40164c:	4b02      	ldr	r3, [pc, #8]	; (401658 <PIOB_Handler+0x14>)
  40164e:	4798      	blx	r3
}
  401650:	bf00      	nop
  401652:	bd80      	pop	{r7, pc}
  401654:	400e1000 	.word	0x400e1000
  401658:	00401579 	.word	0x00401579

0040165c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40165c:	b580      	push	{r7, lr}
  40165e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401660:	210c      	movs	r1, #12
  401662:	4802      	ldr	r0, [pc, #8]	; (40166c <PIOC_Handler+0x10>)
  401664:	4b02      	ldr	r3, [pc, #8]	; (401670 <PIOC_Handler+0x14>)
  401666:	4798      	blx	r3
}
  401668:	bf00      	nop
  40166a:	bd80      	pop	{r7, pc}
  40166c:	400e1200 	.word	0x400e1200
  401670:	00401579 	.word	0x00401579

00401674 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401674:	b580      	push	{r7, lr}
  401676:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401678:	2110      	movs	r1, #16
  40167a:	4802      	ldr	r0, [pc, #8]	; (401684 <PIOD_Handler+0x10>)
  40167c:	4b02      	ldr	r3, [pc, #8]	; (401688 <PIOD_Handler+0x14>)
  40167e:	4798      	blx	r3
}
  401680:	bf00      	nop
  401682:	bd80      	pop	{r7, pc}
  401684:	400e1400 	.word	0x400e1400
  401688:	00401579 	.word	0x00401579

0040168c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40168c:	b580      	push	{r7, lr}
  40168e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401690:	2111      	movs	r1, #17
  401692:	4802      	ldr	r0, [pc, #8]	; (40169c <PIOE_Handler+0x10>)
  401694:	4b02      	ldr	r3, [pc, #8]	; (4016a0 <PIOE_Handler+0x14>)
  401696:	4798      	blx	r3
}
  401698:	bf00      	nop
  40169a:	bd80      	pop	{r7, pc}
  40169c:	400e1600 	.word	0x400e1600
  4016a0:	00401579 	.word	0x00401579

004016a4 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4016a4:	b480      	push	{r7}
  4016a6:	b083      	sub	sp, #12
  4016a8:	af00      	add	r7, sp, #0
  4016aa:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4016ac:	687b      	ldr	r3, [r7, #4]
  4016ae:	3b01      	subs	r3, #1
  4016b0:	2b03      	cmp	r3, #3
  4016b2:	d81a      	bhi.n	4016ea <pmc_mck_set_division+0x46>
  4016b4:	a201      	add	r2, pc, #4	; (adr r2, 4016bc <pmc_mck_set_division+0x18>)
  4016b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016ba:	bf00      	nop
  4016bc:	004016cd 	.word	0x004016cd
  4016c0:	004016d3 	.word	0x004016d3
  4016c4:	004016db 	.word	0x004016db
  4016c8:	004016e3 	.word	0x004016e3
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4016cc:	2300      	movs	r3, #0
  4016ce:	607b      	str	r3, [r7, #4]
			break;
  4016d0:	e00e      	b.n	4016f0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4016d2:	f44f 7380 	mov.w	r3, #256	; 0x100
  4016d6:	607b      	str	r3, [r7, #4]
			break;
  4016d8:	e00a      	b.n	4016f0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4016da:	f44f 7340 	mov.w	r3, #768	; 0x300
  4016de:	607b      	str	r3, [r7, #4]
			break;
  4016e0:	e006      	b.n	4016f0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4016e2:	f44f 7300 	mov.w	r3, #512	; 0x200
  4016e6:	607b      	str	r3, [r7, #4]
			break;
  4016e8:	e002      	b.n	4016f0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4016ea:	2300      	movs	r3, #0
  4016ec:	607b      	str	r3, [r7, #4]
			break;
  4016ee:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4016f0:	490a      	ldr	r1, [pc, #40]	; (40171c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4016f2:	4b0a      	ldr	r3, [pc, #40]	; (40171c <pmc_mck_set_division+0x78>)
  4016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4016fa:	687b      	ldr	r3, [r7, #4]
  4016fc:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4016fe:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401700:	bf00      	nop
  401702:	4b06      	ldr	r3, [pc, #24]	; (40171c <pmc_mck_set_division+0x78>)
  401704:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401706:	f003 0308 	and.w	r3, r3, #8
  40170a:	2b00      	cmp	r3, #0
  40170c:	d0f9      	beq.n	401702 <pmc_mck_set_division+0x5e>
}
  40170e:	bf00      	nop
  401710:	370c      	adds	r7, #12
  401712:	46bd      	mov	sp, r7
  401714:	f85d 7b04 	ldr.w	r7, [sp], #4
  401718:	4770      	bx	lr
  40171a:	bf00      	nop
  40171c:	400e0600 	.word	0x400e0600

00401720 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401720:	b480      	push	{r7}
  401722:	b085      	sub	sp, #20
  401724:	af00      	add	r7, sp, #0
  401726:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401728:	491d      	ldr	r1, [pc, #116]	; (4017a0 <pmc_switch_mck_to_pllack+0x80>)
  40172a:	4b1d      	ldr	r3, [pc, #116]	; (4017a0 <pmc_switch_mck_to_pllack+0x80>)
  40172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40172e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401732:	687b      	ldr	r3, [r7, #4]
  401734:	4313      	orrs	r3, r2
  401736:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40173c:	60fb      	str	r3, [r7, #12]
  40173e:	e007      	b.n	401750 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401740:	68fb      	ldr	r3, [r7, #12]
  401742:	2b00      	cmp	r3, #0
  401744:	d101      	bne.n	40174a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401746:	2301      	movs	r3, #1
  401748:	e023      	b.n	401792 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40174a:	68fb      	ldr	r3, [r7, #12]
  40174c:	3b01      	subs	r3, #1
  40174e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401750:	4b13      	ldr	r3, [pc, #76]	; (4017a0 <pmc_switch_mck_to_pllack+0x80>)
  401752:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401754:	f003 0308 	and.w	r3, r3, #8
  401758:	2b00      	cmp	r3, #0
  40175a:	d0f1      	beq.n	401740 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40175c:	4a10      	ldr	r2, [pc, #64]	; (4017a0 <pmc_switch_mck_to_pllack+0x80>)
  40175e:	4b10      	ldr	r3, [pc, #64]	; (4017a0 <pmc_switch_mck_to_pllack+0x80>)
  401760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401762:	f023 0303 	bic.w	r3, r3, #3
  401766:	f043 0302 	orr.w	r3, r3, #2
  40176a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40176c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401770:	60fb      	str	r3, [r7, #12]
  401772:	e007      	b.n	401784 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401774:	68fb      	ldr	r3, [r7, #12]
  401776:	2b00      	cmp	r3, #0
  401778:	d101      	bne.n	40177e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40177a:	2301      	movs	r3, #1
  40177c:	e009      	b.n	401792 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40177e:	68fb      	ldr	r3, [r7, #12]
  401780:	3b01      	subs	r3, #1
  401782:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401784:	4b06      	ldr	r3, [pc, #24]	; (4017a0 <pmc_switch_mck_to_pllack+0x80>)
  401786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401788:	f003 0308 	and.w	r3, r3, #8
  40178c:	2b00      	cmp	r3, #0
  40178e:	d0f1      	beq.n	401774 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401790:	2300      	movs	r3, #0
}
  401792:	4618      	mov	r0, r3
  401794:	3714      	adds	r7, #20
  401796:	46bd      	mov	sp, r7
  401798:	f85d 7b04 	ldr.w	r7, [sp], #4
  40179c:	4770      	bx	lr
  40179e:	bf00      	nop
  4017a0:	400e0600 	.word	0x400e0600

004017a4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4017a4:	b480      	push	{r7}
  4017a6:	b083      	sub	sp, #12
  4017a8:	af00      	add	r7, sp, #0
  4017aa:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4017ac:	687b      	ldr	r3, [r7, #4]
  4017ae:	2b01      	cmp	r3, #1
  4017b0:	d105      	bne.n	4017be <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4017b2:	4907      	ldr	r1, [pc, #28]	; (4017d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4017b4:	4b06      	ldr	r3, [pc, #24]	; (4017d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4017b6:	689a      	ldr	r2, [r3, #8]
  4017b8:	4b06      	ldr	r3, [pc, #24]	; (4017d4 <pmc_switch_sclk_to_32kxtal+0x30>)
  4017ba:	4313      	orrs	r3, r2
  4017bc:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4017be:	4b04      	ldr	r3, [pc, #16]	; (4017d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4017c0:	4a05      	ldr	r2, [pc, #20]	; (4017d8 <pmc_switch_sclk_to_32kxtal+0x34>)
  4017c2:	601a      	str	r2, [r3, #0]
}
  4017c4:	bf00      	nop
  4017c6:	370c      	adds	r7, #12
  4017c8:	46bd      	mov	sp, r7
  4017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ce:	4770      	bx	lr
  4017d0:	400e1810 	.word	0x400e1810
  4017d4:	a5100000 	.word	0xa5100000
  4017d8:	a5000008 	.word	0xa5000008

004017dc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4017dc:	b480      	push	{r7}
  4017de:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4017e0:	4b09      	ldr	r3, [pc, #36]	; (401808 <pmc_osc_is_ready_32kxtal+0x2c>)
  4017e2:	695b      	ldr	r3, [r3, #20]
  4017e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4017e8:	2b00      	cmp	r3, #0
  4017ea:	d007      	beq.n	4017fc <pmc_osc_is_ready_32kxtal+0x20>
  4017ec:	4b07      	ldr	r3, [pc, #28]	; (40180c <pmc_osc_is_ready_32kxtal+0x30>)
  4017ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4017f4:	2b00      	cmp	r3, #0
  4017f6:	d001      	beq.n	4017fc <pmc_osc_is_ready_32kxtal+0x20>
  4017f8:	2301      	movs	r3, #1
  4017fa:	e000      	b.n	4017fe <pmc_osc_is_ready_32kxtal+0x22>
  4017fc:	2300      	movs	r3, #0
}
  4017fe:	4618      	mov	r0, r3
  401800:	46bd      	mov	sp, r7
  401802:	f85d 7b04 	ldr.w	r7, [sp], #4
  401806:	4770      	bx	lr
  401808:	400e1810 	.word	0x400e1810
  40180c:	400e0600 	.word	0x400e0600

00401810 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401810:	b480      	push	{r7}
  401812:	b083      	sub	sp, #12
  401814:	af00      	add	r7, sp, #0
  401816:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401818:	4915      	ldr	r1, [pc, #84]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  40181a:	4b15      	ldr	r3, [pc, #84]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  40181c:	6a1a      	ldr	r2, [r3, #32]
  40181e:	4b15      	ldr	r3, [pc, #84]	; (401874 <pmc_switch_mainck_to_fastrc+0x64>)
  401820:	4313      	orrs	r3, r2
  401822:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401824:	bf00      	nop
  401826:	4b12      	ldr	r3, [pc, #72]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  401828:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40182e:	2b00      	cmp	r3, #0
  401830:	d0f9      	beq.n	401826 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401832:	490f      	ldr	r1, [pc, #60]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  401834:	4b0e      	ldr	r3, [pc, #56]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  401836:	6a1a      	ldr	r2, [r3, #32]
  401838:	4b0f      	ldr	r3, [pc, #60]	; (401878 <pmc_switch_mainck_to_fastrc+0x68>)
  40183a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40183c:	687a      	ldr	r2, [r7, #4]
  40183e:	4313      	orrs	r3, r2
  401840:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401844:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401846:	bf00      	nop
  401848:	4b09      	ldr	r3, [pc, #36]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  40184a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40184c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401850:	2b00      	cmp	r3, #0
  401852:	d0f9      	beq.n	401848 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401854:	4906      	ldr	r1, [pc, #24]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  401856:	4b06      	ldr	r3, [pc, #24]	; (401870 <pmc_switch_mainck_to_fastrc+0x60>)
  401858:	6a1a      	ldr	r2, [r3, #32]
  40185a:	4b08      	ldr	r3, [pc, #32]	; (40187c <pmc_switch_mainck_to_fastrc+0x6c>)
  40185c:	4013      	ands	r3, r2
  40185e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401862:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401864:	bf00      	nop
  401866:	370c      	adds	r7, #12
  401868:	46bd      	mov	sp, r7
  40186a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40186e:	4770      	bx	lr
  401870:	400e0600 	.word	0x400e0600
  401874:	00370008 	.word	0x00370008
  401878:	ffc8ff8f 	.word	0xffc8ff8f
  40187c:	fec8ffff 	.word	0xfec8ffff

00401880 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401880:	b480      	push	{r7}
  401882:	b083      	sub	sp, #12
  401884:	af00      	add	r7, sp, #0
  401886:	6078      	str	r0, [r7, #4]
  401888:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40188a:	687b      	ldr	r3, [r7, #4]
  40188c:	2b00      	cmp	r3, #0
  40188e:	d008      	beq.n	4018a2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401890:	4913      	ldr	r1, [pc, #76]	; (4018e0 <pmc_switch_mainck_to_xtal+0x60>)
  401892:	4b13      	ldr	r3, [pc, #76]	; (4018e0 <pmc_switch_mainck_to_xtal+0x60>)
  401894:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401896:	4a13      	ldr	r2, [pc, #76]	; (4018e4 <pmc_switch_mainck_to_xtal+0x64>)
  401898:	401a      	ands	r2, r3
  40189a:	4b13      	ldr	r3, [pc, #76]	; (4018e8 <pmc_switch_mainck_to_xtal+0x68>)
  40189c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40189e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4018a0:	e018      	b.n	4018d4 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4018a2:	490f      	ldr	r1, [pc, #60]	; (4018e0 <pmc_switch_mainck_to_xtal+0x60>)
  4018a4:	4b0e      	ldr	r3, [pc, #56]	; (4018e0 <pmc_switch_mainck_to_xtal+0x60>)
  4018a6:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4018a8:	4b10      	ldr	r3, [pc, #64]	; (4018ec <pmc_switch_mainck_to_xtal+0x6c>)
  4018aa:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4018ac:	683a      	ldr	r2, [r7, #0]
  4018ae:	0212      	lsls	r2, r2, #8
  4018b0:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4018b2:	431a      	orrs	r2, r3
  4018b4:	4b0e      	ldr	r3, [pc, #56]	; (4018f0 <pmc_switch_mainck_to_xtal+0x70>)
  4018b6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4018b8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4018ba:	bf00      	nop
  4018bc:	4b08      	ldr	r3, [pc, #32]	; (4018e0 <pmc_switch_mainck_to_xtal+0x60>)
  4018be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018c0:	f003 0301 	and.w	r3, r3, #1
  4018c4:	2b00      	cmp	r3, #0
  4018c6:	d0f9      	beq.n	4018bc <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4018c8:	4905      	ldr	r1, [pc, #20]	; (4018e0 <pmc_switch_mainck_to_xtal+0x60>)
  4018ca:	4b05      	ldr	r3, [pc, #20]	; (4018e0 <pmc_switch_mainck_to_xtal+0x60>)
  4018cc:	6a1a      	ldr	r2, [r3, #32]
  4018ce:	4b09      	ldr	r3, [pc, #36]	; (4018f4 <pmc_switch_mainck_to_xtal+0x74>)
  4018d0:	4313      	orrs	r3, r2
  4018d2:	620b      	str	r3, [r1, #32]
}
  4018d4:	bf00      	nop
  4018d6:	370c      	adds	r7, #12
  4018d8:	46bd      	mov	sp, r7
  4018da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018de:	4770      	bx	lr
  4018e0:	400e0600 	.word	0x400e0600
  4018e4:	fec8fffc 	.word	0xfec8fffc
  4018e8:	01370002 	.word	0x01370002
  4018ec:	ffc8fffc 	.word	0xffc8fffc
  4018f0:	00370001 	.word	0x00370001
  4018f4:	01370000 	.word	0x01370000

004018f8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4018f8:	b480      	push	{r7}
  4018fa:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4018fc:	4b04      	ldr	r3, [pc, #16]	; (401910 <pmc_osc_is_ready_mainck+0x18>)
  4018fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401904:	4618      	mov	r0, r3
  401906:	46bd      	mov	sp, r7
  401908:	f85d 7b04 	ldr.w	r7, [sp], #4
  40190c:	4770      	bx	lr
  40190e:	bf00      	nop
  401910:	400e0600 	.word	0x400e0600

00401914 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401914:	b480      	push	{r7}
  401916:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401918:	4b04      	ldr	r3, [pc, #16]	; (40192c <pmc_disable_pllack+0x18>)
  40191a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40191e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401920:	bf00      	nop
  401922:	46bd      	mov	sp, r7
  401924:	f85d 7b04 	ldr.w	r7, [sp], #4
  401928:	4770      	bx	lr
  40192a:	bf00      	nop
  40192c:	400e0600 	.word	0x400e0600

00401930 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401930:	b480      	push	{r7}
  401932:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401934:	4b04      	ldr	r3, [pc, #16]	; (401948 <pmc_is_locked_pllack+0x18>)
  401936:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401938:	f003 0302 	and.w	r3, r3, #2
}
  40193c:	4618      	mov	r0, r3
  40193e:	46bd      	mov	sp, r7
  401940:	f85d 7b04 	ldr.w	r7, [sp], #4
  401944:	4770      	bx	lr
  401946:	bf00      	nop
  401948:	400e0600 	.word	0x400e0600

0040194c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  40194c:	b480      	push	{r7}
  40194e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401950:	4b04      	ldr	r3, [pc, #16]	; (401964 <pmc_is_locked_upll+0x18>)
  401952:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401954:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401958:	4618      	mov	r0, r3
  40195a:	46bd      	mov	sp, r7
  40195c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401960:	4770      	bx	lr
  401962:	bf00      	nop
  401964:	400e0600 	.word	0x400e0600

00401968 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401968:	b480      	push	{r7}
  40196a:	b083      	sub	sp, #12
  40196c:	af00      	add	r7, sp, #0
  40196e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401970:	687b      	ldr	r3, [r7, #4]
  401972:	2b3f      	cmp	r3, #63	; 0x3f
  401974:	d901      	bls.n	40197a <pmc_enable_periph_clk+0x12>
		return 1;
  401976:	2301      	movs	r3, #1
  401978:	e02f      	b.n	4019da <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40197a:	687b      	ldr	r3, [r7, #4]
  40197c:	2b1f      	cmp	r3, #31
  40197e:	d813      	bhi.n	4019a8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401980:	4b19      	ldr	r3, [pc, #100]	; (4019e8 <pmc_enable_periph_clk+0x80>)
  401982:	699a      	ldr	r2, [r3, #24]
  401984:	2101      	movs	r1, #1
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	fa01 f303 	lsl.w	r3, r1, r3
  40198c:	401a      	ands	r2, r3
  40198e:	2101      	movs	r1, #1
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	fa01 f303 	lsl.w	r3, r1, r3
  401996:	429a      	cmp	r2, r3
  401998:	d01e      	beq.n	4019d8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40199a:	4a13      	ldr	r2, [pc, #76]	; (4019e8 <pmc_enable_periph_clk+0x80>)
  40199c:	2101      	movs	r1, #1
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	fa01 f303 	lsl.w	r3, r1, r3
  4019a4:	6113      	str	r3, [r2, #16]
  4019a6:	e017      	b.n	4019d8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4019a8:	687b      	ldr	r3, [r7, #4]
  4019aa:	3b20      	subs	r3, #32
  4019ac:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4019ae:	4b0e      	ldr	r3, [pc, #56]	; (4019e8 <pmc_enable_periph_clk+0x80>)
  4019b0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4019b4:	2101      	movs	r1, #1
  4019b6:	687b      	ldr	r3, [r7, #4]
  4019b8:	fa01 f303 	lsl.w	r3, r1, r3
  4019bc:	401a      	ands	r2, r3
  4019be:	2101      	movs	r1, #1
  4019c0:	687b      	ldr	r3, [r7, #4]
  4019c2:	fa01 f303 	lsl.w	r3, r1, r3
  4019c6:	429a      	cmp	r2, r3
  4019c8:	d006      	beq.n	4019d8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4019ca:	4a07      	ldr	r2, [pc, #28]	; (4019e8 <pmc_enable_periph_clk+0x80>)
  4019cc:	2101      	movs	r1, #1
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	fa01 f303 	lsl.w	r3, r1, r3
  4019d4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4019d8:	2300      	movs	r3, #0
}
  4019da:	4618      	mov	r0, r3
  4019dc:	370c      	adds	r7, #12
  4019de:	46bd      	mov	sp, r7
  4019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019e4:	4770      	bx	lr
  4019e6:	bf00      	nop
  4019e8:	400e0600 	.word	0x400e0600

004019ec <cpu_irq_save>:
{
  4019ec:	b480      	push	{r7}
  4019ee:	b083      	sub	sp, #12
  4019f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4019f2:	f3ef 8310 	mrs	r3, PRIMASK
  4019f6:	607b      	str	r3, [r7, #4]
  return(result);
  4019f8:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4019fa:	2b00      	cmp	r3, #0
  4019fc:	bf0c      	ite	eq
  4019fe:	2301      	moveq	r3, #1
  401a00:	2300      	movne	r3, #0
  401a02:	b2db      	uxtb	r3, r3
  401a04:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401a06:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401a08:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a0c:	4b04      	ldr	r3, [pc, #16]	; (401a20 <cpu_irq_save+0x34>)
  401a0e:	2200      	movs	r2, #0
  401a10:	701a      	strb	r2, [r3, #0]
	return flags;
  401a12:	683b      	ldr	r3, [r7, #0]
}
  401a14:	4618      	mov	r0, r3
  401a16:	370c      	adds	r7, #12
  401a18:	46bd      	mov	sp, r7
  401a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a1e:	4770      	bx	lr
  401a20:	20400000 	.word	0x20400000

00401a24 <cpu_irq_is_enabled_flags>:
{
  401a24:	b480      	push	{r7}
  401a26:	b083      	sub	sp, #12
  401a28:	af00      	add	r7, sp, #0
  401a2a:	6078      	str	r0, [r7, #4]
	return (flags);
  401a2c:	687b      	ldr	r3, [r7, #4]
  401a2e:	2b00      	cmp	r3, #0
  401a30:	bf14      	ite	ne
  401a32:	2301      	movne	r3, #1
  401a34:	2300      	moveq	r3, #0
  401a36:	b2db      	uxtb	r3, r3
}
  401a38:	4618      	mov	r0, r3
  401a3a:	370c      	adds	r7, #12
  401a3c:	46bd      	mov	sp, r7
  401a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a42:	4770      	bx	lr

00401a44 <cpu_irq_restore>:
{
  401a44:	b580      	push	{r7, lr}
  401a46:	b082      	sub	sp, #8
  401a48:	af00      	add	r7, sp, #0
  401a4a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401a4c:	6878      	ldr	r0, [r7, #4]
  401a4e:	4b07      	ldr	r3, [pc, #28]	; (401a6c <cpu_irq_restore+0x28>)
  401a50:	4798      	blx	r3
  401a52:	4603      	mov	r3, r0
  401a54:	2b00      	cmp	r3, #0
  401a56:	d005      	beq.n	401a64 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401a58:	4b05      	ldr	r3, [pc, #20]	; (401a70 <cpu_irq_restore+0x2c>)
  401a5a:	2201      	movs	r2, #1
  401a5c:	701a      	strb	r2, [r3, #0]
  401a5e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401a62:	b662      	cpsie	i
}
  401a64:	bf00      	nop
  401a66:	3708      	adds	r7, #8
  401a68:	46bd      	mov	sp, r7
  401a6a:	bd80      	pop	{r7, pc}
  401a6c:	00401a25 	.word	0x00401a25
  401a70:	20400000 	.word	0x20400000

00401a74 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401a74:	b580      	push	{r7, lr}
  401a76:	b084      	sub	sp, #16
  401a78:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401a7a:	4b1e      	ldr	r3, [pc, #120]	; (401af4 <Reset_Handler+0x80>)
  401a7c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401a7e:	4b1e      	ldr	r3, [pc, #120]	; (401af8 <Reset_Handler+0x84>)
  401a80:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401a82:	68fa      	ldr	r2, [r7, #12]
  401a84:	68bb      	ldr	r3, [r7, #8]
  401a86:	429a      	cmp	r2, r3
  401a88:	d00c      	beq.n	401aa4 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401a8a:	e007      	b.n	401a9c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401a8c:	68bb      	ldr	r3, [r7, #8]
  401a8e:	1d1a      	adds	r2, r3, #4
  401a90:	60ba      	str	r2, [r7, #8]
  401a92:	68fa      	ldr	r2, [r7, #12]
  401a94:	1d11      	adds	r1, r2, #4
  401a96:	60f9      	str	r1, [r7, #12]
  401a98:	6812      	ldr	r2, [r2, #0]
  401a9a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401a9c:	68bb      	ldr	r3, [r7, #8]
  401a9e:	4a17      	ldr	r2, [pc, #92]	; (401afc <Reset_Handler+0x88>)
  401aa0:	4293      	cmp	r3, r2
  401aa2:	d3f3      	bcc.n	401a8c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401aa4:	4b16      	ldr	r3, [pc, #88]	; (401b00 <Reset_Handler+0x8c>)
  401aa6:	60bb      	str	r3, [r7, #8]
  401aa8:	e004      	b.n	401ab4 <Reset_Handler+0x40>
                *pDest++ = 0;
  401aaa:	68bb      	ldr	r3, [r7, #8]
  401aac:	1d1a      	adds	r2, r3, #4
  401aae:	60ba      	str	r2, [r7, #8]
  401ab0:	2200      	movs	r2, #0
  401ab2:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401ab4:	68bb      	ldr	r3, [r7, #8]
  401ab6:	4a13      	ldr	r2, [pc, #76]	; (401b04 <Reset_Handler+0x90>)
  401ab8:	4293      	cmp	r3, r2
  401aba:	d3f6      	bcc.n	401aaa <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401abc:	4b12      	ldr	r3, [pc, #72]	; (401b08 <Reset_Handler+0x94>)
  401abe:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401ac0:	4a12      	ldr	r2, [pc, #72]	; (401b0c <Reset_Handler+0x98>)
  401ac2:	68fb      	ldr	r3, [r7, #12]
  401ac4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401ac8:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401aca:	4b11      	ldr	r3, [pc, #68]	; (401b10 <Reset_Handler+0x9c>)
  401acc:	4798      	blx	r3
  401ace:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401ad0:	4a10      	ldr	r2, [pc, #64]	; (401b14 <Reset_Handler+0xa0>)
  401ad2:	4b10      	ldr	r3, [pc, #64]	; (401b14 <Reset_Handler+0xa0>)
  401ad4:	681b      	ldr	r3, [r3, #0]
  401ad6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401ada:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401adc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ae0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401ae4:	6878      	ldr	r0, [r7, #4]
  401ae6:	4b0c      	ldr	r3, [pc, #48]	; (401b18 <Reset_Handler+0xa4>)
  401ae8:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401aea:	4b0c      	ldr	r3, [pc, #48]	; (401b1c <Reset_Handler+0xa8>)
  401aec:	4798      	blx	r3

        /* Branch to main function */
        main();
  401aee:	4b0c      	ldr	r3, [pc, #48]	; (401b20 <Reset_Handler+0xac>)
  401af0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401af2:	e7fe      	b.n	401af2 <Reset_Handler+0x7e>
  401af4:	00402374 	.word	0x00402374
  401af8:	20400000 	.word	0x20400000
  401afc:	20400434 	.word	0x20400434
  401b00:	20400434 	.word	0x20400434
  401b04:	20400570 	.word	0x20400570
  401b08:	00400000 	.word	0x00400000
  401b0c:	e000ed00 	.word	0xe000ed00
  401b10:	004019ed 	.word	0x004019ed
  401b14:	e000ed88 	.word	0xe000ed88
  401b18:	00401a45 	.word	0x00401a45
  401b1c:	004021dd 	.word	0x004021dd
  401b20:	00402131 	.word	0x00402131

00401b24 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401b24:	b480      	push	{r7}
  401b26:	af00      	add	r7, sp, #0
        while (1) {
  401b28:	e7fe      	b.n	401b28 <Dummy_Handler+0x4>
	...

00401b2c <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401b2c:	b480      	push	{r7}
  401b2e:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401b30:	4b52      	ldr	r3, [pc, #328]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b34:	f003 0303 	and.w	r3, r3, #3
  401b38:	2b01      	cmp	r3, #1
  401b3a:	d014      	beq.n	401b66 <SystemCoreClockUpdate+0x3a>
  401b3c:	2b01      	cmp	r3, #1
  401b3e:	d302      	bcc.n	401b46 <SystemCoreClockUpdate+0x1a>
  401b40:	2b02      	cmp	r3, #2
  401b42:	d038      	beq.n	401bb6 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401b44:	e07a      	b.n	401c3c <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401b46:	4b4e      	ldr	r3, [pc, #312]	; (401c80 <SystemCoreClockUpdate+0x154>)
  401b48:	695b      	ldr	r3, [r3, #20]
  401b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401b4e:	2b00      	cmp	r3, #0
  401b50:	d004      	beq.n	401b5c <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401b52:	4b4c      	ldr	r3, [pc, #304]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401b54:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401b58:	601a      	str	r2, [r3, #0]
    break;
  401b5a:	e06f      	b.n	401c3c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401b5c:	4b49      	ldr	r3, [pc, #292]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401b5e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401b62:	601a      	str	r2, [r3, #0]
    break;
  401b64:	e06a      	b.n	401c3c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401b66:	4b45      	ldr	r3, [pc, #276]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401b68:	6a1b      	ldr	r3, [r3, #32]
  401b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401b6e:	2b00      	cmp	r3, #0
  401b70:	d003      	beq.n	401b7a <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401b72:	4b44      	ldr	r3, [pc, #272]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401b74:	4a44      	ldr	r2, [pc, #272]	; (401c88 <SystemCoreClockUpdate+0x15c>)
  401b76:	601a      	str	r2, [r3, #0]
    break;
  401b78:	e060      	b.n	401c3c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401b7a:	4b42      	ldr	r3, [pc, #264]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401b7c:	4a43      	ldr	r2, [pc, #268]	; (401c8c <SystemCoreClockUpdate+0x160>)
  401b7e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401b80:	4b3e      	ldr	r3, [pc, #248]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401b82:	6a1b      	ldr	r3, [r3, #32]
  401b84:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401b88:	2b10      	cmp	r3, #16
  401b8a:	d004      	beq.n	401b96 <SystemCoreClockUpdate+0x6a>
  401b8c:	2b20      	cmp	r3, #32
  401b8e:	d008      	beq.n	401ba2 <SystemCoreClockUpdate+0x76>
  401b90:	2b00      	cmp	r3, #0
  401b92:	d00e      	beq.n	401bb2 <SystemCoreClockUpdate+0x86>
          break;
  401b94:	e00e      	b.n	401bb4 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401b96:	4b3b      	ldr	r3, [pc, #236]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401b98:	681b      	ldr	r3, [r3, #0]
  401b9a:	005b      	lsls	r3, r3, #1
  401b9c:	4a39      	ldr	r2, [pc, #228]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401b9e:	6013      	str	r3, [r2, #0]
          break;
  401ba0:	e008      	b.n	401bb4 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401ba2:	4b38      	ldr	r3, [pc, #224]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401ba4:	681a      	ldr	r2, [r3, #0]
  401ba6:	4613      	mov	r3, r2
  401ba8:	005b      	lsls	r3, r3, #1
  401baa:	4413      	add	r3, r2
  401bac:	4a35      	ldr	r2, [pc, #212]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401bae:	6013      	str	r3, [r2, #0]
          break;
  401bb0:	e000      	b.n	401bb4 <SystemCoreClockUpdate+0x88>
          break;
  401bb2:	bf00      	nop
    break;
  401bb4:	e042      	b.n	401c3c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401bb6:	4b31      	ldr	r3, [pc, #196]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401bb8:	6a1b      	ldr	r3, [r3, #32]
  401bba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	d003      	beq.n	401bca <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401bc2:	4b30      	ldr	r3, [pc, #192]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401bc4:	4a30      	ldr	r2, [pc, #192]	; (401c88 <SystemCoreClockUpdate+0x15c>)
  401bc6:	601a      	str	r2, [r3, #0]
  401bc8:	e01c      	b.n	401c04 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401bca:	4b2e      	ldr	r3, [pc, #184]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401bcc:	4a2f      	ldr	r2, [pc, #188]	; (401c8c <SystemCoreClockUpdate+0x160>)
  401bce:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401bd0:	4b2a      	ldr	r3, [pc, #168]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401bd2:	6a1b      	ldr	r3, [r3, #32]
  401bd4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401bd8:	2b10      	cmp	r3, #16
  401bda:	d004      	beq.n	401be6 <SystemCoreClockUpdate+0xba>
  401bdc:	2b20      	cmp	r3, #32
  401bde:	d008      	beq.n	401bf2 <SystemCoreClockUpdate+0xc6>
  401be0:	2b00      	cmp	r3, #0
  401be2:	d00e      	beq.n	401c02 <SystemCoreClockUpdate+0xd6>
          break;
  401be4:	e00e      	b.n	401c04 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401be6:	4b27      	ldr	r3, [pc, #156]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401be8:	681b      	ldr	r3, [r3, #0]
  401bea:	005b      	lsls	r3, r3, #1
  401bec:	4a25      	ldr	r2, [pc, #148]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401bee:	6013      	str	r3, [r2, #0]
          break;
  401bf0:	e008      	b.n	401c04 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401bf2:	4b24      	ldr	r3, [pc, #144]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401bf4:	681a      	ldr	r2, [r3, #0]
  401bf6:	4613      	mov	r3, r2
  401bf8:	005b      	lsls	r3, r3, #1
  401bfa:	4413      	add	r3, r2
  401bfc:	4a21      	ldr	r2, [pc, #132]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401bfe:	6013      	str	r3, [r2, #0]
          break;
  401c00:	e000      	b.n	401c04 <SystemCoreClockUpdate+0xd8>
          break;
  401c02:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401c04:	4b1d      	ldr	r3, [pc, #116]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c08:	f003 0303 	and.w	r3, r3, #3
  401c0c:	2b02      	cmp	r3, #2
  401c0e:	d114      	bne.n	401c3a <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401c10:	4b1a      	ldr	r3, [pc, #104]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c14:	0c1b      	lsrs	r3, r3, #16
  401c16:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401c1a:	3301      	adds	r3, #1
  401c1c:	4a19      	ldr	r2, [pc, #100]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c1e:	6812      	ldr	r2, [r2, #0]
  401c20:	fb02 f303 	mul.w	r3, r2, r3
  401c24:	4a17      	ldr	r2, [pc, #92]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c26:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401c28:	4b14      	ldr	r3, [pc, #80]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c2c:	b2db      	uxtb	r3, r3
  401c2e:	4a15      	ldr	r2, [pc, #84]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c30:	6812      	ldr	r2, [r2, #0]
  401c32:	fbb2 f3f3 	udiv	r3, r2, r3
  401c36:	4a13      	ldr	r2, [pc, #76]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c38:	6013      	str	r3, [r2, #0]
    break;
  401c3a:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401c3c:	4b0f      	ldr	r3, [pc, #60]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c40:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c44:	2b70      	cmp	r3, #112	; 0x70
  401c46:	d108      	bne.n	401c5a <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401c48:	4b0e      	ldr	r3, [pc, #56]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c4a:	681b      	ldr	r3, [r3, #0]
  401c4c:	4a10      	ldr	r2, [pc, #64]	; (401c90 <SystemCoreClockUpdate+0x164>)
  401c4e:	fba2 2303 	umull	r2, r3, r2, r3
  401c52:	085b      	lsrs	r3, r3, #1
  401c54:	4a0b      	ldr	r2, [pc, #44]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c56:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401c58:	e00a      	b.n	401c70 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401c5a:	4b08      	ldr	r3, [pc, #32]	; (401c7c <SystemCoreClockUpdate+0x150>)
  401c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c5e:	091b      	lsrs	r3, r3, #4
  401c60:	f003 0307 	and.w	r3, r3, #7
  401c64:	4a07      	ldr	r2, [pc, #28]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c66:	6812      	ldr	r2, [r2, #0]
  401c68:	fa22 f303 	lsr.w	r3, r2, r3
  401c6c:	4a05      	ldr	r2, [pc, #20]	; (401c84 <SystemCoreClockUpdate+0x158>)
  401c6e:	6013      	str	r3, [r2, #0]
}
  401c70:	bf00      	nop
  401c72:	46bd      	mov	sp, r7
  401c74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c78:	4770      	bx	lr
  401c7a:	bf00      	nop
  401c7c:	400e0600 	.word	0x400e0600
  401c80:	400e1810 	.word	0x400e1810
  401c84:	20400004 	.word	0x20400004
  401c88:	00b71b00 	.word	0x00b71b00
  401c8c:	003d0900 	.word	0x003d0900
  401c90:	aaaaaaab 	.word	0xaaaaaaab

00401c94 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401c94:	b480      	push	{r7}
  401c96:	b083      	sub	sp, #12
  401c98:	af00      	add	r7, sp, #0
  401c9a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401c9c:	687b      	ldr	r3, [r7, #4]
  401c9e:	4a1d      	ldr	r2, [pc, #116]	; (401d14 <system_init_flash+0x80>)
  401ca0:	4293      	cmp	r3, r2
  401ca2:	d804      	bhi.n	401cae <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401ca4:	4b1c      	ldr	r3, [pc, #112]	; (401d18 <system_init_flash+0x84>)
  401ca6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401caa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401cac:	e02b      	b.n	401d06 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401cae:	687b      	ldr	r3, [r7, #4]
  401cb0:	4a1a      	ldr	r2, [pc, #104]	; (401d1c <system_init_flash+0x88>)
  401cb2:	4293      	cmp	r3, r2
  401cb4:	d803      	bhi.n	401cbe <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401cb6:	4b18      	ldr	r3, [pc, #96]	; (401d18 <system_init_flash+0x84>)
  401cb8:	4a19      	ldr	r2, [pc, #100]	; (401d20 <system_init_flash+0x8c>)
  401cba:	601a      	str	r2, [r3, #0]
}
  401cbc:	e023      	b.n	401d06 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401cbe:	687b      	ldr	r3, [r7, #4]
  401cc0:	4a18      	ldr	r2, [pc, #96]	; (401d24 <system_init_flash+0x90>)
  401cc2:	4293      	cmp	r3, r2
  401cc4:	d803      	bhi.n	401cce <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401cc6:	4b14      	ldr	r3, [pc, #80]	; (401d18 <system_init_flash+0x84>)
  401cc8:	4a17      	ldr	r2, [pc, #92]	; (401d28 <system_init_flash+0x94>)
  401cca:	601a      	str	r2, [r3, #0]
}
  401ccc:	e01b      	b.n	401d06 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401cce:	687b      	ldr	r3, [r7, #4]
  401cd0:	4a16      	ldr	r2, [pc, #88]	; (401d2c <system_init_flash+0x98>)
  401cd2:	4293      	cmp	r3, r2
  401cd4:	d803      	bhi.n	401cde <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401cd6:	4b10      	ldr	r3, [pc, #64]	; (401d18 <system_init_flash+0x84>)
  401cd8:	4a15      	ldr	r2, [pc, #84]	; (401d30 <system_init_flash+0x9c>)
  401cda:	601a      	str	r2, [r3, #0]
}
  401cdc:	e013      	b.n	401d06 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401cde:	687b      	ldr	r3, [r7, #4]
  401ce0:	4a14      	ldr	r2, [pc, #80]	; (401d34 <system_init_flash+0xa0>)
  401ce2:	4293      	cmp	r3, r2
  401ce4:	d804      	bhi.n	401cf0 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401ce6:	4b0c      	ldr	r3, [pc, #48]	; (401d18 <system_init_flash+0x84>)
  401ce8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401cec:	601a      	str	r2, [r3, #0]
}
  401cee:	e00a      	b.n	401d06 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	4a11      	ldr	r2, [pc, #68]	; (401d38 <system_init_flash+0xa4>)
  401cf4:	4293      	cmp	r3, r2
  401cf6:	d803      	bhi.n	401d00 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401cf8:	4b07      	ldr	r3, [pc, #28]	; (401d18 <system_init_flash+0x84>)
  401cfa:	4a10      	ldr	r2, [pc, #64]	; (401d3c <system_init_flash+0xa8>)
  401cfc:	601a      	str	r2, [r3, #0]
}
  401cfe:	e002      	b.n	401d06 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401d00:	4b05      	ldr	r3, [pc, #20]	; (401d18 <system_init_flash+0x84>)
  401d02:	4a0f      	ldr	r2, [pc, #60]	; (401d40 <system_init_flash+0xac>)
  401d04:	601a      	str	r2, [r3, #0]
}
  401d06:	bf00      	nop
  401d08:	370c      	adds	r7, #12
  401d0a:	46bd      	mov	sp, r7
  401d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d10:	4770      	bx	lr
  401d12:	bf00      	nop
  401d14:	015ef3bf 	.word	0x015ef3bf
  401d18:	400e0c00 	.word	0x400e0c00
  401d1c:	02bde77f 	.word	0x02bde77f
  401d20:	04000100 	.word	0x04000100
  401d24:	041cdb3f 	.word	0x041cdb3f
  401d28:	04000200 	.word	0x04000200
  401d2c:	057bceff 	.word	0x057bceff
  401d30:	04000300 	.word	0x04000300
  401d34:	06dac2bf 	.word	0x06dac2bf
  401d38:	0839b67f 	.word	0x0839b67f
  401d3c:	04000500 	.word	0x04000500
  401d40:	04000600 	.word	0x04000600

00401d44 <afec_ch_sanity_check>:
{
  401d44:	b480      	push	{r7}
  401d46:	b083      	sub	sp, #12
  401d48:	af00      	add	r7, sp, #0
  401d4a:	6078      	str	r0, [r7, #4]
  401d4c:	460b      	mov	r3, r1
  401d4e:	807b      	strh	r3, [r7, #2]
}
  401d50:	bf00      	nop
  401d52:	370c      	adds	r7, #12
  401d54:	46bd      	mov	sp, r7
  401d56:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d5a:	4770      	bx	lr

00401d5c <afec_set_trigger>:
{
  401d5c:	b480      	push	{r7}
  401d5e:	b085      	sub	sp, #20
  401d60:	af00      	add	r7, sp, #0
  401d62:	6078      	str	r0, [r7, #4]
  401d64:	460b      	mov	r3, r1
  401d66:	70fb      	strb	r3, [r7, #3]
	reg = afec->AFEC_MR;
  401d68:	687b      	ldr	r3, [r7, #4]
  401d6a:	685b      	ldr	r3, [r3, #4]
  401d6c:	60fb      	str	r3, [r7, #12]
	if (trigger == AFEC_TRIG_FREERUN) {
  401d6e:	78fb      	ldrb	r3, [r7, #3]
  401d70:	2bff      	cmp	r3, #255	; 0xff
  401d72:	d104      	bne.n	401d7e <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  401d74:	68fb      	ldr	r3, [r7, #12]
  401d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401d7a:	60fb      	str	r3, [r7, #12]
  401d7c:	e007      	b.n	401d8e <afec_set_trigger+0x32>
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  401d7e:	68fb      	ldr	r3, [r7, #12]
  401d80:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  401d84:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  401d86:	78fb      	ldrb	r3, [r7, #3]
  401d88:	68fa      	ldr	r2, [r7, #12]
  401d8a:	4313      	orrs	r3, r2
  401d8c:	60fb      	str	r3, [r7, #12]
	afec->AFEC_MR = reg;
  401d8e:	687b      	ldr	r3, [r7, #4]
  401d90:	68fa      	ldr	r2, [r7, #12]
  401d92:	605a      	str	r2, [r3, #4]
}
  401d94:	bf00      	nop
  401d96:	3714      	adds	r7, #20
  401d98:	46bd      	mov	sp, r7
  401d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d9e:	4770      	bx	lr

00401da0 <afec_channel_enable>:
{
  401da0:	b580      	push	{r7, lr}
  401da2:	b082      	sub	sp, #8
  401da4:	af00      	add	r7, sp, #0
  401da6:	6078      	str	r0, [r7, #4]
  401da8:	460b      	mov	r3, r1
  401daa:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  401dac:	887b      	ldrh	r3, [r7, #2]
  401dae:	f640 72ff 	movw	r2, #4095	; 0xfff
  401db2:	4293      	cmp	r3, r2
  401db4:	d004      	beq.n	401dc0 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  401db6:	887b      	ldrh	r3, [r7, #2]
  401db8:	4619      	mov	r1, r3
  401dba:	6878      	ldr	r0, [r7, #4]
  401dbc:	4b0a      	ldr	r3, [pc, #40]	; (401de8 <afec_channel_enable+0x48>)
  401dbe:	4798      	blx	r3
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  401dc0:	887b      	ldrh	r3, [r7, #2]
  401dc2:	f640 72ff 	movw	r2, #4095	; 0xfff
  401dc6:	4293      	cmp	r3, r2
  401dc8:	d005      	beq.n	401dd6 <afec_channel_enable+0x36>
  401dca:	887b      	ldrh	r3, [r7, #2]
  401dcc:	2201      	movs	r2, #1
  401dce:	fa02 f303 	lsl.w	r3, r2, r3
  401dd2:	461a      	mov	r2, r3
  401dd4:	e001      	b.n	401dda <afec_channel_enable+0x3a>
  401dd6:	f640 72ff 	movw	r2, #4095	; 0xfff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  401dda:	687b      	ldr	r3, [r7, #4]
  401ddc:	615a      	str	r2, [r3, #20]
}
  401dde:	bf00      	nop
  401de0:	3708      	adds	r7, #8
  401de2:	46bd      	mov	sp, r7
  401de4:	bd80      	pop	{r7, pc}
  401de6:	bf00      	nop
  401de8:	00401d45 	.word	0x00401d45

00401dec <afec_channel_get_value>:
{
  401dec:	b580      	push	{r7, lr}
  401dee:	b082      	sub	sp, #8
  401df0:	af00      	add	r7, sp, #0
  401df2:	6078      	str	r0, [r7, #4]
  401df4:	460b      	mov	r3, r1
  401df6:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  401df8:	887b      	ldrh	r3, [r7, #2]
  401dfa:	4619      	mov	r1, r3
  401dfc:	6878      	ldr	r0, [r7, #4]
  401dfe:	4b05      	ldr	r3, [pc, #20]	; (401e14 <afec_channel_get_value+0x28>)
  401e00:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  401e02:	887a      	ldrh	r2, [r7, #2]
  401e04:	687b      	ldr	r3, [r7, #4]
  401e06:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  401e08:	687b      	ldr	r3, [r7, #4]
  401e0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  401e0c:	4618      	mov	r0, r3
  401e0e:	3708      	adds	r7, #8
  401e10:	46bd      	mov	sp, r7
  401e12:	bd80      	pop	{r7, pc}
  401e14:	00401d45 	.word	0x00401d45

00401e18 <afec_channel_set_analog_offset>:
{
  401e18:	b580      	push	{r7, lr}
  401e1a:	b082      	sub	sp, #8
  401e1c:	af00      	add	r7, sp, #0
  401e1e:	6078      	str	r0, [r7, #4]
  401e20:	460b      	mov	r3, r1
  401e22:	807b      	strh	r3, [r7, #2]
  401e24:	4613      	mov	r3, r2
  401e26:	803b      	strh	r3, [r7, #0]
	afec_ch_sanity_check(afec, afec_ch);
  401e28:	887b      	ldrh	r3, [r7, #2]
  401e2a:	4619      	mov	r1, r3
  401e2c:	6878      	ldr	r0, [r7, #4]
  401e2e:	4b07      	ldr	r3, [pc, #28]	; (401e4c <afec_channel_set_analog_offset+0x34>)
  401e30:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  401e32:	887a      	ldrh	r2, [r7, #2]
  401e34:	687b      	ldr	r3, [r7, #4]
  401e36:	665a      	str	r2, [r3, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  401e38:	883b      	ldrh	r3, [r7, #0]
  401e3a:	f3c3 020b 	ubfx	r2, r3, #0, #12
  401e3e:	687b      	ldr	r3, [r7, #4]
  401e40:	66da      	str	r2, [r3, #108]	; 0x6c
}
  401e42:	bf00      	nop
  401e44:	3708      	adds	r7, #8
  401e46:	46bd      	mov	sp, r7
  401e48:	bd80      	pop	{r7, pc}
  401e4a:	bf00      	nop
  401e4c:	00401d45 	.word	0x00401d45

00401e50 <osc_get_rate>:
{
  401e50:	b480      	push	{r7}
  401e52:	b083      	sub	sp, #12
  401e54:	af00      	add	r7, sp, #0
  401e56:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401e58:	687b      	ldr	r3, [r7, #4]
  401e5a:	2b07      	cmp	r3, #7
  401e5c:	d825      	bhi.n	401eaa <osc_get_rate+0x5a>
  401e5e:	a201      	add	r2, pc, #4	; (adr r2, 401e64 <osc_get_rate+0x14>)
  401e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401e64:	00401e85 	.word	0x00401e85
  401e68:	00401e8b 	.word	0x00401e8b
  401e6c:	00401e91 	.word	0x00401e91
  401e70:	00401e97 	.word	0x00401e97
  401e74:	00401e9b 	.word	0x00401e9b
  401e78:	00401e9f 	.word	0x00401e9f
  401e7c:	00401ea3 	.word	0x00401ea3
  401e80:	00401ea7 	.word	0x00401ea7
		return OSC_SLCK_32K_RC_HZ;
  401e84:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401e88:	e010      	b.n	401eac <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401e8e:	e00d      	b.n	401eac <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401e90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401e94:	e00a      	b.n	401eac <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401e96:	4b08      	ldr	r3, [pc, #32]	; (401eb8 <osc_get_rate+0x68>)
  401e98:	e008      	b.n	401eac <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401e9a:	4b08      	ldr	r3, [pc, #32]	; (401ebc <osc_get_rate+0x6c>)
  401e9c:	e006      	b.n	401eac <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401e9e:	4b08      	ldr	r3, [pc, #32]	; (401ec0 <osc_get_rate+0x70>)
  401ea0:	e004      	b.n	401eac <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401ea2:	4b07      	ldr	r3, [pc, #28]	; (401ec0 <osc_get_rate+0x70>)
  401ea4:	e002      	b.n	401eac <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401ea6:	4b06      	ldr	r3, [pc, #24]	; (401ec0 <osc_get_rate+0x70>)
  401ea8:	e000      	b.n	401eac <osc_get_rate+0x5c>
	return 0;
  401eaa:	2300      	movs	r3, #0
}
  401eac:	4618      	mov	r0, r3
  401eae:	370c      	adds	r7, #12
  401eb0:	46bd      	mov	sp, r7
  401eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eb6:	4770      	bx	lr
  401eb8:	003d0900 	.word	0x003d0900
  401ebc:	007a1200 	.word	0x007a1200
  401ec0:	00b71b00 	.word	0x00b71b00

00401ec4 <sysclk_get_main_hz>:
{
  401ec4:	b580      	push	{r7, lr}
  401ec6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401ec8:	2006      	movs	r0, #6
  401eca:	4b05      	ldr	r3, [pc, #20]	; (401ee0 <sysclk_get_main_hz+0x1c>)
  401ecc:	4798      	blx	r3
  401ece:	4602      	mov	r2, r0
  401ed0:	4613      	mov	r3, r2
  401ed2:	009b      	lsls	r3, r3, #2
  401ed4:	4413      	add	r3, r2
  401ed6:	009a      	lsls	r2, r3, #2
  401ed8:	4413      	add	r3, r2
}
  401eda:	4618      	mov	r0, r3
  401edc:	bd80      	pop	{r7, pc}
  401ede:	bf00      	nop
  401ee0:	00401e51 	.word	0x00401e51

00401ee4 <sysclk_get_cpu_hz>:
{
  401ee4:	b580      	push	{r7, lr}
  401ee6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401ee8:	4b02      	ldr	r3, [pc, #8]	; (401ef4 <sysclk_get_cpu_hz+0x10>)
  401eea:	4798      	blx	r3
  401eec:	4603      	mov	r3, r0
}
  401eee:	4618      	mov	r0, r3
  401ef0:	bd80      	pop	{r7, pc}
  401ef2:	bf00      	nop
  401ef4:	00401ec5 	.word	0x00401ec5

00401ef8 <sysclk_enable_peripheral_clock>:
{
  401ef8:	b580      	push	{r7, lr}
  401efa:	b082      	sub	sp, #8
  401efc:	af00      	add	r7, sp, #0
  401efe:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401f00:	6878      	ldr	r0, [r7, #4]
  401f02:	4b03      	ldr	r3, [pc, #12]	; (401f10 <sysclk_enable_peripheral_clock+0x18>)
  401f04:	4798      	blx	r3
}
  401f06:	bf00      	nop
  401f08:	3708      	adds	r7, #8
  401f0a:	46bd      	mov	sp, r7
  401f0c:	bd80      	pop	{r7, pc}
  401f0e:	bf00      	nop
  401f10:	00401969 	.word	0x00401969

00401f14 <ioport_init>:
{
  401f14:	b580      	push	{r7, lr}
  401f16:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401f18:	200a      	movs	r0, #10
  401f1a:	4b08      	ldr	r3, [pc, #32]	; (401f3c <ioport_init+0x28>)
  401f1c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401f1e:	200b      	movs	r0, #11
  401f20:	4b06      	ldr	r3, [pc, #24]	; (401f3c <ioport_init+0x28>)
  401f22:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401f24:	200c      	movs	r0, #12
  401f26:	4b05      	ldr	r3, [pc, #20]	; (401f3c <ioport_init+0x28>)
  401f28:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401f2a:	2010      	movs	r0, #16
  401f2c:	4b03      	ldr	r3, [pc, #12]	; (401f3c <ioport_init+0x28>)
  401f2e:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401f30:	2011      	movs	r0, #17
  401f32:	4b02      	ldr	r3, [pc, #8]	; (401f3c <ioport_init+0x28>)
  401f34:	4798      	blx	r3
}
  401f36:	bf00      	nop
  401f38:	bd80      	pop	{r7, pc}
  401f3a:	bf00      	nop
  401f3c:	00401ef9 	.word	0x00401ef9

00401f40 <TC0_Handler>:

//PPBUF_DECLARE(buffer,buffer_siz);
/************************************************************************/
/* funcoes    ADC                                                       */
/*************************************************************************/
void TC0_Handler(void){
  401f40:	b580      	push	{r7, lr}
  401f42:	b082      	sub	sp, #8
  401f44:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  401f46:	2100      	movs	r1, #0
  401f48:	4804      	ldr	r0, [pc, #16]	; (401f5c <TC0_Handler+0x1c>)
  401f4a:	4b05      	ldr	r3, [pc, #20]	; (401f60 <TC0_Handler+0x20>)
  401f4c:	4798      	blx	r3
  401f4e:	4603      	mov	r3, r0
  401f50:	607b      	str	r3, [r7, #4]
	//printf("kakaka \n");

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401f52:	687b      	ldr	r3, [r7, #4]

}
  401f54:	bf00      	nop
  401f56:	3708      	adds	r7, #8
  401f58:	46bd      	mov	sp, r7
  401f5a:	bd80      	pop	{r7, pc}
  401f5c:	4000c000 	.word	0x4000c000
  401f60:	00400ae5 	.word	0x00400ae5

00401f64 <AFEC_Temp_callback>:
/**
 * \brief AFEC interrupt callback function.
 */


static void AFEC_Temp_callback(void){
  401f64:	b580      	push	{r7, lr}
  401f66:	b082      	sub	sp, #8
  401f68:	af00      	add	r7, sp, #0


	uint32_t status;
	uint32_t data = 0;
  401f6a:	2300      	movs	r3, #0
  401f6c:	607b      	str	r3, [r7, #4]
	
	/*gets data from afec*/
	data = afec_channel_get_value(AFEC0, canal_generico_pino);
  401f6e:	2100      	movs	r1, #0
  401f70:	4808      	ldr	r0, [pc, #32]	; (401f94 <AFEC_Temp_callback+0x30>)
  401f72:	4b09      	ldr	r3, [pc, #36]	; (401f98 <AFEC_Temp_callback+0x34>)
  401f74:	4798      	blx	r3
  401f76:	6078      	str	r0, [r7, #4]
		
	/* gets the data on the pong buffer */
	//ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));	
	
	/*writes on dacc*/
	status = dacc_get_interrupt_status(DACC_BASE);
  401f78:	4808      	ldr	r0, [pc, #32]	; (401f9c <AFEC_Temp_callback+0x38>)
  401f7a:	4b09      	ldr	r3, [pc, #36]	; (401fa0 <AFEC_Temp_callback+0x3c>)
  401f7c:	4798      	blx	r3
  401f7e:	6038      	str	r0, [r7, #0]
	dacc_write_conversion_data(DACC_BASE, data, DACC_CHANNEL);
  401f80:	2200      	movs	r2, #0
  401f82:	6879      	ldr	r1, [r7, #4]
  401f84:	4805      	ldr	r0, [pc, #20]	; (401f9c <AFEC_Temp_callback+0x38>)
  401f86:	4b07      	ldr	r3, [pc, #28]	; (401fa4 <AFEC_Temp_callback+0x40>)
  401f88:	4798      	blx	r3
}
  401f8a:	bf00      	nop
  401f8c:	3708      	adds	r7, #8
  401f8e:	46bd      	mov	sp, r7
  401f90:	bd80      	pop	{r7, pc}
  401f92:	bf00      	nop
  401f94:	4003c000 	.word	0x4003c000
  401f98:	00401ded 	.word	0x00401ded
  401f9c:	40040000 	.word	0x40040000
  401fa0:	004009d3 	.word	0x004009d3
  401fa4:	004009eb 	.word	0x004009eb

00401fa8 <config_ADC_TEMP>:



static void config_ADC_TEMP(void){
  401fa8:	b590      	push	{r4, r7, lr}
  401faa:	b08b      	sub	sp, #44	; 0x2c
  401fac:	af00      	add	r7, sp, #0
/************************************* 
   * Ativa e configura AFEC
   *************************************/  
  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  401fae:	4821      	ldr	r0, [pc, #132]	; (402034 <config_ADC_TEMP+0x8c>)
  401fb0:	4b21      	ldr	r3, [pc, #132]	; (402038 <config_ADC_TEMP+0x90>)
  401fb2:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  401fb4:	f107 0310 	add.w	r3, r7, #16
  401fb8:	4618      	mov	r0, r3
  401fba:	4b20      	ldr	r3, [pc, #128]	; (40203c <config_ADC_TEMP+0x94>)
  401fbc:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  401fbe:	f107 0310 	add.w	r3, r7, #16
  401fc2:	4619      	mov	r1, r3
  401fc4:	481b      	ldr	r0, [pc, #108]	; (402034 <config_ADC_TEMP+0x8c>)
  401fc6:	4b1e      	ldr	r3, [pc, #120]	; (402040 <config_ADC_TEMP+0x98>)
  401fc8:	4798      	blx	r3
  
	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_TIO_CH_0);
  401fca:	2103      	movs	r1, #3
  401fcc:	4819      	ldr	r0, [pc, #100]	; (402034 <config_ADC_TEMP+0x8c>)
  401fce:	4b1d      	ldr	r3, [pc, #116]	; (402044 <config_ADC_TEMP+0x9c>)
  401fd0:	4798      	blx	r3
		
	AFEC0->AFEC_MR |= 3;
  401fd2:	4a18      	ldr	r2, [pc, #96]	; (402034 <config_ADC_TEMP+0x8c>)
  401fd4:	4b17      	ldr	r3, [pc, #92]	; (402034 <config_ADC_TEMP+0x8c>)
  401fd6:	685b      	ldr	r3, [r3, #4]
  401fd8:	f043 0303 	orr.w	r3, r3, #3
  401fdc:	6053      	str	r3, [r2, #4]
  
	/* configura call back */
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_Temp_callback, 1); 
  401fde:	2301      	movs	r3, #1
  401fe0:	4a19      	ldr	r2, [pc, #100]	; (402048 <config_ADC_TEMP+0xa0>)
  401fe2:	2100      	movs	r1, #0
  401fe4:	4813      	ldr	r0, [pc, #76]	; (402034 <config_ADC_TEMP+0x8c>)
  401fe6:	4c19      	ldr	r4, [pc, #100]	; (40204c <config_ADC_TEMP+0xa4>)
  401fe8:	47a0      	blx	r4
   
	/*** Configuracao especfica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  401fea:	f107 030c 	add.w	r3, r7, #12
  401fee:	4618      	mov	r0, r3
  401ff0:	4b17      	ldr	r3, [pc, #92]	; (402050 <config_ADC_TEMP+0xa8>)
  401ff2:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  401ff4:	2300      	movs	r3, #0
  401ff6:	737b      	strb	r3, [r7, #13]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  401ff8:	f107 030c 	add.w	r3, r7, #12
  401ffc:	461a      	mov	r2, r3
  401ffe:	2100      	movs	r1, #0
  402000:	480c      	ldr	r0, [pc, #48]	; (402034 <config_ADC_TEMP+0x8c>)
  402002:	4b14      	ldr	r3, [pc, #80]	; (402054 <config_ADC_TEMP+0xac>)
  402004:	4798      	blx	r3
	/*
	* Calibracao:
	* Because the internal ADC offset is 0x200, it should cancel it and shift
	 down to 0.
	 */
	afec_channel_set_analog_offset(AFEC0, canal_generico_pino, 0);
  402006:	2200      	movs	r2, #0
  402008:	2100      	movs	r1, #0
  40200a:	480a      	ldr	r0, [pc, #40]	; (402034 <config_ADC_TEMP+0x8c>)
  40200c:	4b12      	ldr	r3, [pc, #72]	; (402058 <config_ADC_TEMP+0xb0>)
  40200e:	4798      	blx	r3

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  402010:	1d3b      	adds	r3, r7, #4
  402012:	4618      	mov	r0, r3
  402014:	4b11      	ldr	r3, [pc, #68]	; (40205c <config_ADC_TEMP+0xb4>)
  402016:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  402018:	1d3b      	adds	r3, r7, #4
  40201a:	4619      	mov	r1, r3
  40201c:	4805      	ldr	r0, [pc, #20]	; (402034 <config_ADC_TEMP+0x8c>)
  40201e:	4b10      	ldr	r3, [pc, #64]	; (402060 <config_ADC_TEMP+0xb8>)
  402020:	4798      	blx	r3
	//pio_pull_down(PIOA, (1u) << 21, 1);

	/* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, canal_generico_pino);
  402022:	2100      	movs	r1, #0
  402024:	4803      	ldr	r0, [pc, #12]	; (402034 <config_ADC_TEMP+0x8c>)
  402026:	4b0f      	ldr	r3, [pc, #60]	; (402064 <config_ADC_TEMP+0xbc>)
  402028:	4798      	blx	r3
}
  40202a:	bf00      	nop
  40202c:	372c      	adds	r7, #44	; 0x2c
  40202e:	46bd      	mov	sp, r7
  402030:	bd90      	pop	{r4, r7, pc}
  402032:	bf00      	nop
  402034:	4003c000 	.word	0x4003c000
  402038:	00400989 	.word	0x00400989
  40203c:	00400619 	.word	0x00400619
  402040:	004006c9 	.word	0x004006c9
  402044:	00401d5d 	.word	0x00401d5d
  402048:	00401f65 	.word	0x00401f65
  40204c:	00400761 	.word	0x00400761
  402050:	00400679 	.word	0x00400679
  402054:	0040053d 	.word	0x0040053d
  402058:	00401e19 	.word	0x00401e19
  40205c:	00400699 	.word	0x00400699
  402060:	004005d1 	.word	0x004005d1
  402064:	00401da1 	.word	0x00401da1

00402068 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  402068:	b590      	push	{r4, r7, lr}
  40206a:	b08b      	sub	sp, #44	; 0x2c
  40206c:	af02      	add	r7, sp, #8
  40206e:	60f8      	str	r0, [r7, #12]
  402070:	60b9      	str	r1, [r7, #8]
  402072:	607a      	str	r2, [r7, #4]
  402074:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402076:	4b20      	ldr	r3, [pc, #128]	; (4020f8 <TC_init+0x90>)
  402078:	4798      	blx	r3
  40207a:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  40207c:	2301      	movs	r3, #1
  40207e:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  402080:	68bb      	ldr	r3, [r7, #8]
  402082:	4618      	mov	r0, r3
  402084:	4b1d      	ldr	r3, [pc, #116]	; (4020fc <TC_init+0x94>)
  402086:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402088:	6838      	ldr	r0, [r7, #0]
  40208a:	f107 0110 	add.w	r1, r7, #16
  40208e:	f107 0214 	add.w	r2, r7, #20
  402092:	69fb      	ldr	r3, [r7, #28]
  402094:	9300      	str	r3, [sp, #0]
  402096:	460b      	mov	r3, r1
  402098:	69f9      	ldr	r1, [r7, #28]
  40209a:	4c19      	ldr	r4, [pc, #100]	; (402100 <TC_init+0x98>)
  40209c:	47a0      	blx	r4
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  40209e:	2301      	movs	r3, #1
  4020a0:	613b      	str	r3, [r7, #16]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  4020a2:	6879      	ldr	r1, [r7, #4]
  4020a4:	693b      	ldr	r3, [r7, #16]
  4020a6:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  4020aa:	461a      	mov	r2, r3
  4020ac:	68f8      	ldr	r0, [r7, #12]
  4020ae:	4b15      	ldr	r3, [pc, #84]	; (402104 <TC_init+0x9c>)
  4020b0:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  4020b2:	6879      	ldr	r1, [r7, #4]
  4020b4:	697b      	ldr	r3, [r7, #20]
  4020b6:	69fa      	ldr	r2, [r7, #28]
  4020b8:	fbb2 f2f3 	udiv	r2, r2, r3
  4020bc:	683b      	ldr	r3, [r7, #0]
  4020be:	fbb2 f3f3 	udiv	r3, r2, r3
  4020c2:	08db      	lsrs	r3, r3, #3
  4020c4:	461a      	mov	r2, r3
  4020c6:	68f8      	ldr	r0, [r7, #12]
  4020c8:	4b0f      	ldr	r3, [pc, #60]	; (402108 <TC_init+0xa0>)
  4020ca:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  4020cc:	6879      	ldr	r1, [r7, #4]
  4020ce:	697b      	ldr	r3, [r7, #20]
  4020d0:	69fa      	ldr	r2, [r7, #28]
  4020d2:	fbb2 f2f3 	udiv	r2, r2, r3
  4020d6:	683b      	ldr	r3, [r7, #0]
  4020d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4020dc:	091b      	lsrs	r3, r3, #4
  4020de:	461a      	mov	r2, r3
  4020e0:	68f8      	ldr	r0, [r7, #12]
  4020e2:	4b0a      	ldr	r3, [pc, #40]	; (40210c <TC_init+0xa4>)
  4020e4:	4798      	blx	r3
	/* Interrupo no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4020e6:	687b      	ldr	r3, [r7, #4]
  4020e8:	4619      	mov	r1, r3
  4020ea:	68f8      	ldr	r0, [r7, #12]
  4020ec:	4b08      	ldr	r3, [pc, #32]	; (402110 <TC_init+0xa8>)
  4020ee:	4798      	blx	r3
}
  4020f0:	bf00      	nop
  4020f2:	3724      	adds	r7, #36	; 0x24
  4020f4:	46bd      	mov	sp, r7
  4020f6:	bd90      	pop	{r4, r7, pc}
  4020f8:	00401ee5 	.word	0x00401ee5
  4020fc:	00401969 	.word	0x00401969
  402100:	00400b09 	.word	0x00400b09
  402104:	00400a3d 	.word	0x00400a3d
  402108:	00400abf 	.word	0x00400abf
  40210c:	00400a99 	.word	0x00400a99
  402110:	00400a77 	.word	0x00400a77

00402114 <SysTick_Handler>:
	-0x79b, -0x76f, -0x73c, -0x702, -0x6c0, -0x678, -0x629, -0x5d4, -0x579, -0x519,
	-0x4b3, -0x449, -0x3da, -0x367, -0x2f1, -0x278, -0x1fd, -0x17f, -0x100, -0x080
};


void SysTick_Handler() {
  402114:	b480      	push	{r7}
  402116:	af00      	add	r7, sp, #0
	g_systimer++;
  402118:	4b04      	ldr	r3, [pc, #16]	; (40212c <SysTick_Handler+0x18>)
  40211a:	681b      	ldr	r3, [r3, #0]
  40211c:	3301      	adds	r3, #1
  40211e:	4a03      	ldr	r2, [pc, #12]	; (40212c <SysTick_Handler+0x18>)
  402120:	6013      	str	r3, [r2, #0]
		*/

		//dacc_write_conversion_data(DACC_BASE, dac_val, DACC_CHANNEL);
		
	
}
  402122:	bf00      	nop
  402124:	46bd      	mov	sp, r7
  402126:	f85d 7b04 	ldr.w	r7, [sp], #4
  40212a:	4770      	bx	lr
  40212c:	204004c0 	.word	0x204004c0

00402130 <main>:
		usart_put_string(USART1, buffer);
}


int main (void)
{
  402130:	b590      	push	{r4, r7, lr}
  402132:	b083      	sub	sp, #12
  402134:	af02      	add	r7, sp, #8
	board_init();
  402136:	4b18      	ldr	r3, [pc, #96]	; (402198 <main+0x68>)
  402138:	4798      	blx	r3
	sysclk_init();
  40213a:	4b18      	ldr	r3, [pc, #96]	; (40219c <main+0x6c>)
  40213c:	4798      	blx	r3
	ioport_init();
  40213e:	4b18      	ldr	r3, [pc, #96]	; (4021a0 <main+0x70>)
  402140:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402142:	4b18      	ldr	r3, [pc, #96]	; (4021a4 <main+0x74>)
  402144:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402148:	605a      	str	r2, [r3, #4]
	//pinALast = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);
	//Encoder_init();
	//BUT_init();

	
	g_systimer = 0;
  40214a:	4b17      	ldr	r3, [pc, #92]	; (4021a8 <main+0x78>)
  40214c:	2200      	movs	r2, #0
  40214e:	601a      	str	r2, [r3, #0]
	//encoderPosCount = 0;
	//flag_encoder = 0;
	//flag_but = 1;
	//
	pmc_enable_periph_clk(ID_PIOA);
  402150:	200a      	movs	r0, #10
  402152:	4b16      	ldr	r3, [pc, #88]	; (4021ac <main+0x7c>)
  402154:	4798      	blx	r3
	pio_set_output(PIOA, 1, 0, 0, 0);
  402156:	2300      	movs	r3, #0
  402158:	9300      	str	r3, [sp, #0]
  40215a:	2300      	movs	r3, #0
  40215c:	2200      	movs	r2, #0
  40215e:	2101      	movs	r1, #1
  402160:	4813      	ldr	r0, [pc, #76]	; (4021b0 <main+0x80>)
  402162:	4c14      	ldr	r4, [pc, #80]	; (4021b4 <main+0x84>)
  402164:	47a0      	blx	r4
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  402166:	2201      	movs	r2, #1
  402168:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40216c:	4810      	ldr	r0, [pc, #64]	; (4021b0 <main+0x80>)
  40216e:	4b12      	ldr	r3, [pc, #72]	; (4021b8 <main+0x88>)
  402170:	4798      	blx	r3
	/* inicializa e configura adc */
	
	

	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);
  402172:	201e      	movs	r0, #30
  402174:	4b11      	ldr	r3, [pc, #68]	; (4021bc <main+0x8c>)
  402176:	4798      	blx	r3

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  402178:	4811      	ldr	r0, [pc, #68]	; (4021c0 <main+0x90>)
  40217a:	4b12      	ldr	r3, [pc, #72]	; (4021c4 <main+0x94>)
  40217c:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  40217e:	2100      	movs	r1, #0
  402180:	480f      	ldr	r0, [pc, #60]	; (4021c0 <main+0x90>)
  402182:	4b11      	ldr	r3, [pc, #68]	; (4021c8 <main+0x98>)
  402184:	4798      	blx	r3

	//dacc_write_conversion_data(DACC_BASE, 1024,DACC_CHANNEL);
	
	config_ADC_TEMP();		
  402186:	4b11      	ldr	r3, [pc, #68]	; (4021cc <main+0x9c>)
  402188:	4798      	blx	r3
	/* Output example information. */
	//puts(STRING_HEADER);
		
	TC_init(TC0, ID_TC0, 0, 100000);
  40218a:	4b11      	ldr	r3, [pc, #68]	; (4021d0 <main+0xa0>)
  40218c:	2200      	movs	r2, #0
  40218e:	2117      	movs	r1, #23
  402190:	4810      	ldr	r0, [pc, #64]	; (4021d4 <main+0xa4>)
  402192:	4c11      	ldr	r4, [pc, #68]	; (4021d8 <main+0xa8>)
  402194:	47a0      	blx	r4
		
		

	// final ADC

	while(1) {
  402196:	e7fe      	b.n	402196 <main+0x66>
  402198:	004012e5 	.word	0x004012e5
  40219c:	00400eb1 	.word	0x00400eb1
  4021a0:	00401f15 	.word	0x00401f15
  4021a4:	400e1850 	.word	0x400e1850
  4021a8:	204004c0 	.word	0x204004c0
  4021ac:	00401969 	.word	0x00401969
  4021b0:	400e0e00 	.word	0x400e0e00
  4021b4:	004014c9 	.word	0x004014c9
  4021b8:	004013b9 	.word	0x004013b9
  4021bc:	00401ef9 	.word	0x00401ef9
  4021c0:	40040000 	.word	0x40040000
  4021c4:	004009b9 	.word	0x004009b9
  4021c8:	00400a11 	.word	0x00400a11
  4021cc:	00401fa9 	.word	0x00401fa9
  4021d0:	000186a0 	.word	0x000186a0
  4021d4:	4000c000 	.word	0x4000c000
  4021d8:	00402069 	.word	0x00402069

004021dc <__libc_init_array>:
  4021dc:	b570      	push	{r4, r5, r6, lr}
  4021de:	4e0f      	ldr	r6, [pc, #60]	; (40221c <__libc_init_array+0x40>)
  4021e0:	4d0f      	ldr	r5, [pc, #60]	; (402220 <__libc_init_array+0x44>)
  4021e2:	1b76      	subs	r6, r6, r5
  4021e4:	10b6      	asrs	r6, r6, #2
  4021e6:	bf18      	it	ne
  4021e8:	2400      	movne	r4, #0
  4021ea:	d005      	beq.n	4021f8 <__libc_init_array+0x1c>
  4021ec:	3401      	adds	r4, #1
  4021ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4021f2:	4798      	blx	r3
  4021f4:	42a6      	cmp	r6, r4
  4021f6:	d1f9      	bne.n	4021ec <__libc_init_array+0x10>
  4021f8:	4e0a      	ldr	r6, [pc, #40]	; (402224 <__libc_init_array+0x48>)
  4021fa:	4d0b      	ldr	r5, [pc, #44]	; (402228 <__libc_init_array+0x4c>)
  4021fc:	1b76      	subs	r6, r6, r5
  4021fe:	f000 f8a7 	bl	402350 <_init>
  402202:	10b6      	asrs	r6, r6, #2
  402204:	bf18      	it	ne
  402206:	2400      	movne	r4, #0
  402208:	d006      	beq.n	402218 <__libc_init_array+0x3c>
  40220a:	3401      	adds	r4, #1
  40220c:	f855 3b04 	ldr.w	r3, [r5], #4
  402210:	4798      	blx	r3
  402212:	42a6      	cmp	r6, r4
  402214:	d1f9      	bne.n	40220a <__libc_init_array+0x2e>
  402216:	bd70      	pop	{r4, r5, r6, pc}
  402218:	bd70      	pop	{r4, r5, r6, pc}
  40221a:	bf00      	nop
  40221c:	0040235c 	.word	0x0040235c
  402220:	0040235c 	.word	0x0040235c
  402224:	00402364 	.word	0x00402364
  402228:	0040235c 	.word	0x0040235c

0040222c <register_fini>:
  40222c:	4b02      	ldr	r3, [pc, #8]	; (402238 <register_fini+0xc>)
  40222e:	b113      	cbz	r3, 402236 <register_fini+0xa>
  402230:	4802      	ldr	r0, [pc, #8]	; (40223c <register_fini+0x10>)
  402232:	f000 b805 	b.w	402240 <atexit>
  402236:	4770      	bx	lr
  402238:	00000000 	.word	0x00000000
  40223c:	0040224d 	.word	0x0040224d

00402240 <atexit>:
  402240:	2300      	movs	r3, #0
  402242:	4601      	mov	r1, r0
  402244:	461a      	mov	r2, r3
  402246:	4618      	mov	r0, r3
  402248:	f000 b81e 	b.w	402288 <__register_exitproc>

0040224c <__libc_fini_array>:
  40224c:	b538      	push	{r3, r4, r5, lr}
  40224e:	4c0a      	ldr	r4, [pc, #40]	; (402278 <__libc_fini_array+0x2c>)
  402250:	4d0a      	ldr	r5, [pc, #40]	; (40227c <__libc_fini_array+0x30>)
  402252:	1b64      	subs	r4, r4, r5
  402254:	10a4      	asrs	r4, r4, #2
  402256:	d00a      	beq.n	40226e <__libc_fini_array+0x22>
  402258:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40225c:	3b01      	subs	r3, #1
  40225e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402262:	3c01      	subs	r4, #1
  402264:	f855 3904 	ldr.w	r3, [r5], #-4
  402268:	4798      	blx	r3
  40226a:	2c00      	cmp	r4, #0
  40226c:	d1f9      	bne.n	402262 <__libc_fini_array+0x16>
  40226e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402272:	f000 b877 	b.w	402364 <_fini>
  402276:	bf00      	nop
  402278:	00402374 	.word	0x00402374
  40227c:	00402370 	.word	0x00402370

00402280 <__retarget_lock_acquire_recursive>:
  402280:	4770      	bx	lr
  402282:	bf00      	nop

00402284 <__retarget_lock_release_recursive>:
  402284:	4770      	bx	lr
  402286:	bf00      	nop

00402288 <__register_exitproc>:
  402288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40228c:	4d2c      	ldr	r5, [pc, #176]	; (402340 <__register_exitproc+0xb8>)
  40228e:	4606      	mov	r6, r0
  402290:	6828      	ldr	r0, [r5, #0]
  402292:	4698      	mov	r8, r3
  402294:	460f      	mov	r7, r1
  402296:	4691      	mov	r9, r2
  402298:	f7ff fff2 	bl	402280 <__retarget_lock_acquire_recursive>
  40229c:	4b29      	ldr	r3, [pc, #164]	; (402344 <__register_exitproc+0xbc>)
  40229e:	681c      	ldr	r4, [r3, #0]
  4022a0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4022a4:	2b00      	cmp	r3, #0
  4022a6:	d03e      	beq.n	402326 <__register_exitproc+0x9e>
  4022a8:	685a      	ldr	r2, [r3, #4]
  4022aa:	2a1f      	cmp	r2, #31
  4022ac:	dc1c      	bgt.n	4022e8 <__register_exitproc+0x60>
  4022ae:	f102 0e01 	add.w	lr, r2, #1
  4022b2:	b176      	cbz	r6, 4022d2 <__register_exitproc+0x4a>
  4022b4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4022b8:	2401      	movs	r4, #1
  4022ba:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4022be:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4022c2:	4094      	lsls	r4, r2
  4022c4:	4320      	orrs	r0, r4
  4022c6:	2e02      	cmp	r6, #2
  4022c8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4022cc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4022d0:	d023      	beq.n	40231a <__register_exitproc+0x92>
  4022d2:	3202      	adds	r2, #2
  4022d4:	f8c3 e004 	str.w	lr, [r3, #4]
  4022d8:	6828      	ldr	r0, [r5, #0]
  4022da:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4022de:	f7ff ffd1 	bl	402284 <__retarget_lock_release_recursive>
  4022e2:	2000      	movs	r0, #0
  4022e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4022e8:	4b17      	ldr	r3, [pc, #92]	; (402348 <__register_exitproc+0xc0>)
  4022ea:	b30b      	cbz	r3, 402330 <__register_exitproc+0xa8>
  4022ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4022f0:	f3af 8000 	nop.w
  4022f4:	4603      	mov	r3, r0
  4022f6:	b1d8      	cbz	r0, 402330 <__register_exitproc+0xa8>
  4022f8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4022fc:	6002      	str	r2, [r0, #0]
  4022fe:	2100      	movs	r1, #0
  402300:	6041      	str	r1, [r0, #4]
  402302:	460a      	mov	r2, r1
  402304:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402308:	f04f 0e01 	mov.w	lr, #1
  40230c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402310:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402314:	2e00      	cmp	r6, #0
  402316:	d0dc      	beq.n	4022d2 <__register_exitproc+0x4a>
  402318:	e7cc      	b.n	4022b4 <__register_exitproc+0x2c>
  40231a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40231e:	430c      	orrs	r4, r1
  402320:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402324:	e7d5      	b.n	4022d2 <__register_exitproc+0x4a>
  402326:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40232a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40232e:	e7bb      	b.n	4022a8 <__register_exitproc+0x20>
  402330:	6828      	ldr	r0, [r5, #0]
  402332:	f7ff ffa7 	bl	402284 <__retarget_lock_release_recursive>
  402336:	f04f 30ff 	mov.w	r0, #4294967295
  40233a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40233e:	bf00      	nop
  402340:	20400430 	.word	0x20400430
  402344:	0040234c 	.word	0x0040234c
  402348:	00000000 	.word	0x00000000

0040234c <_global_impure_ptr>:
  40234c:	20400008                                ..@ 

00402350 <_init>:
  402350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402352:	bf00      	nop
  402354:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402356:	bc08      	pop	{r3}
  402358:	469e      	mov	lr, r3
  40235a:	4770      	bx	lr

0040235c <__init_array_start>:
  40235c:	0040222d 	.word	0x0040222d

00402360 <__frame_dummy_init_array_entry>:
  402360:	00400165                                e.@.

00402364 <_fini>:
  402364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402366:	bf00      	nop
  402368:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40236a:	bc08      	pop	{r3}
  40236c:	469e      	mov	lr, r3
  40236e:	4770      	bx	lr

00402370 <__fini_array_start>:
  402370:	00400141 	.word	0x00400141
