ISim log file
Running: G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\Unioperand_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/Unioperand_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
