// Seed: 892996641
module module_0 (
    output supply1 id_0,
    input tri id_1
    , id_12,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri id_9
    , id_13,
    input wand module_0
);
  assign id_12 = 1 - id_7;
  assign id_2  = id_7;
  wire id_14, id_15, id_16;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output uwire id_2,
    output wand  id_3,
    output tri0  id_4,
    output logic id_5,
    output wand  id_6,
    input  logic id_7,
    input  wor   id_8
);
  initial id_5 <= id_7;
  module_0(
      id_3, id_1, id_4, id_8, id_8, id_8, id_6, id_1, id_0, id_2, id_8
  );
endmodule
