Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:54:57 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_16bit_1368'

1. Summary
----------

SUCCESS in the upgrade of ROM_16bit_1368 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:54:44 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'adder_32bit'

1. Summary
----------

SUCCESS in the upgrade of adder_32bit (xilinx.com:ip:c_addsub:12.0) from (Rev. 12) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:57 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mult_16_8_24'

1. Summary
----------

SUCCESS in the upgrade of mult_16_8_24 (xilinx.com:ip:mult_gen:12.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:38 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mult_8_8_16'

1. Summary
----------

SUCCESS in the upgrade of mult_8_8_16 (xilinx.com:ip:mult_gen:12.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:38 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'VROM'

1. Summary
----------

SUCCESS in the upgrade of VROM (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:37 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'UROM'

1. Summary
----------

SUCCESS in the upgrade of UROM (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:36 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_9bit_260'

1. Summary
----------

SUCCESS in the upgrade of ROM_9bit_260 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:35 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_8bit_260'

1. Summary
----------

SUCCESS in the upgrade of ROM_8bit_260 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:16 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'subtracter_16bit'

1. Summary
----------

SUCCESS in the upgrade of subtracter_16bit (xilinx.com:ip:c_addsub:12.0) from (Rev. 12) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:15 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'multi_16bit_p1'

1. Summary
----------

SUCCESS in the upgrade of multi_16bit_p1 (xilinx.com:ip:mult_gen:12.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:13 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'multi_16bit'

1. Summary
----------

SUCCESS in the upgrade of multi_16bit (xilinx.com:ip:mult_gen:12.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:12 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'multi_0point2'

1. Summary
----------

SUCCESS in the upgrade of multi_0point2 (xilinx.com:ip:mult_gen:12.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:11 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'exp'

1. Summary
----------

SUCCESS in the upgrade of exp (xilinx.com:ip:cordic:6.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:10 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'adder_16bit'

1. Summary
----------

SUCCESS in the upgrade of adder_16bit (xilinx.com:ip:c_addsub:12.0) from (Rev. 12) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:09 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_32bit_11952'

1. Summary
----------

SUCCESS in the upgrade of ROM_32bit_11952 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:08 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_81bit_32'

1. Summary
----------

SUCCESS in the upgrade of RAM_81bit_32 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:07 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_15bit_32'

1. Summary
----------

SUCCESS in the upgrade of RAM_15bit_32 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:52:06 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_14bit_32'

1. Summary
----------

SUCCESS in the upgrade of RAM_14bit_32 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:51:39 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_16bit_1225'

1. Summary
----------

SUCCESS in the upgrade of RAM_16bit_1225 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:51:26 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_16bit_16'

1. Summary
----------

SUCCESS in the upgrade of RAM_16bit_16 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:50:54 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MMCM'

1. Summary
----------

SUCCESS in the upgrade of MMCM (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:50:53 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MIG'

1. Summary
----------

SUCCESS in the upgrade of MIG (xilinx.com:ip:mig_7series:4.2) to (Rev. 1)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:50:32 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'FIFO'

1. Summary
----------

SUCCESS in the upgrade of FIFO (xilinx.com:ip:fifo_generator:13.2) from (Rev. 3) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:50:30 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'AHB_to_AXI'

1. Summary
----------

SUCCESS in the upgrade of AHB_to_AXI (xilinx.com:ip:ahblite_axi_bridge:3.0) from (Rev. 13) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  5 12:33:45 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PLL'

1. Summary
----------

SUCCESS in the upgrade of PLL (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 27 23:59:36 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MMCM'

1. Summary
----------

SUCCESS in the conversion of MMCM (xilinx.com:ip:clk_wiz:6.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 27 23:59:34 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MIG'

1. Summary
----------

SUCCESS in the conversion of MIG (xilinx.com:ip:mig_7series:4.2) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 27 23:59:10 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'FIFO'

1. Summary
----------

SUCCESS in the conversion of FIFO (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 27 23:59:07 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'AHB_to_AXI'

1. Summary
----------

SUCCESS in the conversion of AHB_to_AXI (xilinx.com:ip:ahblite_axi_bridge:3.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 27 23:57:58 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PLL'

1. Summary
----------

SUCCESS in the conversion of PLL (xilinx.com:ip:clk_wiz:6.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 29 16:27:00 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mult_16_8_24'

1. Summary
----------

SUCCESS in the conversion of mult_16_8_24 (xilinx.com:ip:mult_gen:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 29 16:21:15 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mult_8_8_16'

1. Summary
----------

SUCCESS in the conversion of mult_8_8_16 (xilinx.com:ip:mult_gen:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 29 16:21:13 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'VROM'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of VROM (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'VROM'. These changes may impact your design.


-Upgraded port 'a' width 6 differs from original width 9

-Upgrade has removed port 'qspo'

-Upgrade has added port 'd'

-Upgrade has added port 'spo'

-Upgrade has added port 'we'


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'VROM'. Restoring to previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name VROM
set_property -dict "\
  CONFIG.Component_Name {VROM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../v.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {8} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {272} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips VROM]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 29 16:21:13 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'UROM'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of UROM (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'UROM'. These changes may impact your design.


-Upgraded port 'a' width 6 differs from original width 9

-Upgrade has removed port 'qspo'

-Upgrade has added port 'd'

-Upgrade has added port 'spo'

-Upgrade has added port 'we'


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'UROM'. Restoring to previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name UROM
set_property -dict "\
  CONFIG.Component_Name {UROM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../u.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {8} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {272} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips UROM]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 29 16:21:12 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_9bit_260'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of ROM_9bit_260 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'ROM_9bit_260'. These changes may impact your design.


-Upgraded port 'a' width 6 differs from original width 9

-Upgraded port 'spo' width 16 differs from original width 9

-Upgrade has added port 'clk'

-Upgrade has added port 'd'

-Upgrade has added port 'we'


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'ROM_9bit_260'. Restoring to previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name ROM_9bit_260
set_property -dict "\
  CONFIG.Component_Name {ROM_9bit_260} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../SrcJ.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {9} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {272} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips ROM_9bit_260]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 29 16:18:38 2020
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_8bit_260'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of ROM_8bit_260 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'ROM_8bit_260'. These changes may impact your design.


-Upgraded port 'a' width 6 differs from original width 9

-Upgraded port 'spo' width 16 differs from original width 8

-Upgrade has added port 'clk'

-Upgrade has added port 'd'

-Upgrade has added port 'we'


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'ROM_8bit_260'. Restoring to previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name ROM_8bit_260
set_property -dict "\
  CONFIG.Component_Name {ROM_8bit_260} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../SrcI.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {8} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {272} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips ROM_8bit_260]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 19:31:51 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MMCM'

1. Summary
----------

SUCCESS in the conversion of MMCM (xilinx.com:ip:clk_wiz:6.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 19:31:47 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MIG'

1. Summary
----------

SUCCESS in the conversion of MIG (xilinx.com:ip:mig_7series:4.2) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 19:31:22 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'FIFO'

1. Summary
----------

SUCCESS in the conversion of FIFO (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 19:31:20 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'AHB_to_AXI'

1. Summary
----------

SUCCESS in the conversion of AHB_to_AXI (xilinx.com:ip:ahblite_axi_bridge:3.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:18:46 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'multi_16bit_p1'

1. Summary
----------

SUCCESS in the conversion of multi_16bit_p1 (xilinx.com:ip:mult_gen:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:18:45 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_81bit_32'

1. Summary
----------

SUCCESS in the conversion of RAM_81bit_32 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:18:09 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'multi_0point2'

1. Summary
----------

SUCCESS in the conversion of multi_0point2 (xilinx.com:ip:mult_gen:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:17:41 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'exp'

1. Summary
----------

SUCCESS in the conversion of exp (xilinx.com:ip:cordic:6.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:16:32 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_32bit_11952'

1. Summary
----------

SUCCESS in the conversion of ROM_32bit_11952 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:15:57 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'subtracter_16bit'

1. Summary
----------

SUCCESS in the conversion of subtracter_16bit (xilinx.com:ip:c_addsub:12.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:15:17 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_14bit_32'

1. Summary
----------

SUCCESS in the conversion of RAM_14bit_32 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:14:34 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_15bit_32'

1. Summary
----------

SUCCESS in the conversion of RAM_15bit_32 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:13:49 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_16bit_1368'

1. Summary
----------

SUCCESS in the conversion of ROM_16bit_1368 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:13:19 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'adder_16bit'

1. Summary
----------

SUCCESS in the conversion of adder_16bit (xilinx.com:ip:c_addsub:12.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:12:52 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'adder_32bit'

1. Summary
----------

SUCCESS in the conversion of adder_32bit (xilinx.com:ip:c_addsub:12.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:12:26 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'multi_16bit'

1. Summary
----------

SUCCESS in the conversion of multi_16bit (xilinx.com:ip:mult_gen:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:11:59 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_16bit_1225'

1. Summary
----------

SUCCESS in the conversion of RAM_16bit_1225 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:11:36 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_16bit_16'

1. Summary
----------

SUCCESS in the conversion of RAM_16bit_16 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  8 00:08:36 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PLL'

1. Summary
----------

SUCCESS in the conversion of PLL (xilinx.com:ip:clk_wiz:6.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:13:57 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ROM_16bit_1368'

1. Summary
----------

SUCCESS in the conversion of ROM_16bit_1368 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:10:21 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'multi_16bit'

1. Summary
----------

SUCCESS in the conversion of multi_16bit (xilinx.com:ip:mult_gen:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:10:20 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'adder_32bit'

1. Summary
----------

SUCCESS in the conversion of adder_32bit (xilinx.com:ip:c_addsub:12.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:10:19 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'adder_16bit'

1. Summary
----------

SUCCESS in the conversion of adder_16bit (xilinx.com:ip:c_addsub:12.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:07:56 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_16bit_16'

1. Summary
----------

SUCCESS in the conversion of RAM_16bit_16 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:07:06 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'RAM_16bit_1225'

1. Summary
----------

SUCCESS in the conversion of RAM_16bit_1225 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:04:06 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PLL'

1. Summary
----------

SUCCESS in the conversion of PLL (xilinx.com:ip:clk_wiz:6.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:01:24 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MMCM'

1. Summary
----------

SUCCESS in the conversion of MMCM (xilinx.com:ip:clk_wiz:6.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:01:21 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'MIG'

1. Summary
----------

SUCCESS in the conversion of MIG (xilinx.com:ip:mig_7series:4.2) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:00:53 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'FIFO'

1. Summary
----------

SUCCESS in the conversion of FIFO (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 17:00:13 2020
| Host         : MY-ASUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'AHB_to_AXI'

1. Summary
----------

SUCCESS in the conversion of AHB_to_AXI (xilinx.com:ip:ahblite_axi_bridge:3.0 (Rev. 13)) to Vivado generation flows.

