--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16537 paths analyzed, 868 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.993ns.
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_27 (SLICE_X23Y33.D2), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_27 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.431 - 0.449)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_27 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   countC<27>
                                                       countC_27
    SLICE_X15Y28.B2      net (fanout=2)        0.755   countC<27>
    SLICE_X15Y28.B       Tilo                  0.259   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X13Y24.D3      net (fanout=10)       0.917   GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y33.D2      net (fanout=14)       1.088   _n03487
    SLICE_X23Y33.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.490ns logic, 4.450ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_18 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.886ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.431 - 0.449)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_18 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.391   countC<18>
                                                       countC_18
    SLICE_X14Y28.D1      net (fanout=2)        0.864   countC<18>
    SLICE_X14Y28.D       Tilo                  0.203   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y24.D5      net (fanout=10)       0.810   N34
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y33.D2      net (fanout=14)       1.088   _n03487
    SLICE_X23Y33.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.886ns (1.434ns logic, 4.452ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_19 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.431 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_19 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.391   countC<22>
                                                       countC_19
    SLICE_X15Y28.B1      net (fanout=2)        0.636   countC<19>
    SLICE_X15Y28.B       Tilo                  0.259   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X13Y24.D3      net (fanout=10)       0.917   GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y33.D2      net (fanout=14)       1.088   _n03487
    SLICE_X23Y33.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.490ns logic, 4.331ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_25 (SLICE_X23Y33.B1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_27 (FF)
  Destination:          CHAR0_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.431 - 0.449)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_27 to CHAR0_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   countC<27>
                                                       countC_27
    SLICE_X15Y28.B2      net (fanout=2)        0.755   countC<27>
    SLICE_X15Y28.B       Tilo                  0.259   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X13Y24.D3      net (fanout=10)       0.917   GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y33.B1      net (fanout=14)       0.915   _n03487
    SLICE_X23Y33.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_25_rstpot
                                                       CHAR0_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (1.490ns logic, 4.277ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_18 (FF)
  Destination:          CHAR0_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.431 - 0.449)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_18 to CHAR0_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.391   countC<18>
                                                       countC_18
    SLICE_X14Y28.D1      net (fanout=2)        0.864   countC<18>
    SLICE_X14Y28.D       Tilo                  0.203   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y24.D5      net (fanout=10)       0.810   N34
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y33.B1      net (fanout=14)       0.915   _n03487
    SLICE_X23Y33.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_25_rstpot
                                                       CHAR0_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.713ns (1.434ns logic, 4.279ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_19 (FF)
  Destination:          CHAR0_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.431 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_19 to CHAR0_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.391   countC<22>
                                                       countC_19
    SLICE_X15Y28.B1      net (fanout=2)        0.636   countC<19>
    SLICE_X15Y28.B       Tilo                  0.259   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X13Y24.D3      net (fanout=10)       0.917   GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y33.B1      net (fanout=14)       0.915   _n03487
    SLICE_X23Y33.CLK     Tas                   0.322   CHAR0_p<27>
                                                       CHAR0_p_25_rstpot
                                                       CHAR0_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (1.490ns logic, 4.158ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_30 (SLICE_X23Y34.C4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_27 (FF)
  Destination:          CHAR0_p_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.430 - 0.449)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_27 to CHAR0_p_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   countC<27>
                                                       countC_27
    SLICE_X15Y28.B2      net (fanout=2)        0.755   countC<27>
    SLICE_X15Y28.B       Tilo                  0.259   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X13Y24.D3      net (fanout=10)       0.917   GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y34.C4      net (fanout=14)       0.803   _n03487
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR0_p<31>
                                                       CHAR0_p_30_rstpot
                                                       CHAR0_p_30
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (1.490ns logic, 4.165ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_18 (FF)
  Destination:          CHAR0_p_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.430 - 0.449)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_18 to CHAR0_p_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.391   countC<18>
                                                       countC_18
    SLICE_X14Y28.D1      net (fanout=2)        0.864   countC<18>
    SLICE_X14Y28.D       Tilo                  0.203   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y24.D5      net (fanout=10)       0.810   N34
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y34.C4      net (fanout=14)       0.803   _n03487
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR0_p<31>
                                                       CHAR0_p_30_rstpot
                                                       CHAR0_p_30
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (1.434ns logic, 4.167ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_19 (FF)
  Destination:          CHAR0_p_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.430 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_19 to CHAR0_p_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.391   countC<22>
                                                       countC_19
    SLICE_X15Y28.B1      net (fanout=2)        0.636   countC<19>
    SLICE_X15Y28.B       Tilo                  0.259   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X13Y24.D3      net (fanout=10)       0.917   GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X13Y24.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X25Y31.B2      net (fanout=8)        1.690   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X25Y31.B       Tilo                  0.259   CHAR0_p<19>
                                                       _n03487_1
    SLICE_X23Y34.C4      net (fanout=14)       0.803   _n03487
    SLICE_X23Y34.CLK     Tas                   0.322   CHAR0_p<31>
                                                       CHAR0_p_30_rstpot
                                                       CHAR0_p_30
    -------------------------------------------------  ---------------------------
    Total                                      5.536ns (1.490ns logic, 4.046ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR1_p_17 (SLICE_X16Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR1_p_17 (FF)
  Destination:          CHAR1_p_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR1_p_17 to CHAR1_p_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.AQ      Tcko                  0.200   CHAR1_p<19>
                                                       CHAR1_p_17
    SLICE_X16Y11.A6      net (fanout=3)        0.023   CHAR1_p<17>
    SLICE_X16Y11.CLK     Tah         (-Th)    -0.190   CHAR1_p<19>
                                                       CHAR1_p_17_rstpot
                                                       CHAR1_p_17
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_19 (SLICE_X8Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_19 (FF)
  Destination:          CHAR3_p_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_19 to CHAR3_p_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.200   CHAR3_p<19>
                                                       CHAR3_p_19
    SLICE_X8Y26.D6       net (fanout=3)        0.028   CHAR3_p<19>
    SLICE_X8Y26.CLK      Tah         (-Th)    -0.190   CHAR3_p<19>
                                                       CHAR3_p_19_rstpot
                                                       CHAR3_p_19
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_14 (SLICE_X8Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_14 (FF)
  Destination:          CHAR3_p_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_14 to CHAR3_p_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.200   CHAR3_p<16>
                                                       CHAR3_p_14
    SLICE_X8Y25.A6       net (fanout=3)        0.029   CHAR3_p<14>
    SLICE_X8Y25.CLK      Tah         (-Th)    -0.190   CHAR3_p<16>
                                                       CHAR3_p_14_rstpot
                                                       CHAR3_p_14
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR3_p<16>/CLK
  Logical resource: CHAR3_p_14/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR3_p<16>/CLK
  Logical resource: CHAR3_p_15/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.993|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16537 paths, 0 nets, and 1358 connections

Design statistics:
   Minimum period:   5.993ns{1}   (Maximum frequency: 166.861MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 16:11:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



