<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\Pmod\Pmod_DS2\src\SDRAM_controller_top_SIP\SDRAM_controller_top_SIP.v<br>
E:\git\Pmod\Pmod_DS2\src\autofire.v<br>
E:\git\Pmod\Pmod_DS2\src\config.sv<br>
E:\git\Pmod\Pmod_DS2\src\dualshock_controller.v<br>
E:\git\Pmod\Pmod_DS2\src\dvi_tx\dvi_tx.v<br>
E:\git\Pmod\Pmod_DS2\src\gowin_clkdiv\gowin_clkdiv.v<br>
E:\git\Pmod\Pmod_DS2\src\gowin_pll\gowin_pll.v<br>
E:\git\Pmod\Pmod_DS2\src\gowin_rpll_usb.v<br>
E:\git\Pmod\Pmod_DS2\src\hdmi\gowin_pll\gowin_pll_hdmi.v<br>
E:\git\Pmod\Pmod_DS2\src\hw_uart.v<br>
E:\git\Pmod\Pmod_DS2\src\nes_tang25k.v<br>
E:\git\Pmod\Pmod_DS2\src\uart_tx_V2.v<br>
E:\git\Pmod\Pmod_DS2\src\usb_hid_host.v<br>
E:\git\Pmod\Pmod_DS2\src\usb_hid_host_rom.v<br>
E:\git\Pmod\Pmod_DS2\src\vga_timing.v<br>
E:\git\Pmod\Pmod_DS2\src\video_frame_buffer\video_frame_buffer_sdram.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 12 08:56:41 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>NES_Tang25k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.47s, Peak memory usage = 559.238MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 559.238MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 559.238MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.718s, Elapsed time = 0h 0m 0.728s, Peak memory usage = 559.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 559.238MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.102s, Peak memory usage = 559.238MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 559.238MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>962</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>361</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>536</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1311</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>227</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>328</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>756</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>208</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>208</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1557(1349 LUT, 208 ALU) / 23040</td>
<td>7%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>962 / 23280</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>962 / 23280</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>5 / 56</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>controller/pls/W_scan_seq_pls</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>sclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sclk_s1/Q </td>
</tr>
<tr>
<td>5</td>
<td>controller/pls/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>6</td>
<td>controller/pls/joystick_clk_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/pls/joystick_clk_d_s/F </td>
</tr>
<tr>
<td>7</td>
<td>controller/n50_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller/n50_s1/F </td>
</tr>
<tr>
<td>8</td>
<td>controller2/pls/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>9</td>
<td>controller2/pls/joystick_clk2_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/joystick_clk2_d_s/F </td>
</tr>
<tr>
<td>10</td>
<td>controller2/pls/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>controller2/pls/W_RXWT_s/F </td>
</tr>
<tr>
<td>11</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.000</td>
<td>0.000</td>
<td>1.538</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>12</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3 </td>
</tr>
<tr>
<td>13</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.000</td>
<td>0.000</td>
<td>7.692</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
<td>100.000(MHz)</td>
<td>79.134(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sclk</td>
<td>100.000(MHz)</td>
<td>249.844(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>controller/pls/W_TXSET</td>
<td>100.000(MHz)</td>
<td>284.495(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>controller/pls/joystick_clk_d</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>controller/n50_13</td>
<td>100.000(MHz)</td>
<td>631.911(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>controller2/pls/W_TXSET</td>
<td>100.000(MHz)</td>
<td>244.051(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>controller2/pls/joystick_clk2_d</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>236.337(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>65.000(MHz)</td>
<td>110.482(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/I</td>
</tr>
<tr>
<td>4.371</td>
<td>2.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/O</td>
</tr>
<tr>
<td>4.746</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/I1</td>
</tr>
<tr>
<td>5.262</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/I0</td>
</tr>
<tr>
<td>6.163</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/I0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I3</td>
</tr>
<tr>
<td>7.702</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>8.759</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>9.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/I1</td>
</tr>
<tr>
<td>9.650</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/F</td>
</tr>
<tr>
<td>10.025</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/I0</td>
</tr>
<tr>
<td>10.552</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/F</td>
</tr>
<tr>
<td>10.927</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/I0</td>
</tr>
<tr>
<td>11.453</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/I0</td>
</tr>
<tr>
<td>12.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n681_s18/I0</td>
</tr>
<tr>
<td>13.255</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n681_s18/F</td>
</tr>
<tr>
<td>13.630</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.690, 61.167%; route: 4.500, 35.791%; tC2Q: 0.382, 3.042%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/I</td>
</tr>
<tr>
<td>4.371</td>
<td>2.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/O</td>
</tr>
<tr>
<td>4.746</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/I1</td>
</tr>
<tr>
<td>5.262</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/I0</td>
</tr>
<tr>
<td>6.163</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/I0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I3</td>
</tr>
<tr>
<td>7.702</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>8.759</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>9.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/I1</td>
</tr>
<tr>
<td>9.650</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/F</td>
</tr>
<tr>
<td>10.025</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/I0</td>
</tr>
<tr>
<td>10.552</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/F</td>
</tr>
<tr>
<td>10.927</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/I0</td>
</tr>
<tr>
<td>11.453</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/I0</td>
</tr>
<tr>
<td>12.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s0/I2</td>
</tr>
<tr>
<td>13.190</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s0/F</td>
</tr>
<tr>
<td>13.565</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.625, 60.965%; route: 4.500, 35.977%; tC2Q: 0.382, 3.058%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/I</td>
</tr>
<tr>
<td>4.371</td>
<td>2.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/O</td>
</tr>
<tr>
<td>4.746</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/I1</td>
</tr>
<tr>
<td>5.262</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/I0</td>
</tr>
<tr>
<td>6.163</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/I0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I3</td>
</tr>
<tr>
<td>7.702</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>8.759</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>9.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/I1</td>
</tr>
<tr>
<td>9.650</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/F</td>
</tr>
<tr>
<td>10.025</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/I0</td>
</tr>
<tr>
<td>10.552</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/F</td>
</tr>
<tr>
<td>10.927</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/I0</td>
</tr>
<tr>
<td>11.453</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/I0</td>
</tr>
<tr>
<td>12.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n688_s0/I2</td>
</tr>
<tr>
<td>13.190</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n688_s0/F</td>
</tr>
<tr>
<td>13.565</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.625, 60.965%; route: 4.500, 35.977%; tC2Q: 0.382, 3.058%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/I</td>
</tr>
<tr>
<td>4.371</td>
<td>2.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/O</td>
</tr>
<tr>
<td>4.746</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/I1</td>
</tr>
<tr>
<td>5.262</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/I0</td>
</tr>
<tr>
<td>6.163</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/I0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I3</td>
</tr>
<tr>
<td>7.702</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>8.759</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>9.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/I1</td>
</tr>
<tr>
<td>9.650</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/F</td>
</tr>
<tr>
<td>10.025</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/I0</td>
</tr>
<tr>
<td>10.552</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/F</td>
</tr>
<tr>
<td>10.927</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/I0</td>
</tr>
<tr>
<td>11.453</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/I0</td>
</tr>
<tr>
<td>12.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n687_s0/I2</td>
</tr>
<tr>
<td>13.190</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n687_s0/F</td>
</tr>
<tr>
<td>13.565</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.625, 60.965%; route: 4.500, 35.977%; tC2Q: 0.382, 3.058%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/I</td>
</tr>
<tr>
<td>4.371</td>
<td>2.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/O_sdrc_init_done_obuf/O</td>
</tr>
<tr>
<td>4.746</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/I1</td>
</tr>
<tr>
<td>5.262</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s2/F</td>
</tr>
<tr>
<td>5.637</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/I0</td>
</tr>
<tr>
<td>6.163</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s0/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/I0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_data_len_d_6_s/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I3</td>
</tr>
<tr>
<td>7.702</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>8.759</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>9.134</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/I1</td>
</tr>
<tr>
<td>9.650</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n689_s1/F</td>
</tr>
<tr>
<td>10.025</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/I0</td>
</tr>
<tr>
<td>10.552</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s8/F</td>
</tr>
<tr>
<td>10.927</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/I0</td>
</tr>
<tr>
<td>11.453</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s4/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/I0</td>
</tr>
<tr>
<td>12.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n683_s2/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n686_s0/I2</td>
</tr>
<tr>
<td>13.190</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n686_s0/F</td>
</tr>
<tr>
<td>13.565</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.625, 60.965%; route: 4.500, 35.977%; tC2Q: 0.382, 3.058%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
