$date
   Tue Mar 11 15:48:33 2025
$end

$version
  2024.2.0
  $dumpfile ("shift_register_tb.vcd") 
$end

$timescale
  1ps
$end

$scope module shift_register_tb $end
$var reg 1 ! Sin $end
$var reg 1 " clk $end
$var reg 1 # Load $end
$var wire 1 $ O $end
$scope module uut $end
$var wire 1 % Sin $end
$var wire 1 & clk $end
$var wire 1 ' Load $end
$var reg 1 ( O $end
$var reg 4 ) Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
0#
x$
0%
0&
0'
x(
b0 )
$end

#5000
1"
1&

#10000
0"
1#
0&
1'

#15000
1"
0$
1&
0(

#20000
1!
0"
1%
0&

#25000
1"
1&
b1000 )

#30000
0!
0"
0%
0&

#35000
1"
1&
b100 )

#40000
1!
0"
1%
0&

#45000
1"
1&
b1010 )

#50000
0"
0&

#55000
1"
1&
b1101 )

#60000
0!
0"
0%
0&

#65000
1"
1$
1&
1(
b110 )

#70000
0"
0#
0&
0'

#75000
1"
1&

#80000
1!
0"
1#
1%
0&
1'

#85000
1"
0$
1&
0(
b1011 )

#90000
0!
0"
0%
0&

#95000
1"
1$
1&
1(
b101 )

#100000
1!
0"
1%
0&

#105000
1"
1&
b1010 )

#110000
0"
0&

#115000
1"
0$
1&
0(
b1101 )

#120000
0"
0#
0&
0'

#125000
1"
1&

#130000
0"
0&

#135000
1"
1&
