///Register `MACSPI0R` reader
pub struct R(crate::R<MACSPI0R_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<MACSPI0R_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<MACSPI0R_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<MACSPI0R_SPEC>) -> Self {
        R(reader)
    }
}
///Register `MACSPI0R` writer
pub struct W(crate::W<MACSPI0R_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<MACSPI0R_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<MACSPI0R_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<MACSPI0R_SPEC>) -> Self {
        W(writer)
    }
}
///Field `SPI0` reader - Source Port Identity 0 This field indicates bits \[31:0\]
///of sourcePortIdentity of PTP node.
pub type SPI0_R = crate::FieldReader<u32, u32>;
///Field `SPI0` writer - Source Port Identity 0 This field indicates bits \[31:0\]
///of sourcePortIdentity of PTP node.
pub type SPI0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MACSPI0R_SPEC, u32, u32, 32, O>;
impl R {
    ///Bits 0:31 - Source Port Identity 0 This field indicates bits \[31:0\]
    ///of sourcePortIdentity of PTP node.
    #[inline(always)]
    pub fn spi0(&self) -> SPI0_R {
        SPI0_R::new(self.bits)
    }
}
impl W {
    ///Bits 0:31 - Source Port Identity 0 This field indicates bits \[31:0\]
    ///of sourcePortIdentity of PTP node.
    #[inline(always)]
    #[must_use]
    pub fn spi0(&mut self) -> SPI0_W<0> {
        SPI0_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///PTP Source Port Identity 0 Register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [macspi0r](index.html) module
pub struct MACSPI0R_SPEC;
impl crate::RegisterSpec for MACSPI0R_SPEC {
    type Ux = u32;
}
///`read()` method returns [macspi0r::R](R) reader structure
impl crate::Readable for MACSPI0R_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [macspi0r::W](W) writer structure
impl crate::Writable for MACSPI0R_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets MACSPI0R to value 0
impl crate::Resettable for MACSPI0R_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
