----------------------------------------------------------------------------------
-- Company: 
-- Engineer: Seth Chatterton
-- 
-- Create Date: 05/27/2018 12:06:46 AM
-- Design Name: 
-- Module Name: VGATestTopLevel - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------

-- 5/30/2018- attempting to get it to work with the game controller

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;

entity VGATestTopLevel is
  Port( mclk : in STD_LOGIC;
  R1, R2, R3, G1, G2, G3, B2, B3 : out STD_LOGIC;
  V_Sync, H_Sync: out STD_LOGIC);
end VGATestTopLevel;

architecture Behavioral of VGATestTopLevel is

component game_controller is
port(clk : in std_logic;

	old_r_data : in std_logic;

	r_enable_old : out std_logic;

	w_enable_old : out std_logic;

	old_r_addr : out std_logic_vector(12 downto 0);

	old_w_data : out std_logic;

	new_r_data : in std_logic;

	r_enable_new : out std_logic;

	w_enable_new : out std_logic;

	new_r_addr : out std_logic_vector(12 downto 0);

	new_w_data : out std_logic;
    
    game_tick : in std_logic);
END component;

component VGA is
Port(   clk	  :	    in	   STD_LOGIC; --100 MHz clock
        V_sync    :     out    STD_LOGIC;
        H_sync    :     out    STD_LOGIC;
        video_on  :     out    STD_LOGIC;
        pixel_x   :     out    STD_LOGIC_VECTOR(9 downto 0);
        pixel_y   :   out    STD_LOGIC_VECTOR(9 downto 0));
end component;


component Input_Controller is
    Port ( clk : in STD_LOGIC;
           up : in STD_LOGIC;
           down : in STD_LOGIC;
           left : in STD_LOGIC;
           right : in STD_LOGIC;
           delete : in STD_LOGIC;
           pause : in STD_LOGIC;
           clear : in STD_LOGIC;
           enter : in STD_LOGIC;
           cursor_addr : out STD_LOGIC_VECTOR(12 downto 0);
           paused : out STD_LOGIC;
           data_out : out STD_LOGIC_VECTOR(0 downto 0);
           RAM_EN : out STD_LOGIC;
           game_tick : out STD_LOGIC);
end component;


component vga_test_pattern is
	port(row,column			: in std_logic_vector(9 downto 0);
    	data_in 			: in std_logic_vector(0 downto 0);--RAM gives a 1 bit std_logic_vector
	    video_on            : in std_logic; -- added control
        --clk 				: in std_logic; -- the original vga_test_pattern was unclocked
		color				: out std_logic_vector(7 downto 0);
        --data_out			: out std_logic_vector(0 downto 0); --just for testing purposes
        addr				: out std_logic_vector(12 downto 0); -- addresses RAM
        RAM_EN				: out std_logic);
end component;

component old_state_RAM IS
  PORT (
    clka : IN STD_LOGIC;
    rsta : IN STD_LOGIC;
    ena : IN STD_LOGIC;
    wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    addra : IN STD_LOGIC_VECTOR(12 DOWNTO 0);
    dina : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    douta : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
    clkb : IN STD_LOGIC;
    rstb : IN STD_LOGIC;
    enb : IN STD_LOGIC;
    web : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    addrb : IN STD_LOGIC_VECTOR(12 DOWNTO 0);
    dinb : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    doutb : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
    rsta_busy : OUT STD_LOGIC;
    rstb_busy : OUT STD_LOGIC
  );
END component;

signal RGB : STD_LOGIC_VECTOR(7 downto 0);
signal pixel_y_i : STD_LOGIC_VECTOR(9 downto 0);
signal pixel_x_i : STD_LOGIC_VECTOR(9 downto 0);
signal video_on_i : STD_LOGIC :='0';
signal RAM_EN_i : STD_LOGIC := '1';
signal addr_old_a : STD_LOGIC_VECTOR(12 downto 0) := "0000000000000";
signal data_in_vga : STD_LOGIC_VECTOR(0 downto 0) := "0";
signal doutb_old : STD_LOGIC_VECTOR(0 downto 0) := "0";
signal rsta_busy_i : STD_LOGIC := '0';
signal rstb_busy_i : STD_LOGIC := '0';
signal old_enb : STD_LOGIC := '0';

signal old_web : STD_LOGIC := '0';
signal addr_old_b : STD_LOGIC_VECTOR := "0000000000000";
signal old_dinb : STD_LOGIC_VECTOR(0 downto 0) := "0";
signal doutb_new : STD_LOGIC_VECTOR(0 downto 0) := "0";
signal new_enb : 

-- TO DO:
-- finish making these signals, then connect every wire to wher it is supposed to go
	new_web

	addr_new_b

	new_dinb



signal cursor_addr_i : STD_LOGIC_VECTOR(12 downto 0) := "0000000000000";
signal paused_i : STD_LOGIC := '0';
signal controller_data_out : STD_LOGIC_VECTOR(0 downto 0) := "0";
signal controller_ram_en : STD_LOGIC := '0';
signal game_tick : STD_LOGIC := '0';

begin

--fill in with RAM connections
display : vga_test_pattern port map(
    row => pixel_y_i,
    column => pixel_x_i,
    data_in => data_in_vga,
    video_on => video_on_i,
    color => RGB,
    addr => addr_old_a,
    RAM_EN => RAM_EN_i);




timing :  VGA port map(   
        clk => mclk,
        V_sync => V_sync,
        H_sync => H_Sync,
        video_on => video_on_i,
        pixel_x => pixel_x_i,
        pixel_y => pixel_y_i);
        
        
 -- these all need ports to go to     
inputs : input_controller port map(
    clk => mclk,
    up => '0',
    down => '0',
    left => '0',
    right => '0',
    delete => '0',
    pause => '0',
    clear => '0',
    enter => '0',
    cursor_addr => cursor_addr_i,
    paused => paused_i,
    data_out => controller_data_out,
    RAM_EN => controller_ram_en,
    game_tick => game_tick
);

-- these all need ports to go to      
old_state : old_state_RAM port map(
    clka => mclk,
    rsta => '0',
    ena => RAM_EN_i,
    wea => "0",-- we arent writing anything to a, yet
    addra => addr_old_a,
    dina => "0", -- doesnt matter, since we arent writing through this port and not enabling write
    douta => data_in_vga,
    clkb => mclk,
    rstb => '0',
    enb => old_enb,
    web => old_web,
    addrb => addr_old_b,
    dinb => old_dinb,
    doutb => doutb_old,
    rsta_busy => rsta_busy_i,
    rstb_busy => rstb_busy_i
);

GameController : game_controller port map(
    clk => mclk,

	old_r_data => doutb_old(0),
--
	r_enable_old => old_enb,

	w_enable_old => old_web,

	old_r_addr => addr_old_b,

	old_w_data => old_dinb(0),

	new_r_data => doutb_new,

	r_enable_new => new_enb,

	w_enable_new => new_web,

	new_r_addr => addr_new_b,

	new_w_data => new_dinb,
    
    game_tick => game_tick);

-- change ports for new
new_state : old_state_RAM port map(
    clka => mclk,
    rsta => '0',
    ena => RAM_EN_i,
    wea => "0",-- we arent writing anything to a, yet
    addra => addr_old_a,
    dina => "0", -- doesnt matter, since we arent writing through this port and not enabling write
    douta => data_in_vga,
    clkb => mclk,
    rstb => '0',
    enb => new_enb,
    web => new_web,
    addrb => addr_new_b,
    dinb => new_dinb,
    doutb => doutb_new(0),
    rsta_busy => rsta_busy_i,
    rstb_busy => rstb_busy_i
);

   
--might need to change which signals mapped to which pins
R1 <= RGB(5);
R2 <= RGB(6);
R3 <= RGB(7);
G1 <= RGB(2);
G2 <= RGB(3);
G3 <= RGB(4);
B2 <= RGB(0);
B3 <= RGB(1);

end Behavioral;
