#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 19 17:08:24 2023
# Process ID: 5928
# Current directory: C:/Users/a/VivadoProjects/Lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21848 C:\Users\a\VivadoProjects\Lab_1\Lab_1.xpr
# Log file: C:/Users/a/VivadoProjects/Lab_1/vivado.log
# Journal file: C:/Users/a/VivadoProjects/Lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/a/VivadoProjects/Lab_1/Lab_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.703 ; gain = 170.137
update_compile_order -fileset sources_1
open_bd_design {C:/Users/a/VivadoProjects/Lab_1/Lab_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Successfully read diagram <design_1> from BD file <C:/Users/a/VivadoProjects/Lab_1/Lab_1.srcs/sources_1/bd/design_1/design_1.bd>
set_property location {2 494 -505} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {1 89 -300} [get_bd_cells clk_wiz_1]
save_bd_design
Wrote  : <C:/Users/a/VivadoProjects/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property location {1 101 -312} [get_bd_cells clk_wiz_1]
save_bd_design
Wrote  : <C:/Users/a/VivadoProjects/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_sdk -workspace C:/Users/a/VivadoProjects/Lab_1/Lab_1.sdk -hwspec C:/Users/a/VivadoProjects/Lab_1/Lab_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/a/VivadoProjects/Lab_1/Lab_1.sdk -hwspec C:/Users/a/VivadoProjects/Lab_1/Lab_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/a/VivadoProjects/Lab_1/Lab_1.srcs/sim_1/new/sequencer.sv w ]
add_files -fileset sim_1 C:/Users/a/VivadoProjects/Lab_1/Lab_1.srcs/sim_1/new/sequencer.sv
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 17:29:38 2023...
