Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/ise_projects/Sequential/mslatch_tb_isim_beh.exe -prj /home/ise/ise_projects/Sequential/mslatch_tb_beh.prj work.mslatch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/Sequential/rslatch.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/Sequential/grslatch.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/Sequential/mslatch.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/Sequential/mslatch_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94912 KB
Fuse CPU Usage: 1480 ms
Compiling module rslatch
Compiling module grslatch
Compiling module mslatch
Compiling module mslatch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/ise_projects/Sequential/mslatch_tb_isim_beh.exe
Fuse Memory Usage: 98024 KB
Fuse CPU Usage: 1520 ms
GCC CPU Usage: 430 ms
