--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5554 paths analyzed, 381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.051ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_9 (SLICE_X61Y103.CIN), 240 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.880ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.492 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A1     net (fanout=4)        2.011   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A      Tilo                  0.124   N18
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X60Y102.C2     net (fanout=3)        0.948   N18
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.880ns (1.826ns logic, 4.054ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.863ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.492 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A1     net (fanout=4)        2.011   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A      Tilo                  0.124   N18
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X60Y102.C2     net (fanout=3)        0.948   N18
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.A2     net (fanout=10)       1.096   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (1.808ns logic, 4.055ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.492 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y101.A1     net (fanout=4)        2.026   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y101.A      Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C1     net (fanout=3)        0.834   N20
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.826ns logic, 3.955ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_8 (SLICE_X61Y103.CIN), 240 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.492 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A1     net (fanout=4)        2.011   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A      Tilo                  0.124   N18
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X60Y102.C2     net (fanout=3)        0.948   N18
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (1.715ns logic, 4.054ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.492 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A1     net (fanout=4)        2.011   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A      Tilo                  0.124   N18
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X60Y102.C2     net (fanout=3)        0.948   N18
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.A2     net (fanout=10)       1.096   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.697ns logic, 4.055ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.492 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y101.A1     net (fanout=4)        2.026   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y101.A      Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C1     net (fanout=3)        0.834   N20
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.715ns logic, 3.955ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_5 (SLICE_X61Y102.CIN), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.135ns (1.493 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A1     net (fanout=4)        2.011   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A      Tilo                  0.124   N18
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X60Y102.C2     net (fanout=3)        0.948   N18
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.766ns (1.712ns logic, 4.054ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.749ns (Levels of Logic = 4)
  Clock Path Skew:      -0.135ns (1.493 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A1     net (fanout=4)        2.011   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y101.A      Tilo                  0.124   N18
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X60Y102.C2     net (fanout=3)        0.948   N18
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.A2     net (fanout=10)       1.096   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.749ns (1.694ns logic, 4.055ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 4)
  Clock Path Skew:      -0.135ns (1.493 - 1.628)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.DQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y101.A1     net (fanout=4)        2.026   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y101.A      Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C1     net (fanout=3)        0.834   N20
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0031_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (1.712ns logic, 3.955ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_4 (SLICE_X52Y100.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_3 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_3 to Inst_Image_Generator/Pulse_d/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.DQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_3
    SLICE_X52Y99.D3      net (fanout=2)        0.172   Inst_Image_Generator/Pulse_d/count<3>
    SLICE_X52Y99.COUT    Topcyd                0.160   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count<3>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.050   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.251ns logic, 0.173ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_0 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_0 to Inst_Image_Generator/Pulse_d/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_0
    SLICE_X52Y99.A3      net (fanout=2)        0.184   Inst_Image_Generator/Pulse_d/count<0>
    SLICE_X52Y99.COUT    Topcya                0.197   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_lut<0>_INV_0
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.050   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.288ns logic, 0.185ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_2 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_2 to Inst_Image_Generator/Pulse_d/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.CQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_2
    SLICE_X52Y99.C2      net (fanout=2)        0.241   Inst_Image_Generator/Pulse_d/count<2>
    SLICE_X52Y99.COUT    Topcyc                0.160   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count<2>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.050   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.251ns logic, 0.242ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_6 (SLICE_X52Y100.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_3 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_3 to Inst_Image_Generator/Pulse_d/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.DQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_3
    SLICE_X52Y99.D3      net (fanout=2)        0.172   Inst_Image_Generator/Pulse_d/count<3>
    SLICE_X52Y99.COUT    Topcyd                0.160   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count<3>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.040   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.261ns logic, 0.173ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_0 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_0 to Inst_Image_Generator/Pulse_d/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_0
    SLICE_X52Y99.A3      net (fanout=2)        0.184   Inst_Image_Generator/Pulse_d/count<0>
    SLICE_X52Y99.COUT    Topcya                0.197   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_lut<0>_INV_0
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.040   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.298ns logic, 0.185ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_2 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_2 to Inst_Image_Generator/Pulse_d/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.CQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_2
    SLICE_X52Y99.C2      net (fanout=2)        0.241   Inst_Image_Generator/Pulse_d/count<2>
    SLICE_X52Y99.COUT    Topcyc                0.160   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count<2>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.040   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.261ns logic, 0.242ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_5 (SLICE_X52Y100.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_3 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_3 to Inst_Image_Generator/Pulse_d/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.DQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_3
    SLICE_X52Y99.D3      net (fanout=2)        0.172   Inst_Image_Generator/Pulse_d/count<3>
    SLICE_X52Y99.COUT    Topcyd                0.160   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count<3>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.015   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.286ns logic, 0.173ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_0 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_0 to Inst_Image_Generator/Pulse_d/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_0
    SLICE_X52Y99.A3      net (fanout=2)        0.184   Inst_Image_Generator/Pulse_d/count<0>
    SLICE_X52Y99.COUT    Topcya                0.197   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_lut<0>_INV_0
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.015   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.323ns logic, 0.185ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_2 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_2 to Inst_Image_Generator/Pulse_d/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.CQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count_2
    SLICE_X52Y99.C2      net (fanout=2)        0.241   Inst_Image_Generator/Pulse_d/count<2>
    SLICE_X52Y99.COUT    Topcyc                0.160   Inst_Image_Generator/Pulse_d/count<3>
                                                       Inst_Image_Generator/Pulse_d/count<2>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<3>
    SLICE_X52Y100.CLK    Tckcin      (-Th)     0.015   Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<7>
                                                       Inst_Image_Generator/Pulse_d/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.286ns logic, 0.242ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB1/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X30Y81.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB1/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X30Y81.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5554 paths, 0 nets, and 407 connections

Design statistics:
   Minimum period:   6.051ns{1}   (Maximum frequency: 165.262MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 27 10:23:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 668 MB



