0.7
2020.2
Dec 14 2023
13:13:15
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.gen/sources_1/ip/uart_fifo/sim/uart_fifo.v,1707095536,verilog,,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/io_ctrl.v,,uart_fifo,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.sim/sim_2/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sim_2/new/tb_status_sender.v,1708328104,verilog,,,,tb_status_sender,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v,1707985111,verilog,,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v,,UARTdemo,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v,1707984973,verilog,,,,cmd_parser,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/constants.vh,1708045827,verilog,,,,,,,,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/div.v,1705480361,systemVerilog,,,,div,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/io_ctrl.v,1707095536,verilog,,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/rst_ctrl.v,,io_ctrl,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/rst_ctrl.v,1707095536,verilog,,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module/uart_module.v,,rst_ctrl,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/status_sender.v,1708336804,systemVerilog,,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/div.v,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/constants.vh,status_sender,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart.vhd,1707095536,vhdl,,,,tiny_uart,,,,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart_baud_bit_gen.vhd,1707095536,vhdl,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart.vhd,,,tiny_uart_baud_bit_gen,,,,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart_inp_filter.vhd,1707095536,vhdl,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart.vhd,,,tiny_uart_inp_filter,,,,,,,,
C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module/uart_module.v,1707872039,verilog,,C:/Users/User1/Documents/Work/FPGA_UART_Parser/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v,,uart_module,,uvm,../../../../UART_Demo.srcs/sources_1/imports/new,,,,,
