# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ0_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ10_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ11_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ12_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ13_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ14_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ15_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ1_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ2_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ3_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ4_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ5_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ6_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ7_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ8_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ9_scripted.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ0_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ10_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ11_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ12_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ13_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ14_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ15_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ1_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ2_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ3_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ4_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ5_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ6_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ7_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ8_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ9_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/Lmem_SRQtype_combined_ns_reginout_pipeV1.v" \
"../../../../../../ChangedFiles/lmemtest10layer10.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
