[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/ig/v"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ImmGen|ImmGen>io_b_imm",
    "sources":[
      "~ImmGen|ImmGen>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ImmGen|ImmGen>io_s_imm",
    "sources":[
      "~ImmGen|ImmGen>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ImmGen|ImmGen>io_i_imm",
    "sources":[
      "~ImmGen|ImmGen>io_instruction"
    ]
  }
]