
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Fri Mar  6 18:17:46 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\designer\Abs_Val_Cmplx_CORDIC_sd\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                           Requested     Requested     Clock        Clock                   Clock
Level     Clock                           Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------
0 -       Abs_Val_Cmplx_CORDIC_sd|CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     67   
================================================================================================================


Clock Load Summary
******************

                                Clock     Source        Clock Pin                                                                                                               Non-clock Pin     Non-clock Pin
Clock                           Load      Pin           Seq Example                                                                                                             Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Abs_Val_Cmplx_CORDIC_sd|CLK     67        CLK(port)     CORECORDIC_C0_0.CORECORDIC_C0_0.word_serial\.cordic_word_0.roundx_0.create_valid_bit\.valid_pipe_0.delayLine[0:1].C     -                 -            
===============================================================================================================================================================================================================
