// Seed: 3769721018
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    output supply1 id_10,
    input wor id_11,
    output tri id_12
);
  wire id_14;
  wire id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    input logic id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri id_5
    , id_9,
    output supply1 id_6,
    input uwire id_7
);
  wire id_10;
  always id_9 <= id_0;
  wire id_11;
  wire id_12;
  module_0(
      id_4, id_3, id_7, id_7, id_5, id_3, id_4, id_7, id_5, id_7, id_2, id_5, id_4
  ); id_13 :
  assert property (@(negedge 1'b0) 1) id_6 = id_3;
  wire id_14;
  wire id_15;
endmodule
