
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  000013b2  00001446  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013b2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  0080020a  0080020a  00001450  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001450  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001480  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c0  00000000  00000000  000014c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a0b  00000000  00000000  00001680  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001228  00000000  00000000  0000308b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013eb  00000000  00000000  000042b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000370  00000000  00000000  000056a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008c2  00000000  00000000  00005a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a0e  00000000  00000000  000062d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  00006ce0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 79 08 	jmp	0x10f2	; 0x10f2 <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	26 c4       	rjmp	.+2124   	; 0x89e <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	89 02       	muls	r24, r25
      e6:	95 02       	muls	r25, r21
      e8:	a1 02       	muls	r26, r17
      ea:	ad 02       	muls	r26, r29
      ec:	b9 02       	muls	r27, r25
      ee:	c5 02       	muls	r28, r21
      f0:	d1 02       	muls	r29, r17
      f2:	dd 02       	muls	r29, r29
      f4:	14 03       	mulsu	r17, r20
      f6:	eb 02       	muls	r30, r27
      f8:	f9 02       	muls	r31, r25
      fa:	07 03       	mulsu	r16, r23
      fc:	25 03       	mulsu	r18, r21
      fe:	3c 03       	fmul	r19, r20
     100:	53 03       	mulsu	r21, r19
     102:	6a 03       	fmul	r22, r18
     104:	81 03       	fmuls	r16, r17
     106:	98 03       	fmulsu	r17, r16
     108:	af 03       	fmulsu	r18, r23
     10a:	c6 03       	fmuls	r20, r22
     10c:	26 04       	cpc	r2, r6
     10e:	de 03       	fmulsu	r21, r22
     110:	f6 03       	fmuls	r23, r22
     112:	0e 04       	cpc	r0, r14
     114:	b6 04       	cpc	r11, r6
     116:	c2 04       	cpc	r12, r2
     118:	ce 04       	cpc	r12, r14
     11a:	da 04       	cpc	r13, r10
     11c:	e6 04       	cpc	r14, r6
     11e:	f2 04       	cpc	r15, r2
     120:	fe 04       	cpc	r15, r14
     122:	0a 05       	cpc	r16, r10
     124:	41 05       	cpc	r20, r1
     126:	18 05       	cpc	r17, r8
     128:	26 05       	cpc	r18, r6
     12a:	34 05       	cpc	r19, r4
     12c:	52 05       	cpc	r21, r2
     12e:	69 05       	cpc	r22, r9
     130:	80 05       	cpc	r24, r0
     132:	97 05       	cpc	r25, r7
     134:	ae 05       	cpc	r26, r14
     136:	c5 05       	cpc	r28, r5
     138:	dc 05       	cpc	r29, r12
     13a:	f3 05       	cpc	r31, r3
     13c:	53 06       	cpc	r5, r19
     13e:	0b 06       	cpc	r0, r27
     140:	23 06       	cpc	r2, r19
     142:	3b 06       	cpc	r3, r27
     144:	7b 06       	cpc	r7, r27
     146:	88 06       	cpc	r8, r24
     148:	95 06       	cpc	r9, r21
     14a:	a2 06       	cpc	r10, r18
     14c:	af 06       	cpc	r10, r31
     14e:	bc 06       	cpc	r11, r28
     150:	c9 06       	cpc	r12, r25
     152:	d6 06       	cpc	r13, r22
     154:	11 07       	cpc	r17, r17
     156:	e5 06       	cpc	r14, r21
     158:	f4 06       	cpc	r15, r20
     15a:	03 07       	cpc	r16, r19
     15c:	23 07       	cpc	r18, r19
     15e:	40 07       	cpc	r20, r16
     160:	5d 07       	cpc	r21, r29
     162:	7a 07       	cpc	r23, r26
     164:	97 07       	cpc	r25, r23
     166:	b4 07       	cpc	r27, r20
     168:	d1 07       	cpc	r29, r17
     16a:	ee 07       	cpc	r30, r30
     16c:	71 08       	sbc	r7, r1
     16e:	0f 08       	sbc	r0, r15
     170:	30 08       	sbc	r3, r0
     172:	51 08       	sbc	r5, r1

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e2 eb       	ldi	r30, 0xB2	; 178
     18c:	f3 e1       	ldi	r31, 0x13	; 19
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a7 32       	cpi	r26, 0x27	; 39
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	a0 d0       	rcall	.+320    	; 0x2f0 <main>
     1b0:	0c 94 d7 09 	jmp	0x13ae	; 0x13ae <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:
	  if (ZCDetected_ == 1)
	  {
		  ZCDetected_ = 0;
	  }
	  while(ZCDetected_ == 0)	{}
  }
     1b6:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	99 f4       	brne	.+38     	; 0x1e4 <opdaterKommando+0x2e>
     1be:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	79 f4       	brne	.+30     	; 0x1e4 <opdaterKommando+0x2e>
     1c6:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <state+0x1>
     1ca:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <state>
     1ce:	81 e0       	ldi	r24, 0x01	; 1
     1d0:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <aendring_>
     1d4:	86 e5       	ldi	r24, 0x56	; 86
     1d6:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <COMMAND>
     1da:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <state+0x1>
     1de:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <state>
     1e2:	6f c0       	rjmp	.+222    	; 0x2c2 <opdaterKommando+0x10c>
     1e4:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     1e8:	80 33       	cpi	r24, 0x30	; 48
     1ea:	01 f5       	brne	.+64     	; 0x22c <opdaterKommando+0x76>
     1ec:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     1f0:	81 33       	cpi	r24, 0x31	; 49
     1f2:	e1 f4       	brne	.+56     	; 0x22c <opdaterKommando+0x76>
     1f4:	81 e0       	ldi	r24, 0x01	; 1
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     1fc:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     200:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     204:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     208:	01 97       	sbiw	r24, 0x01	; 1
     20a:	19 f0       	breq	.+6      	; 0x212 <opdaterKommando+0x5c>
     20c:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <aendring_>
     210:	08 95       	ret
     212:	81 e0       	ldi	r24, 0x01	; 1
     214:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <aendring_>
     218:	84 e5       	ldi	r24, 0x54	; 84
     21a:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <COMMAND>
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     226:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     22a:	51 c0       	rjmp	.+162    	; 0x2ce <opdaterKommando+0x118>
     22c:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     230:	81 33       	cpi	r24, 0x31	; 49
     232:	01 f5       	brne	.+64     	; 0x274 <opdaterKommando+0xbe>
     234:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     238:	80 33       	cpi	r24, 0x30	; 48
     23a:	e1 f4       	brne	.+56     	; 0x274 <opdaterKommando+0xbe>
     23c:	8a e0       	ldi	r24, 0x0A	; 10
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     244:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     248:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     24c:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     250:	01 97       	sbiw	r24, 0x01	; 1
     252:	19 f0       	breq	.+6      	; 0x25a <opdaterKommando+0xa4>
     254:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <aendring_>
     258:	08 95       	ret
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <aendring_>
     260:	8f e4       	ldi	r24, 0x4F	; 79
     262:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <COMMAND>
     266:	8a e0       	ldi	r24, 0x0A	; 10
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     26e:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     272:	2d c0       	rjmp	.+90     	; 0x2ce <opdaterKommando+0x118>
     274:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     278:	81 33       	cpi	r24, 0x31	; 49
     27a:	19 f5       	brne	.+70     	; 0x2c2 <opdaterKommando+0x10c>
     27c:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     280:	81 33       	cpi	r24, 0x31	; 49
     282:	f9 f4       	brne	.+62     	; 0x2c2 <opdaterKommando+0x10c>
     284:	8b e0       	ldi	r24, 0x0B	; 11
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     28c:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     290:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     294:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     298:	01 97       	sbiw	r24, 0x01	; 1
     29a:	19 f0       	breq	.+6      	; 0x2a2 <opdaterKommando+0xec>
     29c:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <aendring_>
     2a0:	08 95       	ret
     2a2:	d6 d2       	rcall	.+1452   	; 0x850 <returnerTimerStatus>
     2a4:	89 2b       	or	r24, r25
     2a6:	09 f4       	brne	.+2      	; 0x2aa <opdaterKommando+0xf4>
     2a8:	e3 d2       	rcall	.+1478   	; 0x870 <setTimer>
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <aendring_>
     2b0:	8f e4       	ldi	r24, 0x4F	; 79
     2b2:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <COMMAND>
     2b6:	8b e0       	ldi	r24, 0x0B	; 11
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     2be:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     2c2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2c6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2ca:	01 97       	sbiw	r24, 0x01	; 1
     2cc:	21 f4       	brne	.+8      	; 0x2d6 <opdaterKommando+0x120>
     2ce:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     2d2:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     2d6:	08 95       	ret

000002d8 <initBurst>:

  void initBurst()
  {
	  // PH = input (burst not outgoing)
	  DDRH = 0;
     2d8:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	  // Toggle OC2B on compare match
	  // Mode = 4 (CTC)
	  // Clock prescaler = 1
	  TCCR2A = 0b00010000;
     2dc:	80 e1       	ldi	r24, 0x10	; 16
     2de:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	  TCCR2B = 0b00000001;
     2e2:	81 e0       	ldi	r24, 0x01	; 1
     2e4:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
	  // Frekvens = 120.3 kHz
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1A))  --> OCR1A = 131.33...
	  OCR2B = 131;
     2e8:	83 e8       	ldi	r24, 0x83	; 131
     2ea:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7000b4>
     2ee:	08 95       	ret

000002f0 <main>:
//				 Functions			  //
//------------------------------------//
*/

int main(void)
{
     2f0:	cf 93       	push	r28
     2f2:	df 93       	push	r29
     2f4:	00 d0       	rcall	.+0      	; 0x2f6 <main+0x6>
     2f6:	1f 92       	push	r1
     2f8:	cd b7       	in	r28, 0x3d	; 61
     2fa:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     2fc:	62 e0       	ldi	r22, 0x02	; 2
     2fe:	70 e0       	ldi	r23, 0x00	; 0
     300:	82 e4       	ldi	r24, 0x42	; 66
     302:	e1 d0       	rcall	.+450    	; 0x4c6 <initSensor>
	initToggleSwitch('B', 3);
     304:	63 e0       	ldi	r22, 0x03	; 3
     306:	70 e0       	ldi	r23, 0x00	; 0
     308:	82 e4       	ldi	r24, 0x42	; 66
     30a:	0a d3       	rcall	.+1556   	; 0x920 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     30c:	64 e0       	ldi	r22, 0x04	; 4
     30e:	70 e0       	ldi	r23, 0x00	; 0
	initZCDetector();
     310:	82 e4       	ldi	r24, 0x42	; 66
     312:	cb d4       	rcall	.+2454   	; 0xcaa <initToggleSwitchLED>
	initBurst();
     314:	e7 d6       	rcall	.+3534   	; 0x10e4 <initZCDetector>
     316:	e0 df       	rcall	.-64     	; 0x2d8 <initBurst>
	//Streng med data som skal sendes.
	
	// Global interrupt enable
	sei();
     318:	78 94       	sei
				
	unsigned char* konverteretStreng;
	volatile unsigned char karakter = '\0';
     31a:	19 82       	std	Y+1, r1	; 0x01
	unsigned char streng[3] = {LEKTORID1, LEKTORID2, COMMAND};
     31c:	81 e4       	ldi	r24, 0x41	; 65
     31e:	8a 83       	std	Y+2, r24	; 0x02
     320:	8b 83       	std	Y+3, r24	; 0x03

	while(1)
	{
		
		lektorStatus_PaaKontor();
     322:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <COMMAND>
		lektorStatus_Optaget();
     326:	8c 83       	std	Y+4, r24	; 0x04
     328:	c2 d0       	rcall	.+388    	; 0x4ae <lektorStatus_PaaKontor>
		opdaterKommando();
     32a:	a8 d0       	rcall	.+336    	; 0x47c <lektorStatus_Optaget>
     32c:	44 df       	rcall	.-376    	; 0x1b6 <opdaterKommando>

		if (aendring_ == 1)
     32e:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <aendring_>
		{
		streng[2] = COMMAND;
     332:	81 30       	cpi	r24, 0x01	; 1
     334:	c9 f7       	brne	.-14     	; 0x328 <main+0x38>
     336:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <COMMAND>
		konverteretStreng = stringToManchester(streng);
     33a:	8c 83       	std	Y+4, r24	; 0x04
     33c:	ce 01       	movw	r24, r28
     33e:	02 96       	adiw	r24, 0x02	; 2
		for (size_t i = 0; i > strlen((const char*)konverteretStreng); i++)
		{
			karakter = konverteretStreng[i];
			sendCharX10(karakter);
		}
		freePtr();
     340:	08 d0       	rcall	.+16     	; 0x352 <stringToManchester>
     342:	01 d0       	rcall	.+2      	; 0x346 <freePtr>
     344:	f1 cf       	rjmp	.-30     	; 0x328 <main+0x38>

00000346 <freePtr>:
#include "Manchester.h"

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     346:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     34a:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     34e:	9f c7       	rjmp	.+3902   	; 0x128e <free>
     350:	08 95       	ret

00000352 <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     352:	8f 92       	push	r8
     354:	9f 92       	push	r9
     356:	af 92       	push	r10
     358:	bf 92       	push	r11
     35a:	cf 92       	push	r12
     35c:	df 92       	push	r13
     35e:	ef 92       	push	r14
     360:	ff 92       	push	r15
     362:	0f 93       	push	r16
     364:	1f 93       	push	r17
     366:	cf 93       	push	r28
     368:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     36a:	22 e0       	ldi	r18, 0x02	; 2
     36c:	88 30       	cpi	r24, 0x08	; 8
     36e:	92 07       	cpc	r25, r18
     370:	09 f4       	brne	.+2      	; 0x374 <stringToManchester+0x22>
     372:	6c c0       	rjmp	.+216    	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     374:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     376:	fc 01       	movw	r30, r24
     378:	01 90       	ld	r0, Z+
     37a:	00 20       	and	r0, r0
     37c:	e9 f7       	brne	.-6      	; 0x378 <stringToManchester+0x26>
     37e:	31 97       	sbiw	r30, 0x01	; 1
     380:	e8 1b       	sub	r30, r24
     382:	f9 0b       	sbc	r31, r25
     384:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     386:	cf 01       	movw	r24, r30
     388:	88 0f       	add	r24, r24
     38a:	99 1f       	adc	r25, r25
     38c:	61 e0       	ldi	r22, 0x01	; 1
     38e:	70 e0       	ldi	r23, 0x00	; 0
     390:	03 96       	adiw	r24, 0x03	; 3
     392:	cb d6       	rcall	.+3478   	; 0x112a <calloc>
     394:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     398:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     39c:	1a 14       	cp	r1, r10
     39e:	1b 04       	cpc	r1, r11
     3a0:	0c f0       	brlt	.+2      	; 0x3a4 <stringToManchester+0x52>
     3a2:	56 c0       	rjmp	.+172    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     3a4:	7e 01       	movw	r14, r28
     3a6:	a0 e0       	ldi	r26, 0x00	; 0
     3a8:	b0 e0       	ldi	r27, 0x00	; 0
     3aa:	60 e0       	ldi	r22, 0x00	; 0
     3ac:	70 e0       	ldi	r23, 0x00	; 0
     3ae:	28 e0       	ldi	r18, 0x08	; 8
     3b0:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     3b2:	01 e0       	ldi	r16, 0x01	; 1
     3b4:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     3b6:	0f 2e       	mov	r0, r31
     3b8:	f7 e0       	ldi	r31, 0x07	; 7
     3ba:	9f 2e       	mov	r9, r31
     3bc:	f0 2d       	mov	r31, r0
     3be:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     3c0:	f7 01       	movw	r30, r14
     3c2:	c1 91       	ld	r28, Z+
     3c4:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     3c6:	47 e0       	ldi	r20, 0x07	; 7
     3c8:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     3ca:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     3cc:	21 50       	subi	r18, 0x01	; 1
     3ce:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     3d0:	28 30       	cpi	r18, 0x08	; 8
     3d2:	31 05       	cpc	r19, r1
     3d4:	20 f0       	brcs	.+8      	; 0x3de <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     3d6:	6f 5f       	subi	r22, 0xFF	; 255
     3d8:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     3da:	29 2d       	mov	r18, r9
     3dc:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     3de:	fe 01       	movw	r30, r28
     3e0:	04 2e       	mov	r0, r20
     3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <stringToManchester+0x96>
     3e4:	f5 95       	asr	r31
     3e6:	e7 95       	ror	r30
     3e8:	0a 94       	dec	r0
     3ea:	e2 f7       	brpl	.-8      	; 0x3e4 <stringToManchester+0x92>
     3ec:	e0 ff       	sbrs	r30, 0
     3ee:	12 c0       	rjmp	.+36     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
			{
				manchesterPtr[i + t] |= 1 << counter;
     3f0:	fb 01       	movw	r30, r22
     3f2:	ea 0f       	add	r30, r26
     3f4:	fb 1f       	adc	r31, r27
     3f6:	e8 0f       	add	r30, r24
     3f8:	f9 1f       	adc	r31, r25
     3fa:	68 01       	movw	r12, r16
     3fc:	02 2e       	mov	r0, r18
     3fe:	02 c0       	rjmp	.+4      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     400:	cc 0c       	add	r12, r12
     402:	dd 1c       	adc	r13, r13
     404:	0a 94       	dec	r0
     406:	e2 f7       	brpl	.-8      	; 0x400 <__LOCK_REGION_LENGTH__>
     408:	d0 80       	ld	r13, Z
     40a:	cd 28       	or	r12, r13
     40c:	c0 82       	st	Z, r12
				--counter;
     40e:	21 50       	subi	r18, 0x01	; 1
     410:	31 09       	sbc	r19, r1
     412:	11 c0       	rjmp	.+34     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     414:	fb 01       	movw	r30, r22
     416:	ea 0f       	add	r30, r26
     418:	fb 1f       	adc	r31, r27
     41a:	e8 0f       	add	r30, r24
     41c:	f9 1f       	adc	r31, r25
				--counter;
     41e:	21 50       	subi	r18, 0x01	; 1
     420:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     422:	68 01       	movw	r12, r16
     424:	02 2e       	mov	r0, r18
     426:	02 c0       	rjmp	.+4      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     428:	cc 0c       	add	r12, r12
     42a:	dd 1c       	adc	r13, r13
     42c:	0a 94       	dec	r0
     42e:	e2 f7       	brpl	.-8      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     430:	d0 80       	ld	r13, Z
     432:	cd 28       	or	r12, r13
     434:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     436:	41 50       	subi	r20, 0x01	; 1
     438:	51 09       	sbc	r21, r1
     43a:	40 f6       	brcc	.-112    	; 0x3cc <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     43c:	61 50       	subi	r22, 0x01	; 1
     43e:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     440:	11 96       	adiw	r26, 0x01	; 1
     442:	aa 16       	cp	r10, r26
     444:	bb 06       	cpc	r11, r27
     446:	09 f0       	breq	.+2      	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     448:	bb cf       	rjmp	.-138    	; 0x3c0 <stringToManchester+0x6e>
     44a:	02 c0       	rjmp	.+4      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     450:	df 91       	pop	r29
     452:	cf 91       	pop	r28
     454:	1f 91       	pop	r17
     456:	0f 91       	pop	r16
     458:	ff 90       	pop	r15
     45a:	ef 90       	pop	r14
     45c:	df 90       	pop	r13
     45e:	cf 90       	pop	r12
     460:	bf 90       	pop	r11
     462:	af 90       	pop	r10
     464:	9f 90       	pop	r9
     466:	8f 90       	pop	r8
     468:	08 95       	ret

0000046a <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     46a:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     46e:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     470:	11 f4       	brne	.+4      	; 0x476 <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     472:	d8 c4       	rjmp	.+2480   	; 0xe24 <setToggleSwitchLED>
     474:	08 95       	ret
     476:	81 e3       	ldi	r24, 0x31	; 49
     478:	d5 c4       	rjmp	.+2474   	; 0xe24 <setToggleSwitchLED>
     47a:	08 95       	ret

0000047c <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     47c:	03 d3       	rcall	.+1542   	; 0xa84 <toggleSwitchStatus>
     47e:	81 33       	cpi	r24, 0x31	; 49
     480:	21 f4       	brne	.+8      	; 0x48a <lektorStatus_Optaget+0xe>
     482:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektorOptaget_>
     486:	f1 cf       	rjmp	.-30     	; 0x46a <skiftLEDTilstand_Optaget>
     488:	08 95       	ret
     48a:	80 e3       	ldi	r24, 0x30	; 48
     48c:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektorOptaget_>
     490:	ec cf       	rjmp	.-40     	; 0x46a <skiftLEDTilstand_Optaget>
     492:	08 95       	ret

00000494 <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     494:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     498:	81 33       	cpi	r24, 0x31	; 49
     49a:	31 f4       	brne	.+12     	; 0x4a8 <skiftLEDTilstand_PaaKontor+0x14>
     49c:	d9 d1       	rcall	.+946    	; 0x850 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     49e:	89 2b       	or	r24, r25
     4a0:	19 f4       	brne	.+6      	; 0x4a8 <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     4a2:	80 e3       	ldi	r24, 0x30	; 48
     4a4:	bf c4       	rjmp	.+2430   	; 0xe24 <setToggleSwitchLED>
     4a6:	08 95       	ret
     4a8:	81 e3       	ldi	r24, 0x31	; 49
     4aa:	bc c4       	rjmp	.+2424   	; 0xe24 <setToggleSwitchLED>
     4ac:	08 95       	ret

000004ae <lektorStatus_PaaKontor>:
     4ae:	bd d0       	rcall	.+378    	; 0x62a <kontorStatus>
     4b0:	81 33       	cpi	r24, 0x31	; 49
     4b2:	21 f4       	brne	.+8      	; 0x4bc <lektorStatus_PaaKontor+0xe>
     4b4:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <lektortilStede_>
     4b8:	ed cf       	rjmp	.-38     	; 0x494 <skiftLEDTilstand_PaaKontor>
     4ba:	08 95       	ret
     4bc:	80 e3       	ldi	r24, 0x30	; 48
     4be:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <lektortilStede_>
     4c2:	e8 cf       	rjmp	.-48     	; 0x494 <skiftLEDTilstand_PaaKontor>
     4c4:	08 95       	ret

000004c6 <initSensor>:
static short int port_;


void initSensor(char register__, short int port)
{
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     4c6:	9f eb       	ldi	r25, 0xBF	; 191
     4c8:	98 0f       	add	r25, r24
     4ca:	9c 30       	cpi	r25, 0x0C	; 12
     4cc:	10 f4       	brcc	.+4      	; 0x4d2 <initSensor+0xc>
     4ce:	89 34       	cpi	r24, 0x49	; 73
     4d0:	39 f4       	brne	.+14     	; 0x4e0 <initSensor+0x1a>
	{
		register_ = 'A';
     4d2:	81 e4       	ldi	r24, 0x41	; 65
     4d4:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
	}
	if (port > 7)
     4d8:	68 30       	cpi	r22, 0x08	; 8
     4da:	71 05       	cpc	r23, r1
     4dc:	24 f4       	brge	.+8      	; 0x4e6 <initSensor+0x20>
     4de:	19 c0       	rjmp	.+50     	; 0x512 <initSensor+0x4c>
     4e0:	68 30       	cpi	r22, 0x08	; 8
     4e2:	71 05       	cpc	r23, r1
     4e4:	34 f0       	brlt	.+12     	; 0x4f2 <initSensor+0x2c>
	{
		port_ = 2;
     4e6:	82 e0       	ldi	r24, 0x02	; 2
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <port_+0x1>
     4ee:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <port_>
	}

	switch (register_)
     4f2:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     4f6:	8e 2f       	mov	r24, r30
     4f8:	90 e0       	ldi	r25, 0x00	; 0
     4fa:	fc 01       	movw	r30, r24
     4fc:	e1 54       	subi	r30, 0x41	; 65
     4fe:	f1 09       	sbc	r31, r1
     500:	ec 30       	cpi	r30, 0x0C	; 12
     502:	f1 05       	cpc	r31, r1
     504:	08 f0       	brcs	.+2      	; 0x508 <initSensor+0x42>
     506:	90 c0       	rjmp	.+288    	; 0x628 <initSensor+0x162>
     508:	88 27       	eor	r24, r24
     50a:	ee 58       	subi	r30, 0x8E	; 142
     50c:	ff 4f       	sbci	r31, 0xFF	; 255
     50e:	8f 4f       	sbci	r24, 0xFF	; 255
     510:	04 c6       	rjmp	.+3080   	; 0x111a <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << port);
     512:	21 b1       	in	r18, 0x01	; 1
     514:	81 e0       	ldi	r24, 0x01	; 1
     516:	90 e0       	ldi	r25, 0x00	; 0
     518:	02 c0       	rjmp	.+4      	; 0x51e <initSensor+0x58>
     51a:	88 0f       	add	r24, r24
     51c:	99 1f       	adc	r25, r25
     51e:	6a 95       	dec	r22
     520:	e2 f7       	brpl	.-8      	; 0x51a <initSensor+0x54>
     522:	80 95       	com	r24
     524:	82 23       	and	r24, r18
     526:	81 b9       	out	0x01, r24	; 1
		break;
     528:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << port);
     52a:	24 b1       	in	r18, 0x04	; 4
     52c:	81 e0       	ldi	r24, 0x01	; 1
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	02 c0       	rjmp	.+4      	; 0x536 <initSensor+0x70>
     532:	88 0f       	add	r24, r24
     534:	99 1f       	adc	r25, r25
     536:	6a 95       	dec	r22
     538:	e2 f7       	brpl	.-8      	; 0x532 <initSensor+0x6c>
     53a:	80 95       	com	r24
     53c:	82 23       	and	r24, r18
     53e:	84 b9       	out	0x04, r24	; 4
		break;
     540:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << port);
     542:	27 b1       	in	r18, 0x07	; 7
     544:	81 e0       	ldi	r24, 0x01	; 1
     546:	90 e0       	ldi	r25, 0x00	; 0
     548:	02 c0       	rjmp	.+4      	; 0x54e <initSensor+0x88>
     54a:	88 0f       	add	r24, r24
     54c:	99 1f       	adc	r25, r25
     54e:	6a 95       	dec	r22
     550:	e2 f7       	brpl	.-8      	; 0x54a <initSensor+0x84>
     552:	80 95       	com	r24
     554:	82 23       	and	r24, r18
     556:	87 b9       	out	0x07, r24	; 7
		break;
     558:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << port);
     55a:	2a b1       	in	r18, 0x0a	; 10
     55c:	81 e0       	ldi	r24, 0x01	; 1
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	02 c0       	rjmp	.+4      	; 0x566 <initSensor+0xa0>
     562:	88 0f       	add	r24, r24
     564:	99 1f       	adc	r25, r25
     566:	6a 95       	dec	r22
     568:	e2 f7       	brpl	.-8      	; 0x562 <initSensor+0x9c>
     56a:	80 95       	com	r24
     56c:	82 23       	and	r24, r18
     56e:	8a b9       	out	0x0a, r24	; 10
		break;
     570:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << port);
     572:	2d b1       	in	r18, 0x0d	; 13
     574:	81 e0       	ldi	r24, 0x01	; 1
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	02 c0       	rjmp	.+4      	; 0x57e <initSensor+0xb8>
     57a:	88 0f       	add	r24, r24
     57c:	99 1f       	adc	r25, r25
     57e:	6a 95       	dec	r22
     580:	e2 f7       	brpl	.-8      	; 0x57a <initSensor+0xb4>
     582:	80 95       	com	r24
     584:	82 23       	and	r24, r18
     586:	8d b9       	out	0x0d, r24	; 13
		break;
     588:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << port);
     58a:	20 b3       	in	r18, 0x10	; 16
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	02 c0       	rjmp	.+4      	; 0x596 <initSensor+0xd0>
     592:	88 0f       	add	r24, r24
     594:	99 1f       	adc	r25, r25
     596:	6a 95       	dec	r22
     598:	e2 f7       	brpl	.-8      	; 0x592 <initSensor+0xcc>
     59a:	80 95       	com	r24
     59c:	82 23       	and	r24, r18
     59e:	80 bb       	out	0x10, r24	; 16
		break;
     5a0:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << port);
     5a2:	23 b3       	in	r18, 0x13	; 19
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	02 c0       	rjmp	.+4      	; 0x5ae <initSensor+0xe8>
     5aa:	88 0f       	add	r24, r24
     5ac:	99 1f       	adc	r25, r25
     5ae:	6a 95       	dec	r22
     5b0:	e2 f7       	brpl	.-8      	; 0x5aa <initSensor+0xe4>
     5b2:	80 95       	com	r24
     5b4:	82 23       	and	r24, r18
     5b6:	83 bb       	out	0x13, r24	; 19
		break;
     5b8:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << port);
     5ba:	e1 e0       	ldi	r30, 0x01	; 1
     5bc:	f1 e0       	ldi	r31, 0x01	; 1
     5be:	20 81       	ld	r18, Z
     5c0:	81 e0       	ldi	r24, 0x01	; 1
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	02 c0       	rjmp	.+4      	; 0x5ca <initSensor+0x104>
     5c6:	88 0f       	add	r24, r24
     5c8:	99 1f       	adc	r25, r25
     5ca:	6a 95       	dec	r22
     5cc:	e2 f7       	brpl	.-8      	; 0x5c6 <initSensor+0x100>
     5ce:	80 95       	com	r24
     5d0:	82 23       	and	r24, r18
     5d2:	80 83       	st	Z, r24
		break;
     5d4:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << port);
     5d6:	e4 e0       	ldi	r30, 0x04	; 4
     5d8:	f1 e0       	ldi	r31, 0x01	; 1
     5da:	20 81       	ld	r18, Z
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	02 c0       	rjmp	.+4      	; 0x5e6 <initSensor+0x120>
     5e2:	88 0f       	add	r24, r24
     5e4:	99 1f       	adc	r25, r25
     5e6:	6a 95       	dec	r22
     5e8:	e2 f7       	brpl	.-8      	; 0x5e2 <initSensor+0x11c>
     5ea:	80 95       	com	r24
     5ec:	82 23       	and	r24, r18
     5ee:	80 83       	st	Z, r24
		break;
     5f0:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << port);
     5f2:	e7 e0       	ldi	r30, 0x07	; 7
     5f4:	f1 e0       	ldi	r31, 0x01	; 1
     5f6:	20 81       	ld	r18, Z
     5f8:	81 e0       	ldi	r24, 0x01	; 1
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	02 c0       	rjmp	.+4      	; 0x602 <initSensor+0x13c>
     5fe:	88 0f       	add	r24, r24
     600:	99 1f       	adc	r25, r25
     602:	6a 95       	dec	r22
     604:	e2 f7       	brpl	.-8      	; 0x5fe <initSensor+0x138>
     606:	80 95       	com	r24
     608:	82 23       	and	r24, r18
     60a:	80 83       	st	Z, r24
		break;
     60c:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << port);
     60e:	ea e0       	ldi	r30, 0x0A	; 10
     610:	f1 e0       	ldi	r31, 0x01	; 1
     612:	20 81       	ld	r18, Z
     614:	81 e0       	ldi	r24, 0x01	; 1
     616:	90 e0       	ldi	r25, 0x00	; 0
     618:	02 c0       	rjmp	.+4      	; 0x61e <initSensor+0x158>
     61a:	88 0f       	add	r24, r24
     61c:	99 1f       	adc	r25, r25
     61e:	6a 95       	dec	r22
     620:	e2 f7       	brpl	.-8      	; 0x61a <initSensor+0x154>
     622:	80 95       	com	r24
     624:	82 23       	and	r24, r18
     626:	80 83       	st	Z, r24
     628:	08 95       	ret

0000062a <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     62a:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     62e:	8e 2f       	mov	r24, r30
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	fc 01       	movw	r30, r24
     634:	e1 54       	subi	r30, 0x41	; 65
     636:	f1 09       	sbc	r31, r1
     638:	ec 30       	cpi	r30, 0x0C	; 12
     63a:	f1 05       	cpc	r31, r1
     63c:	08 f0       	brcs	.+2      	; 0x640 <kontorStatus+0x16>
     63e:	06 c1       	rjmp	.+524    	; 0x84c <kontorStatus+0x222>
     640:	88 27       	eor	r24, r24
     642:	e2 58       	subi	r30, 0x82	; 130
     644:	ff 4f       	sbci	r31, 0xFF	; 255
     646:	8f 4f       	sbci	r24, 0xFF	; 255
     648:	68 c5       	rjmp	.+2768   	; 0x111a <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << port_))
     64a:	80 b1       	in	r24, 0x00	; 0
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     652:	02 c0       	rjmp	.+4      	; 0x658 <kontorStatus+0x2e>
     654:	95 95       	asr	r25
     656:	87 95       	ror	r24
     658:	0a 94       	dec	r0
     65a:	e2 f7       	brpl	.-8      	; 0x654 <kontorStatus+0x2a>
     65c:	80 ff       	sbrs	r24, 0
     65e:	06 c0       	rjmp	.+12     	; 0x66c <kontorStatus+0x42>
		{
			lektorDetected_ = '1';
     660:	81 e3       	ldi	r24, 0x31	; 49
     662:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     666:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     66a:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     66c:	80 e3       	ldi	r24, 0x30	; 48
     66e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     672:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     676:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port_))
     678:	83 b1       	in	r24, 0x03	; 3
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     680:	02 c0       	rjmp	.+4      	; 0x686 <kontorStatus+0x5c>
     682:	95 95       	asr	r25
     684:	87 95       	ror	r24
     686:	0a 94       	dec	r0
     688:	e2 f7       	brpl	.-8      	; 0x682 <kontorStatus+0x58>
     68a:	80 ff       	sbrs	r24, 0
     68c:	06 c0       	rjmp	.+12     	; 0x69a <kontorStatus+0x70>
		{
			lektorDetected_ = '1';
     68e:	81 e3       	ldi	r24, 0x31	; 49
     690:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     694:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     698:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     69a:	80 e3       	ldi	r24, 0x30	; 48
     69c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     6a0:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     6a4:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port_))
     6a6:	86 b1       	in	r24, 0x06	; 6
     6a8:	90 e0       	ldi	r25, 0x00	; 0
     6aa:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     6ae:	02 c0       	rjmp	.+4      	; 0x6b4 <kontorStatus+0x8a>
     6b0:	95 95       	asr	r25
     6b2:	87 95       	ror	r24
     6b4:	0a 94       	dec	r0
     6b6:	e2 f7       	brpl	.-8      	; 0x6b0 <kontorStatus+0x86>
     6b8:	80 ff       	sbrs	r24, 0
     6ba:	06 c0       	rjmp	.+12     	; 0x6c8 <kontorStatus+0x9e>
		{
			lektorDetected_ = '1';
     6bc:	81 e3       	ldi	r24, 0x31	; 49
     6be:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     6c2:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     6c6:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6c8:	80 e3       	ldi	r24, 0x30	; 48
     6ca:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     6ce:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     6d2:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port_))
     6d4:	89 b1       	in	r24, 0x09	; 9
     6d6:	90 e0       	ldi	r25, 0x00	; 0
     6d8:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     6dc:	02 c0       	rjmp	.+4      	; 0x6e2 <kontorStatus+0xb8>
     6de:	95 95       	asr	r25
     6e0:	87 95       	ror	r24
     6e2:	0a 94       	dec	r0
     6e4:	e2 f7       	brpl	.-8      	; 0x6de <kontorStatus+0xb4>
     6e6:	80 ff       	sbrs	r24, 0
     6e8:	06 c0       	rjmp	.+12     	; 0x6f6 <kontorStatus+0xcc>
		{
			lektorDetected_ = '1';
     6ea:	81 e3       	ldi	r24, 0x31	; 49
     6ec:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     6f0:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     6f4:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6f6:	80 e3       	ldi	r24, 0x30	; 48
     6f8:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     6fc:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     700:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port_))
     702:	8c b1       	in	r24, 0x0c	; 12
     704:	90 e0       	ldi	r25, 0x00	; 0
     706:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     70a:	02 c0       	rjmp	.+4      	; 0x710 <kontorStatus+0xe6>
     70c:	95 95       	asr	r25
     70e:	87 95       	ror	r24
     710:	0a 94       	dec	r0
     712:	e2 f7       	brpl	.-8      	; 0x70c <kontorStatus+0xe2>
     714:	80 ff       	sbrs	r24, 0
     716:	06 c0       	rjmp	.+12     	; 0x724 <kontorStatus+0xfa>
		{
			lektorDetected_ = '1';
     718:	81 e3       	ldi	r24, 0x31	; 49
     71a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     71e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     722:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     724:	80 e3       	ldi	r24, 0x30	; 48
     726:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     72a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     72e:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port_))
     730:	8f b1       	in	r24, 0x0f	; 15
     732:	90 e0       	ldi	r25, 0x00	; 0
     734:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     738:	02 c0       	rjmp	.+4      	; 0x73e <kontorStatus+0x114>
     73a:	95 95       	asr	r25
     73c:	87 95       	ror	r24
     73e:	0a 94       	dec	r0
     740:	e2 f7       	brpl	.-8      	; 0x73a <kontorStatus+0x110>
     742:	80 ff       	sbrs	r24, 0
     744:	06 c0       	rjmp	.+12     	; 0x752 <kontorStatus+0x128>
		{
			lektorDetected_ = '1';
     746:	81 e3       	ldi	r24, 0x31	; 49
     748:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     74c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     750:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     752:	80 e3       	ldi	r24, 0x30	; 48
     754:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     758:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     75c:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port_))
     75e:	82 b3       	in	r24, 0x12	; 18
     760:	90 e0       	ldi	r25, 0x00	; 0
     762:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     766:	02 c0       	rjmp	.+4      	; 0x76c <kontorStatus+0x142>
     768:	95 95       	asr	r25
     76a:	87 95       	ror	r24
     76c:	0a 94       	dec	r0
     76e:	e2 f7       	brpl	.-8      	; 0x768 <kontorStatus+0x13e>
     770:	80 ff       	sbrs	r24, 0
     772:	06 c0       	rjmp	.+12     	; 0x780 <kontorStatus+0x156>
		{
			lektorDetected_ = '1';
     774:	81 e3       	ldi	r24, 0x31	; 49
     776:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     77a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     77e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     780:	80 e3       	ldi	r24, 0x30	; 48
     782:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     786:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     78a:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port_))
     78c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     790:	90 e0       	ldi	r25, 0x00	; 0
     792:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     796:	02 c0       	rjmp	.+4      	; 0x79c <kontorStatus+0x172>
     798:	95 95       	asr	r25
     79a:	87 95       	ror	r24
     79c:	0a 94       	dec	r0
     79e:	e2 f7       	brpl	.-8      	; 0x798 <kontorStatus+0x16e>
     7a0:	80 ff       	sbrs	r24, 0
     7a2:	06 c0       	rjmp	.+12     	; 0x7b0 <kontorStatus+0x186>
		{
			lektorDetected_ = '1';
     7a4:	81 e3       	ldi	r24, 0x31	; 49
     7a6:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7aa:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7ae:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7b0:	80 e3       	ldi	r24, 0x30	; 48
     7b2:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7b6:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7ba:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port_))
     7bc:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     7c6:	02 c0       	rjmp	.+4      	; 0x7cc <kontorStatus+0x1a2>
     7c8:	95 95       	asr	r25
     7ca:	87 95       	ror	r24
     7cc:	0a 94       	dec	r0
     7ce:	e2 f7       	brpl	.-8      	; 0x7c8 <kontorStatus+0x19e>
     7d0:	80 ff       	sbrs	r24, 0
     7d2:	06 c0       	rjmp	.+12     	; 0x7e0 <kontorStatus+0x1b6>
		{
			lektorDetected_ = '1';
     7d4:	81 e3       	ldi	r24, 0x31	; 49
     7d6:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7da:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7de:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7e0:	80 e3       	ldi	r24, 0x30	; 48
     7e2:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7e6:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7ea:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port_))
     7ec:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <kontorStatus+0x1d2>
     7f8:	95 95       	asr	r25
     7fa:	87 95       	ror	r24
     7fc:	0a 94       	dec	r0
     7fe:	e2 f7       	brpl	.-8      	; 0x7f8 <kontorStatus+0x1ce>
     800:	80 ff       	sbrs	r24, 0
     802:	06 c0       	rjmp	.+12     	; 0x810 <kontorStatus+0x1e6>
		{
			lektorDetected_ = '1';
     804:	81 e3       	ldi	r24, 0x31	; 49
     806:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     80a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     80e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     810:	80 e3       	ldi	r24, 0x30	; 48
     812:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     816:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     81a:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port_))
     81c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     826:	02 c0       	rjmp	.+4      	; 0x82c <kontorStatus+0x202>
     828:	95 95       	asr	r25
     82a:	87 95       	ror	r24
     82c:	0a 94       	dec	r0
     82e:	e2 f7       	brpl	.-8      	; 0x828 <kontorStatus+0x1fe>
     830:	80 ff       	sbrs	r24, 0
     832:	06 c0       	rjmp	.+12     	; 0x840 <kontorStatus+0x216>
		{
			lektorDetected_ = '1';
     834:	81 e3       	ldi	r24, 0x31	; 49
     836:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     83a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     83e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     840:	80 e3       	ldi	r24, 0x30	; 48
     842:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     846:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     84a:	08 95       	ret
		}
		break;
		default: return '0';
     84c:	80 e3       	ldi	r24, 0x30	; 48
	}
     84e:	08 95       	ret

00000850 <returnerTimerStatus>:

 #include "Timer.h"

 int returnerTimerStatus()
 {
	return timerStatus_;
     850:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <timerStatus_>
     854:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <timerStatus_+0x1>
 }
     858:	08 95       	ret

0000085a <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     85a:	80 e3       	ldi	r24, 0x30	; 48
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     862:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	ctr_ = 0;
     866:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <ctr_+0x1>
     86a:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_>
     86e:	08 95       	ret

00000870 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     870:	81 e3       	ldi	r24, 0x31	; 49
     872:	90 e0       	ldi	r25, 0x00	; 0
     874:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     878:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     87c:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     880:	85 e0       	ldi	r24, 0x05	; 5
     882:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     886:	86 ef       	ldi	r24, 0xF6	; 246
     888:	92 ec       	ldi	r25, 0xC2	; 194
     88a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     88e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     892:	ef e6       	ldi	r30, 0x6F	; 111
     894:	f0 e0       	ldi	r31, 0x00	; 0
     896:	80 81       	ld	r24, Z
     898:	81 60       	ori	r24, 0x01	; 1
     89a:	80 83       	st	Z, r24
     89c:	08 95       	ret

0000089e <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     89e:	1f 92       	push	r1
     8a0:	0f 92       	push	r0
     8a2:	0f b6       	in	r0, 0x3f	; 63
     8a4:	0f 92       	push	r0
     8a6:	11 24       	eor	r1, r1
     8a8:	0b b6       	in	r0, 0x3b	; 59
     8aa:	0f 92       	push	r0
     8ac:	2f 93       	push	r18
     8ae:	3f 93       	push	r19
     8b0:	4f 93       	push	r20
     8b2:	5f 93       	push	r21
     8b4:	6f 93       	push	r22
     8b6:	7f 93       	push	r23
     8b8:	8f 93       	push	r24
     8ba:	9f 93       	push	r25
     8bc:	af 93       	push	r26
     8be:	bf 93       	push	r27
     8c0:	ef 93       	push	r30
     8c2:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     8c4:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     8c8:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     8cc:	01 96       	adiw	r24, 0x01	; 1
     8ce:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <ctr_+0x1>
     8d2:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     8d6:	86 ef       	ldi	r24, 0xF6	; 246
     8d8:	92 ec       	ldi	r25, 0xC2	; 194
     8da:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     8de:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     8e2:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     8e6:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     8ea:	88 35       	cpi	r24, 0x58	; 88
     8ec:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     8ee:	29 f4       	brne	.+10     	; 0x8fa <__vector_20+0x5c>
		TIMSK1 &= 0;
     8f0:	b4 df       	rcall	.-152    	; 0x85a <resetTimer>
     8f2:	ef e6       	ldi	r30, 0x6F	; 111
     8f4:	f0 e0       	ldi	r31, 0x00	; 0
     8f6:	80 81       	ld	r24, Z
	 }
     8f8:	10 82       	st	Z, r1
     8fa:	ff 91       	pop	r31
     8fc:	ef 91       	pop	r30
     8fe:	bf 91       	pop	r27
     900:	af 91       	pop	r26
     902:	9f 91       	pop	r25
     904:	8f 91       	pop	r24
     906:	7f 91       	pop	r23
     908:	6f 91       	pop	r22
     90a:	5f 91       	pop	r21
     90c:	4f 91       	pop	r20
     90e:	3f 91       	pop	r19
     910:	2f 91       	pop	r18
     912:	0f 90       	pop	r0
     914:	0b be       	out	0x3b, r0	; 59
     916:	0f 90       	pop	r0
     918:	0f be       	out	0x3f, r0	; 63
     91a:	0f 90       	pop	r0
     91c:	1f 90       	pop	r1
     91e:	18 95       	reti

00000920 <initToggleSwitch>:
short int port_;

void initToggleSwitch(char register__, short int port)

{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     920:	9f eb       	ldi	r25, 0xBF	; 191
     922:	98 0f       	add	r25, r24
     924:	9c 30       	cpi	r25, 0x0C	; 12
     926:	10 f4       	brcc	.+4      	; 0x92c <initToggleSwitch+0xc>
     928:	89 34       	cpi	r24, 0x49	; 73
     92a:	39 f4       	brne	.+14     	; 0x93a <initToggleSwitch+0x1a>
 	{
	 	register_ = 'A';
     92c:	81 e4       	ldi	r24, 0x41	; 65
     92e:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <register_>
 	}
 	if (port > 7)
     932:	68 30       	cpi	r22, 0x08	; 8
     934:	71 05       	cpc	r23, r1
     936:	24 f4       	brge	.+8      	; 0x940 <initToggleSwitch+0x20>
     938:	19 c0       	rjmp	.+50     	; 0x96c <initToggleSwitch+0x4c>
     93a:	68 30       	cpi	r22, 0x08	; 8
     93c:	71 05       	cpc	r23, r1
     93e:	34 f0       	brlt	.+12     	; 0x94c <initToggleSwitch+0x2c>
 	{
	 	port_ = 1;
     940:	81 e0       	ldi	r24, 0x01	; 1
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <port_+0x1>
     948:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <port_>
 	}
 	
 	switch (register_)
     94c:	e0 91 21 02 	lds	r30, 0x0221	; 0x800221 <register_>
     950:	8e 2f       	mov	r24, r30
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	fc 01       	movw	r30, r24
     956:	e1 54       	subi	r30, 0x41	; 65
     958:	f1 09       	sbc	r31, r1
     95a:	ec 30       	cpi	r30, 0x0C	; 12
     95c:	f1 05       	cpc	r31, r1
     95e:	08 f0       	brcs	.+2      	; 0x962 <initToggleSwitch+0x42>
     960:	90 c0       	rjmp	.+288    	; 0xa82 <initToggleSwitch+0x162>
     962:	88 27       	eor	r24, r24
     964:	e6 57       	subi	r30, 0x76	; 118
     966:	ff 4f       	sbci	r31, 0xFF	; 255
     968:	8f 4f       	sbci	r24, 0xFF	; 255
     96a:	d7 c3       	rjmp	.+1966   	; 0x111a <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << port);
     96c:	21 b1       	in	r18, 0x01	; 1
     96e:	81 e0       	ldi	r24, 0x01	; 1
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	02 c0       	rjmp	.+4      	; 0x978 <initToggleSwitch+0x58>
     974:	88 0f       	add	r24, r24
     976:	99 1f       	adc	r25, r25
     978:	6a 95       	dec	r22
     97a:	e2 f7       	brpl	.-8      	; 0x974 <initToggleSwitch+0x54>
     97c:	80 95       	com	r24
     97e:	82 23       	and	r24, r18
     980:	81 b9       	out	0x01, r24	; 1
	 	break;
     982:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << port);
     984:	24 b1       	in	r18, 0x04	; 4
     986:	81 e0       	ldi	r24, 0x01	; 1
     988:	90 e0       	ldi	r25, 0x00	; 0
     98a:	02 c0       	rjmp	.+4      	; 0x990 <initToggleSwitch+0x70>
     98c:	88 0f       	add	r24, r24
     98e:	99 1f       	adc	r25, r25
     990:	6a 95       	dec	r22
     992:	e2 f7       	brpl	.-8      	; 0x98c <initToggleSwitch+0x6c>
     994:	80 95       	com	r24
     996:	82 23       	and	r24, r18
     998:	84 b9       	out	0x04, r24	; 4
	 	break;
     99a:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << port);
     99c:	27 b1       	in	r18, 0x07	; 7
     99e:	81 e0       	ldi	r24, 0x01	; 1
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	02 c0       	rjmp	.+4      	; 0x9a8 <initToggleSwitch+0x88>
     9a4:	88 0f       	add	r24, r24
     9a6:	99 1f       	adc	r25, r25
     9a8:	6a 95       	dec	r22
     9aa:	e2 f7       	brpl	.-8      	; 0x9a4 <initToggleSwitch+0x84>
     9ac:	80 95       	com	r24
     9ae:	82 23       	and	r24, r18
     9b0:	87 b9       	out	0x07, r24	; 7
	 	break;
     9b2:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << port);
     9b4:	2a b1       	in	r18, 0x0a	; 10
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	02 c0       	rjmp	.+4      	; 0x9c0 <initToggleSwitch+0xa0>
     9bc:	88 0f       	add	r24, r24
     9be:	99 1f       	adc	r25, r25
     9c0:	6a 95       	dec	r22
     9c2:	e2 f7       	brpl	.-8      	; 0x9bc <initToggleSwitch+0x9c>
     9c4:	80 95       	com	r24
     9c6:	82 23       	and	r24, r18
     9c8:	8a b9       	out	0x0a, r24	; 10
	 	break;
     9ca:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << port);
     9cc:	2d b1       	in	r18, 0x0d	; 13
     9ce:	81 e0       	ldi	r24, 0x01	; 1
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	02 c0       	rjmp	.+4      	; 0x9d8 <initToggleSwitch+0xb8>
     9d4:	88 0f       	add	r24, r24
     9d6:	99 1f       	adc	r25, r25
     9d8:	6a 95       	dec	r22
     9da:	e2 f7       	brpl	.-8      	; 0x9d4 <initToggleSwitch+0xb4>
     9dc:	80 95       	com	r24
     9de:	82 23       	and	r24, r18
     9e0:	8d b9       	out	0x0d, r24	; 13
	 	break;
     9e2:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << port);
     9e4:	20 b3       	in	r18, 0x10	; 16
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	02 c0       	rjmp	.+4      	; 0x9f0 <initToggleSwitch+0xd0>
     9ec:	88 0f       	add	r24, r24
     9ee:	99 1f       	adc	r25, r25
     9f0:	6a 95       	dec	r22
     9f2:	e2 f7       	brpl	.-8      	; 0x9ec <initToggleSwitch+0xcc>
     9f4:	80 95       	com	r24
     9f6:	82 23       	and	r24, r18
     9f8:	80 bb       	out	0x10, r24	; 16
	 	break;
     9fa:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << port);
     9fc:	23 b3       	in	r18, 0x13	; 19
     9fe:	81 e0       	ldi	r24, 0x01	; 1
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	02 c0       	rjmp	.+4      	; 0xa08 <initToggleSwitch+0xe8>
     a04:	88 0f       	add	r24, r24
     a06:	99 1f       	adc	r25, r25
     a08:	6a 95       	dec	r22
     a0a:	e2 f7       	brpl	.-8      	; 0xa04 <initToggleSwitch+0xe4>
     a0c:	80 95       	com	r24
     a0e:	82 23       	and	r24, r18
     a10:	83 bb       	out	0x13, r24	; 19
	 	break;
     a12:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << port);
     a14:	e1 e0       	ldi	r30, 0x01	; 1
     a16:	f1 e0       	ldi	r31, 0x01	; 1
     a18:	20 81       	ld	r18, Z
     a1a:	81 e0       	ldi	r24, 0x01	; 1
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	02 c0       	rjmp	.+4      	; 0xa24 <initToggleSwitch+0x104>
     a20:	88 0f       	add	r24, r24
     a22:	99 1f       	adc	r25, r25
     a24:	6a 95       	dec	r22
     a26:	e2 f7       	brpl	.-8      	; 0xa20 <initToggleSwitch+0x100>
     a28:	80 95       	com	r24
     a2a:	82 23       	and	r24, r18
     a2c:	80 83       	st	Z, r24
	 	break;
     a2e:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << port);
     a30:	e4 e0       	ldi	r30, 0x04	; 4
     a32:	f1 e0       	ldi	r31, 0x01	; 1
     a34:	20 81       	ld	r18, Z
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	02 c0       	rjmp	.+4      	; 0xa40 <initToggleSwitch+0x120>
     a3c:	88 0f       	add	r24, r24
     a3e:	99 1f       	adc	r25, r25
     a40:	6a 95       	dec	r22
     a42:	e2 f7       	brpl	.-8      	; 0xa3c <initToggleSwitch+0x11c>
     a44:	80 95       	com	r24
     a46:	82 23       	and	r24, r18
     a48:	80 83       	st	Z, r24
	 	break;
     a4a:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << port);
     a4c:	e7 e0       	ldi	r30, 0x07	; 7
     a4e:	f1 e0       	ldi	r31, 0x01	; 1
     a50:	20 81       	ld	r18, Z
     a52:	81 e0       	ldi	r24, 0x01	; 1
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	02 c0       	rjmp	.+4      	; 0xa5c <initToggleSwitch+0x13c>
     a58:	88 0f       	add	r24, r24
     a5a:	99 1f       	adc	r25, r25
     a5c:	6a 95       	dec	r22
     a5e:	e2 f7       	brpl	.-8      	; 0xa58 <initToggleSwitch+0x138>
     a60:	80 95       	com	r24
     a62:	82 23       	and	r24, r18
     a64:	80 83       	st	Z, r24
	 	break;
     a66:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << port);
     a68:	ea e0       	ldi	r30, 0x0A	; 10
     a6a:	f1 e0       	ldi	r31, 0x01	; 1
     a6c:	20 81       	ld	r18, Z
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	02 c0       	rjmp	.+4      	; 0xa78 <initToggleSwitch+0x158>
     a74:	88 0f       	add	r24, r24
     a76:	99 1f       	adc	r25, r25
     a78:	6a 95       	dec	r22
     a7a:	e2 f7       	brpl	.-8      	; 0xa74 <initToggleSwitch+0x154>
     a7c:	80 95       	com	r24
     a7e:	82 23       	and	r24, r18
     a80:	80 83       	st	Z, r24
     a82:	08 95       	ret

00000a84 <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     a84:	e0 91 21 02 	lds	r30, 0x0221	; 0x800221 <register_>
     a88:	8e 2f       	mov	r24, r30
     a8a:	90 e0       	ldi	r25, 0x00	; 0
     a8c:	fc 01       	movw	r30, r24
     a8e:	e1 54       	subi	r30, 0x41	; 65
     a90:	f1 09       	sbc	r31, r1
     a92:	ec 30       	cpi	r30, 0x0C	; 12
     a94:	f1 05       	cpc	r31, r1
     a96:	08 f0       	brcs	.+2      	; 0xa9a <toggleSwitchStatus+0x16>
     a98:	06 c1       	rjmp	.+524    	; 0xca6 <toggleSwitchStatus+0x222>
     a9a:	88 27       	eor	r24, r24
     a9c:	ea 56       	subi	r30, 0x6A	; 106
     a9e:	ff 4f       	sbci	r31, 0xFF	; 255
     aa0:	8f 4f       	sbci	r24, 0xFF	; 255
     aa2:	3b c3       	rjmp	.+1654   	; 0x111a <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << port_))
     aa4:	80 b1       	in	r24, 0x00	; 0
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     aac:	02 c0       	rjmp	.+4      	; 0xab2 <toggleSwitchStatus+0x2e>
     aae:	95 95       	asr	r25
     ab0:	87 95       	ror	r24
     ab2:	0a 94       	dec	r0
     ab4:	e2 f7       	brpl	.-8      	; 0xaae <toggleSwitchStatus+0x2a>
     ab6:	80 ff       	sbrs	r24, 0
     ab8:	06 c0       	rjmp	.+12     	; 0xac6 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     aba:	81 e3       	ldi	r24, 0x31	; 49
     abc:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     ac0:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     ac4:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ac6:	80 e3       	ldi	r24, 0x30	; 48
     ac8:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     acc:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     ad0:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port_))
     ad2:	83 b1       	in	r24, 0x03	; 3
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     ada:	02 c0       	rjmp	.+4      	; 0xae0 <toggleSwitchStatus+0x5c>
     adc:	95 95       	asr	r25
     ade:	87 95       	ror	r24
     ae0:	0a 94       	dec	r0
     ae2:	e2 f7       	brpl	.-8      	; 0xadc <toggleSwitchStatus+0x58>
     ae4:	80 ff       	sbrs	r24, 0
     ae6:	06 c0       	rjmp	.+12     	; 0xaf4 <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     ae8:	81 e3       	ldi	r24, 0x31	; 49
     aea:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     aee:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     af2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     af4:	80 e3       	ldi	r24, 0x30	; 48
     af6:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     afa:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     afe:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port_))
     b00:	86 b1       	in	r24, 0x06	; 6
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b08:	02 c0       	rjmp	.+4      	; 0xb0e <toggleSwitchStatus+0x8a>
     b0a:	95 95       	asr	r25
     b0c:	87 95       	ror	r24
     b0e:	0a 94       	dec	r0
     b10:	e2 f7       	brpl	.-8      	; 0xb0a <toggleSwitchStatus+0x86>
     b12:	80 ff       	sbrs	r24, 0
     b14:	06 c0       	rjmp	.+12     	; 0xb22 <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     b16:	81 e3       	ldi	r24, 0x31	; 49
     b18:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b1c:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b20:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b22:	80 e3       	ldi	r24, 0x30	; 48
     b24:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b28:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b2c:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port_))
     b2e:	89 b1       	in	r24, 0x09	; 9
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b36:	02 c0       	rjmp	.+4      	; 0xb3c <toggleSwitchStatus+0xb8>
     b38:	95 95       	asr	r25
     b3a:	87 95       	ror	r24
     b3c:	0a 94       	dec	r0
     b3e:	e2 f7       	brpl	.-8      	; 0xb38 <toggleSwitchStatus+0xb4>
     b40:	80 ff       	sbrs	r24, 0
     b42:	06 c0       	rjmp	.+12     	; 0xb50 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     b44:	81 e3       	ldi	r24, 0x31	; 49
     b46:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b4a:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b4e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b50:	80 e3       	ldi	r24, 0x30	; 48
     b52:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b56:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b5a:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port_))
     b5c:	8c b1       	in	r24, 0x0c	; 12
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b64:	02 c0       	rjmp	.+4      	; 0xb6a <toggleSwitchStatus+0xe6>
     b66:	95 95       	asr	r25
     b68:	87 95       	ror	r24
     b6a:	0a 94       	dec	r0
     b6c:	e2 f7       	brpl	.-8      	; 0xb66 <toggleSwitchStatus+0xe2>
     b6e:	80 ff       	sbrs	r24, 0
     b70:	06 c0       	rjmp	.+12     	; 0xb7e <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     b72:	81 e3       	ldi	r24, 0x31	; 49
     b74:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b78:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b7c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b7e:	80 e3       	ldi	r24, 0x30	; 48
     b80:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b84:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b88:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port_))
     b8a:	8f b1       	in	r24, 0x0f	; 15
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b92:	02 c0       	rjmp	.+4      	; 0xb98 <toggleSwitchStatus+0x114>
     b94:	95 95       	asr	r25
     b96:	87 95       	ror	r24
     b98:	0a 94       	dec	r0
     b9a:	e2 f7       	brpl	.-8      	; 0xb94 <toggleSwitchStatus+0x110>
     b9c:	80 ff       	sbrs	r24, 0
     b9e:	06 c0       	rjmp	.+12     	; 0xbac <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     ba0:	81 e3       	ldi	r24, 0x31	; 49
     ba2:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     ba6:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     baa:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bac:	80 e3       	ldi	r24, 0x30	; 48
     bae:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bb2:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bb6:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port_))
     bb8:	82 b3       	in	r24, 0x12	; 18
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <toggleSwitchStatus+0x142>
     bc2:	95 95       	asr	r25
     bc4:	87 95       	ror	r24
     bc6:	0a 94       	dec	r0
     bc8:	e2 f7       	brpl	.-8      	; 0xbc2 <toggleSwitchStatus+0x13e>
     bca:	80 ff       	sbrs	r24, 0
     bcc:	06 c0       	rjmp	.+12     	; 0xbda <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     bce:	81 e3       	ldi	r24, 0x31	; 49
     bd0:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bd4:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bd8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bda:	80 e3       	ldi	r24, 0x30	; 48
     bdc:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     be0:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     be4:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port_))
     be6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     bf0:	02 c0       	rjmp	.+4      	; 0xbf6 <toggleSwitchStatus+0x172>
     bf2:	95 95       	asr	r25
     bf4:	87 95       	ror	r24
     bf6:	0a 94       	dec	r0
     bf8:	e2 f7       	brpl	.-8      	; 0xbf2 <toggleSwitchStatus+0x16e>
     bfa:	80 ff       	sbrs	r24, 0
     bfc:	06 c0       	rjmp	.+12     	; 0xc0a <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     bfe:	81 e3       	ldi	r24, 0x31	; 49
     c00:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c04:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c08:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c0a:	80 e3       	ldi	r24, 0x30	; 48
     c0c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c10:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c14:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port_))
     c16:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c20:	02 c0       	rjmp	.+4      	; 0xc26 <toggleSwitchStatus+0x1a2>
     c22:	95 95       	asr	r25
     c24:	87 95       	ror	r24
     c26:	0a 94       	dec	r0
     c28:	e2 f7       	brpl	.-8      	; 0xc22 <toggleSwitchStatus+0x19e>
     c2a:	80 ff       	sbrs	r24, 0
     c2c:	06 c0       	rjmp	.+12     	; 0xc3a <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     c2e:	81 e3       	ldi	r24, 0x31	; 49
     c30:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c34:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c38:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c3a:	80 e3       	ldi	r24, 0x30	; 48
     c3c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c40:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c44:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port_))
     c46:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c50:	02 c0       	rjmp	.+4      	; 0xc56 <toggleSwitchStatus+0x1d2>
     c52:	95 95       	asr	r25
     c54:	87 95       	ror	r24
     c56:	0a 94       	dec	r0
     c58:	e2 f7       	brpl	.-8      	; 0xc52 <toggleSwitchStatus+0x1ce>
     c5a:	80 ff       	sbrs	r24, 0
     c5c:	06 c0       	rjmp	.+12     	; 0xc6a <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     c5e:	81 e3       	ldi	r24, 0x31	; 49
     c60:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c64:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c68:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c6a:	80 e3       	ldi	r24, 0x30	; 48
     c6c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c70:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c74:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port_))
     c76:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c80:	02 c0       	rjmp	.+4      	; 0xc86 <toggleSwitchStatus+0x202>
     c82:	95 95       	asr	r25
     c84:	87 95       	ror	r24
     c86:	0a 94       	dec	r0
     c88:	e2 f7       	brpl	.-8      	; 0xc82 <toggleSwitchStatus+0x1fe>
     c8a:	80 ff       	sbrs	r24, 0
     c8c:	06 c0       	rjmp	.+12     	; 0xc9a <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     c8e:	81 e3       	ldi	r24, 0x31	; 49
     c90:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c94:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c98:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c9a:	80 e3       	ldi	r24, 0x30	; 48
     c9c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     ca0:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     ca4:	08 95       	ret
		}
		break;
		default: return '0';
     ca6:	80 e3       	ldi	r24, 0x30	; 48
	}
     ca8:	08 95       	ret

00000caa <initToggleSwitchLED>:
 static char register_;
 static short int port_;

 void initToggleSwitchLED(char register__, short int port)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     caa:	9f eb       	ldi	r25, 0xBF	; 191
     cac:	98 0f       	add	r25, r24
     cae:	9c 30       	cpi	r25, 0x0C	; 12
     cb0:	10 f4       	brcc	.+4      	; 0xcb6 <initToggleSwitchLED+0xc>
     cb2:	89 34       	cpi	r24, 0x49	; 73
     cb4:	39 f4       	brne	.+14     	; 0xcc4 <initToggleSwitchLED+0x1a>
	{
		register_ = 'A';
     cb6:	81 e4       	ldi	r24, 0x41	; 65
     cb8:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
	}
	if (port > 7 || port < 0)
     cbc:	68 30       	cpi	r22, 0x08	; 8
     cbe:	71 05       	cpc	r23, r1
     cc0:	20 f4       	brcc	.+8      	; 0xcca <initToggleSwitchLED+0x20>
     cc2:	19 c0       	rjmp	.+50     	; 0xcf6 <initToggleSwitchLED+0x4c>
     cc4:	68 30       	cpi	r22, 0x08	; 8
     cc6:	71 05       	cpc	r23, r1
     cc8:	30 f0       	brcs	.+12     	; 0xcd6 <initToggleSwitchLED+0x2c>
	{
		port_ = 1;
     cca:	81 e0       	ldi	r24, 0x01	; 1
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <port_+0x1>
     cd2:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <port_>
	}

	//sæt given pin til output

	switch (register_)
     cd6:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     cda:	8e 2f       	mov	r24, r30
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	fc 01       	movw	r30, r24
     ce0:	e1 54       	subi	r30, 0x41	; 65
     ce2:	f1 09       	sbc	r31, r1
     ce4:	ec 30       	cpi	r30, 0x0C	; 12
     ce6:	f1 05       	cpc	r31, r1
     ce8:	08 f0       	brcs	.+2      	; 0xcec <initToggleSwitchLED+0x42>
     cea:	9b c0       	rjmp	.+310    	; 0xe22 <initToggleSwitchLED+0x178>
     cec:	88 27       	eor	r24, r24
     cee:	ee 55       	subi	r30, 0x5E	; 94
     cf0:	ff 4f       	sbci	r31, 0xFF	; 255
     cf2:	8f 4f       	sbci	r24, 0xFF	; 255
     cf4:	12 c2       	rjmp	.+1060   	; 0x111a <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << port_);
     cf6:	21 b1       	in	r18, 0x01	; 1
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d00:	02 c0       	rjmp	.+4      	; 0xd06 <initToggleSwitchLED+0x5c>
     d02:	88 0f       	add	r24, r24
     d04:	99 1f       	adc	r25, r25
     d06:	0a 94       	dec	r0
     d08:	e2 f7       	brpl	.-8      	; 0xd02 <initToggleSwitchLED+0x58>
     d0a:	82 2b       	or	r24, r18
     d0c:	81 b9       	out	0x01, r24	; 1
	break;
     d0e:	08 95       	ret
	case 'B':
	DDRB |= (1 << port_);
     d10:	24 b1       	in	r18, 0x04	; 4
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d1a:	02 c0       	rjmp	.+4      	; 0xd20 <initToggleSwitchLED+0x76>
     d1c:	88 0f       	add	r24, r24
     d1e:	99 1f       	adc	r25, r25
     d20:	0a 94       	dec	r0
     d22:	e2 f7       	brpl	.-8      	; 0xd1c <initToggleSwitchLED+0x72>
     d24:	82 2b       	or	r24, r18
     d26:	84 b9       	out	0x04, r24	; 4
	break;
     d28:	08 95       	ret
	case 'C':
	DDRC |= (1 << port_);
     d2a:	27 b1       	in	r18, 0x07	; 7
     d2c:	81 e0       	ldi	r24, 0x01	; 1
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d34:	02 c0       	rjmp	.+4      	; 0xd3a <initToggleSwitchLED+0x90>
     d36:	88 0f       	add	r24, r24
     d38:	99 1f       	adc	r25, r25
     d3a:	0a 94       	dec	r0
     d3c:	e2 f7       	brpl	.-8      	; 0xd36 <initToggleSwitchLED+0x8c>
     d3e:	82 2b       	or	r24, r18
     d40:	87 b9       	out	0x07, r24	; 7
	break;
     d42:	08 95       	ret
	case 'D':
	DDRD |= (1 << port_);
     d44:	2a b1       	in	r18, 0x0a	; 10
     d46:	81 e0       	ldi	r24, 0x01	; 1
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d4e:	02 c0       	rjmp	.+4      	; 0xd54 <initToggleSwitchLED+0xaa>
     d50:	88 0f       	add	r24, r24
     d52:	99 1f       	adc	r25, r25
     d54:	0a 94       	dec	r0
     d56:	e2 f7       	brpl	.-8      	; 0xd50 <initToggleSwitchLED+0xa6>
     d58:	82 2b       	or	r24, r18
     d5a:	8a b9       	out	0x0a, r24	; 10
	break;
     d5c:	08 95       	ret
	case 'E':
	DDRE |= (1 << port_);
     d5e:	2d b1       	in	r18, 0x0d	; 13
     d60:	81 e0       	ldi	r24, 0x01	; 1
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d68:	02 c0       	rjmp	.+4      	; 0xd6e <initToggleSwitchLED+0xc4>
     d6a:	88 0f       	add	r24, r24
     d6c:	99 1f       	adc	r25, r25
     d6e:	0a 94       	dec	r0
     d70:	e2 f7       	brpl	.-8      	; 0xd6a <initToggleSwitchLED+0xc0>
     d72:	82 2b       	or	r24, r18
     d74:	8d b9       	out	0x0d, r24	; 13
	break;
     d76:	08 95       	ret
	case 'F':
	DDRF |= (1 << port_);
     d78:	20 b3       	in	r18, 0x10	; 16
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d82:	02 c0       	rjmp	.+4      	; 0xd88 <initToggleSwitchLED+0xde>
     d84:	88 0f       	add	r24, r24
     d86:	99 1f       	adc	r25, r25
     d88:	0a 94       	dec	r0
     d8a:	e2 f7       	brpl	.-8      	; 0xd84 <initToggleSwitchLED+0xda>
     d8c:	82 2b       	or	r24, r18
     d8e:	80 bb       	out	0x10, r24	; 16
	break;
     d90:	08 95       	ret
	case 'G':
	DDRG |= (1 << port_);
     d92:	23 b3       	in	r18, 0x13	; 19
     d94:	81 e0       	ldi	r24, 0x01	; 1
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     d9c:	02 c0       	rjmp	.+4      	; 0xda2 <initToggleSwitchLED+0xf8>
     d9e:	88 0f       	add	r24, r24
     da0:	99 1f       	adc	r25, r25
     da2:	0a 94       	dec	r0
     da4:	e2 f7       	brpl	.-8      	; 0xd9e <initToggleSwitchLED+0xf4>
     da6:	82 2b       	or	r24, r18
     da8:	83 bb       	out	0x13, r24	; 19
	break;
     daa:	08 95       	ret
	case 'H':
	DDRH |= (1 << port_);
     dac:	e1 e0       	ldi	r30, 0x01	; 1
     dae:	f1 e0       	ldi	r31, 0x01	; 1
     db0:	20 81       	ld	r18, Z
     db2:	81 e0       	ldi	r24, 0x01	; 1
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     dba:	02 c0       	rjmp	.+4      	; 0xdc0 <initToggleSwitchLED+0x116>
     dbc:	88 0f       	add	r24, r24
     dbe:	99 1f       	adc	r25, r25
     dc0:	0a 94       	dec	r0
     dc2:	e2 f7       	brpl	.-8      	; 0xdbc <initToggleSwitchLED+0x112>
     dc4:	82 2b       	or	r24, r18
     dc6:	80 83       	st	Z, r24
	break;
     dc8:	08 95       	ret
	case 'J':
	DDRJ |= (1 << port_);
     dca:	e4 e0       	ldi	r30, 0x04	; 4
     dcc:	f1 e0       	ldi	r31, 0x01	; 1
     dce:	20 81       	ld	r18, Z
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     dd8:	02 c0       	rjmp	.+4      	; 0xdde <initToggleSwitchLED+0x134>
     dda:	88 0f       	add	r24, r24
     ddc:	99 1f       	adc	r25, r25
     dde:	0a 94       	dec	r0
     de0:	e2 f7       	brpl	.-8      	; 0xdda <initToggleSwitchLED+0x130>
     de2:	82 2b       	or	r24, r18
     de4:	80 83       	st	Z, r24
	break;
     de6:	08 95       	ret
	case 'K':
	DDRK |= (1 << port_);
     de8:	e7 e0       	ldi	r30, 0x07	; 7
     dea:	f1 e0       	ldi	r31, 0x01	; 1
     dec:	20 81       	ld	r18, Z
     dee:	81 e0       	ldi	r24, 0x01	; 1
     df0:	90 e0       	ldi	r25, 0x00	; 0
     df2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     df6:	02 c0       	rjmp	.+4      	; 0xdfc <initToggleSwitchLED+0x152>
     df8:	88 0f       	add	r24, r24
     dfa:	99 1f       	adc	r25, r25
     dfc:	0a 94       	dec	r0
     dfe:	e2 f7       	brpl	.-8      	; 0xdf8 <initToggleSwitchLED+0x14e>
     e00:	82 2b       	or	r24, r18
     e02:	80 83       	st	Z, r24
	break;
     e04:	08 95       	ret
	case 'L':
	DDRL |= (1 << port_);
     e06:	ea e0       	ldi	r30, 0x0A	; 10
     e08:	f1 e0       	ldi	r31, 0x01	; 1
     e0a:	20 81       	ld	r18, Z
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e14:	02 c0       	rjmp	.+4      	; 0xe1a <initToggleSwitchLED+0x170>
     e16:	88 0f       	add	r24, r24
     e18:	99 1f       	adc	r25, r25
     e1a:	0a 94       	dec	r0
     e1c:	e2 f7       	brpl	.-8      	; 0xe16 <initToggleSwitchLED+0x16c>
     e1e:	82 2b       	or	r24, r18
     e20:	80 83       	st	Z, r24
     e22:	08 95       	ret

00000e24 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     e24:	28 2f       	mov	r18, r24
	switch (register_)
     e26:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     e2a:	8e 2f       	mov	r24, r30
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	fc 01       	movw	r30, r24
     e30:	e1 54       	subi	r30, 0x41	; 65
     e32:	f1 09       	sbc	r31, r1
     e34:	ec 30       	cpi	r30, 0x0C	; 12
     e36:	f1 05       	cpc	r31, r1
     e38:	08 f0       	brcs	.+2      	; 0xe3c <setToggleSwitchLED+0x18>
     e3a:	53 c1       	rjmp	.+678    	; 0x10e2 <setToggleSwitchLED+0x2be>
     e3c:	88 27       	eor	r24, r24
     e3e:	e2 55       	subi	r30, 0x52	; 82
     e40:	ff 4f       	sbci	r31, 0xFF	; 255
     e42:	8f 4f       	sbci	r24, 0xFF	; 255
     e44:	6a c1       	rjmp	.+724    	; 0x111a <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     e46:	20 33       	cpi	r18, 0x30	; 48
     e48:	71 f4       	brne	.+28     	; 0xe66 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << port_);
     e4a:	22 b1       	in	r18, 0x02	; 2
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e54:	02 c0       	rjmp	.+4      	; 0xe5a <setToggleSwitchLED+0x36>
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	0a 94       	dec	r0
     e5c:	e2 f7       	brpl	.-8      	; 0xe56 <setToggleSwitchLED+0x32>
     e5e:	80 95       	com	r24
     e60:	82 23       	and	r24, r18
     e62:	82 b9       	out	0x02, r24	; 2
     e64:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << port_);
     e66:	22 b1       	in	r18, 0x02	; 2
     e68:	81 e0       	ldi	r24, 0x01	; 1
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e70:	02 c0       	rjmp	.+4      	; 0xe76 <setToggleSwitchLED+0x52>
     e72:	88 0f       	add	r24, r24
     e74:	99 1f       	adc	r25, r25
     e76:	0a 94       	dec	r0
     e78:	e2 f7       	brpl	.-8      	; 0xe72 <setToggleSwitchLED+0x4e>
     e7a:	82 2b       	or	r24, r18
     e7c:	82 b9       	out	0x02, r24	; 2
     e7e:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     e80:	20 33       	cpi	r18, 0x30	; 48
     e82:	71 f4       	brne	.+28     	; 0xea0 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << port_);
     e84:	25 b1       	in	r18, 0x05	; 5
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e8e:	02 c0       	rjmp	.+4      	; 0xe94 <setToggleSwitchLED+0x70>
     e90:	88 0f       	add	r24, r24
     e92:	99 1f       	adc	r25, r25
     e94:	0a 94       	dec	r0
     e96:	e2 f7       	brpl	.-8      	; 0xe90 <setToggleSwitchLED+0x6c>
     e98:	80 95       	com	r24
     e9a:	82 23       	and	r24, r18
     e9c:	85 b9       	out	0x05, r24	; 5
     e9e:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << port_);
     ea0:	25 b1       	in	r18, 0x05	; 5
     ea2:	81 e0       	ldi	r24, 0x01	; 1
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     eaa:	02 c0       	rjmp	.+4      	; 0xeb0 <setToggleSwitchLED+0x8c>
     eac:	88 0f       	add	r24, r24
     eae:	99 1f       	adc	r25, r25
     eb0:	0a 94       	dec	r0
     eb2:	e2 f7       	brpl	.-8      	; 0xeac <setToggleSwitchLED+0x88>
     eb4:	82 2b       	or	r24, r18
     eb6:	85 b9       	out	0x05, r24	; 5
     eb8:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     eba:	20 33       	cpi	r18, 0x30	; 48
     ebc:	71 f4       	brne	.+28     	; 0xeda <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << port_);
     ebe:	28 b1       	in	r18, 0x08	; 8
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     ec8:	02 c0       	rjmp	.+4      	; 0xece <setToggleSwitchLED+0xaa>
     eca:	88 0f       	add	r24, r24
     ecc:	99 1f       	adc	r25, r25
     ece:	0a 94       	dec	r0
     ed0:	e2 f7       	brpl	.-8      	; 0xeca <setToggleSwitchLED+0xa6>
     ed2:	80 95       	com	r24
     ed4:	82 23       	and	r24, r18
     ed6:	88 b9       	out	0x08, r24	; 8
     ed8:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << port_);
     eda:	28 b1       	in	r18, 0x08	; 8
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     ee4:	02 c0       	rjmp	.+4      	; 0xeea <setToggleSwitchLED+0xc6>
     ee6:	88 0f       	add	r24, r24
     ee8:	99 1f       	adc	r25, r25
     eea:	0a 94       	dec	r0
     eec:	e2 f7       	brpl	.-8      	; 0xee6 <setToggleSwitchLED+0xc2>
     eee:	82 2b       	or	r24, r18
     ef0:	88 b9       	out	0x08, r24	; 8
     ef2:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     ef4:	20 33       	cpi	r18, 0x30	; 48
     ef6:	71 f4       	brne	.+28     	; 0xf14 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << port_);
     ef8:	2b b1       	in	r18, 0x0b	; 11
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <setToggleSwitchLED+0xe4>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <setToggleSwitchLED+0xe0>
     f0c:	80 95       	com	r24
     f0e:	82 23       	and	r24, r18
     f10:	8b b9       	out	0x0b, r24	; 11
     f12:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << port_);
     f14:	2b b1       	in	r18, 0x0b	; 11
     f16:	81 e0       	ldi	r24, 0x01	; 1
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f1e:	02 c0       	rjmp	.+4      	; 0xf24 <setToggleSwitchLED+0x100>
     f20:	88 0f       	add	r24, r24
     f22:	99 1f       	adc	r25, r25
     f24:	0a 94       	dec	r0
     f26:	e2 f7       	brpl	.-8      	; 0xf20 <setToggleSwitchLED+0xfc>
     f28:	82 2b       	or	r24, r18
     f2a:	8b b9       	out	0x0b, r24	; 11
     f2c:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     f2e:	20 33       	cpi	r18, 0x30	; 48
     f30:	71 f4       	brne	.+28     	; 0xf4e <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << port_);
     f32:	2e b1       	in	r18, 0x0e	; 14
     f34:	81 e0       	ldi	r24, 0x01	; 1
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f3c:	02 c0       	rjmp	.+4      	; 0xf42 <setToggleSwitchLED+0x11e>
     f3e:	88 0f       	add	r24, r24
     f40:	99 1f       	adc	r25, r25
     f42:	0a 94       	dec	r0
     f44:	e2 f7       	brpl	.-8      	; 0xf3e <setToggleSwitchLED+0x11a>
     f46:	80 95       	com	r24
     f48:	82 23       	and	r24, r18
     f4a:	8e b9       	out	0x0e, r24	; 14
     f4c:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << port_);
     f4e:	2e b1       	in	r18, 0x0e	; 14
     f50:	81 e0       	ldi	r24, 0x01	; 1
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f58:	02 c0       	rjmp	.+4      	; 0xf5e <setToggleSwitchLED+0x13a>
     f5a:	88 0f       	add	r24, r24
     f5c:	99 1f       	adc	r25, r25
     f5e:	0a 94       	dec	r0
     f60:	e2 f7       	brpl	.-8      	; 0xf5a <setToggleSwitchLED+0x136>
     f62:	82 2b       	or	r24, r18
     f64:	8e b9       	out	0x0e, r24	; 14
     f66:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     f68:	20 33       	cpi	r18, 0x30	; 48
     f6a:	71 f4       	brne	.+28     	; 0xf88 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << port_);
     f6c:	21 b3       	in	r18, 0x11	; 17
     f6e:	81 e0       	ldi	r24, 0x01	; 1
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f76:	02 c0       	rjmp	.+4      	; 0xf7c <setToggleSwitchLED+0x158>
     f78:	88 0f       	add	r24, r24
     f7a:	99 1f       	adc	r25, r25
     f7c:	0a 94       	dec	r0
     f7e:	e2 f7       	brpl	.-8      	; 0xf78 <setToggleSwitchLED+0x154>
     f80:	80 95       	com	r24
     f82:	82 23       	and	r24, r18
     f84:	81 bb       	out	0x11, r24	; 17
     f86:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << port_);
     f88:	21 b3       	in	r18, 0x11	; 17
     f8a:	81 e0       	ldi	r24, 0x01	; 1
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f92:	02 c0       	rjmp	.+4      	; 0xf98 <setToggleSwitchLED+0x174>
     f94:	88 0f       	add	r24, r24
     f96:	99 1f       	adc	r25, r25
     f98:	0a 94       	dec	r0
     f9a:	e2 f7       	brpl	.-8      	; 0xf94 <setToggleSwitchLED+0x170>
     f9c:	82 2b       	or	r24, r18
     f9e:	81 bb       	out	0x11, r24	; 17
     fa0:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
     fa2:	20 33       	cpi	r18, 0x30	; 48
     fa4:	71 f4       	brne	.+28     	; 0xfc2 <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << port_);
     fa6:	24 b3       	in	r18, 0x14	; 20
     fa8:	81 e0       	ldi	r24, 0x01	; 1
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fb0:	02 c0       	rjmp	.+4      	; 0xfb6 <setToggleSwitchLED+0x192>
     fb2:	88 0f       	add	r24, r24
     fb4:	99 1f       	adc	r25, r25
     fb6:	0a 94       	dec	r0
     fb8:	e2 f7       	brpl	.-8      	; 0xfb2 <setToggleSwitchLED+0x18e>
     fba:	80 95       	com	r24
     fbc:	82 23       	and	r24, r18
     fbe:	84 bb       	out	0x14, r24	; 20
     fc0:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << port_);
     fc2:	24 b3       	in	r18, 0x14	; 20
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fcc:	02 c0       	rjmp	.+4      	; 0xfd2 <setToggleSwitchLED+0x1ae>
     fce:	88 0f       	add	r24, r24
     fd0:	99 1f       	adc	r25, r25
     fd2:	0a 94       	dec	r0
     fd4:	e2 f7       	brpl	.-8      	; 0xfce <setToggleSwitchLED+0x1aa>
     fd6:	82 2b       	or	r24, r18
     fd8:	84 bb       	out	0x14, r24	; 20
     fda:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
     fdc:	20 33       	cpi	r18, 0x30	; 48
     fde:	81 f4       	brne	.+32     	; 0x1000 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << port_);
     fe0:	e2 e0       	ldi	r30, 0x02	; 2
     fe2:	f1 e0       	ldi	r31, 0x01	; 1
     fe4:	20 81       	ld	r18, Z
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <setToggleSwitchLED+0x1d0>
     ff0:	88 0f       	add	r24, r24
     ff2:	99 1f       	adc	r25, r25
     ff4:	0a 94       	dec	r0
     ff6:	e2 f7       	brpl	.-8      	; 0xff0 <setToggleSwitchLED+0x1cc>
     ff8:	80 95       	com	r24
     ffa:	82 23       	and	r24, r18
     ffc:	80 83       	st	Z, r24
     ffe:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << port_);
    1000:	e2 e0       	ldi	r30, 0x02	; 2
    1002:	f1 e0       	ldi	r31, 0x01	; 1
    1004:	20 81       	ld	r18, Z
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <setToggleSwitchLED+0x1f0>
    1010:	88 0f       	add	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	0a 94       	dec	r0
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <setToggleSwitchLED+0x1ec>
    1018:	82 2b       	or	r24, r18
    101a:	80 83       	st	Z, r24
    101c:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    101e:	20 33       	cpi	r18, 0x30	; 48
    1020:	81 f4       	brne	.+32     	; 0x1042 <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << port_);
    1022:	e5 e0       	ldi	r30, 0x05	; 5
    1024:	f1 e0       	ldi	r31, 0x01	; 1
    1026:	20 81       	ld	r18, Z
    1028:	81 e0       	ldi	r24, 0x01	; 1
    102a:	90 e0       	ldi	r25, 0x00	; 0
    102c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1030:	02 c0       	rjmp	.+4      	; 0x1036 <setToggleSwitchLED+0x212>
    1032:	88 0f       	add	r24, r24
    1034:	99 1f       	adc	r25, r25
    1036:	0a 94       	dec	r0
    1038:	e2 f7       	brpl	.-8      	; 0x1032 <setToggleSwitchLED+0x20e>
    103a:	80 95       	com	r24
    103c:	82 23       	and	r24, r18
    103e:	80 83       	st	Z, r24
    1040:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << port_);
    1042:	e5 e0       	ldi	r30, 0x05	; 5
    1044:	f1 e0       	ldi	r31, 0x01	; 1
    1046:	20 81       	ld	r18, Z
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1050:	02 c0       	rjmp	.+4      	; 0x1056 <setToggleSwitchLED+0x232>
    1052:	88 0f       	add	r24, r24
    1054:	99 1f       	adc	r25, r25
    1056:	0a 94       	dec	r0
    1058:	e2 f7       	brpl	.-8      	; 0x1052 <setToggleSwitchLED+0x22e>
    105a:	82 2b       	or	r24, r18
    105c:	80 83       	st	Z, r24
    105e:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    1060:	20 33       	cpi	r18, 0x30	; 48
    1062:	81 f4       	brne	.+32     	; 0x1084 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << port_);
    1064:	e8 e0       	ldi	r30, 0x08	; 8
    1066:	f1 e0       	ldi	r31, 0x01	; 1
    1068:	20 81       	ld	r18, Z
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <setToggleSwitchLED+0x254>
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	0a 94       	dec	r0
    107a:	e2 f7       	brpl	.-8      	; 0x1074 <setToggleSwitchLED+0x250>
    107c:	80 95       	com	r24
    107e:	82 23       	and	r24, r18
    1080:	80 83       	st	Z, r24
    1082:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << port_);
    1084:	e8 e0       	ldi	r30, 0x08	; 8
    1086:	f1 e0       	ldi	r31, 0x01	; 1
    1088:	20 81       	ld	r18, Z
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1092:	02 c0       	rjmp	.+4      	; 0x1098 <setToggleSwitchLED+0x274>
    1094:	88 0f       	add	r24, r24
    1096:	99 1f       	adc	r25, r25
    1098:	0a 94       	dec	r0
    109a:	e2 f7       	brpl	.-8      	; 0x1094 <setToggleSwitchLED+0x270>
    109c:	82 2b       	or	r24, r18
    109e:	80 83       	st	Z, r24
    10a0:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    10a2:	20 33       	cpi	r18, 0x30	; 48
    10a4:	81 f4       	brne	.+32     	; 0x10c6 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << port_);
    10a6:	eb e0       	ldi	r30, 0x0B	; 11
    10a8:	f1 e0       	ldi	r31, 0x01	; 1
    10aa:	20 81       	ld	r18, Z
    10ac:	81 e0       	ldi	r24, 0x01	; 1
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10b4:	02 c0       	rjmp	.+4      	; 0x10ba <setToggleSwitchLED+0x296>
    10b6:	88 0f       	add	r24, r24
    10b8:	99 1f       	adc	r25, r25
    10ba:	0a 94       	dec	r0
    10bc:	e2 f7       	brpl	.-8      	; 0x10b6 <setToggleSwitchLED+0x292>
    10be:	80 95       	com	r24
    10c0:	82 23       	and	r24, r18
    10c2:	80 83       	st	Z, r24
    10c4:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << port_);
    10c6:	eb e0       	ldi	r30, 0x0B	; 11
    10c8:	f1 e0       	ldi	r31, 0x01	; 1
    10ca:	20 81       	ld	r18, Z
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <setToggleSwitchLED+0x2b6>
    10d6:	88 0f       	add	r24, r24
    10d8:	99 1f       	adc	r25, r25
    10da:	0a 94       	dec	r0
    10dc:	e2 f7       	brpl	.-8      	; 0x10d6 <setToggleSwitchLED+0x2b2>
    10de:	82 2b       	or	r24, r18
    10e0:	80 83       	st	Z, r24
    10e2:	08 95       	ret

000010e4 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    10e4:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    10e6:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    10e8:	83 e0       	ldi	r24, 0x03	; 3
    10ea:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    10ee:	e8 9a       	sbi	0x1d, 0	; 29
    10f0:	08 95       	ret

000010f2 <__vector_1>:

 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    10f2:	1f 92       	push	r1
    10f4:	0f 92       	push	r0
    10f6:	0f b6       	in	r0, 0x3f	; 63
    10f8:	0f 92       	push	r0
    10fa:	11 24       	eor	r1, r1
    10fc:	8f 93       	push	r24
    10fe:	9f 93       	push	r25
	 ZCDetected_ = 1;
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <ZCDetected_+0x1>
    1108:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <ZCDetected_>
    110c:	9f 91       	pop	r25
    110e:	8f 91       	pop	r24
    1110:	0f 90       	pop	r0
    1112:	0f be       	out	0x3f, r0	; 63
    1114:	0f 90       	pop	r0
    1116:	1f 90       	pop	r1
    1118:	18 95       	reti

0000111a <__tablejump2__>:
    111a:	ee 0f       	add	r30, r30
    111c:	ff 1f       	adc	r31, r31
    111e:	88 1f       	adc	r24, r24
    1120:	8b bf       	out	0x3b, r24	; 59
    1122:	07 90       	elpm	r0, Z+
    1124:	f6 91       	elpm	r31, Z
    1126:	e0 2d       	mov	r30, r0
    1128:	19 94       	eijmp

0000112a <calloc>:
    112a:	0f 93       	push	r16
    112c:	1f 93       	push	r17
    112e:	cf 93       	push	r28
    1130:	df 93       	push	r29
    1132:	86 9f       	mul	r24, r22
    1134:	80 01       	movw	r16, r0
    1136:	87 9f       	mul	r24, r23
    1138:	10 0d       	add	r17, r0
    113a:	96 9f       	mul	r25, r22
    113c:	10 0d       	add	r17, r0
    113e:	11 24       	eor	r1, r1
    1140:	c8 01       	movw	r24, r16
    1142:	0d d0       	rcall	.+26     	; 0x115e <malloc>
    1144:	ec 01       	movw	r28, r24
    1146:	00 97       	sbiw	r24, 0x00	; 0
    1148:	21 f0       	breq	.+8      	; 0x1152 <calloc+0x28>
    114a:	a8 01       	movw	r20, r16
    114c:	60 e0       	ldi	r22, 0x00	; 0
    114e:	70 e0       	ldi	r23, 0x00	; 0
    1150:	27 d1       	rcall	.+590    	; 0x13a0 <memset>
    1152:	ce 01       	movw	r24, r28
    1154:	df 91       	pop	r29
    1156:	cf 91       	pop	r28
    1158:	1f 91       	pop	r17
    115a:	0f 91       	pop	r16
    115c:	08 95       	ret

0000115e <malloc>:
    115e:	0f 93       	push	r16
    1160:	1f 93       	push	r17
    1162:	cf 93       	push	r28
    1164:	df 93       	push	r29
    1166:	82 30       	cpi	r24, 0x02	; 2
    1168:	91 05       	cpc	r25, r1
    116a:	10 f4       	brcc	.+4      	; 0x1170 <malloc+0x12>
    116c:	82 e0       	ldi	r24, 0x02	; 2
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	e0 91 25 02 	lds	r30, 0x0225	; 0x800225 <__flp>
    1174:	f0 91 26 02 	lds	r31, 0x0226	; 0x800226 <__flp+0x1>
    1178:	20 e0       	ldi	r18, 0x00	; 0
    117a:	30 e0       	ldi	r19, 0x00	; 0
    117c:	a0 e0       	ldi	r26, 0x00	; 0
    117e:	b0 e0       	ldi	r27, 0x00	; 0
    1180:	30 97       	sbiw	r30, 0x00	; 0
    1182:	19 f1       	breq	.+70     	; 0x11ca <malloc+0x6c>
    1184:	40 81       	ld	r20, Z
    1186:	51 81       	ldd	r21, Z+1	; 0x01
    1188:	02 81       	ldd	r16, Z+2	; 0x02
    118a:	13 81       	ldd	r17, Z+3	; 0x03
    118c:	48 17       	cp	r20, r24
    118e:	59 07       	cpc	r21, r25
    1190:	c8 f0       	brcs	.+50     	; 0x11c4 <malloc+0x66>
    1192:	84 17       	cp	r24, r20
    1194:	95 07       	cpc	r25, r21
    1196:	69 f4       	brne	.+26     	; 0x11b2 <malloc+0x54>
    1198:	10 97       	sbiw	r26, 0x00	; 0
    119a:	31 f0       	breq	.+12     	; 0x11a8 <malloc+0x4a>
    119c:	12 96       	adiw	r26, 0x02	; 2
    119e:	0c 93       	st	X, r16
    11a0:	12 97       	sbiw	r26, 0x02	; 2
    11a2:	13 96       	adiw	r26, 0x03	; 3
    11a4:	1c 93       	st	X, r17
    11a6:	27 c0       	rjmp	.+78     	; 0x11f6 <malloc+0x98>
    11a8:	00 93 25 02 	sts	0x0225, r16	; 0x800225 <__flp>
    11ac:	10 93 26 02 	sts	0x0226, r17	; 0x800226 <__flp+0x1>
    11b0:	22 c0       	rjmp	.+68     	; 0x11f6 <malloc+0x98>
    11b2:	21 15       	cp	r18, r1
    11b4:	31 05       	cpc	r19, r1
    11b6:	19 f0       	breq	.+6      	; 0x11be <malloc+0x60>
    11b8:	42 17       	cp	r20, r18
    11ba:	53 07       	cpc	r21, r19
    11bc:	18 f4       	brcc	.+6      	; 0x11c4 <malloc+0x66>
    11be:	9a 01       	movw	r18, r20
    11c0:	bd 01       	movw	r22, r26
    11c2:	ef 01       	movw	r28, r30
    11c4:	df 01       	movw	r26, r30
    11c6:	f8 01       	movw	r30, r16
    11c8:	db cf       	rjmp	.-74     	; 0x1180 <malloc+0x22>
    11ca:	21 15       	cp	r18, r1
    11cc:	31 05       	cpc	r19, r1
    11ce:	f9 f0       	breq	.+62     	; 0x120e <malloc+0xb0>
    11d0:	28 1b       	sub	r18, r24
    11d2:	39 0b       	sbc	r19, r25
    11d4:	24 30       	cpi	r18, 0x04	; 4
    11d6:	31 05       	cpc	r19, r1
    11d8:	80 f4       	brcc	.+32     	; 0x11fa <malloc+0x9c>
    11da:	8a 81       	ldd	r24, Y+2	; 0x02
    11dc:	9b 81       	ldd	r25, Y+3	; 0x03
    11de:	61 15       	cp	r22, r1
    11e0:	71 05       	cpc	r23, r1
    11e2:	21 f0       	breq	.+8      	; 0x11ec <malloc+0x8e>
    11e4:	fb 01       	movw	r30, r22
    11e6:	93 83       	std	Z+3, r25	; 0x03
    11e8:	82 83       	std	Z+2, r24	; 0x02
    11ea:	04 c0       	rjmp	.+8      	; 0x11f4 <malloc+0x96>
    11ec:	90 93 26 02 	sts	0x0226, r25	; 0x800226 <__flp+0x1>
    11f0:	80 93 25 02 	sts	0x0225, r24	; 0x800225 <__flp>
    11f4:	fe 01       	movw	r30, r28
    11f6:	32 96       	adiw	r30, 0x02	; 2
    11f8:	44 c0       	rjmp	.+136    	; 0x1282 <malloc+0x124>
    11fa:	fe 01       	movw	r30, r28
    11fc:	e2 0f       	add	r30, r18
    11fe:	f3 1f       	adc	r31, r19
    1200:	81 93       	st	Z+, r24
    1202:	91 93       	st	Z+, r25
    1204:	22 50       	subi	r18, 0x02	; 2
    1206:	31 09       	sbc	r19, r1
    1208:	39 83       	std	Y+1, r19	; 0x01
    120a:	28 83       	st	Y, r18
    120c:	3a c0       	rjmp	.+116    	; 0x1282 <malloc+0x124>
    120e:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    1212:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    1216:	23 2b       	or	r18, r19
    1218:	41 f4       	brne	.+16     	; 0x122a <malloc+0xcc>
    121a:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    121e:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1222:	30 93 24 02 	sts	0x0224, r19	; 0x800224 <__brkval+0x1>
    1226:	20 93 23 02 	sts	0x0223, r18	; 0x800223 <__brkval>
    122a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    122e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1232:	21 15       	cp	r18, r1
    1234:	31 05       	cpc	r19, r1
    1236:	41 f4       	brne	.+16     	; 0x1248 <malloc+0xea>
    1238:	2d b7       	in	r18, 0x3d	; 61
    123a:	3e b7       	in	r19, 0x3e	; 62
    123c:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1240:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1244:	24 1b       	sub	r18, r20
    1246:	35 0b       	sbc	r19, r21
    1248:	e0 91 23 02 	lds	r30, 0x0223	; 0x800223 <__brkval>
    124c:	f0 91 24 02 	lds	r31, 0x0224	; 0x800224 <__brkval+0x1>
    1250:	e2 17       	cp	r30, r18
    1252:	f3 07       	cpc	r31, r19
    1254:	a0 f4       	brcc	.+40     	; 0x127e <malloc+0x120>
    1256:	2e 1b       	sub	r18, r30
    1258:	3f 0b       	sbc	r19, r31
    125a:	28 17       	cp	r18, r24
    125c:	39 07       	cpc	r19, r25
    125e:	78 f0       	brcs	.+30     	; 0x127e <malloc+0x120>
    1260:	ac 01       	movw	r20, r24
    1262:	4e 5f       	subi	r20, 0xFE	; 254
    1264:	5f 4f       	sbci	r21, 0xFF	; 255
    1266:	24 17       	cp	r18, r20
    1268:	35 07       	cpc	r19, r21
    126a:	48 f0       	brcs	.+18     	; 0x127e <malloc+0x120>
    126c:	4e 0f       	add	r20, r30
    126e:	5f 1f       	adc	r21, r31
    1270:	50 93 24 02 	sts	0x0224, r21	; 0x800224 <__brkval+0x1>
    1274:	40 93 23 02 	sts	0x0223, r20	; 0x800223 <__brkval>
    1278:	81 93       	st	Z+, r24
    127a:	91 93       	st	Z+, r25
    127c:	02 c0       	rjmp	.+4      	; 0x1282 <malloc+0x124>
    127e:	e0 e0       	ldi	r30, 0x00	; 0
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	cf 01       	movw	r24, r30
    1284:	df 91       	pop	r29
    1286:	cf 91       	pop	r28
    1288:	1f 91       	pop	r17
    128a:	0f 91       	pop	r16
    128c:	08 95       	ret

0000128e <free>:
    128e:	cf 93       	push	r28
    1290:	df 93       	push	r29
    1292:	00 97       	sbiw	r24, 0x00	; 0
    1294:	09 f4       	brne	.+2      	; 0x1298 <free+0xa>
    1296:	81 c0       	rjmp	.+258    	; 0x139a <free+0x10c>
    1298:	fc 01       	movw	r30, r24
    129a:	32 97       	sbiw	r30, 0x02	; 2
    129c:	13 82       	std	Z+3, r1	; 0x03
    129e:	12 82       	std	Z+2, r1	; 0x02
    12a0:	a0 91 25 02 	lds	r26, 0x0225	; 0x800225 <__flp>
    12a4:	b0 91 26 02 	lds	r27, 0x0226	; 0x800226 <__flp+0x1>
    12a8:	10 97       	sbiw	r26, 0x00	; 0
    12aa:	81 f4       	brne	.+32     	; 0x12cc <free+0x3e>
    12ac:	20 81       	ld	r18, Z
    12ae:	31 81       	ldd	r19, Z+1	; 0x01
    12b0:	82 0f       	add	r24, r18
    12b2:	93 1f       	adc	r25, r19
    12b4:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    12b8:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    12bc:	28 17       	cp	r18, r24
    12be:	39 07       	cpc	r19, r25
    12c0:	51 f5       	brne	.+84     	; 0x1316 <free+0x88>
    12c2:	f0 93 24 02 	sts	0x0224, r31	; 0x800224 <__brkval+0x1>
    12c6:	e0 93 23 02 	sts	0x0223, r30	; 0x800223 <__brkval>
    12ca:	67 c0       	rjmp	.+206    	; 0x139a <free+0x10c>
    12cc:	ed 01       	movw	r28, r26
    12ce:	20 e0       	ldi	r18, 0x00	; 0
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	ce 17       	cp	r28, r30
    12d4:	df 07       	cpc	r29, r31
    12d6:	40 f4       	brcc	.+16     	; 0x12e8 <free+0x5a>
    12d8:	4a 81       	ldd	r20, Y+2	; 0x02
    12da:	5b 81       	ldd	r21, Y+3	; 0x03
    12dc:	9e 01       	movw	r18, r28
    12de:	41 15       	cp	r20, r1
    12e0:	51 05       	cpc	r21, r1
    12e2:	f1 f0       	breq	.+60     	; 0x1320 <free+0x92>
    12e4:	ea 01       	movw	r28, r20
    12e6:	f5 cf       	rjmp	.-22     	; 0x12d2 <free+0x44>
    12e8:	d3 83       	std	Z+3, r29	; 0x03
    12ea:	c2 83       	std	Z+2, r28	; 0x02
    12ec:	40 81       	ld	r20, Z
    12ee:	51 81       	ldd	r21, Z+1	; 0x01
    12f0:	84 0f       	add	r24, r20
    12f2:	95 1f       	adc	r25, r21
    12f4:	c8 17       	cp	r28, r24
    12f6:	d9 07       	cpc	r29, r25
    12f8:	59 f4       	brne	.+22     	; 0x1310 <free+0x82>
    12fa:	88 81       	ld	r24, Y
    12fc:	99 81       	ldd	r25, Y+1	; 0x01
    12fe:	84 0f       	add	r24, r20
    1300:	95 1f       	adc	r25, r21
    1302:	02 96       	adiw	r24, 0x02	; 2
    1304:	91 83       	std	Z+1, r25	; 0x01
    1306:	80 83       	st	Z, r24
    1308:	8a 81       	ldd	r24, Y+2	; 0x02
    130a:	9b 81       	ldd	r25, Y+3	; 0x03
    130c:	93 83       	std	Z+3, r25	; 0x03
    130e:	82 83       	std	Z+2, r24	; 0x02
    1310:	21 15       	cp	r18, r1
    1312:	31 05       	cpc	r19, r1
    1314:	29 f4       	brne	.+10     	; 0x1320 <free+0x92>
    1316:	f0 93 26 02 	sts	0x0226, r31	; 0x800226 <__flp+0x1>
    131a:	e0 93 25 02 	sts	0x0225, r30	; 0x800225 <__flp>
    131e:	3d c0       	rjmp	.+122    	; 0x139a <free+0x10c>
    1320:	e9 01       	movw	r28, r18
    1322:	fb 83       	std	Y+3, r31	; 0x03
    1324:	ea 83       	std	Y+2, r30	; 0x02
    1326:	49 91       	ld	r20, Y+
    1328:	59 91       	ld	r21, Y+
    132a:	c4 0f       	add	r28, r20
    132c:	d5 1f       	adc	r29, r21
    132e:	ec 17       	cp	r30, r28
    1330:	fd 07       	cpc	r31, r29
    1332:	61 f4       	brne	.+24     	; 0x134c <free+0xbe>
    1334:	80 81       	ld	r24, Z
    1336:	91 81       	ldd	r25, Z+1	; 0x01
    1338:	84 0f       	add	r24, r20
    133a:	95 1f       	adc	r25, r21
    133c:	02 96       	adiw	r24, 0x02	; 2
    133e:	e9 01       	movw	r28, r18
    1340:	99 83       	std	Y+1, r25	; 0x01
    1342:	88 83       	st	Y, r24
    1344:	82 81       	ldd	r24, Z+2	; 0x02
    1346:	93 81       	ldd	r25, Z+3	; 0x03
    1348:	9b 83       	std	Y+3, r25	; 0x03
    134a:	8a 83       	std	Y+2, r24	; 0x02
    134c:	e0 e0       	ldi	r30, 0x00	; 0
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	12 96       	adiw	r26, 0x02	; 2
    1352:	8d 91       	ld	r24, X+
    1354:	9c 91       	ld	r25, X
    1356:	13 97       	sbiw	r26, 0x03	; 3
    1358:	00 97       	sbiw	r24, 0x00	; 0
    135a:	19 f0       	breq	.+6      	; 0x1362 <free+0xd4>
    135c:	fd 01       	movw	r30, r26
    135e:	dc 01       	movw	r26, r24
    1360:	f7 cf       	rjmp	.-18     	; 0x1350 <free+0xc2>
    1362:	8d 91       	ld	r24, X+
    1364:	9c 91       	ld	r25, X
    1366:	11 97       	sbiw	r26, 0x01	; 1
    1368:	9d 01       	movw	r18, r26
    136a:	2e 5f       	subi	r18, 0xFE	; 254
    136c:	3f 4f       	sbci	r19, 0xFF	; 255
    136e:	82 0f       	add	r24, r18
    1370:	93 1f       	adc	r25, r19
    1372:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    1376:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    137a:	28 17       	cp	r18, r24
    137c:	39 07       	cpc	r19, r25
    137e:	69 f4       	brne	.+26     	; 0x139a <free+0x10c>
    1380:	30 97       	sbiw	r30, 0x00	; 0
    1382:	29 f4       	brne	.+10     	; 0x138e <free+0x100>
    1384:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <__flp+0x1>
    1388:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp>
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <free+0x104>
    138e:	13 82       	std	Z+3, r1	; 0x03
    1390:	12 82       	std	Z+2, r1	; 0x02
    1392:	b0 93 24 02 	sts	0x0224, r27	; 0x800224 <__brkval+0x1>
    1396:	a0 93 23 02 	sts	0x0223, r26	; 0x800223 <__brkval>
    139a:	df 91       	pop	r29
    139c:	cf 91       	pop	r28
    139e:	08 95       	ret

000013a0 <memset>:
    13a0:	dc 01       	movw	r26, r24
    13a2:	01 c0       	rjmp	.+2      	; 0x13a6 <memset+0x6>
    13a4:	6d 93       	st	X+, r22
    13a6:	41 50       	subi	r20, 0x01	; 1
    13a8:	50 40       	sbci	r21, 0x00	; 0
    13aa:	e0 f7       	brcc	.-8      	; 0x13a4 <memset+0x4>
    13ac:	08 95       	ret

000013ae <_exit>:
    13ae:	f8 94       	cli

000013b0 <__stop_program>:
    13b0:	ff cf       	rjmp	.-2      	; 0x13b0 <__stop_program>
