// Seed: 173065403
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    output tri1 id_5,
    output uwire id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9
);
  parameter id_11 = -1;
  assign id_5 = id_2;
  parameter id_12 = id_11;
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wor id_11,
    output uwire id_12,
    input wor id_13,
    input wor id_14,
    id_39,
    input supply1 id_15,
    output supply1 id_16,
    input tri id_17,
    input supply1 id_18,
    input tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    output supply0 id_22,
    input supply1 id_23,
    output supply0 id_24,
    output supply1 id_25,
    input tri1 id_26,
    input tri1 id_27,
    output tri1 id_28,
    input wor id_29,
    output tri0 id_30,
    output uwire id_31,
    output tri0 id_32,
    input uwire id_33,
    input tri1 id_34,
    output tri0 id_35,
    input supply1 id_36,
    output tri0 id_37
);
  wire id_40;
  wire id_41 = ~id_8;
  assign id_30 = -1 ? id_13 : id_26;
  module_0 modCall_1 (
      id_35,
      id_7,
      id_17,
      id_1,
      id_27,
      id_32,
      id_12,
      id_17,
      id_7,
      id_7
  );
  wire id_42, id_43, id_44;
endmodule
