 1
Abstract 
 
 
This project adopts an Altera’s FPGA (Field programmable gate array) and a Nios 
embedded processor to develop a system-on-a-programmable-chip (SOPC) for servo 
system of XY table driven by two-axis permanent magnet linear synchronous motor 
(PMLSM). This servo control IC has two modules. One module performs the function 
of the position control of PMLSM and motion trajectory control of XY table. The 
other module performs the function of the current loop control for two sets of PMLSM 
drives which includes vector control, SVPWM generations, coordinate transformation, 
PI controller, the detection of the quadrature encoder, etc. The former is implemented 
by software in Nios embedded processor due to the need of complicated algorithm but 
low sampling frequency control. The latter is implemented by PLD hardware due to 
the need of high sampling frequency control but only simple computation. The 
Altera-FPGA chip using in the project have 15,600~179,400 LEs, Max 1,170 I/O 
available pins, 419,328~9,383,040 bits of RAM and 48~384 embedding multipliers. A 
Nios processor with 32 bits and programmable CPU, 1~20Mbytes on-chip memory, 
4Gbytes off-chip memory, can be embedding into this FPGA chip to construct a SOPC 
environment. Therefore, it is suitable to develop a high performance servo control 
system for XY table. The SOPC for PMLSM drives developed in this project not only 
can make the drives more digitalize, increasing its performances and robustness, but 
also can make it more compact, low cost and having remote control function. This 
project belongs to a three-year project. This year is the first year and this year focus on 
the study of “the design and implementation of a SOPC-based single-axis PMLSM 
drives system”. At first, the mathematic model of PMLSM will be derived and the 
experimental system included by a PMLSM, DC/AC inverter, and FPGA-based servo 
board, is constructed. Then the current vector control IP and the software of position 
control algorithm will be developed, tested and evaluated under this constructed SOPC 
environment. 
 
 
 
 
 
Keywords: SOPC, PMLSM, Adaptive fuzzy controller, FPGA. 
 3
PMLSM ???????? SOPC-based 
PMLSM ?????????? -??
PMLSM?DC/AC????FPGA-based??
?????? SOPC ??????????
????(IP)??????????????
???????????? PMLSM ???
????????????????? 1 ?
2 ?????? PMLSM ????????
? 2????Nios???????????
???? PMLSM ??????????
FPGA?? PLD????PMLSM?????
SVPWM???????????????: 
2.1 ????????????? 
?????????????????
???  
d
d
qp
d
q
d
d
sd v
L
ix
L
L
i
L
R
dt
di 1+τ
π+−= &  (1) 
q
q
p
q
f
q
q
s
dp
q
dq v
L
1x
L 
 
i
L
Rix
L
L
dt
di +τ
λπ−−τ
π−= &&  (2) 
?? vd, vq ? d ?? q ???? ; id, iq, 
? d ?? q ????, Rs ??????; Ld, 
Lq ? d ?? q ????; px&  ? ????; 
fλ ????????; τ ?????.???
??(3)??? [3]? 
qfdqde iiLLF ))((2
3 λτ
π +−=  (3) 
PMLSM ???????????????
???? 2 ?????? id ?  0??
PMLSM ??????????? PMLSM
???????????????????
??????????? PMLSM????
?????(4)????? 
qtqfe iK i2
3F ∆λτ
π=  (4) 
??(5)?  
ftK λτ
π
2
3 =  (5) 
PMLSM ?????????(6)???? 
dt
dx
B
dt
xd
MFF ppLe +=− 2
2
 (6) 
?? eF ??????? tK ??????M?
???????? B???????? LF ?
?????? 
2.2????????????????? 
?????????????????
???????????????????
???????????????????
?(?????)?????????? a-b-c
???????α-β????????? d-q
???????????????? 
 Clarke???a-b-c?????α-β????
??? 
















−
−−
=


β
α
c
b
a
f
f
f
f
f
3
1
3
10
3
1
3
1
3
2  (7) 
 1−Clarke ???α-β??????? a-b-c?
???? 











=








−−
−
β
α
f
f
f
f
f
c
b
a
2
3
2
1
2
3
2
1
01
 (8) 
 Park???α-β????? d-q?????
?? 






−=


β
α
θθ
θθ
f
f
f
f
ee
ee
qs
ds
cossin
sincos
 
(9) 
 1−Park ???d-q???????α-β??
??? 





 −=


qs
ds
ee
ee
f
f
f
f
θθ
θθ
β
α
cossin
sincos
 (10) 
2.3??????????(SVPWM)??? 
SVPWM ?????????????
? 8?????(Switching Patterns)????
???????? Uout????????
???????? Uout???? 3? 6??
?(S3?S1?S5?S4?S6?S2)??????
???????????????????
???? PWM???Uout????????
????????????? 
T
OOTU
T
TU
T
TU XXout
)( 1110000
60
21 ?++= +  (11) 
?? 0T = 21 TTT −− ?T? PWM ??????
??? 3? SVPWM???????? Vα?
Vβ???? PWM1~PWM6????????
????  
?? 1??(12)??? Vrfx?Vrfy?Vrfz?? 
 5
???????????????????
???????????????????
???????????????????
???????????????????
???????????????????
????????? 1?????????
???????????????????
??? FPGA?????????????
??????????????? 
??????????? 5???PMLSM
?? BALDOR ?????????
600mm.???????????? 4m/s 
? 4 g’s???????? 2.5kg????
????????? 22.5kg??????
? 73N?PMLSM ??????????
? 5µm???????????????
???? 30.5mm (??? 6100 ??)? 
 Altera FPGA?????????????
?????????????? FPGA?
??? Altera Stratix EP1S10F780C6??? 
10,570 ? Les ??? ??? 426 ??? 
I/O ???6 ? DSP ????? 920,448 
bits ?????? Nios ??????? 
16???? 32????? CPU????
1~20Kbytes ???????? 4Gbytes?
???????????? FPGA ? IP
?????????? SoPC ?????
????(SDK) ? SoPC ???????
?????, ?????? make-file ??
??????????? C header files?
SOPC-based ????????????
??????? 2??? 
 ??????????????????
IGBT?????? IGBT???????
? 600V? ??????? ±20V, ???
??????? 25A ?? (1ms) ???
??? 50A????????? Toshiba 
TLP250 ????  IGBT ??????
?????????? PWM ?? FPGA
??? 
 ??????????????????
???? 
 ??????????????? 
FPGA-based ???????????? 6
??? 
 
b. PMLSM???????  
????? SOPC-based ??????
???????? PLD ????????
???????????? Nios ????
???????? SOPC????????
??????????????????
????? 7????????? IP?? 8
???????? PI???? Clarke?Park? 
inverse Park? inverse Clarke? 4????
????SVPWM???QEP?? ? ADC
???????? PI ?????????
?????? 9????? 3 ????? 2 
????? 2 ? D????? 3????
????SVPWM ????????? 10
???? 7??????????????
Nios?????????????????
??????? PMLSM??? FPGA??
????????? IP?????????
? ISR ????? 11 ???? 7 ????
? Nios???????? IP??????
?? Stratix EP1S10F780C6? 67%???? 
 
c. ????? 
?????? SOPC?????????
???????(????? 16kHz)???
???? 12?????? 0i*d = ? A5.0i*q = ??
??????????????????
?? 13 ???? di ? qi ??????? 14
???????????????????
???????????????????
???? PMLSM???????????
????????????? SOPC???
???????????? 11kg ????
??????? PMLSM????????
?????????? 15?? 16????
16??????????????????
???????????????????
???????? PMLSM???????
? 14kg ? 2Hz ????????????
? 17 ?? 18 ???? 18 ???????
????? 15~? 18?? PMLSM????
???????????????????
??????????????? 13~? 18 
?????????????? SoPC ??
? PMLSM??????????????
??? 
 
 
 7
(Bangkok, Thailand) 
[21] Y.S. Kung, C.S. Chen, K.I. Wong and M.H. 
Tsai, “Development of a FPGA-based Control 
IC for PMSM Drives with Adaptive Fuzzy 
Control,” IEEE IECON’05, Proceedings of the 
28th Annual Conference of IEEE Industrial 
Electronics, pp.1544-1549, Nov. 6~10, 2005. 
(North Carolina, USA) (EI) 
[22] Y.S. Kung, K.H. Tseng and F.Y. Tai, 
“FPGA-based Servo Control IC for X-Y 
Table,” Accepted by IEEE ICIT’06, IEEE 
International Conference on Industrial 
Technology, December 15-17, 2006. (Mumbai, 
India) 
[23] M.H. Tsai, Y.S. Kung and K.H. Tseng, 
“Development of a Servo System for Linear 
X-Y Table Based on DSP controller,” Accepted 
by IEEE ICIT’06, IEEE International 
Conference on Industrial Technology, 
December 15-17, 2006. (Mumbai, India) 
[24] Y.S. Kung, M.H. Tsai and C.S. Chen, 
“FPGA-based Servo Control IC for PMLSM 
Drives with Adaptive Fuzzy Control,” IEEE 
ICIEA’06, Proceedings of the IEEE 
International Conference on Industrial 
Electronics and Applications, pp. 731~736, 
May 24-26, 2006. (Singapore) (EI) 
[25] ???, “?????????????”,?
?????????????95?4?~ 95?
11?? 
[26] ???, “??????(PMSM)?????
????????”???????????
???????94?8?~ 95?7??
 
Comparator 
circuit
B,B
A,A
A, B
LP filter 
circuit
bi
L
C
Rectifier Inverter
ac source
Isolated and driving circuits
+
AT
−
AT
+
BT
−
BT
+
CT
−
CT
U,V,W
ADC
ADC
ai
PWM6PWM1
zz,z
Digital circuit (PLD)
of current and vector
control for PMLSM
Nios Processor
Altera-FPGA
SOPC_based Servo control IC
Linear Motor
Linear 
encoder
 
? 1. SOPC-based?????????????????? 
 
r
ω
r
ω
r
ω
SVPWM
PI
PI
rfxv
rfyv
rfzv
ai
wici
*
qi
*
di
+
−
−
αv
βv
dv
qv
Z
3-Phase
inverter
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
Current
detector
ui
U
V
W
qi
di
+
Encoder
detector & 
Transform.
Differ-
ential
Circuit
Rectifier
+ −
AC110V
A/D
bi
1−
Modify 
Clarke1−Park
Park Clarke
A
B
βα,
βα,
cba ,,
cba ,,
βα,
qd,
βα,
qd,
−+−
+−+
ZZB
BAA
,,
,,
Sin&Cos
= 0
LPF
A/D LPF
e
+ _
11 −−Z
Current and vector control for ac servo motor
Implemented by hardware (PLD)
αi
βi
Fuzzy 
controller PI
−+
*
qiPosition 
command
Position 
controller
Speed 
controller
Servo control for PMLSM
Implemented by software using
Nios embedded processor
FPGA-based servo control IC
Current loop: 16kHz, 
PWM circuit: 4~8MHz 
Position & speed control:
less than 1kHz 
τ
π pxeθ
PMLSM
px
*
px fu
 
? 2. SOPC-based????????????????? 
 9
IDD[11..0] IBB[11..0]
SAMPLE
CLK
SAMPLE
VA[11..0]
OT_U[11..0]
CLK
SPD[11..0]
IQQ[11..0] IAA[11..0]
SAMPLE
CLK
OT_W[11..0]
ADB[15..0]
SCAN[1..0] SAMPLE
VC[11..0]
ID[11..4]
SAMPLE
SPCLK
CLK
SAMPLE
CLK KP[11..0]
CK1
KI[11..0]
ID[11..0]
KP[11..0] VM[11..0]
IDC[11..0]
CLK
SAMPLE
VAA[11..0]
VBB[11..0]
SAMPLE
VA[11..0]
VC[11..0]
SCAN[1..0]
SAMPLE
SPCLK IQC[11..0]
SAMPLE
CK1
IQQ[11..0]
CLK
VM[11..0]
CLK
KI[11..0]
KP[11..0]
SEL1
SAMPLE
SEL1
ID[11..0]
CK1
SAMPLE
IDD[11..0]
SAMPLE
ID[11..0]
OT_U[11..0]
OT_W[11..0]
DSPA[11..0] KI[11..0]
SAMPLE
selCLK
12 12
LED[11..0]
sel
EN_Z
HALL[3..1]
EN_B
RE
SEG[7..0]
EN_A SCN[3..0]
VCC
SEL2
INT SIN/COS
PWM[6..1]
PI 
Controller
IQ[11..0]
VCC
SEL1
sel
sel
VCCADIN[11..0]
VCCBDIN[11..0]
VCCSTSB
RCB
RCA
VCCSTSA CHB
CHA
SVPWM
ADC
Control
INV CLARK
CLARKPARK
INV PARK
SYSCTRL
A/D Signal
QEP[11..0]
PI 
Controller
QEP Display
Current controller
PWM 1~6
Encoder 
Signal
Encoder Position 
to Nios Processor
Digital 
Current 
Signal
Current Command 
from Nios processor
 
? 8. ???????????????????????? 
 
Sub +/-saturate
D-Type
FF
Multi
Multi
Adder
D-Type
FF +/-
saturate
Adder +/-
saturate
CMD
FBK
e(k)
CK
CK
Ki
Kp
Ui(k-1)
Ui(k)
U(k)Up(k)
e(k-1)
PI Controller
CK
CK
CK
 
? 9. PI????????  
 
v
CLK
Calculate
Tx, Ty, Tz,
&
T1, T2 
Section 
determ.
Calculate
Taon,
Tbon,
Tcon
T1
T2
Compare
register
value 
Taon
Tbon
Tcon
CLK CMP1
CMP2
CMP3
CLK
PWM
Compare
Divide
freq.
Triangle
wave
CK
PWMA
PWMB
PWMC
Dead-
Band
Gene.
DBT
PWM
output
Sx
Sx
Q
DBE
CLK
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
CLK
ref1 Calculate Calculate Co pare
register
value 
P M
Compare
Triangle
ave
SVPWM
vref2
vref3
? 10. SVPWM???????  
 
Start of 
main program
Initial interrupt
Initial timer
Setting of 
position command
Loop
Start of ISR
( each 16kHz )
Read QEP from current 
vector control IP and 
calculate position of 
moving part  
Calculation of 
position error and 
the change of error
Initial all peripherals
Calculation of output
of Fuzzy controller
Calculation of q-axis 
current command  and 
send to current vector 
control IP
Calculation of 
speed loop
End     
?11. Nios???????????????? 
rωSVPWM
PI
PI
rfxv
rfyv
rfzv
ai
wici
*
qsi
*
dsi
+
−
−
px
αv
βv
dsv
qsv
Z
3-Phase
inverter
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
Current
detector
ui
U
V
W
qsi
dsi αi
βi
+
Encoder
detector & 
Transform.
Comparator 
Circuit
Rectifier
+ −
AC220V
A/D
eθ
bi
1−Park
Park Clarke
A
B
βα,
βα,
cba ,,
cba ,,
βα,
qd ,
βα,
qd ,
−+−
+−+
ZZB
BAA
,,
,,
τ
πSin&Cos
= 0
LPF
A/D LPF
1−Clarke PMLSM
Linear 
encoder
Modified
Current vector control IP for PMLSM
implemented by digital hardware in FPGA
 
? 12. PMLSM??????????? 
 
 
 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
-1.0
-0.75
-0.5
-0.25
0   
0.25  
0.5
0.75 
1.0 
Time (s)
M
ea
su
re
d 
in
pu
t c
ur
re
nt
  (
A
) Iu Iv Iw
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0-55
-44
-33
-22
-11
0   
11 
22 
33 
44 
55 
Time (s)
O
ut
pu
t v
ol
ta
ge
Vx Vy Vz
(a)
(b)  
? 13. (a)??????(b)?????????? 
