<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond14787_fu_551_p2" SOURCE="" VARIABLE="exitcond14787" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_557_p2" SOURCE="" VARIABLE="empty_34" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_566_p2" SOURCE="" VARIABLE="next_mul" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_mul3615_fu_672_p2" SOURCE="" VARIABLE="next_mul3615" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U5" SOURCE="" VARIABLE="empty_37" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="11" OPTYPE="urem" PRAGMA="" RTLNAME="urem_8ns_3ns_2_12_1_U1" SOURCE="" VARIABLE="empty_38" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U2" SOURCE="" VARIABLE="mul67" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U3" SOURCE="" VARIABLE="mul" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U5" SOURCE="" VARIABLE="empty_41" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="11" OPTYPE="urem" PRAGMA="" RTLNAME="urem_8ns_3ns_2_12_1_U4" SOURCE="" VARIABLE="empty_42" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_urem3617_fu_707_p2" SOURCE="" VARIABLE="next_urem3617" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_35_fu_713_p2" SOURCE="" VARIABLE="empty_35" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem3618_fu_719_p3" SOURCE="" VARIABLE="idx_urem3618" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_634_p2" SOURCE="" VARIABLE="next_urem" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_36_fu_640_p2" SOURCE="" VARIABLE="empty_36" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem_fu_646_p3" SOURCE="" VARIABLE="idx_urem" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1473_fu_751_p2" SOURCE="" VARIABLE="indvars_iv_next1473" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U40" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="mul_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="11" OPTYPE="urem" PRAGMA="" RTLNAME="urem_8ns_3ns_2_12_1_U36" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="urem_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_564_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="icmp_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_570_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="add_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_582_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="icmp_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_588_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1476_mid1_fu_596_p2" SOURCE="" VARIABLE="indvars_iv_next1476_mid1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next14763620_fu_602_p2" SOURCE="" VARIABLE="indvars_iv_next14763620" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_608_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U37" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="mul_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="mul_ln36_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_640_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="11" OPTYPE="urem" PRAGMA="" RTLNAME="urem_8ns_3ns_2_12_1_U38" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="urem_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_3_fu_776_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_4_fu_836_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_fu_654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="xor_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln38_fu_660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="icmp_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_fu_666_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="and_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1473_dup_fu_672_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="indvars_iv_next1473_dup" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln37_fu_678_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="or_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_684_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1473_mid1_fu_783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="indvars_iv_next1473_mid1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U41" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="mul_ln38_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_808_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" VARIABLE="add_ln39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="11" OPTYPE="urem" PRAGMA="" RTLNAME="urem_8ns_3ns_2_12_1_U39" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="urem_ln38_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_2_fu_877_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_3_fu_698_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_706_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="add_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_712_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="add_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_4_fu_718_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_fu_18250_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="icmp_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_18256_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="add_ln50_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_18268_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="add_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_18274_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" VARIABLE="icmp_ln51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_18280_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="select_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_18288_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="select_ln50_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U1892" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="mul_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U2013" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="mul_ln50_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="10" OPTYPE="urem" PRAGMA="" RTLNAME="urem_7ns_3ns_2_11_1_U1893" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="urem_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1894" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="mul_ln50_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_13_1_1_U1895" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="mul_ln50_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1896" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="mul_ln50_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_13_1_1_U1897" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="mul_ln50_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_18400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="add_ln50_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1898" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="mul_ln50_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_13_1_1_U1899" SOURCE="lane_seg_hls/lane_seg_support.cpp:52" VARIABLE="mul_ln52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U1900" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" VARIABLE="mul_ln51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U2013" SOURCE="lane_seg_hls/lane_seg_support.cpp:81" VARIABLE="add_ln81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="10" OPTYPE="urem" PRAGMA="" RTLNAME="urem_7ns_3ns_2_11_1_U1901" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" VARIABLE="urem_ln51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1902" SOURCE="lane_seg_hls/lane_seg_support.cpp:56" VARIABLE="mul_ln56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_18494_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_18531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_18568_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1905" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1906" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1907" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1908" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U73" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U100" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1909" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1910" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1911" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1912" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U74" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U996" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U132" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1913" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1914" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1915" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_s" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1916" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U75" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1028" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U164" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1903" SOURCE="lane_seg_hls/lane_seg_support.cpp:62" VARIABLE="mul_ln62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_18635_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_18672_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_18709_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1917" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1918" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1919" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1920" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U76" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1060" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U196" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1921" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1922" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1923" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1924" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U77" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1092" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U228" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1925" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1926" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1927" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1928" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U78" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1124" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U260" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_18746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:54" VARIABLE="empty_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1904" SOURCE="lane_seg_hls/lane_seg_support.cpp:62" VARIABLE="mul_ln62_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_18776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_18813_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_18850_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1929" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1930" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1931" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1932" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U79" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1156" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1933" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1934" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1935" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1936" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U80" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1188" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U324" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1937" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1938" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1939" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1940" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U81" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1220" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U356" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1941" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1942" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1943" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1944" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U82" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1252" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U388" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1945" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1946" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1947" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1948" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U83" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1284" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U420" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1949" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1950" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1951" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1952" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U84" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1316" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U452" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1953" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1954" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1955" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1956" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U85" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1348" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U484" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1957" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1958" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1959" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1960" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U86" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1380" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U516" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1961" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1962" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1963" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1964" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U87" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1412" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U548" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1965" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1966" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1967" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1968" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U88" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1444" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U580" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1969" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1970" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1971" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1972" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U89" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1476" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U612" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1973" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1974" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1975" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1976" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U90" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1508" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U644" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1977" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1978" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1979" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1980" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U91" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1540" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U676" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1981" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1982" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1983" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1984" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U92" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1572" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U708" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1985" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1986" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1987" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1988" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U93" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1604" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U740" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1989" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1990" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1991" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1992" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U94" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1636" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U772" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1993" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1994" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1995" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1996" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U95" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1668" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U804" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1997" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1998" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U1999" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2000" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U96" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1700" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U836" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2001" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2002" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2003" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2004" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U97" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1732" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U868" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2005" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2006" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2007" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2008" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U98" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1764" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U900" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2009" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2010" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2011" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U2012" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="tmp_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sptohp" ID="" IMPL="auto" LATENCY="0" OPTYPE="sptohp" PRAGMA="" RTLNAME="sptohp_32ns_16_1_no_dsp_1_U99" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1796" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U932" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1828" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1829" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_20290_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_fu_20298_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_27_fu_20304_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U101" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_864" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U997" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U133" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1029" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U165" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1061" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U197" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1093" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U229" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1125" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U261" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1157" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1189" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U325" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1221" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U357" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1253" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U389" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1285" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U421" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1317" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U453" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1349" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U485" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1381" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U517" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1413" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U549" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1445" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U581" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1477" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U613" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1509" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U645" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1541" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U677" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1573" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U709" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1605" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U741" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1637" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U773" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1669" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U805" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1701" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U837" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1733" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U869" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1765" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U901" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1797" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U933" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1830" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1831" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_2_fu_20320_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_1_fu_20328_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_865_fu_20334_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_865" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U102" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U998" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U134" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1030" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U166" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1062" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U198" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1094" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U230" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1126" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U262" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1158" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1190" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U326" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1222" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U358" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1254" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U390" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1286" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U422" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1318" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U454" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1350" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U486" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1382" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U518" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1414" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U550" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1446" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U582" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1478" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U614" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1510" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U646" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1542" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U678" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1574" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U710" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1606" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U742" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1638" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U774" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1670" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U806" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1702" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U838" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1734" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U870" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1766" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U902" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1798" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U934" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1832" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1833" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_4_fu_20350_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_2_fu_20358_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_866_fu_20364_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_866" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U103" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U999" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U135" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1031" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U167" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1063" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U199" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1095" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U231" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1127" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U263" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1159" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1191" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U327" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1223" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U359" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1255" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U391" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1287" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U423" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1319" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U455" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1351" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U487" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1383" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U519" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1415" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U551" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1447" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U583" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1479" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U615" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1511" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U647" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1543" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U679" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1575" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U711" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1607" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U743" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1639" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U775" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1671" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U807" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1703" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U839" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1735" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U871" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1767" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U903" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1799" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U935" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1834" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1835" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_6_fu_20380_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_3_fu_20388_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_867_fu_20394_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_867" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U104" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1000" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U136" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1032" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U168" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1064" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U200" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1096" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U232" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1128" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U264" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1160" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1192" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U328" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1224" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U360" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1256" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U392" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1288" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U424" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1320" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U456" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1352" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U488" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1384" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U520" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1416" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U552" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1448" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U584" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1480" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U616" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1512" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U648" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1544" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U680" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1576" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U712" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1608" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U744" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1640" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U776" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1672" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U808" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1704" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U840" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1736" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U872" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1768" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U904" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1800" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U936" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1836" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1837" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_8_fu_20410_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_4_fu_20418_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_868_fu_20424_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_868" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U105" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1001" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U137" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1033" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U169" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1065" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U201" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1097" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U233" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1129" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U265" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1161" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1193" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U329" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1225" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U361" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1257" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U393" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1289" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U425" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1321" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U457" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1353" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U489" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1385" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U521" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1417" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U553" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1449" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U585" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1481" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U617" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1513" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U649" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1545" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U681" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1577" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U713" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1609" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U745" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1641" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U777" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1673" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U809" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1705" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U841" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1737" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U873" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1769" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U905" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1801" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U937" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1838" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1839" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_10_fu_20440_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_5_fu_20448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_869_fu_20454_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_869" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U106" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1002" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U138" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1034" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U170" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1066" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U202" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1098" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U234" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1130" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U266" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1162" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1194" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U330" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1226" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U362" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1258" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U394" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1290" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U426" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1322" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U458" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1354" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U490" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1386" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U522" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1418" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U554" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1450" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U586" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1482" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U618" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1514" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U650" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_179" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1546" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_179" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U682" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1578" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U714" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1610" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U746" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1642" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U778" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1674" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U810" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1706" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U842" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1738" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U874" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1770" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U906" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1802" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U938" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1840" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1841" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_12_fu_20470_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_6_fu_20478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_870_fu_20484_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_870" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U107" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1003" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U139" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1035" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U171" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1067" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U203" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1099" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U235" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1131" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U267" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1163" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1195" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_195" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U331" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1227" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U363" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1259" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U395" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1291" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U427" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1323" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U459" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1355" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U491" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1387" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U523" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1419" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U555" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1451" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U587" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1483" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U619" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1515" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U651" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1547" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U683" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1579" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U715" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1611" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U747" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1643" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U779" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1675" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U811" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1707" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U843" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1739" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U875" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_213" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1771" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_213" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U907" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1803" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U939" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_215" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1842" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1843" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_14_fu_20500_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_7_fu_20508_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_871_fu_20514_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_871" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U108" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1004" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U140" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1036" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U172" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1068" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U204" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1100" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U236" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1132" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U268" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1164" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1196" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_222" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U332" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1228" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U364" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1260" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U396" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1292" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U428" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1324" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U460" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1356" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U492" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1388" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U524" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1420" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U556" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1452" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U588" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1484" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U620" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1516" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U652" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1548" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U684" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1580" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U716" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1612" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U748" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1644" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U780" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1676" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U812" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1708" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U844" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1740" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U876" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1772" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U908" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1804" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U940" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_242" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1844" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1845" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_16_fu_20530_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_8_fu_20538_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_872_fu_20544_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_872" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U109" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1005" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U141" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1037" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U173" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1069" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U205" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1101" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U237" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1133" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U269" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1165" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1197" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_249" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U333" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1229" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U365" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_251" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1261" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_251" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U397" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1293" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U429" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1325" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U461" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1357" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U493" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1389" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U525" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_256" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1421" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_256" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U557" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1453" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U589" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1485" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U621" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1517" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U653" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1549" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U685" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_261" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1581" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_261" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U717" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1613" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U749" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1645" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U781" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1677" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U813" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1709" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U845" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_266" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1741" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_266" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U877" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1773" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U909" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1805" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U941" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_269" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1846" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1847" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_18_fu_20560_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_9_fu_20568_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_873_fu_20574_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_873" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U110" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1006" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U142" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1038" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U174" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1070" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U206" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1102" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U238" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1134" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U270" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1166" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1198" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_276" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U334" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1230" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U366" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1262" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U398" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1294" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U430" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1326" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U462" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1358" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U494" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1390" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U526" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1422" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U558" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1454" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U590" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1486" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U622" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1518" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U654" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1550" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U686" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1582" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U718" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1614" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U750" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1646" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U782" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1678" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U814" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1710" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U846" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1742" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U878" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1774" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U910" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1806" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U942" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_296" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1848" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_s" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1849" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_s" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_20_fu_20590_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_10_fu_20598_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_874_fu_20604_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_874" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U111" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1007" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U143" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1039" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U175" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1071" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U207" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1103" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U239" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1135" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U271" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1167" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1199" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_303" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U335" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1231" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U367" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1263" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U399" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1295" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U431" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1327" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U463" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_308" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1359" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_308" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U495" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1391" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U527" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_310" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1423" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_310" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U559" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1455" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U591" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1487" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U623" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1519" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U655" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1551" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U687" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1583" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U719" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1615" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U751" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1647" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U783" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1679" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U815" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1711" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U847" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1743" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U879" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1775" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U911" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1807" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U943" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_323" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1850" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1851" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_22_fu_20620_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_11_fu_20628_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_875_fu_20634_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_875" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U112" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1008" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U144" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1040" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U176" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1072" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U208" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1104" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U240" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1136" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U272" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1168" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1200" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U336" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1232" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U368" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1264" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U400" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1296" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U432" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1328" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U464" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1360" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U496" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1392" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U528" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1424" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U560" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1456" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U592" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1488" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U624" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1520" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U656" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1552" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U688" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1584" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U720" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_343" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1616" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_343" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U752" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_344" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1648" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_344" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U784" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_345" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1680" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_345" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U816" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_346" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1712" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_346" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U848" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_347" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1744" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_347" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U880" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_348" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1776" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_348" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U912" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_349" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1808" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_349" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U944" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_350" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1852" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1853" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_24_fu_20650_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_12_fu_20658_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_876_fu_20664_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_876" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U113" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_351" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1009" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_351" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U145" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_352" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1041" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_352" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U177" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_353" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1073" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_353" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U209" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_354" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1105" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_354" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U241" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_355" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1137" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_355" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U273" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_356" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1169" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_356" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1201" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_357" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U337" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_358" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1233" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_358" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U369" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_359" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1265" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_359" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U401" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_360" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1297" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_360" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U433" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_361" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1329" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_361" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U465" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_362" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1361" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_362" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U497" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_363" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1393" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_363" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U529" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_364" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1425" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_364" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U561" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_365" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1457" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_365" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U593" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_366" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1489" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_366" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U625" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_367" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1521" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_367" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U657" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_368" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1553" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_368" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U689" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_369" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1585" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_369" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U721" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_370" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1617" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_370" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U753" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_371" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1649" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_371" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U785" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_372" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1681" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_372" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U817" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_373" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1713" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_373" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U849" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_374" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1745" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_374" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U881" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_375" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1777" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_375" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U913" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_376" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1809" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_376" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U945" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_377" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1854" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1855" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_26_fu_20680_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_13_fu_20688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_877_fu_20694_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_877" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U114" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_378" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1010" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_378" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U146" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_379" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1042" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_379" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U178" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_380" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1074" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_380" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U210" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_381" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1106" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_381" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U242" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_382" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1138" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_382" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U274" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_383" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1170" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_383" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1202" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_384" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U338" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_385" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1234" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_385" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U370" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_386" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1266" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_386" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U402" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_387" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1298" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_387" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U434" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_388" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1330" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_388" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U466" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_389" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1362" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_389" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U498" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_390" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1394" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_390" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U530" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_391" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1426" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_391" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U562" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_392" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1458" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_392" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U594" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_393" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1490" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_393" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U626" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_394" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1522" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_394" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U658" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_395" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1554" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_395" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U690" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_396" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1586" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_396" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U722" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_397" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1618" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_397" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U754" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_398" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1650" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_398" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U786" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_399" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1682" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_399" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U818" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_400" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1714" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_400" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U850" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_401" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1746" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_401" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U882" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_402" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1778" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_402" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U914" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_403" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1810" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_403" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U946" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_404" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1856" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1857" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_28_fu_20710_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_14_fu_20718_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_878_fu_20724_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_878" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U115" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_405" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1011" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_405" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U147" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_406" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1043" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_406" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U179" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_407" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1075" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_407" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U211" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_408" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1107" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_408" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U243" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_409" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1139" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_409" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U275" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_410" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1171" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_410" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1203" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_411" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U339" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_412" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1235" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_412" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U371" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_413" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1267" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_413" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U403" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_414" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1299" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_414" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U435" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_415" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1331" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_415" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U467" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_416" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1363" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_416" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U499" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_417" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1395" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_417" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U531" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_418" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1427" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_418" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U563" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_419" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1459" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_419" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U595" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_420" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1491" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_420" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U627" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_421" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1523" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_421" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U659" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_422" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1555" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_422" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U691" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_423" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1587" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_423" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U723" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_424" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1619" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_424" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U755" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_425" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1651" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_425" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U787" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_426" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1683" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_426" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U819" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_427" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1715" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_427" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U851" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_428" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1747" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_428" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U883" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_429" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1779" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_429" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U915" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_430" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1811" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_430" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U947" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_431" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1858" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1859" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_30_fu_20740_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_15_fu_20748_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_879_fu_20754_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_879" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U116" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_432" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1012" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_432" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U148" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_433" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1044" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_433" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U180" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_434" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1076" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_434" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U212" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_435" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1108" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_435" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U244" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_436" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1140" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_436" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U276" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_437" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1172" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_437" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1204" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_438" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U340" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_439" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1236" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_439" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U372" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_440" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1268" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_440" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U404" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_441" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1300" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_441" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U436" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_442" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1332" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_442" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U468" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_443" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1364" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_443" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U500" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_444" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1396" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_444" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U532" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_445" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1428" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_445" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U564" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_446" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1460" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_446" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U596" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_447" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1492" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_447" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U628" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_448" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1524" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_448" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U660" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_449" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1556" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_449" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U692" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_450" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1588" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_450" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U724" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_451" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1620" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_451" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U756" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_452" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1652" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_452" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U788" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_453" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1684" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_453" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U820" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_454" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1716" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_454" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U852" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_455" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1748" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_455" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U884" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_456" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1780" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_456" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U916" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_457" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1812" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_457" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U948" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_458" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1860" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1861" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_32_fu_20770_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_16_fu_20778_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_880_fu_20784_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_880" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U117" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_459" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1013" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_459" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U149" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_460" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1045" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_460" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U181" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_461" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1077" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_461" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U213" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_462" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1109" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_462" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U245" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_463" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1141" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_463" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U277" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_464" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1173" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_464" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1205" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_465" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U341" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_466" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1237" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_466" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U373" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_467" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1269" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_467" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U405" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_468" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1301" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_468" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U437" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_469" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1333" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_469" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U469" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_470" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1365" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_470" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U501" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_471" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1397" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_471" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U533" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_472" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1429" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_472" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U565" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_473" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1461" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_473" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U597" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_474" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1493" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_474" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U629" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_475" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1525" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_475" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U661" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_476" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1557" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_476" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U693" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_477" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1589" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_477" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U725" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_478" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1621" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_478" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U757" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_479" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1653" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_479" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U789" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_480" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1685" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_480" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U821" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_481" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1717" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_481" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U853" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_482" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1749" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_482" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U885" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_483" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1781" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_483" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U917" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_484" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1813" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_484" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U949" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_485" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1862" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1863" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_34_fu_20800_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_17_fu_20808_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_881_fu_20814_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_881" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U118" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_486" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1014" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_486" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U150" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_487" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1046" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_487" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U182" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_488" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1078" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_488" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U214" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_489" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1110" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_489" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U246" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_490" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1142" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_490" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U278" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_491" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1174" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_491" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1206" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_492" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U342" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_493" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1238" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_493" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U374" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_494" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1270" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_494" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U406" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_495" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1302" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_495" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U438" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_496" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1334" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_496" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U470" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_497" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1366" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_497" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U502" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_498" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1398" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_498" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U534" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_499" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1430" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_499" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U566" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_500" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1462" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_500" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U598" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_501" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1494" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_501" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U630" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_502" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1526" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_502" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U662" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_503" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1558" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_503" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U694" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_504" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1590" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_504" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U726" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_505" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1622" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_505" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U758" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_506" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1654" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_506" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U790" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_507" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1686" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_507" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U822" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_508" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1718" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_508" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U854" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_509" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1750" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_509" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U886" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_510" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1782" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_510" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U918" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_511" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1814" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_511" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U950" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_512" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1864" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1865" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_36_fu_20830_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_18_fu_20838_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_882_fu_20844_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_882" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U119" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_513" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1015" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_513" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U151" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_514" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1047" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_514" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U183" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_515" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1079" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_515" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U215" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_516" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1111" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_516" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U247" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_517" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1143" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_517" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U279" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_518" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1175" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_518" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1207" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_519" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U343" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_520" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1239" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_520" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U375" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_521" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1271" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_521" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U407" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_522" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1303" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_522" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U439" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_523" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1335" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_523" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U471" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_524" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1367" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_524" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U503" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_525" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1399" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_525" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U535" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_526" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1431" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_526" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U567" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_527" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1463" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_527" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U599" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_528" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1495" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_528" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U631" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_529" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1527" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_529" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U663" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_530" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1559" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_530" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U695" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_531" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1591" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_531" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U727" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_532" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1623" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_532" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U759" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_533" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1655" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_533" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U791" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_534" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1687" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_534" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U823" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_535" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1719" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_535" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U855" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_536" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1751" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_536" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U887" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_537" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1783" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_537" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U919" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_538" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1815" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_538" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U951" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_539" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1866" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1867" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_38_fu_20860_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_19_fu_20868_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_883_fu_20874_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_883" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U120" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_540" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1016" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_540" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U152" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_541" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1048" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_541" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U184" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_542" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1080" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_542" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U216" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_543" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1112" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_543" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U248" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_544" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1144" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_544" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U280" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_545" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1176" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_545" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1208" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_546" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U344" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_547" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1240" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_547" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U376" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_548" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1272" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_548" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U408" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_549" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1304" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_549" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U440" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_550" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1336" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_550" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U472" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_551" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1368" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_551" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U504" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_552" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1400" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_552" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U536" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_553" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1432" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_553" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U568" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_554" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1464" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_554" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U600" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_555" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1496" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_555" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U632" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_556" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1528" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_556" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U664" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_557" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1560" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_557" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U696" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_558" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1592" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_558" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U728" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_559" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1624" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_559" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U760" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_560" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1656" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_560" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U792" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_561" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1688" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_561" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U824" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_562" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1720" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_562" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U856" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_563" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1752" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_563" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U888" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_564" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1784" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_564" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U920" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_565" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1816" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_565" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U952" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_566" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1868" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1869" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_40_fu_20890_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_20_fu_20898_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_884_fu_20904_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_884" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U121" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_567" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1017" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_567" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U153" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_568" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1049" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_568" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U185" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_569" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1081" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_569" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U217" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_570" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1113" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_570" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U249" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_571" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1145" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_571" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U281" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_572" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1177" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_572" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1209" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_573" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U345" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_574" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1241" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_574" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U377" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_575" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1273" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_575" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U409" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_576" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1305" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_576" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U441" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_577" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1337" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_577" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U473" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_578" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1369" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_578" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U505" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_579" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1401" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_579" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U537" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_580" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1433" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_580" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U569" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_581" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1465" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_581" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U601" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_582" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1497" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_582" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U633" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_583" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1529" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_583" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U665" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_584" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1561" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_584" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U697" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_585" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1593" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_585" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U729" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_586" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1625" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_586" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U761" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_587" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1657" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_587" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U793" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_588" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1689" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_588" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U825" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_589" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1721" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_589" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U857" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_590" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1753" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_590" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U889" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_591" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1785" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_591" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U921" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_592" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1817" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_592" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U953" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_593" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1870" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1871" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_42_fu_20920_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_21_fu_20928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_885_fu_20934_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_885" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U122" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_594" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1018" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_594" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U154" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_595" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1050" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_595" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U186" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_596" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1082" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_596" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U218" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_597" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1114" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_597" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U250" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_598" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1146" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_598" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1178" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_599" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U314" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_600" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1210" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_600" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U346" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_601" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1242" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_601" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U378" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_602" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1274" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_602" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U410" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_603" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1306" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_603" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U442" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_604" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1338" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_604" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U474" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_605" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1370" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_605" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U506" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_606" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1402" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_606" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U538" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_607" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1434" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_607" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U570" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_608" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1466" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_608" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U602" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_609" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1498" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_609" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U634" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_610" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1530" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_610" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U666" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_611" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1562" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_611" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U698" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_612" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1594" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_612" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U730" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_613" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1626" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_613" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U762" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_614" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1658" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_614" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U794" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_615" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1690" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_615" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U826" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_616" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1722" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_616" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U858" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_617" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1754" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_617" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U890" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_618" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1786" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_618" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U922" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_619" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1818" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_619" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U954" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_620" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1872" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1873" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_44_fu_20950_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_22_fu_20958_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_886_fu_20964_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_886" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U123" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_621" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1019" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_621" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U155" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_622" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1051" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_622" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U187" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_623" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1083" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_623" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U219" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_624" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1115" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_624" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U251" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_625" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1147" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_625" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1179" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_626" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U315" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_627" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1211" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_627" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U347" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_628" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1243" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_628" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U379" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_629" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1275" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_629" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U411" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_630" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1307" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_630" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U443" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_631" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1339" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_631" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U475" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_632" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1371" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_632" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U507" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_633" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1403" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_633" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U539" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_634" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1435" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_634" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U571" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_635" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1467" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_635" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U603" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_636" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1499" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_636" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U635" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_637" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1531" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_637" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U667" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_638" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1563" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_638" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U699" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_639" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1595" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_639" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U731" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_640" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1627" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_640" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U763" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_641" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1659" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_641" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U795" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_642" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1691" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_642" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U827" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_643" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1723" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_643" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U859" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_644" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1755" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_644" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U891" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_645" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1787" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_645" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U923" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_646" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1819" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_646" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U955" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_647" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1874" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1875" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_46_fu_20980_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_23_fu_20988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_887_fu_20994_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_887" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U124" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_648" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1020" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_648" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U156" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_649" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1052" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_649" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U188" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_650" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1084" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_650" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U220" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_651" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1116" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_651" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U252" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_652" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1148" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_652" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1180" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_653" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U316" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_654" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1212" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_654" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U348" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_655" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1244" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_655" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U380" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_656" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1276" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_656" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U412" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_657" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1308" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_657" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U444" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_658" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1340" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_658" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U476" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_659" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1372" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_659" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U508" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_660" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1404" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_660" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U540" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_661" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1436" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_661" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U572" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_662" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1468" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_662" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U604" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_663" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1500" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_663" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U636" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_664" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1532" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_664" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U668" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_665" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1564" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_665" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U700" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_666" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1596" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_666" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U732" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_667" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1628" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_667" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U764" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_668" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1660" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_668" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U796" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_669" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1692" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_669" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U828" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_670" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1724" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_670" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U860" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_671" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1756" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_671" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U892" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_672" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1788" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_672" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U924" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_673" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1820" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_673" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U956" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_674" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1876" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1877" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_48_fu_21010_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_24_fu_21018_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_888_fu_21024_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_888" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U125" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_675" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1021" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_675" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U157" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_676" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1053" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_676" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U189" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_677" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1085" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_677" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U221" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_678" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1117" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_678" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U253" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_679" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1149" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_679" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1181" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_680" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U317" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_681" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1213" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_681" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U349" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_682" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1245" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_682" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U381" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_683" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1277" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_683" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U413" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_684" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1309" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_684" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U445" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_685" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1341" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_685" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U477" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_686" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1373" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_686" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U509" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_687" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1405" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_687" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U541" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_688" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1437" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_688" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U573" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_689" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1469" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_689" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U605" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_690" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1501" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_690" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U637" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_691" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1533" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_691" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U669" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_692" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1565" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_692" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U701" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_693" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1597" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_693" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U733" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_694" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1629" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_694" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U765" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_695" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1661" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_695" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U797" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_696" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1693" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_696" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U829" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_697" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1725" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_697" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U861" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_698" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1757" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_698" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U893" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_699" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1789" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_699" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U925" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_700" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1821" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_700" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U957" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_701" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1878" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1879" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_50_fu_21040_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_25_fu_21048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_889_fu_21054_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_889" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U126" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_702" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1022" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_702" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U158" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_703" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1054" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_703" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U190" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_704" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1086" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_704" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U222" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_705" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1118" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_705" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U254" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_706" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1150" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_706" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1182" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_707" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U318" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_708" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1214" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_708" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U350" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_709" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1246" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_709" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U382" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_710" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1278" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_710" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U414" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_711" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1310" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_711" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U446" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_712" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1342" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_712" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U478" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_713" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1374" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_713" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U510" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_714" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1406" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_714" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U542" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_715" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1438" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_715" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U574" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_716" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1470" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_716" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U606" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_717" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1502" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_717" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U638" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_718" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1534" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_718" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U670" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_719" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1566" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_719" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U702" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_720" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1598" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_720" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U734" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_721" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1630" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_721" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U766" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_722" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1662" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_722" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U798" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_723" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1694" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_723" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U830" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_724" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1726" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_724" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U862" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_725" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1758" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_725" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U894" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_726" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1790" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_726" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U926" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_727" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1822" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_727" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U958" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_728" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1880" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1881" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_52_fu_21070_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_26_fu_21078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_890_fu_21084_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_890" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U127" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_729" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1023" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_729" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U159" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_730" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1055" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_730" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U191" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_731" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1087" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_731" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U223" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_732" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1119" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_732" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U255" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_733" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1151" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_733" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1183" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_734" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U319" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_735" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1215" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_735" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U351" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_736" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1247" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_736" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U383" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_737" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1279" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_737" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U415" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_738" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1311" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_738" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U447" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_739" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1343" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_739" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U479" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_740" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1375" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_740" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U511" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_741" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1407" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_741" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U543" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_742" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1439" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_742" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U575" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_743" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1471" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_743" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U607" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_744" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1503" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_744" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U639" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_745" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1535" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_745" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U671" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_746" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1567" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_746" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U703" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_747" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1599" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_747" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U735" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_748" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1631" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_748" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U767" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_749" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1663" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_749" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U799" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_750" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1695" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_750" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U831" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_751" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1727" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_751" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U863" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_752" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1759" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_752" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U895" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_753" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1791" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_753" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U927" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_754" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1823" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_754" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U959" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_755" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1882" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1883" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_54_fu_21100_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_27_fu_21108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_891_fu_21114_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_891" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U128" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_756" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1024" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_756" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U160" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_757" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1056" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_757" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U192" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_758" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1088" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_758" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U224" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_759" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1120" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_759" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U256" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_760" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1152" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_760" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1184" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_761" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U320" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_762" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1216" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_762" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U352" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_763" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1248" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_763" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U384" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_764" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1280" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_764" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U416" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_765" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1312" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_765" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U448" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_766" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1344" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_766" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U480" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_767" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1376" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_767" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U512" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_768" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1408" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_768" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U544" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_769" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1440" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_769" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U576" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_770" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1472" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_770" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U608" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_771" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1504" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_771" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U640" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_772" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1536" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_772" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U672" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_773" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1568" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_773" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U704" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_774" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1600" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_774" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U736" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_775" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1632" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_775" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U768" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_776" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1664" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_776" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U800" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_777" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1696" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_777" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U832" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_778" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1728" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_778" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U864" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_779" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1760" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_779" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U896" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_780" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1792" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_780" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U928" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_781" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1824" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_781" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U960" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_782" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1884" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1885" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_56_fu_21130_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_28_fu_21138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_892_fu_21144_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_892" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U129" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_783" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1025" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_783" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U161" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_784" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1057" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_784" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U193" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_785" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1089" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_785" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U225" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_786" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1121" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_786" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U257" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_787" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1153" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_787" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1185" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_788" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U321" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_789" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1217" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_789" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U353" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_790" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1249" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_790" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U385" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_791" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1281" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_791" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U417" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_792" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1313" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_792" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U449" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_793" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1345" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_793" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U481" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_794" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1377" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_794" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U513" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_795" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1409" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_795" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U545" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_796" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1441" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_796" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U577" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_797" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1473" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_797" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U609" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_798" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1505" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_798" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U641" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_799" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1537" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_799" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U673" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_800" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1569" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_800" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U705" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_801" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1601" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_801" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U737" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_802" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1633" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_802" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U769" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_803" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1665" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_803" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U801" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_804" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1697" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_804" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U833" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_805" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1729" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_805" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U865" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_806" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1761" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_806" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U897" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_807" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1793" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_807" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U929" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_808" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1825" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_808" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U961" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_809" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1886" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1887" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_58_fu_21160_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_29_fu_21168_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_893_fu_21174_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_893" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U130" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_810" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1026" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_810" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U162" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_811" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1058" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_811" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U194" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_812" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1090" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_812" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U226" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_813" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1122" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_813" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U258" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_814" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1154" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_814" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1186" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_815" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U322" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_816" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1218" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_816" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U354" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_817" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1250" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_817" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U386" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_818" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1282" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_818" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U418" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_819" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1314" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_819" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U450" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_820" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1346" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_820" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U482" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_821" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1378" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_821" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U514" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_822" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1410" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_822" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U546" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_823" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1442" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_823" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U578" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_824" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1474" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_824" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U610" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_825" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1506" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_825" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U642" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_826" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1538" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_826" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U674" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_827" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1570" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_827" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U706" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_828" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1602" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_828" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U738" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_829" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1634" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_829" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U770" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_830" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1666" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_830" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U802" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_831" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1698" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_831" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U834" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_832" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1730" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_832" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U866" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_833" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1762" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_833" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U898" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_834" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1794" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_834" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U930" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_835" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1826" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_835" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U962" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_836" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1888" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1889" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_60_fu_21190_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_30_fu_21198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_894_fu_21204_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_894" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U131" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_837" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1027" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_837" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U163" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_838" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1059" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_838" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U195" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_839" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1091" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_839" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U227" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_840" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1123" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_840" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U259" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_841" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1155" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_841" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1187" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_842" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U323" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_843" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1219" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_843" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U355" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_844" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1251" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_844" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U387" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_845" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1283" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_845" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U419" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_846" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1315" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_846" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U451" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_847" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1347" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_847" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U483" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_848" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1379" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_848" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U515" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_849" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1411" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_849" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U547" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_850" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1443" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_850" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U579" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_851" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1475" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_851" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U611" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_852" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1507" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_852" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U643" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_853" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1539" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_853" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U675" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_854" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1571" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_854" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U707" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_855" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1603" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_855" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U739" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_856" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1635" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_856" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U771" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_857" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1667" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_857" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U803" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_858" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1699" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_858" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U835" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_859" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1731" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_859" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U867" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_860" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1763" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_860" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U899" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_861" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1795" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_861" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U931" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_862" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1827" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="p_862" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U963" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_863" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1890" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="cmp90_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1891" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="cmp91_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_62_fu_21220_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_31_fu_21228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_895_fu_21234_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_895" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_18887_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" VARIABLE="add_ln51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_1_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_1" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_2_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_2" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_3_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_3" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_4_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_4" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_5_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_5" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_6_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_6" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_7_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_7" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_8_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_8" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_9_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_9" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_10_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_10" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_11_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_11" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_12_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_12" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_13_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_13" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_14_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_14" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_15_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_15" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_16_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_16" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_17_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_17" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_18_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_18" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_19_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_19" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_20_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_20" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_21_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_21" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_22_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_22" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_23_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_23" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_24_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_24" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_25_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_25" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_26_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded_26" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2764" SOURCE="lane_seg_hls/lane_seg_support.cpp:125" VARIABLE="mul_ln125" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp26_fu_27299_p2" SOURCE="" VARIABLE="cmp26" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next5452_fu_26214_p2" SOURCE="" VARIABLE="indvars_iv_next5452" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2765" SOURCE="" VARIABLE="mul15" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp28_21856_fu_27323_p2" SOURCE="" VARIABLE="cmp28_21856" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond_flatten_fu_26220_p2" SOURCE="" VARIABLE="exitcond_flatten" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next_fu_26226_p2" SOURCE="" VARIABLE="indvar_flatten_next" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln126_fu_26235_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="icmp_ln126" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ow_2_mid2_fu_26284_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="ow_2_mid2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="oh_cast2_mid2_v_fu_26241_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="oh_cast2_mid2_v" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln151_fu_42307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:151" VARIABLE="sub_ln151" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_27340_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="empty" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_11_1_1_U2766" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="mul_ln138" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="10" OPTYPE="urem" PRAGMA="" RTLNAME="urem_7ns_3ns_2_11_1_U2759" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="trunc_ln125_mid2_v" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid25_v_v_fu_26259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="p_mid25_v_v" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U2758" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="mul31" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_7ns_11_1_1_U2760" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="mul_ln138_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp26_mid1_fu_27328_p2" SOURCE="" VARIABLE="cmp26_mid1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="cmp26_mid2_fu_27333_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="cmp26_mid2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next5452_mid1_fu_27950_p2" SOURCE="" VARIABLE="indvars_iv_next5452_mid1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2767" SOURCE="" VARIABLE="mul28" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_46_fu_27975_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="empty_46" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_11_1_1_U2768" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="mul_ln138_2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp28_21856_mid1_fu_27981_p2" SOURCE="" VARIABLE="cmp28_21856_mid1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="cmp28_21856_mid2_fu_27987_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="cmp28_21856_mid2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln151_fu_42316_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:151" VARIABLE="add_ln151" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2762" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="mul_ln126" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_26646_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_27355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_2_fu_28298_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="10" OPTYPE="urem" PRAGMA="" RTLNAME="urem_7ns_3ns_2_11_1_U2761" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="urem_ln126" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_26305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:136" VARIABLE="add_ln136" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U2758" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="mul_ln137" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_3_fu_26320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_3" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_4_fu_27652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_4" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_5_fu_28595_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_5" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln137_fu_26617_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="icmp_ln137" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln137_fu_28898_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="and_ln137" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2769" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2770" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_s" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2771" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_107" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2772" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1471_fu_40753_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1471" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2773" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_108" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2774" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_109" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2775" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_110" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2776" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_314" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_898_fu_41006_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_898" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_26943_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:136" VARIABLE="add_ln136_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2763" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="mul_ln137_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_6_fu_26972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_6" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_7_fu_27993_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_7" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_8_fu_28893_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="add_ln138_8" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln137_1_fu_27269_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="icmp_ln137_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln137_1_fu_40749_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="and_ln137_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2777" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_111" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2778" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_112" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2779" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_113" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2780" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_315" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1474_fu_41263_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1474" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2781" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_114" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2782" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_115" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2783" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_116" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2784" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_316" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1476_fu_41459_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1476" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2785" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_117" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2786" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_118" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2787" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_119" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2788" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_317" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2789" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_120" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2790" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_121" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2791" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_122" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2792" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_318" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1479_fu_41651_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1479" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln137_2_fu_41014_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="and_ln137_2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2793" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_123" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2794" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_124" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2795" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_125" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2796" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_319" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1481_fu_41843_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1481" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2797" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_126" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2798" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_127" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2799" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_128" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2800" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_320" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_909_fu_41941_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_909" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln137_3_fu_41437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="and_ln137_3" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2801" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_129" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2802" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_130" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2803" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_131" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2804" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_321" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1484_fu_42133_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1484" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_fu_42329_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_fu_42337_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1485" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2805" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_132" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2806" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_133" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2807" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_134" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2808" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_322" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1487_fu_40761_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1487" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2809" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_135" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2810" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_136" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2811" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_137" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2812" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_323" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_916_fu_41018_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_916" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2813" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_138" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2814" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_139" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2815" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_140" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2816" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_324" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1490_fu_41269_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1490" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2817" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_141" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2818" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_142" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2819" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_143" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2820" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_325" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1492_fu_41465_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1492" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2821" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_144" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2822" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_145" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2823" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_146" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2824" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_326" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2825" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_147" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2826" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_148" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2827" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_149" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2828" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_327" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1495_fu_41657_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1495" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2829" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_150" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2830" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_151" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2831" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_152" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2832" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_328" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1497_fu_41850_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1497" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2833" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_153" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2834" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_154" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2835" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_155" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2836" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_329" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_927_fu_41947_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_927" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2837" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_156" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2838" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_157" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2839" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_158" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2840" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_330" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1500_fu_42139_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1500" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_2_fu_42351_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_1_fu_42359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1501" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2841" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_159" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2842" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_160" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2843" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_161" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2844" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_331" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1503_fu_40769_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1503" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2845" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_162" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2846" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_163" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2847" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_164" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2848" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_332" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_934_fu_41026_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_934" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2849" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_165" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2850" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_166" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2851" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_167" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2852" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_333" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1506_fu_41275_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1506" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2853" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_168" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2854" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_169" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2855" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_170" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2856" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_334" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1508_fu_41471_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1508" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2857" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_171" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2858" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_172" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2859" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_173" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2860" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_335" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2861" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_174" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2862" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_175" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2863" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_176" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2864" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_336" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1511_fu_41663_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1511" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2865" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_177" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2866" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_178" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2867" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_179" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2868" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_337" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1513_fu_41857_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1513" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2869" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_180" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2870" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_181" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2871" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_182" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2872" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_338" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_945_fu_41953_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_945" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2873" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_183" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2874" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_184" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2875" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_185" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2876" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_339" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1516_fu_42145_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1516" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_4_fu_42373_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_4" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_2_fu_42381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_2" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1517" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2877" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_186" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2878" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_187" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2879" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_188" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2880" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_340" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1519_fu_40777_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1519" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2881" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_189" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2882" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_190" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2883" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_191" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2884" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_341" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_952_fu_41034_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_952" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2885" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_192" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2886" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_193" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2887" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_194" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2888" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_342" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1522_fu_41281_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1522" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2889" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_195" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2890" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_196" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2891" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_197" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2892" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_343" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1524_fu_41477_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1524" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2893" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_198" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2894" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_199" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2895" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_200" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2896" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_344" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2897" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_201" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2898" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_202" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2899" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_203" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2900" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_345" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1527_fu_41669_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1527" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2901" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_204" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2902" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_205" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2903" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_206" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2904" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_346" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1529_fu_41864_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1529" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2905" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_207" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2906" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_208" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2907" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_209" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2908" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_347" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_963_fu_41959_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_963" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2909" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_210" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2910" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_211" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2911" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_212" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2912" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_348" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1532_fu_42151_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1532" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_3" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_3" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_6_fu_42395_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_6" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_3_fu_42402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_3" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1533" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2913" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_213" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2914" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_214" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2915" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_215" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2916" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_349" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1535_fu_40785_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1535" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2917" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_216" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2918" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_217" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2919" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_218" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2920" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_350" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_970_fu_41042_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_970" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2921" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_219" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2922" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_220" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2923" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_221" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2924" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_351" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1538_fu_41287_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1538" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2925" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_222" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2926" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_223" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2927" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_224" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2928" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_352" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1540_fu_41483_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1540" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2929" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_225" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2930" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_226" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2931" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_227" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2932" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_353" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2933" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_228" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2934" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_229" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2935" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_230" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2936" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_354" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1543_fu_41675_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1543" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2937" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_231" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2938" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_232" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2939" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_233" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2940" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_355" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1545_fu_41871_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1545" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2941" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_234" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2942" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_235" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2943" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_236" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2944" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_356" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_981_fu_41965_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_981" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2945" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_237" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2946" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_238" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2947" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_239" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2948" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_357" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1548_fu_42157_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1548" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_4" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_4" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_8_fu_42415_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_8" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_4_fu_42423_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_4" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1549" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2949" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_240" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2950" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_241" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2951" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_242" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2952" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_358" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1551_fu_40793_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1551" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2953" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_243" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2954" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_244" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2955" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_245" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2956" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_359" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_988_fu_41050_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_988" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2957" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_246" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2958" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_247" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2959" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_248" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2960" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_360" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1554_fu_41293_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1554" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2961" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_249" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2962" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_250" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2963" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_251" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2964" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_361" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1556_fu_41489_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1556" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2965" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_252" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2966" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_253" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2967" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_254" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2968" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_362" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2969" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_255" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2970" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_256" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2971" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_257" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2972" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_363" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1559_fu_41681_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1559" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2973" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_258" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2974" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_259" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2975" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_260" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2976" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_364" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1561_fu_41878_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1561" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2977" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_261" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2978" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_262" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2979" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_263" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2980" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_365" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_999_fu_41971_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_999" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2981" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_264" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2982" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_265" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2983" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_266" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2984" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_366" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1564_fu_42163_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1564" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_5" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_5" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_10_fu_42437_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_10" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_5_fu_42445_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_5" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1565" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2985" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_267" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2986" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_268" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2987" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_269" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2988" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_367" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1567_fu_40801_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1567" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2989" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_270" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2990" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_271" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2991" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_272" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2992" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_368" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1006_fu_41058_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1006" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2993" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_273" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2994" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_274" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2995" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_275" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2996" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_369" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1570_fu_41299_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1570" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2997" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_276" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2998" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_277" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U2999" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_278" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3000" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_370" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1572_fu_41495_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1572" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3001" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_279" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3002" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_280" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3003" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_281" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3004" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_371" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3005" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_282" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3006" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_283" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3007" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_284" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3008" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_372" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1575_fu_41687_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1575" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3009" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_285" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3010" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_286" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3011" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_287" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3012" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_373" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1577_fu_41885_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1577" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3013" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_288" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3014" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_289" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3015" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_290" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3016" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_374" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1017_fu_41977_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1017" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3017" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_291" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3018" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_292" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3019" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_293" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3020" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_375" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1580_fu_42169_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1580" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_6" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_6" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_12_fu_42459_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_12" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_6_fu_42467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_6" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1581" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3021" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_294" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3022" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_295" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3023" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_296" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3024" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_376" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1583_fu_40809_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1583" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3025" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_297" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3026" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_298" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3027" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_299" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3028" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_377" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1024_fu_41066_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1024" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3029" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_300" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3030" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_301" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3031" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_302" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3032" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_378" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1586_fu_41305_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1586" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3033" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_303" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3034" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_304" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3035" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_305" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3036" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_379" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1588_fu_41501_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1588" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3037" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_306" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3038" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_307" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3039" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_308" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3040" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_380" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3041" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_309" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3042" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_310" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3043" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_311" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3044" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_381" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1591_fu_41693_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1591" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3045" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_312" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3046" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_313" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3047" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_314" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3048" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_382" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1593_fu_41892_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1593" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3049" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_315" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3050" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_316" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3051" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_317" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3052" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_383" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1035_fu_41983_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1035" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3053" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_318" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3054" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_319" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3055" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_320" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3056" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_384" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1596_fu_42175_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1596" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_7" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_7" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_14_fu_42625_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_14" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_7_fu_42633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_7" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1597" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3057" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_321" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3058" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_322" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3059" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_323" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3060" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_385" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1599_fu_40817_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1599" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3061" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_324" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3062" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_325" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3063" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_326" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3064" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_386" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1042_fu_41074_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1042" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3065" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_327" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3066" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_328" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3067" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_329" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3068" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_387" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1602_fu_41311_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1602" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3069" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_330" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3070" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_331" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3071" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_332" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3072" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_388" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1604_fu_41507_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1604" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3073" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_333" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3074" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_334" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3075" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_335" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3076" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_389" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3077" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_336" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3078" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_337" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3079" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_338" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3080" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_390" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1607_fu_41699_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1607" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3081" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_339" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3082" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_340" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3083" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_341" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3084" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_391" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1609_fu_41899_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1609" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3085" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_342" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3086" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_343" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3087" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_344" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3088" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_392" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1053_fu_41989_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1053" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3089" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_345" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3090" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_346" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3091" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_347" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3092" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_393" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1612_fu_42481_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1612" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_8" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_8" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_16_fu_42647_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_16" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_8_fu_42655_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_8" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1613" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3093" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_348" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3094" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_349" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3095" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_350" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3096" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_394" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1615_fu_40825_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1615" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3097" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_351" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3098" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_352" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3099" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_353" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3100" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_395" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1060_fu_41082_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1060" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3101" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_354" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3102" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_355" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3103" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_356" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3104" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_396" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1618_fu_41317_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1618" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3105" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_357" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3106" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_358" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3107" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_359" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3108" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_397" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1620_fu_41513_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1620" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3109" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_360" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3110" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_361" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3111" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_362" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3112" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_398" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3113" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_363" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3114" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_364" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3115" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_365" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3116" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_399" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1623_fu_41705_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1623" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3117" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_366" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3118" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_367" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3119" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_368" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3120" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_400" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1625_fu_41906_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1625" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3121" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_369" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3122" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_370" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3123" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_371" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3124" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_401" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1071_fu_41995_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1071" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3125" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_372" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3126" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_373" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3127" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_374" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3128" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_402" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1628_fu_42487_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1628" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_9" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_9" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_18_fu_42669_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_18" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_9_fu_42677_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_9" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1629" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3129" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_375" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3130" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_376" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3131" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_377" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3132" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_403" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1631_fu_40833_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1631" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3133" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_378" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3134" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_379" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3135" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_380" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3136" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_404" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1078_fu_41090_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1078" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3137" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_381" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3138" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_382" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3139" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_383" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3140" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_405" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1634_fu_41323_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1634" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3141" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_384" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3142" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_385" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3143" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_386" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3144" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_406" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1636_fu_41519_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1636" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3145" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_387" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3146" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_388" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3147" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_389" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3148" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_407" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3149" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_390" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3150" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_391" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3151" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_392" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3152" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_408" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1639_fu_41711_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1639" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3153" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_393" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3154" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_394" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3155" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_395" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3156" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_409" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1641_fu_41913_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1641" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3157" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_396" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3158" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_397" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3159" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_398" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3160" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_410" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1089_fu_42001_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1089" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3161" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_399" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3162" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_400" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3163" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_401" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3164" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_411" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1644_fu_42493_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1644" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_s" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_s" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_20_fu_42691_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_20" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_10_fu_42698_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_10" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1645" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3165" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_402" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3166" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_403" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3167" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_404" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3168" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_412" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1647_fu_40841_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1647" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3169" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_405" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3170" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_406" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3171" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_407" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3172" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_413" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1096_fu_41098_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1096" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3173" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_408" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3174" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_409" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3175" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_410" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3176" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_414" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1650_fu_41329_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1650" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3177" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_411" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3178" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_412" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3179" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_413" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3180" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_415" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1652_fu_41525_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1652" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3181" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_414" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3182" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_415" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3183" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_416" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3184" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_416" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3185" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_417" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3186" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_418" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3187" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_419" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3188" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_417" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1655_fu_41717_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1655" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3189" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_420" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3190" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_421" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3191" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_422" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3192" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_418" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1657_fu_41920_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1657" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3193" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_423" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3194" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_424" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3195" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_425" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3196" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_419" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1107_fu_42007_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1107" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3197" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_426" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3198" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_427" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3199" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_428" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3200" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_420" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1660_fu_42499_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1660" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_10" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_10" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_22_fu_42711_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_22" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_11_fu_42719_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_11" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1661" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3201" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_429" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3202" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_430" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3203" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_431" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3204" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_421" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1663_fu_40849_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1663" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3205" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_432" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3206" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_433" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3207" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_434" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3208" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_422" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1114_fu_41106_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1114" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3209" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_435" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3210" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_436" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3211" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_437" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3212" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_423" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1666_fu_41335_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1666" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3213" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_438" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3214" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_439" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3215" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_440" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3216" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_424" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1668_fu_41531_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1668" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3217" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_441" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3218" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_442" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3219" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_443" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3220" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_425" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3221" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_444" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3222" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_445" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3223" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_446" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3224" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_426" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1671_fu_41723_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1671" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3225" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_447" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3226" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_448" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3227" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_449" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3228" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_427" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1673_fu_41927_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1673" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3229" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_450" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3230" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_451" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3231" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_452" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3232" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_428" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1125_fu_42013_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1125" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3233" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_453" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3234" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_454" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3235" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_455" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3236" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_429" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1676_fu_42505_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1676" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_11" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_11" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_24_fu_42733_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_24" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_12_fu_42741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_12" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1677" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3237" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_456" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3238" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_457" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3239" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_458" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3240" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_430" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1679_fu_40857_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1679" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3241" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_459" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3242" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_460" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3243" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_461" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3244" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_431" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1132_fu_41114_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1132" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3245" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_462" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3246" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_463" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3247" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_464" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3248" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_432" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1682_fu_41341_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1682" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3249" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_465" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3250" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_466" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3251" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_467" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3252" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_433" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1684_fu_41537_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1684" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3253" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_468" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3254" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_469" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3255" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_470" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3256" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_434" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3257" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_471" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3258" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_472" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3259" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_473" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3260" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_435" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1687_fu_41729_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1687" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3261" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_474" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3262" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_475" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3263" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_476" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3264" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_436" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1689_fu_41934_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1689" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3265" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_477" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3266" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_478" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3267" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_479" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3268" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_437" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1143_fu_42019_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1143" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3269" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_480" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3270" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_481" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3271" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_482" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3272" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_438" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1692_fu_42511_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1692" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_12" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_12" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_26_fu_42755_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_26" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_13_fu_42763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_13" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1693" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3273" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_483" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3274" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_484" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3275" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_485" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3276" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_439" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1695_fu_40865_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1695" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3277" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_486" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3278" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_487" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3279" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_488" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3280" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_440" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1150_fu_41122_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1150" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3281" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_489" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3282" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_490" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3283" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_491" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3284" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_441" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1698_fu_41347_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1698" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3285" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_492" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3286" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_493" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3287" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_494" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3288" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_442" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1700_fu_41543_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1700" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3289" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_495" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3290" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_496" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3291" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_497" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3292" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_443" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3293" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_498" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3294" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_499" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3295" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_500" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3296" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_444" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1703_fu_41735_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1703" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3297" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_501" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3298" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_502" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3299" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_503" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3300" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_445" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1705_fu_42025_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1705" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3301" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_504" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3302" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_505" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3303" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_506" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3304" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_446" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1161_fu_42181_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1161" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3305" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_507" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3306" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_508" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3307" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_509" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3308" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_447" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1708_fu_42517_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1708" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_13" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_13" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_28_fu_42777_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_28" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_14_fu_42785_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_14" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1709" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3309" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_510" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3310" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_511" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3311" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_512" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3312" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_448" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1711_fu_40873_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1711" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3313" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_513" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3314" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_514" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3315" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_515" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3316" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_449" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1168_fu_41130_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1168" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3317" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_516" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3318" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_517" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3319" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_518" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3320" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_450" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1714_fu_41353_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1714" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3321" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_519" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3322" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_520" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3323" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_521" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3324" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_451" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1716_fu_41549_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1716" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3325" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_522" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3326" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_523" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3327" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_524" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3328" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_452" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3329" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_525" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3330" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_526" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3331" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_527" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3332" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_453" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1719_fu_41741_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1719" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3333" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_528" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3334" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_529" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3335" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_530" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3336" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_454" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1721_fu_42031_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1721" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3337" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_531" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3338" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_532" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3339" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_533" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3340" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_455" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1179_fu_42187_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1179" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3341" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_534" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3342" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_535" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3343" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_536" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3344" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_456" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1724_fu_42523_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1724" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_14" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_14" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_30_fu_42799_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_30" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_15_fu_42807_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_15" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1725" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3345" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_537" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3346" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_538" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3347" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_539" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3348" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_457" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1727_fu_40881_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1727" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3349" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_540" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3350" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_541" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3351" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_542" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3352" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_458" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1186_fu_41138_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1186" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3353" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_543" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3354" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_544" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3355" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_545" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3356" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_459" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1730_fu_41359_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1730" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3357" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_546" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3358" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_547" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3359" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_548" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3360" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_460" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1732_fu_41555_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1732" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3361" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_549" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3362" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_550" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3363" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_551" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3364" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_461" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3365" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_552" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3366" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_553" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3367" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_554" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3368" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_462" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1735_fu_41747_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1735" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3369" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_555" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3370" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_556" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3371" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_557" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3372" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_463" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1737_fu_42037_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1737" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3373" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_558" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3374" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_559" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3375" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_560" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3376" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_464" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1197_fu_42193_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1197" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3377" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_561" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3378" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_562" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3379" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_563" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3380" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_465" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1740_fu_42529_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1740" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_15" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_15" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_32_fu_42821_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_32" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_16_fu_42829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_16" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1741" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3381" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_564" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3382" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_565" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3383" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_566" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3384" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_466" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1743_fu_40889_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1743" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3385" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_567" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3386" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_568" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3387" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_569" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3388" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_467" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1204_fu_41146_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1204" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3389" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_570" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3390" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_571" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3391" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_572" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3392" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_468" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1746_fu_41365_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1746" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3393" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_573" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3394" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_574" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3395" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_575" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3396" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_469" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1748_fu_41561_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1748" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3397" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_576" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3398" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_577" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3399" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_578" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3400" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_470" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3401" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_579" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3402" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_580" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3403" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_581" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3404" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_471" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1751_fu_41753_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1751" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3405" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_582" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3406" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_583" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3407" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_584" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3408" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_472" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1753_fu_42043_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1753" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3409" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_585" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3410" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_586" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3411" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_587" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3412" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_473" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1215_fu_42199_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1215" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3413" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_588" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3414" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_589" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3415" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_590" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3416" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_474" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1756_fu_42535_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1756" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_16" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_16" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_34_fu_42843_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_34" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_17_fu_42850_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_17" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1757" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3417" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_591" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3418" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_592" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3419" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_593" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3420" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_475" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1759_fu_40897_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1759" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3421" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_594" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3422" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_595" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3423" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_596" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3424" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_476" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1222_fu_41154_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1222" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3425" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_597" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3426" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_598" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3427" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_599" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3428" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_477" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1762_fu_41371_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1762" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3429" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_600" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3430" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_601" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3431" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_602" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3432" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_478" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1764_fu_41567_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1764" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3433" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_603" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3434" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_604" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3435" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_605" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3436" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_479" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3437" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_606" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3438" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_607" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3439" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_608" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3440" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_480" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1767_fu_41759_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1767" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3441" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_609" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3442" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_610" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3443" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_611" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3444" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_481" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1769_fu_42049_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1769" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3445" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_612" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3446" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_613" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3447" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_614" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3448" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_482" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1233_fu_42205_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1233" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3449" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_615" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3450" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_616" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3451" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_617" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3452" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_483" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1772_fu_42541_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1772" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_17" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_17" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_36_fu_42863_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_36" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_18_fu_42871_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_18" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1773" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3453" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_618" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3454" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_619" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3455" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_620" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3456" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_484" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1775_fu_40905_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1775" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3457" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_621" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3458" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_622" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3459" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_623" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3460" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_485" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1240_fu_41162_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1240" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3461" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_624" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3462" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_625" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3463" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_626" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3464" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_486" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1778_fu_41377_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1778" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3465" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_627" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3466" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_628" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3467" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_629" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3468" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_487" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1780_fu_41573_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1780" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3469" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_630" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3470" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_631" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3471" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_632" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3472" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_488" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3473" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_633" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3474" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_634" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3475" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_635" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3476" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_489" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1783_fu_41765_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1783" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3477" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_636" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3478" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_637" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3479" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_638" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3480" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_490" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1785_fu_42055_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1785" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3481" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_639" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3482" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_640" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3483" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_641" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3484" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_491" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1251_fu_42211_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1251" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3485" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_642" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3486" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_643" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3487" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_644" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3488" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_492" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1788_fu_42547_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1788" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_18" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_18" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_38_fu_42885_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_38" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_19_fu_42893_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_19" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1789" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3489" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_645" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3490" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_646" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3491" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_647" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3492" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_493" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1791_fu_40913_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1791" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3493" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_648" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3494" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_649" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3495" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_650" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3496" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_494" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1258_fu_41170_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1258" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3497" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_651" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3498" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_652" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3499" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_653" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3500" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_495" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1794_fu_41383_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1794" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3501" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_654" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3502" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_655" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3503" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_656" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3504" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_496" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1796_fu_41579_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1796" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3505" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_657" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3506" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_658" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3507" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_659" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3508" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_497" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3509" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_660" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3510" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_661" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3511" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_662" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3512" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_498" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1799_fu_41771_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1799" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3513" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_663" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3514" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_664" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3515" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_665" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3516" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_499" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1801_fu_42061_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1801" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3517" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_666" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3518" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_667" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3519" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_668" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3520" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_500" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1269_fu_42217_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1269" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3521" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_669" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3522" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_670" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3523" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_671" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3524" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_501" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1804_fu_42553_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1804" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_19" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_19" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_40_fu_42907_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_40" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_20_fu_42915_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_20" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1805" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3525" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_672" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3526" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_673" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3527" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_674" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3528" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_502" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1807_fu_40921_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1807" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3529" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_675" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3530" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_676" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3531" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_677" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3532" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_503" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1276_fu_41178_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1276" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3533" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_678" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3534" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_679" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3535" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_680" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3536" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_504" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1810_fu_41389_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1810" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3537" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_681" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3538" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_682" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3539" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_683" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3540" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_505" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1812_fu_41585_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1812" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3541" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_684" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3542" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_685" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3543" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_686" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3544" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_506" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3545" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_687" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3546" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_688" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3547" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_689" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3548" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_507" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1815_fu_41777_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1815" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3549" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_690" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3550" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_691" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3551" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_692" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3552" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_508" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1817_fu_42067_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1817" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3553" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_693" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3554" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_694" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3555" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_695" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3556" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_509" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1287_fu_42223_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1287" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3557" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_696" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3558" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_697" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3559" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_698" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3560" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_510" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1820_fu_42559_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1820" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_20" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_20" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_42_fu_42929_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_42" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_21_fu_42937_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_21" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1821" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3561" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_699" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3562" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_700" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3563" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_701" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3564" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_511" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1823_fu_40929_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1823" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3565" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_702" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3566" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_703" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3567" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_704" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3568" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_512" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1294_fu_41186_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1294" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3569" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_705" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3570" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_706" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3571" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_707" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3572" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_513" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1826_fu_41395_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1826" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3573" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_708" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3574" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_709" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3575" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_710" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3576" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_514" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1828_fu_41591_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1828" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3577" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_711" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3578" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_712" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3579" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_713" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3580" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_515" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3581" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_714" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3582" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_715" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3583" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_716" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3584" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_516" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1831_fu_41783_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1831" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3585" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_717" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3586" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_718" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3587" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_719" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3588" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_517" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1833_fu_42073_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1833" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3589" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_720" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3590" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_721" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3591" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_722" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3592" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_518" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1305_fu_42229_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1305" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3593" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_723" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3594" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_724" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3595" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_725" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3596" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_519" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1836_fu_42565_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1836" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_21" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_21" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_44_fu_42951_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_44" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_22_fu_42959_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_22" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1837" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3597" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_726" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3598" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_727" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3599" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_728" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3600" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_520" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1839_fu_40937_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1839" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3601" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_729" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3602" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_730" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3603" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_731" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3604" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_521" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1312_fu_41194_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1312" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3605" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_732" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3606" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_733" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3607" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_734" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3608" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_522" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1842_fu_41401_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1842" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3609" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_735" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3610" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_736" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3611" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_737" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3612" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_523" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1844_fu_41597_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1844" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3613" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_738" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3614" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_739" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3615" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_740" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3616" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_524" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3617" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_741" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3618" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_742" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3619" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_743" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3620" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_525" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1847_fu_41789_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1847" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3621" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_744" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3622" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_745" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3623" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_746" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3624" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_526" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1849_fu_42079_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1849" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3625" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_747" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3626" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_748" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3627" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_749" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3628" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_527" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1323_fu_42235_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1323" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3629" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_750" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3630" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_751" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3631" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_752" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3632" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_528" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1852_fu_42571_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1852" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_22" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_22" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_46_fu_42973_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_46" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_23_fu_42981_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_23" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1853" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3633" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_753" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3634" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_754" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3635" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_755" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3636" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_529" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1855_fu_40945_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1855" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3637" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_756" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3638" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_757" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3639" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_758" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3640" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_530" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1330_fu_41202_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1330" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3641" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_759" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3642" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_760" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3643" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_761" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3644" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_531" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1858_fu_41407_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1858" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3645" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_762" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3646" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_763" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3647" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_764" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3648" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_532" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1860_fu_41603_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1860" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3649" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_765" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3650" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_766" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3651" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_767" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3652" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_533" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3653" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_768" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3654" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_769" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3655" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_770" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3656" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_534" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1863_fu_41795_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1863" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3657" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_771" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3658" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_772" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3659" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_773" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3660" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_535" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1865_fu_42085_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1865" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3661" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_774" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3662" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_775" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3663" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_776" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3664" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_536" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1341_fu_42241_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1341" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3665" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_777" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3666" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_778" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3667" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_779" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3668" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_537" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1868_fu_42577_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1868" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_23" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_23" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_48_fu_42995_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_48" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_24_fu_43002_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_24" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1869" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3669" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_780" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3670" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_781" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3671" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_782" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3672" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_538" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1871_fu_40953_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1871" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3673" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_783" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3674" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_784" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3675" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_785" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3676" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_539" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1348_fu_41210_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1348" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3677" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_786" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3678" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_787" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3679" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_788" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3680" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_540" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1874_fu_41413_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1874" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3681" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_789" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3682" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_790" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3683" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_791" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3684" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_541" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1876_fu_41609_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1876" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3685" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_792" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3686" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_793" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3687" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_794" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3688" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_542" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3689" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_795" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3690" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_796" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3691" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_797" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3692" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_543" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1879_fu_41801_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1879" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3693" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_798" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3694" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_799" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3695" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_800" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3696" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_544" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1881_fu_42091_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1881" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3697" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_801" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3698" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_802" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3699" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_803" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3700" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_545" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1359_fu_42247_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1359" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3701" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_804" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3702" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_805" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3703" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_806" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3704" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_546" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1884_fu_42583_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1884" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_24" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_24" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_50_fu_43015_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_50" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_25_fu_43023_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_25" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1885" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3705" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_807" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3706" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_808" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3707" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_809" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3708" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_547" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1887_fu_40961_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1887" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3709" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_810" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3710" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_811" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3711" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_812" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3712" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_548" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1366_fu_41218_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1366" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3713" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_813" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3714" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_814" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3715" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_815" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3716" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_549" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1890_fu_41419_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1890" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3717" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_816" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3718" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_817" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3719" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_818" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3720" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_550" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1892_fu_41615_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1892" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3721" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_819" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3722" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_820" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3723" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_821" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3724" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_551" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3725" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_822" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3726" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_823" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3727" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_824" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3728" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_552" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1895_fu_41807_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1895" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3729" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_825" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3730" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_826" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3731" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_827" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3732" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_553" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1897_fu_42097_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1897" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3733" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_828" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3734" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_829" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3735" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_830" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3736" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_554" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1377_fu_42253_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1377" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3737" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_831" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3738" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_832" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3739" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_833" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3740" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_555" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1900_fu_42589_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1900" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_25" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_25" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_52_fu_43037_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_52" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_26_fu_43045_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_26" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1901" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3741" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_834" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3742" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_835" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3743" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_836" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3744" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_556" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1903_fu_40969_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1903" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3745" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_837" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3746" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_838" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3747" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_839" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3748" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_557" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1384_fu_41226_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1384" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3749" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_840" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3750" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_841" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3751" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_842" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3752" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_558" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1906_fu_41425_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1906" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3753" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_843" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3754" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_844" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3755" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_845" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3756" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_559" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1908_fu_41621_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1908" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3757" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_846" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3758" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_847" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3759" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_848" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3760" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_560" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3761" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_849" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3762" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_850" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3763" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_851" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3764" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_561" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1911_fu_41813_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1911" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3765" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_852" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3766" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_853" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3767" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_854" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3768" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_562" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1913_fu_42103_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1913" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3769" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_855" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3770" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_856" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3771" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_857" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3772" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_563" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1395_fu_42259_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1395" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3773" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_858" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3774" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_859" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3775" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_860" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3776" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_564" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1916_fu_42595_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1916" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_26" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_26" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_54_fu_43059_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_54" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_27_fu_43067_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_27" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1917" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3777" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_861" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3778" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_862" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3779" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_863" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3780" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_565" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1919_fu_40977_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1919" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3781" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_864" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3782" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_865" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3783" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_866" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3784" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_566" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1402_fu_41234_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1402" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3785" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_867" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3786" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_868" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3787" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_869" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3788" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_567" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1922_fu_41431_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1922" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3789" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_870" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3790" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_871" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3791" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_872" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3792" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_568" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1924_fu_41627_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1924" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3793" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_873" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3794" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_874" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3795" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_875" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3796" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_569" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3797" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_876" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3798" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_877" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3799" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_878" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3800" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_570" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1927_fu_41819_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1927" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3801" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_879" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3802" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_880" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3803" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_881" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3804" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_571" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1929_fu_42109_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1929" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3805" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_882" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3806" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_883" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3807" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_884" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3808" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_572" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1413_fu_42265_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1413" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3809" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_885" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3810" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_886" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3811" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_887" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3812" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_573" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1932_fu_42601_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1932" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_27" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2752" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_27" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_56_fu_43081_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_56" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_28_fu_43089_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_28" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1933" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3813" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_888" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3814" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_889" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3815" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_890" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3816" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_574" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1935_fu_40985_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1935" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3817" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_891" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3818" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_892" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3819" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_893" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3820" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_575" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1420_fu_41242_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1420" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3821" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_894" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3822" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_895" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3823" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_896" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3824" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_576" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1938_fu_41441_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1938" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3825" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_897" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3826" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_898" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3827" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_899" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3828" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_577" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1940_fu_41633_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1940" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3829" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_900" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3830" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_901" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3831" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_902" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3832" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_578" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3833" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_903" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3834" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_904" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3835" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_905" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3836" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_579" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1943_fu_41825_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1943" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3837" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_906" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3838" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_907" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3839" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_908" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3840" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_580" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1945_fu_42115_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1945" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3841" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_909" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3842" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_910" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3843" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_911" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3844" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_581" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1431_fu_42271_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1431" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3845" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_912" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3846" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_913" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3847" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_914" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3848" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_582" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1948_fu_42607_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1948" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2753" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_28" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2754" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_28" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_58_fu_43103_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_58" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_29_fu_43111_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_29" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1949" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3849" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_915" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3850" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_916" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3851" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_917" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3852" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_583" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1951_fu_40992_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1951" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3853" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_918" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3854" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_919" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3855" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_920" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3856" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_584" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1438_fu_41249_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1438" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3857" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_921" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3858" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_922" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3859" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_923" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3860" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_585" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1954_fu_41447_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1954" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3861" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_924" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3862" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_925" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3863" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_926" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3864" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_586" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1956_fu_41639_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1956" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3865" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_927" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3866" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_928" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3867" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_929" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3868" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_587" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3869" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_930" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3870" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_931" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3871" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_932" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3872" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_588" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1959_fu_41831_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1959" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3873" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_933" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3874" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_934" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3875" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_935" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3876" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_589" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1961_fu_42121_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1961" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3877" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_936" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3878" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_937" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3879" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_938" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3880" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_590" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1449_fu_42277_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1449" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3881" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_939" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3882" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_940" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3883" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_941" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3884" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_591" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1964_fu_42613_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1964" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2755" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_29" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2756" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_29" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_60_fu_43125_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_60" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_30_fu_43133_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_30" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1965" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3885" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_942" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3886" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_943" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3887" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_944" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3888" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_592" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1967_fu_40999_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1967" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3889" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_945" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3890" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_946" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3891" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_947" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3892" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_593" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1456_fu_41256_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1456" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3893" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_948" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3894" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_949" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3895" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_950" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3896" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_594" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1970_fu_41453_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1970" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3897" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_951" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3898" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_952" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3899" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_953" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3900" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_595" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1972_fu_41645_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1972" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3901" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_954" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3902" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_955" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3903" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_956" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3904" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_596" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3905" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_957" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3906" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_958" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3907" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_959" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3908" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_597" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1975_fu_41837_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1975" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3909" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_960" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3910" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_961" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3911" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_962" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3912" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_598" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1977_fu_42127_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1977" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3913" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_963" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3914" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_964" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3915" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_965" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3916" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_599" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1467_fu_42283_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" VARIABLE="sum_1467" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3917" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_966" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3918" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_967" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3919" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="tmp_968" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_16_1_1_U3920" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" VARIABLE="a_600" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1980_fu_42619_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" VARIABLE="sum_1980" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2757" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="cmp69_30" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op hcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U2751" SOURCE="lane_seg_hls/lane_seg_support.cpp:150" VARIABLE="cmp71_30" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_62_fu_43147_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="select_ln149_62" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln149_31_fu_43154_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="or_ln149_31" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_d0" SOURCE="lane_seg_hls/lane_seg_support.cpp:149" VARIABLE="sum_1981" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln161_fu_3167_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:161" VARIABLE="icmp_ln161" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_3173_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:161" VARIABLE="add_ln161_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_3185_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:161" VARIABLE="add_ln161" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln162_fu_3191_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:162" VARIABLE="icmp_ln162" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_fu_3197_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:161" VARIABLE="select_ln161" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_1_fu_3205_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:161" VARIABLE="select_ln161_1" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln172_fu_3233_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:172" VARIABLE="sub_ln172" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln172_fu_3243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:172" VARIABLE="add_ln172" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_3285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:162" VARIABLE="add_ln162" MODULE="enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_U" SOURCE="" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22" MODULE="enc1_ir0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U4701" SOURCE="lane_seg_hls/lane_seg_top.cpp:29" VARIABLE="ctrl_read" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U4748" SOURCE="lane_seg_hls/lane_seg_top.cpp:29" VARIABLE="out1_ir0_read" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U4701" SOURCE="lane_seg_hls/lane_seg_top.cpp:29" VARIABLE="image_r_read" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U4712" SOURCE="lane_seg_hls/lane_seg_top.cpp:62" VARIABLE="magic_write_ln62" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U4712" SOURCE="lane_seg_hls/lane_seg_top.cpp:65" VARIABLE="status_write_ln65" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U4722" SOURCE="lane_seg_hls/lane_seg_top.cpp:74" VARIABLE="status_read" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U4723" SOURCE="lane_seg_hls/lane_seg_top.cpp:74" VARIABLE="status_write_ln74" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31_U" SOURCE="" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_in_m_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="gmem_in" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_out_m_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="gmem_out" DSP="0" BRAM="2" URAM="0"/>
</BindInfo>
