# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../../project_6/project_6.srcs/sim_1/new/Slow_clk_Sim.vhd" \

# Do not sort compile order
nosort
